// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "09/04/2023 17:50:48"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPS (
	clock,
	nextPC,
	instruction,
	aluResult,
	Zero_flag,
	regWriteData,
	canWriteReg,
	reset,
	regMemOut1,
	regMemOut2);
input 	clock;
output 	[31:0] nextPC;
output 	[31:0] instruction;
output 	[31:0] aluResult;
output 	Zero_flag;
output 	[31:0] regWriteData;
output 	canWriteReg;
input 	reset;
output 	[31:0] regMemOut1;
output 	[31:0] regMemOut2;

// Design Ports Information
// nextPC[0]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[1]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[2]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[4]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[5]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[7]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[8]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[9]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[10]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[11]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[12]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[13]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[14]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[15]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[16]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[17]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[18]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[19]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[20]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[21]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[22]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[23]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[24]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[25]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[26]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[27]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[28]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[29]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[30]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[31]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[1]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[2]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[3]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[4]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[5]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[6]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[7]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[8]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[9]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[10]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[11]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[12]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[13]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[14]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[15]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[16]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[17]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[18]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[19]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[20]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[21]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[22]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[23]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[24]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[25]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[26]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[27]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[28]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[29]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[30]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[31]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[0]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[2]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[3]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[4]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[5]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[7]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[8]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[9]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[10]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[11]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[12]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[13]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[14]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[15]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[16]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[17]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[18]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[19]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[20]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[21]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[22]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[23]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[24]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[25]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[26]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[27]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[28]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[29]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[30]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[31]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Zero_flag	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[0]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[1]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[2]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[3]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[4]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[5]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[6]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[7]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[8]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[9]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[10]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[11]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[12]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[13]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[14]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[15]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[16]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[17]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[18]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[19]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[20]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[21]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[22]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[23]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[24]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[25]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[26]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[27]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[28]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[29]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[30]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[31]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// canWriteReg	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[0]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[1]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[3]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[4]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[5]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[6]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[7]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[8]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[9]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[10]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[11]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[12]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[13]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[14]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[15]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[16]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[17]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[18]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[19]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[20]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[21]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[22]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[23]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[24]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[25]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[26]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[27]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[28]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[29]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[30]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut1[31]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[0]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[1]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[2]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[3]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[5]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[6]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[7]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[8]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[9]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[10]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[11]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[12]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[13]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[14]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[15]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[16]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[17]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[18]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[19]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[20]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[21]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[22]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[23]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[24]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[25]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[26]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[27]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[28]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[29]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[30]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regMemOut2[31]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \nextInstruction|Add0~1_sumout ;
wire \nextInstruction|Add0~2 ;
wire \nextInstruction|Add0~5_sumout ;
wire \nextInstruction|Add0~6 ;
wire \nextInstruction|Add0~9_sumout ;
wire \nextInstruction|Add0~10 ;
wire \nextInstruction|Add0~13_sumout ;
wire \nextInstruction|Add0~14 ;
wire \nextInstruction|Add0~17_sumout ;
wire \nextInstruction|Add0~18 ;
wire \nextInstruction|Add0~21_sumout ;
wire \nextInstruction|Add0~22 ;
wire \nextInstruction|Add0~25_sumout ;
wire \nextInstruction|Add0~26 ;
wire \nextInstruction|Add0~29_sumout ;
wire \nextInstruction|Add0~30 ;
wire \nextInstruction|Add0~33_sumout ;
wire \nextInstruction|Add0~34 ;
wire \nextInstruction|Add0~37_sumout ;
wire \nextInstruction|Add0~38 ;
wire \nextInstruction|Add0~41_sumout ;
wire \nextInstruction|Add0~42 ;
wire \nextInstruction|Add0~45_sumout ;
wire \nextInstruction|Add0~46 ;
wire \nextInstruction|Add0~49_sumout ;
wire \nextInstruction|Add0~50 ;
wire \nextInstruction|Add0~53_sumout ;
wire \nextInstruction|Add0~54 ;
wire \nextInstruction|Add0~57_sumout ;
wire \nextInstruction|Add0~58 ;
wire \nextInstruction|Add0~61_sumout ;
wire \nextInstruction|Add0~62 ;
wire \nextInstruction|Add0~65_sumout ;
wire \nextInstruction|Add0~66 ;
wire \nextInstruction|Add0~69_sumout ;
wire \nextInstruction|Add0~70 ;
wire \nextInstruction|Add0~73_sumout ;
wire \nextInstruction|Add0~74 ;
wire \nextInstruction|Add0~77_sumout ;
wire \nextInstruction|Add0~78 ;
wire \nextInstruction|Add0~81_sumout ;
wire \nextInstruction|Add0~82 ;
wire \nextInstruction|Add0~85_sumout ;
wire \nextInstruction|Add0~86 ;
wire \nextInstruction|Add0~89_sumout ;
wire \nextInstruction|Add0~90 ;
wire \nextInstruction|Add0~93_sumout ;
wire \nextInstruction|Add0~94 ;
wire \nextInstruction|Add0~97_sumout ;
wire \nextInstruction|Add0~98 ;
wire \nextInstruction|Add0~101_sumout ;
wire \nextInstruction|Add0~102 ;
wire \nextInstruction|Add0~105_sumout ;
wire \nextInstruction|Add0~106 ;
wire \nextInstruction|Add0~109_sumout ;
wire \nextInstruction|Add0~110 ;
wire \nextInstruction|Add0~113_sumout ;
wire \nextInstruction|Add0~114 ;
wire \nextInstruction|Add0~117_sumout ;
wire \nextInstruction|Add0~118 ;
wire \nextInstruction|Add0~121_sumout ;
wire \nextInstruction|Add0~122 ;
wire \nextInstruction|Add0~125_sumout ;
wire \intMem|intMemory~0_combout ;
wire \intMem|intMemory~1_combout ;
wire \intMem|intMemory~2_combout ;
wire \intMem|instruction[2]~DUPLICATE_q ;
wire \intMem|intMemory~3_combout ;
wire \intMem|instruction[3]~DUPLICATE_q ;
wire \intMem|intMemory~4_combout ;
wire \intMem|instruction[4]~DUPLICATE_q ;
wire \intMem|intMemory~5_combout ;
wire \intMem|intMemory~6_combout ;
wire \intMem|intMemory~7_combout ;
wire \intMem|instruction[7]~DUPLICATE_q ;
wire \intMem|intMemory~8_combout ;
wire \intMem|intMemory~9_combout ;
wire \intMem|intMemory~10_combout ;
wire \intMem|intMemory~30_combout ;
wire \intMem|intMemory~11_combout ;
wire \intMem|intMemory~12_combout ;
wire \intMem|intMemory~29_combout ;
wire \intMem|intMemory~13_combout ;
wire \intMem|intMemory~14_combout ;
wire \intMem|intMemory~28_combout ;
wire \intMem|intMemory~15_combout ;
wire \intMem|instruction[19]~DUPLICATE_q ;
wire \intMem|intMemory~27_combout ;
wire \intMem|intMemory~16_combout ;
wire \intMem|instruction[21]~DUPLICATE_q ;
wire \intMem|intMemory~17_combout ;
wire \intMem|intMemory~18_combout ;
wire \intMem|instruction[23]~DUPLICATE_q ;
wire \intMem|intMemory~19_combout ;
wire \intMem|instruction[24]~DUPLICATE_q ;
wire \intMem|intMemory~20_combout ;
wire \intMem|instruction[25]~DUPLICATE_q ;
wire \intMem|intMemory~21_combout ;
wire \intMem|intMemory~26_combout ;
wire \intMem|intMemory~23_combout ;
wire \intMem|intMemory~24_combout ;
wire \intMem|intMemory~22_combout ;
wire \intMem|intMemory~25_combout ;
wire \control|WideOr5~0_combout ;
wire \control|Selector16~0_combout ;
wire \control|Selector18~0_combout ;
wire \control|WideOr16~0_combout ;
wire \control|WideOr14~0_combout ;
wire \control|WideOr12~0_combout ;
wire \ulaIn1|Mux32~0_combout ;
wire \control|Decoder1~0_combout ;
wire \memToRegMux|Mux0~0_combout ;
wire \regmem|regMemory[14][0]~feeder_combout ;
wire \reset~input_o ;
wire \control|Decoder1~1_combout ;
wire \control|regDst~combout ;
wire \regMemWriteMux|Mux2~0_combout ;
wire \regMemWriteMux|Mux4~0_combout ;
wire \regMemWriteMux|Mux3~0_combout ;
wire \control|Selector8~0_combout ;
wire \control|Selector8~1_combout ;
wire \control|regWrite~combout ;
wire \regmem|Decoder0~0_combout ;
wire \regMemWriteMux|Mux1~0_combout ;
wire \regmem|regMemory[14][18]~22_combout ;
wire \regmem|regMemory[14][0]~q ;
wire \regmem|Decoder0~1_combout ;
wire \regmem|regMemory[13][18]~21_combout ;
wire \regmem|regMemory[13][0]~q ;
wire \regmem|regMemory[15][18]~23_combout ;
wire \regmem|regMemory[15][0]~q ;
wire \regmem|regMemory[12][18]~20_combout ;
wire \regmem|regMemory[12][0]~q ;
wire \regmem|Mux31~7_combout ;
wire \regmem|regMemory[2][0]~feeder_combout ;
wire \regmem|regMemory[2][27]~28_combout ;
wire \regmem|regMemory[2][0]~q ;
wire \regmem|regMemory[3][0]~feeder_combout ;
wire \regmem|regMemory[3][0]~29_combout ;
wire \regmem|regMemory[3][0]~q ;
wire \regmem|regMemory[1][15]~30_combout ;
wire \regmem|regMemory[1][0]~q ;
wire \regmem|Mux31~6_combout ;
wire \regmem|regMemory[6][0]~feeder_combout ;
wire \regmem|regMemory[6][0]~26_combout ;
wire \regmem|regMemory[6][0]~q ;
wire \regmem|regMemory[4][0]~feeder_combout ;
wire \regmem|regMemory[4][8]~24_combout ;
wire \regmem|regMemory[4][0]~q ;
wire \regmem|regMemory[7][28]~27_combout ;
wire \regmem|regMemory[7][0]~q ;
wire \regmem|regMemory[5][25]~25_combout ;
wire \regmem|regMemory[5][0]~q ;
wire \regmem|Mux31~8_combout ;
wire \regmem|regMemory[11][18]~19_combout ;
wire \regmem|regMemory[11][0]~q ;
wire \regmem|regMemory[10][18]~18_combout ;
wire \regmem|regMemory[10][0]~q ;
wire \regmem|regMemory[9][0]~feeder_combout ;
wire \regmem|regMemory[9][18]~17_combout ;
wire \regmem|regMemory[9][0]~q ;
wire \intMem|instruction[16]~DUPLICATE_q ;
wire \regmem|regMemory[8][0]~feeder_combout ;
wire \regmem|regMemory[8][17]~16_combout ;
wire \regmem|regMemory[8][0]~q ;
wire \intMem|instruction[17]~DUPLICATE_q ;
wire \regmem|Mux31~5_combout ;
wire \regmem|Mux31~9_combout ;
wire \regmem|regMemory[23][23]~11_combout ;
wire \regmem|regMemory[23][0]~q ;
wire \regmem|regMemory[19][6]~3_combout ;
wire \regmem|regMemory[19][0]~q ;
wire \regmem|regMemory[27][24]~7_combout ;
wire \regmem|regMemory[27][0]~q ;
wire \regmem|regMemory[31][30]~15_combout ;
wire \regmem|regMemory[31][0]~q ;
wire \regmem|Mux31~3_combout ;
wire \regmem|regMemory[24][19]~4_combout ;
wire \regmem|regMemory[24][0]~q ;
wire \regmem|regMemory[20][26]~8_combout ;
wire \regmem|regMemory[20][0]~q ;
wire \regmem|regMemory[16][0]~feeder_combout ;
wire \regmem|regMemory[16][18]~0_combout ;
wire \regmem|regMemory[16][0]~q ;
wire \regmem|regMemory[28][31]~12_combout ;
wire \regmem|regMemory[28][0]~q ;
wire \regmem|Mux31~0_combout ;
wire \regmem|regMemory[29][29]~13_combout ;
wire \regmem|regMemory[29][0]~q ;
wire \regmem|regMemory[21][30]~9_combout ;
wire \regmem|regMemory[21][0]~q ;
wire \regmem|regMemory[17][0]~feeder_combout ;
wire \regmem|regMemory[17][4]~1_combout ;
wire \regmem|regMemory[17][0]~q ;
wire \regmem|regMemory[25][4]~5_combout ;
wire \regmem|regMemory[25][0]~q ;
wire \regmem|Mux31~1_combout ;
wire \regmem|regMemory[30][15]~14_combout ;
wire \regmem|regMemory[30][0]~q ;
wire \regmem|regMemory[22][14]~10_combout ;
wire \regmem|regMemory[22][0]~q ;
wire \regmem|regMemory[18][12]~2_combout ;
wire \regmem|regMemory[18][0]~q ;
wire \regmem|regMemory[26][0]~feeder_combout ;
wire \regmem|regMemory[26][26]~6_combout ;
wire \regmem|regMemory[26][0]~q ;
wire \regmem|Mux31~2_combout ;
wire \regmem|Mux31~4_combout ;
wire \ulaIn1|Mux0~0_combout ;
wire \regmem|Mux63~3_combout ;
wire \regmem|Mux63~1_combout ;
wire \regmem|Mux63~0_combout ;
wire \intMem|instruction[22]~DUPLICATE_q ;
wire \regmem|Mux63~2_combout ;
wire \regmem|Mux63~4_combout ;
wire \regmem|Mux63~5_combout ;
wire \regmem|Mux63~6_combout ;
wire \regmem|Mux63~7_combout ;
wire \regmem|Mux63~8_combout ;
wire \regmem|Mux63~9_combout ;
wire \regmem|Mux63~10_combout ;
wire \intMem|instruction[0]~DUPLICATE_q ;
wire \control|WideOr1~0_combout ;
wire \control|Selector22~0_combout ;
wire \control|Selector20~0_combout ;
wire \control|Selector22~1_combout ;
wire \control|in2Mux~combout ;
wire \ulaIn2|ulaIn2MuxOut[0]~1_combout ;
wire \control|Selector14~0_combout ;
wire \control|Selector14~1_combout ;
wire \control|WideOr7~0_combout ;
wire \control|Selector16~1_combout ;
wire \ula|Mux31~0_combout ;
wire \control|WideOr3~0_combout ;
wire \control|Selector20~1_combout ;
wire \ula|Mux0~2_combout ;
wire \ula|Mux15~1_combout ;
wire \ula|Mux0~1_combout ;
wire \regmem|regMemory[26][3]~q ;
wire \regmem|regMemory[22][3]~q ;
wire \regmem|regMemory[30][3]~q ;
wire \regmem|regMemory[18][3]~q ;
wire \regmem|Mux28~2_combout ;
wire \regmem|regMemory[24][3]~feeder_combout ;
wire \regmem|regMemory[24][3]~q ;
wire \regmem|regMemory[16][3]~feeder_combout ;
wire \regmem|regMemory[16][3]~q ;
wire \regmem|regMemory[28][3]~q ;
wire \regmem|regMemory[20][3]~feeder_combout ;
wire \regmem|regMemory[20][3]~q ;
wire \regmem|Mux28~0_combout ;
wire \regmem|regMemory[31][3]~q ;
wire \regmem|regMemory[23][3]~q ;
wire \regmem|regMemory[19][3]~feeder_combout ;
wire \regmem|regMemory[19][3]~q ;
wire \regmem|regMemory[27][3]~q ;
wire \regmem|Mux28~3_combout ;
wire \regmem|regMemory[25][3]~feeder_combout ;
wire \regmem|regMemory[25][3]~q ;
wire \regmem|regMemory[29][3]~q ;
wire \regmem|regMemory[21][3]~q ;
wire \regmem|regMemory[17][3]~feeder_combout ;
wire \regmem|regMemory[17][3]~q ;
wire \intMem|instruction[18]~DUPLICATE_q ;
wire \regmem|Mux28~1_combout ;
wire \regmem|Mux28~4_combout ;
wire \regmem|regMemory[5][3]~feeder_combout ;
wire \regmem|regMemory[5][3]~q ;
wire \regmem|regMemory[6][3]~q ;
wire \regmem|regMemory[4][3]~q ;
wire \regmem|Mux28~8_combout ;
wire \regmem|regMemory[12][3]~feeder_combout ;
wire \regmem|regMemory[12][3]~q ;
wire \regmem|regMemory[13][3]~feeder_combout ;
wire \regmem|regMemory[13][3]~q ;
wire \regmem|regMemory[15][3]~q ;
wire \regmem|regMemory[14][3]~feeder_combout ;
wire \regmem|regMemory[14][3]~q ;
wire \regmem|Mux28~7_combout ;
wire \regmem|regMemory[8][3]~q ;
wire \regmem|regMemory[10][3]~q ;
wire \regmem|regMemory[9][3]~feeder_combout ;
wire \regmem|regMemory[9][3]~q ;
wire \regmem|regMemory[11][3]~q ;
wire \regmem|Mux28~5_combout ;
wire \regmem|regMemory[3][3]~feeder_combout ;
wire \regmem|regMemory[3][3]~q ;
wire \regmem|regMemory[2][3]~q ;
wire \regmem|regMemory[1][3]~feeder_combout ;
wire \regmem|regMemory[1][3]~q ;
wire \regmem|Mux28~6_combout ;
wire \regmem|Mux28~9_combout ;
wire \ulaIn1|Mux3~0_combout ;
wire \regmem|Mux60~0_combout ;
wire \regmem|Mux60~2_combout ;
wire \regmem|Mux60~3_combout ;
wire \regmem|Mux60~1_combout ;
wire \regmem|Mux60~4_combout ;
wire \regmem|Mux60~8_combout ;
wire \regmem|Mux60~9_combout ;
wire \regmem|Mux60~10_combout ;
wire \ulaIn2|ulaIn2MuxOut[3]~3_combout ;
wire \ula|Mux28~4_combout ;
wire \regmem|regMemory[4][2]~feeder_combout ;
wire \regmem|regMemory[4][2]~q ;
wire \regmem|regMemory[5][2]~feeder_combout ;
wire \regmem|regMemory[5][2]~q ;
wire \regmem|regMemory[7][2]~q ;
wire \regmem|regMemory[6][2]~q ;
wire \regmem|Mux29~8_combout ;
wire \regmem|regMemory[13][2]~feeder_combout ;
wire \regmem|regMemory[13][2]~q ;
wire \regmem|regMemory[14][2]~q ;
wire \regmem|regMemory[12][2]~q ;
wire \regmem|regMemory[15][2]~q ;
wire \regmem|Mux29~7_combout ;
wire \regmem|regMemory[3][2]~q ;
wire \regmem|regMemory[1][2]~q ;
wire \regmem|regMemory[2][2]~q ;
wire \regmem|Mux29~6_combout ;
wire \regmem|regMemory[9][2]~feeder_combout ;
wire \regmem|regMemory[9][2]~q ;
wire \regmem|regMemory[8][2]~q ;
wire \regmem|regMemory[11][2]~q ;
wire \regmem|regMemory[10][2]~q ;
wire \regmem|Mux29~5_combout ;
wire \regmem|Mux29~9_combout ;
wire \regmem|regMemory[30][2]~feeder_combout ;
wire \regmem|regMemory[30][2]~q ;
wire \regmem|regMemory[18][2]~q ;
wire \regmem|regMemory[26][2]~q ;
wire \regmem|regMemory[22][2]~q ;
wire \regmem|Mux29~2_combout ;
wire \regmem|regMemory[23][2]~q ;
wire \regmem|regMemory[19][2]~q ;
wire \regmem|regMemory[27][2]~q ;
wire \regmem|Mux29~3_combout ;
wire \regmem|regMemory[29][2]~feeder_combout ;
wire \regmem|regMemory[29][2]~q ;
wire \regmem|regMemory[21][2]~q ;
wire \regmem|regMemory[25][2]~q ;
wire \regmem|regMemory[17][2]~feeder_combout ;
wire \regmem|regMemory[17][2]~q ;
wire \regmem|Mux29~1_combout ;
wire \regmem|regMemory[28][2]~feeder_combout ;
wire \regmem|regMemory[28][2]~q ;
wire \regmem|regMemory[20][2]~feeder_combout ;
wire \regmem|regMemory[20][2]~q ;
wire \regmem|regMemory[24][2]~q ;
wire \regmem|regMemory[16][2]~feeder_combout ;
wire \regmem|regMemory[16][2]~q ;
wire \regmem|Mux29~0_combout ;
wire \regmem|Mux29~4_combout ;
wire \ulaIn1|Mux2~0_combout ;
wire \ula|Mux29~4_combout ;
wire \ula|Mux14~0_combout ;
wire \ula|Mux11~8_combout ;
wire \regmem|regMemory[3][13]~q ;
wire \regmem|regMemory[2][13]~q ;
wire \regmem|Mux50~8_combout ;
wire \regmem|regMemory[15][13]~q ;
wire \regmem|regMemory[12][13]~q ;
wire \regmem|regMemory[14][13]~q ;
wire \regmem|regMemory[13][13]~q ;
wire \regmem|Mux50~6_combout ;
wire \regmem|regMemory[6][13]~q ;
wire \regmem|regMemory[4][13]~q ;
wire \regmem|regMemory[7][13]~q ;
wire \regmem|regMemory[5][13]~q ;
wire \regmem|Mux50~7_combout ;
wire \regmem|regMemory[10][13]~feeder_combout ;
wire \regmem|regMemory[10][13]~q ;
wire \regmem|regMemory[11][13]~feeder_combout ;
wire \regmem|regMemory[11][13]~q ;
wire \regmem|regMemory[9][13]~feeder_combout ;
wire \regmem|regMemory[9][13]~q ;
wire \regmem|regMemory[8][13]~q ;
wire \regmem|Mux50~5_combout ;
wire \regmem|Mux50~9_combout ;
wire \regmem|regMemory[20][13]~q ;
wire \regmem|regMemory[28][13]~feeder_combout ;
wire \regmem|regMemory[28][13]~q ;
wire \regmem|regMemory[16][13]~q ;
wire \regmem|regMemory[24][13]~q ;
wire \regmem|Mux50~0_combout ;
wire \regmem|regMemory[30][13]~q ;
wire \regmem|regMemory[26][13]~q ;
wire \regmem|regMemory[22][13]~q ;
wire \regmem|regMemory[18][13]~feeder_combout ;
wire \regmem|regMemory[18][13]~q ;
wire \regmem|Mux50~2_combout ;
wire \regmem|regMemory[21][13]~feeder_combout ;
wire \regmem|regMemory[21][13]~q ;
wire \regmem|regMemory[29][13]~feeder_combout ;
wire \regmem|regMemory[29][13]~q ;
wire \regmem|regMemory[25][13]~feeder_combout ;
wire \regmem|regMemory[25][13]~q ;
wire \regmem|regMemory[17][13]~feeder_combout ;
wire \regmem|regMemory[17][13]~q ;
wire \regmem|Mux50~1_combout ;
wire \regmem|regMemory[31][13]~feeder_combout ;
wire \regmem|regMemory[31][13]~q ;
wire \regmem|regMemory[23][13]~feeder_combout ;
wire \regmem|regMemory[23][13]~q ;
wire \regmem|regMemory[27][13]~feeder_combout ;
wire \regmem|regMemory[27][13]~q ;
wire \regmem|regMemory[19][13]~feeder_combout ;
wire \regmem|regMemory[19][13]~q ;
wire \regmem|Mux50~3_combout ;
wire \regmem|Mux50~4_combout ;
wire \regmem|Mux50~10_combout ;
wire \ula|Mux18~3_combout ;
wire \regmem|regMemory[24][16]~q ;
wire \regmem|regMemory[20][16]~q ;
wire \regmem|regMemory[16][16]~q ;
wire \regmem|regMemory[28][16]~q ;
wire \regmem|Mux47~0_combout ;
wire \regmem|regMemory[27][16]~q ;
wire \regmem|regMemory[19][16]~q ;
wire \regmem|regMemory[31][16]~q ;
wire \regmem|regMemory[23][16]~feeder_combout ;
wire \regmem|regMemory[23][16]~q ;
wire \regmem|Mux47~3_combout ;
wire \regmem|regMemory[25][16]~q ;
wire \regmem|regMemory[21][16]~q ;
wire \regmem|regMemory[29][16]~q ;
wire \regmem|regMemory[17][16]~q ;
wire \regmem|Mux47~1_combout ;
wire \regmem|regMemory[30][16]~feeder_combout ;
wire \regmem|regMemory[30][16]~q ;
wire \regmem|regMemory[26][16]~q ;
wire \regmem|regMemory[22][16]~q ;
wire \regmem|Mux47~2_combout ;
wire \regmem|Mux47~4_combout ;
wire \regmem|regMemory[9][16]~q ;
wire \regmem|regMemory[8][16]~q ;
wire \regmem|regMemory[10][16]~q ;
wire \regmem|regMemory[11][16]~q ;
wire \regmem|Mux47~5_combout ;
wire \regmem|regMemory[2][16]~q ;
wire \regmem|regMemory[1][16]~q ;
wire \regmem|regMemory[3][16]~q ;
wire \regmem|Mux47~8_combout ;
wire \regmem|regMemory[14][16]~q ;
wire \regmem|regMemory[13][16]~q ;
wire \regmem|regMemory[12][16]~q ;
wire \regmem|regMemory[15][16]~q ;
wire \regmem|Mux47~6_combout ;
wire \regmem|regMemory[5][16]~q ;
wire \regmem|regMemory[7][16]~q ;
wire \regmem|regMemory[6][16]~q ;
wire \regmem|regMemory[4][16]~q ;
wire \regmem|Mux47~7_combout ;
wire \regmem|Mux47~9_combout ;
wire \ulaIn2|ulaIn2MuxOut[16]~10_combout ;
wire \ula|Mux15~9_combout ;
wire \regmem|regMemory[4][8]~feeder_combout ;
wire \regmem|regMemory[4][8]~q ;
wire \regmem|regMemory[7][8]~q ;
wire \regmem|regMemory[6][8]~q ;
wire \regmem|regMemory[5][8]~q ;
wire \regmem|Mux23~8_combout ;
wire \regmem|regMemory[3][8]~q ;
wire \regmem|regMemory[2][8]~q ;
wire \regmem|regMemory[1][8]~q ;
wire \regmem|Mux23~6_combout ;
wire \regmem|regMemory[15][8]~q ;
wire \regmem|regMemory[12][8]~q ;
wire \regmem|regMemory[13][8]~q ;
wire \regmem|regMemory[14][8]~q ;
wire \regmem|Mux23~7_combout ;
wire \regmem|regMemory[11][8]~q ;
wire \regmem|regMemory[10][8]~q ;
wire \regmem|regMemory[9][8]~q ;
wire \regmem|regMemory[8][8]~feeder_combout ;
wire \regmem|regMemory[8][8]~q ;
wire \regmem|Mux23~5_combout ;
wire \regmem|Mux23~9_combout ;
wire \regmem|regMemory[27][8]~q ;
wire \regmem|regMemory[19][8]~q ;
wire \regmem|regMemory[23][8]~q ;
wire \regmem|regMemory[31][8]~q ;
wire \regmem|Mux23~3_combout ;
wire \regmem|regMemory[28][8]~q ;
wire \regmem|regMemory[16][8]~q ;
wire \regmem|regMemory[20][8]~q ;
wire \regmem|regMemory[24][8]~q ;
wire \regmem|Mux23~0_combout ;
wire \regmem|regMemory[17][8]~q ;
wire \regmem|regMemory[25][8]~q ;
wire \regmem|regMemory[29][8]~q ;
wire \regmem|regMemory[21][8]~q ;
wire \regmem|Mux23~1_combout ;
wire \regmem|regMemory[30][8]~q ;
wire \regmem|regMemory[26][8]~feeder_combout ;
wire \regmem|regMemory[26][8]~q ;
wire \regmem|regMemory[22][8]~feeder_combout ;
wire \regmem|regMemory[22][8]~q ;
wire \regmem|Mux23~2_combout ;
wire \regmem|Mux23~4_combout ;
wire \ulaIn1|Mux8~0_combout ;
wire \ula|Mux23~3_combout ;
wire \regmem|Mux55~8_combout ;
wire \regmem|Mux55~5_combout ;
wire \regmem|Mux55~6_combout ;
wire \regmem|Mux55~7_combout ;
wire \regmem|Mux55~9_combout ;
wire \ula|Add0~153_combout ;
wire \regmem|regMemory[13][7]~feeder_combout ;
wire \regmem|regMemory[13][7]~q ;
wire \regmem|regMemory[14][7]~q ;
wire \regmem|regMemory[15][7]~q ;
wire \regmem|regMemory[12][7]~q ;
wire \regmem|Mux24~7_combout ;
wire \regmem|regMemory[7][7]~q ;
wire \regmem|regMemory[6][7]~q ;
wire \regmem|regMemory[5][7]~q ;
wire \regmem|regMemory[4][7]~feeder_combout ;
wire \regmem|regMemory[4][7]~q ;
wire \regmem|Mux24~8_combout ;
wire \regmem|regMemory[11][7]~q ;
wire \regmem|regMemory[9][7]~q ;
wire \regmem|regMemory[8][7]~feeder_combout ;
wire \regmem|regMemory[8][7]~q ;
wire \regmem|regMemory[10][7]~q ;
wire \regmem|Mux24~5_combout ;
wire \regmem|regMemory[2][7]~q ;
wire \regmem|regMemory[3][7]~q ;
wire \regmem|regMemory[1][7]~q ;
wire \regmem|Mux24~6_combout ;
wire \regmem|Mux24~9_combout ;
wire \regmem|regMemory[23][7]~q ;
wire \regmem|regMemory[31][7]~q ;
wire \regmem|regMemory[19][7]~q ;
wire \regmem|regMemory[27][7]~q ;
wire \regmem|Mux24~3_combout ;
wire \regmem|regMemory[22][7]~feeder_combout ;
wire \regmem|regMemory[22][7]~q ;
wire \regmem|regMemory[26][7]~q ;
wire \regmem|regMemory[30][7]~q ;
wire \regmem|regMemory[18][7]~feeder_combout ;
wire \regmem|regMemory[18][7]~q ;
wire \regmem|Mux24~2_combout ;
wire \regmem|regMemory[20][7]~q ;
wire \regmem|regMemory[24][7]~q ;
wire \regmem|regMemory[28][7]~q ;
wire \regmem|Mux24~0_combout ;
wire \regmem|regMemory[29][7]~q ;
wire \regmem|regMemory[25][7]~q ;
wire \regmem|regMemory[17][7]~feeder_combout ;
wire \regmem|regMemory[17][7]~q ;
wire \regmem|regMemory[21][7]~q ;
wire \regmem|Mux24~1_combout ;
wire \regmem|Mux24~4_combout ;
wire \ulaIn1|Mux7~0_combout ;
wire \regmem|Mux56~7_combout ;
wire \regmem|Mux56~8_combout ;
wire \regmem|Mux56~6_combout ;
wire \regmem|Mux56~5_combout ;
wire \regmem|Mux56~9_combout ;
wire \regmem|Mux56~10_combout ;
wire \ula|Mux24~3_combout ;
wire \ula|Add0~152_combout ;
wire \regmem|regMemory[12][6]~q ;
wire \regmem|regMemory[13][6]~q ;
wire \regmem|regMemory[14][6]~feeder_combout ;
wire \regmem|regMemory[14][6]~q ;
wire \regmem|regMemory[15][6]~q ;
wire \regmem|Mux25~7_combout ;
wire \regmem|regMemory[4][6]~q ;
wire \regmem|regMemory[7][6]~q ;
wire \regmem|regMemory[6][6]~q ;
wire \regmem|regMemory[5][6]~q ;
wire \regmem|Mux25~8_combout ;
wire \regmem|regMemory[10][6]~q ;
wire \regmem|regMemory[8][6]~feeder_combout ;
wire \regmem|regMemory[8][6]~q ;
wire \regmem|regMemory[11][6]~q ;
wire \regmem|regMemory[9][6]~q ;
wire \regmem|Mux25~5_combout ;
wire \regmem|regMemory[2][6]~q ;
wire \regmem|regMemory[1][6]~q ;
wire \regmem|regMemory[3][6]~q ;
wire \regmem|Mux25~6_combout ;
wire \regmem|Mux25~9_combout ;
wire \regmem|regMemory[25][6]~q ;
wire \regmem|regMemory[29][6]~q ;
wire \regmem|regMemory[17][6]~feeder_combout ;
wire \regmem|regMemory[17][6]~q ;
wire \regmem|regMemory[21][6]~feeder_combout ;
wire \regmem|regMemory[21][6]~q ;
wire \regmem|Mux25~1_combout ;
wire \regmem|regMemory[28][6]~q ;
wire \regmem|regMemory[16][6]~q ;
wire \regmem|regMemory[20][6]~feeder_combout ;
wire \regmem|regMemory[20][6]~q ;
wire \regmem|regMemory[24][6]~q ;
wire \regmem|Mux25~0_combout ;
wire \regmem|regMemory[19][6]~q ;
wire \regmem|regMemory[27][6]~q ;
wire \regmem|regMemory[23][6]~q ;
wire \regmem|Mux25~3_combout ;
wire \regmem|regMemory[18][6]~feeder_combout ;
wire \regmem|regMemory[18][6]~q ;
wire \regmem|regMemory[30][6]~feeder_combout ;
wire \regmem|regMemory[30][6]~q ;
wire \regmem|regMemory[26][6]~q ;
wire \regmem|regMemory[22][6]~q ;
wire \regmem|Mux25~2_combout ;
wire \regmem|Mux25~4_combout ;
wire \ulaIn1|Mux6~0_combout ;
wire \regmem|Mux57~6_combout ;
wire \regmem|Mux57~8_combout ;
wire \regmem|Mux57~5_combout ;
wire \regmem|Mux57~7_combout ;
wire \regmem|Mux57~9_combout ;
wire \regmem|Mux57~10_combout ;
wire \ula|Mux25~3_combout ;
wire \ula|Mux30~6_combout ;
wire \ula|Mux30~7_combout ;
wire \ula|Mux11~0_combout ;
wire \ula|Mux11~5_combout ;
wire \ula|Mux11~6_combout ;
wire \ula|Mux5~0_combout ;
wire \ula|Mux11~7_combout ;
wire \ula|Mux7~3_combout ;
wire \regmem|Mux61~6_combout ;
wire \regmem|Mux61~5_combout ;
wire \regmem|Mux61~7_combout ;
wire \regmem|Mux61~9_combout ;
wire \regmem|Mux61~8_combout ;
wire \regmem|Mux61~10_combout ;
wire \regmem|Mux61~11_combout ;
wire \regmem|regMemory[20][31]~q ;
wire \regmem|regMemory[24][31]~q ;
wire \regmem|regMemory[28][31]~q ;
wire \regmem|regMemory[16][31]~q ;
wire \regmem|Mux0~0_combout ;
wire \regmem|regMemory[25][31]~q ;
wire \regmem|regMemory[21][31]~feeder_combout ;
wire \regmem|regMemory[21][31]~q ;
wire \regmem|regMemory[29][31]~q ;
wire \regmem|regMemory[17][31]~feeder_combout ;
wire \regmem|regMemory[17][31]~q ;
wire \regmem|Mux0~1_combout ;
wire \regmem|regMemory[31][31]~q ;
wire \regmem|regMemory[27][31]~q ;
wire \regmem|regMemory[23][31]~feeder_combout ;
wire \regmem|regMemory[23][31]~q ;
wire \regmem|Mux0~3_combout ;
wire \regmem|regMemory[26][31]~q ;
wire \regmem|regMemory[18][31]~q ;
wire \regmem|regMemory[30][31]~q ;
wire \regmem|regMemory[22][31]~feeder_combout ;
wire \regmem|regMemory[22][31]~q ;
wire \regmem|Mux0~2_combout ;
wire \regmem|Mux0~4_combout ;
wire \regmem|regMemory[7][31]~q ;
wire \regmem|regMemory[6][31]~feeder_combout ;
wire \regmem|regMemory[6][31]~q ;
wire \regmem|regMemory[5][31]~q ;
wire \regmem|regMemory[4][31]~feeder_combout ;
wire \regmem|regMemory[4][31]~q ;
wire \regmem|Mux0~8_combout ;
wire \regmem|regMemory[9][31]~q ;
wire \regmem|regMemory[11][31]~q ;
wire \regmem|regMemory[10][31]~feeder_combout ;
wire \regmem|regMemory[10][31]~q ;
wire \regmem|regMemory[8][31]~q ;
wire \regmem|Mux0~5_combout ;
wire \regmem|regMemory[13][31]~q ;
wire \regmem|regMemory[15][31]~q ;
wire \regmem|regMemory[12][31]~feeder_combout ;
wire \regmem|regMemory[12][31]~q ;
wire \regmem|regMemory[14][31]~q ;
wire \regmem|Mux0~7_combout ;
wire \regmem|regMemory[2][31]~q ;
wire \regmem|regMemory[3][31]~q ;
wire \regmem|regMemory[1][31]~feeder_combout ;
wire \regmem|regMemory[1][31]~q ;
wire \regmem|Mux0~6_combout ;
wire \regmem|Mux0~9_combout ;
wire \ulaIn1|Mux31~0_combout ;
wire \ula|ShiftRight0~42_combout ;
wire \regmem|regMemory[29][28]~q ;
wire \regmem|regMemory[31][28]~q ;
wire \regmem|regMemory[30][28]~q ;
wire \regmem|regMemory[28][28]~feeder_combout ;
wire \regmem|regMemory[28][28]~q ;
wire \regmem|Mux3~3_combout ;
wire \regmem|regMemory[18][28]~q ;
wire \regmem|regMemory[16][28]~q ;
wire \regmem|regMemory[19][28]~q ;
wire \regmem|regMemory[17][28]~q ;
wire \regmem|Mux3~0_combout ;
wire \regmem|regMemory[27][28]~q ;
wire \regmem|regMemory[25][28]~q ;
wire \regmem|regMemory[24][28]~q ;
wire \regmem|regMemory[26][28]~q ;
wire \regmem|Mux3~1_combout ;
wire \regmem|regMemory[22][28]~q ;
wire \regmem|regMemory[23][28]~q ;
wire \regmem|regMemory[21][28]~q ;
wire \regmem|regMemory[20][28]~feeder_combout ;
wire \regmem|regMemory[20][28]~q ;
wire \regmem|Mux3~2_combout ;
wire \regmem|Mux3~4_combout ;
wire \regmem|regMemory[9][28]~q ;
wire \regmem|regMemory[11][28]~q ;
wire \regmem|regMemory[10][28]~q ;
wire \regmem|Mux3~5_combout ;
wire \regmem|regMemory[2][28]~q ;
wire \regmem|regMemory[1][28]~q ;
wire \regmem|regMemory[3][28]~q ;
wire \regmem|Mux3~6_combout ;
wire \regmem|regMemory[7][28]~q ;
wire \regmem|regMemory[5][28]~q ;
wire \regmem|regMemory[4][28]~feeder_combout ;
wire \regmem|regMemory[4][28]~q ;
wire \regmem|regMemory[6][28]~feeder_combout ;
wire \regmem|regMemory[6][28]~q ;
wire \regmem|Mux3~8_combout ;
wire \regmem|regMemory[13][28]~q ;
wire \regmem|regMemory[12][28]~q ;
wire \regmem|regMemory[15][28]~q ;
wire \regmem|regMemory[14][28]~q ;
wire \regmem|Mux3~7_combout ;
wire \regmem|Mux3~9_combout ;
wire \ulaIn1|Mux28~0_combout ;
wire \regmem|regMemory[14][1]~q ;
wire \regmem|regMemory[12][1]~q ;
wire \regmem|regMemory[13][1]~q ;
wire \regmem|Mux30~7_combout ;
wire \regmem|regMemory[3][1]~feeder_combout ;
wire \regmem|regMemory[3][1]~q ;
wire \regmem|regMemory[1][1]~q ;
wire \regmem|regMemory[2][1]~feeder_combout ;
wire \regmem|regMemory[2][1]~q ;
wire \regmem|Mux30~6_combout ;
wire \regmem|regMemory[7][1]~q ;
wire \regmem|regMemory[6][1]~feeder_combout ;
wire \regmem|regMemory[6][1]~q ;
wire \regmem|regMemory[5][1]~q ;
wire \regmem|regMemory[4][1]~q ;
wire \regmem|Mux30~8_combout ;
wire \regmem|regMemory[10][1]~q ;
wire \regmem|regMemory[8][1]~q ;
wire \regmem|regMemory[9][1]~q ;
wire \regmem|regMemory[11][1]~q ;
wire \regmem|Mux30~5_combout ;
wire \regmem|Mux30~9_combout ;
wire \regmem|regMemory[16][1]~feeder_combout ;
wire \regmem|regMemory[16][1]~q ;
wire \regmem|regMemory[24][1]~q ;
wire \regmem|regMemory[20][1]~feeder_combout ;
wire \regmem|regMemory[20][1]~q ;
wire \regmem|regMemory[28][1]~q ;
wire \regmem|Mux30~0_combout ;
wire \regmem|regMemory[19][1]~q ;
wire \regmem|regMemory[31][1]~q ;
wire \regmem|regMemory[27][1]~q ;
wire \regmem|regMemory[23][1]~feeder_combout ;
wire \regmem|regMemory[23][1]~q ;
wire \regmem|Mux30~3_combout ;
wire \regmem|regMemory[17][1]~q ;
wire \regmem|regMemory[29][1]~q ;
wire \regmem|regMemory[21][1]~q ;
wire \regmem|regMemory[25][1]~q ;
wire \regmem|Mux30~1_combout ;
wire \regmem|regMemory[22][1]~q ;
wire \regmem|regMemory[18][1]~q ;
wire \regmem|regMemory[26][1]~feeder_combout ;
wire \regmem|regMemory[26][1]~q ;
wire \regmem|regMemory[30][1]~q ;
wire \regmem|Mux30~2_combout ;
wire \regmem|Mux30~4_combout ;
wire \ulaIn1|Mux1~0_combout ;
wire \regmem|Mux62~5_combout ;
wire \regmem|Mux62~6_combout ;
wire \regmem|Mux62~7_combout ;
wire \regmem|Mux62~1_combout ;
wire \regmem|Mux62~2_combout ;
wire \regmem|Mux62~3_combout ;
wire \regmem|Mux62~0_combout ;
wire \regmem|Mux62~4_combout ;
wire \regmem|Mux62~11_combout ;
wire \regmem|Mux63~11_combout ;
wire \ula|Add0~148_cout ;
wire \ula|Add0~8 ;
wire \ula|Add0~12_sumout ;
wire \regmem|regMemory[30][5]~q ;
wire \regmem|regMemory[22][5]~q ;
wire \regmem|regMemory[18][5]~feeder_combout ;
wire \regmem|regMemory[18][5]~q ;
wire \regmem|regMemory[26][5]~q ;
wire \regmem|Mux58~2_combout ;
wire \regmem|regMemory[17][5]~q ;
wire \regmem|regMemory[25][5]~q ;
wire \regmem|regMemory[29][5]~q ;
wire \regmem|regMemory[21][5]~q ;
wire \regmem|Mux58~1_combout ;
wire \regmem|regMemory[24][5]~feeder_combout ;
wire \regmem|regMemory[24][5]~q ;
wire \regmem|regMemory[16][5]~q ;
wire \regmem|regMemory[20][5]~q ;
wire \regmem|regMemory[28][5]~feeder_combout ;
wire \regmem|regMemory[28][5]~q ;
wire \regmem|Mux58~0_combout ;
wire \regmem|regMemory[23][5]~q ;
wire \regmem|regMemory[27][5]~feeder_combout ;
wire \regmem|regMemory[27][5]~q ;
wire \regmem|regMemory[31][5]~q ;
wire \regmem|regMemory[19][5]~feeder_combout ;
wire \regmem|regMemory[19][5]~q ;
wire \regmem|Mux58~3_combout ;
wire \regmem|Mux58~4_combout ;
wire \regmem|regMemory[2][5]~q ;
wire \regmem|regMemory[1][5]~q ;
wire \regmem|regMemory[3][5]~q ;
wire \regmem|Mux58~8_combout ;
wire \regmem|regMemory[13][5]~q ;
wire \regmem|regMemory[12][5]~q ;
wire \regmem|regMemory[15][5]~feeder_combout ;
wire \regmem|regMemory[15][5]~q ;
wire \regmem|regMemory[14][5]~feeder_combout ;
wire \regmem|regMemory[14][5]~q ;
wire \regmem|Mux58~6_combout ;
wire \regmem|regMemory[8][5]~q ;
wire \regmem|regMemory[9][5]~q ;
wire \regmem|regMemory[10][5]~feeder_combout ;
wire \regmem|regMemory[10][5]~q ;
wire \regmem|regMemory[11][5]~feeder_combout ;
wire \regmem|regMemory[11][5]~q ;
wire \regmem|Mux58~5_combout ;
wire \regmem|regMemory[7][5]~q ;
wire \regmem|regMemory[4][5]~q ;
wire \regmem|regMemory[6][5]~feeder_combout ;
wire \regmem|regMemory[6][5]~q ;
wire \regmem|Mux58~7_combout ;
wire \regmem|Mux58~9_combout ;
wire \ulaIn2|ulaIn2MuxOut[5]~5_combout ;
wire \ula|Mux26~3_combout ;
wire \regmem|regMemory[5][11]~q ;
wire \regmem|regMemory[7][11]~q ;
wire \regmem|regMemory[6][11]~feeder_combout ;
wire \regmem|regMemory[6][11]~q ;
wire \regmem|regMemory[4][11]~feeder_combout ;
wire \regmem|regMemory[4][11]~q ;
wire \regmem|Mux52~7_combout ;
wire \regmem|regMemory[14][11]~q ;
wire \regmem|regMemory[12][11]~q ;
wire \regmem|regMemory[13][11]~q ;
wire \regmem|regMemory[15][11]~feeder_combout ;
wire \regmem|regMemory[15][11]~q ;
wire \regmem|Mux52~6_combout ;
wire \regmem|regMemory[3][11]~q ;
wire \regmem|regMemory[2][11]~q ;
wire \regmem|regMemory[1][11]~q ;
wire \regmem|Mux52~8_combout ;
wire \regmem|regMemory[11][11]~q ;
wire \regmem|regMemory[9][11]~q ;
wire \regmem|regMemory[8][11]~q ;
wire \regmem|regMemory[10][11]~q ;
wire \regmem|Mux52~5_combout ;
wire \regmem|Mux52~9_combout ;
wire \regmem|regMemory[24][11]~q ;
wire \regmem|regMemory[27][11]~q ;
wire \regmem|regMemory[26][11]~q ;
wire \regmem|regMemory[25][11]~q ;
wire \regmem|Mux52~1_combout ;
wire \regmem|regMemory[21][11]~feeder_combout ;
wire \regmem|regMemory[21][11]~q ;
wire \regmem|regMemory[23][11]~feeder_combout ;
wire \regmem|regMemory[23][11]~q ;
wire \regmem|regMemory[22][11]~feeder_combout ;
wire \regmem|regMemory[22][11]~q ;
wire \regmem|regMemory[20][11]~q ;
wire \regmem|Mux52~2_combout ;
wire \regmem|regMemory[17][11]~q ;
wire \regmem|regMemory[19][11]~q ;
wire \regmem|regMemory[16][11]~q ;
wire \regmem|regMemory[18][11]~feeder_combout ;
wire \regmem|regMemory[18][11]~q ;
wire \regmem|Mux52~0_combout ;
wire \regmem|regMemory[31][11]~q ;
wire \regmem|regMemory[30][11]~q ;
wire \regmem|regMemory[28][11]~q ;
wire \regmem|Mux52~3_combout ;
wire \regmem|Mux52~4_combout ;
wire \regmem|Mux52~10_combout ;
wire \ula|Mux31~5_combout ;
wire \regmem|regMemory[31][30]~q ;
wire \regmem|regMemory[29][30]~q ;
wire \regmem|regMemory[30][30]~q ;
wire \regmem|regMemory[28][30]~feeder_combout ;
wire \regmem|regMemory[28][30]~q ;
wire \regmem|Mux1~3_combout ;
wire \regmem|regMemory[19][30]~q ;
wire \regmem|regMemory[16][30]~q ;
wire \regmem|regMemory[17][30]~feeder_combout ;
wire \regmem|regMemory[17][30]~q ;
wire \regmem|regMemory[18][30]~q ;
wire \regmem|Mux1~0_combout ;
wire \regmem|regMemory[23][30]~q ;
wire \regmem|regMemory[20][30]~q ;
wire \regmem|regMemory[22][30]~q ;
wire \regmem|regMemory[21][30]~feeder_combout ;
wire \regmem|regMemory[21][30]~q ;
wire \regmem|Mux1~2_combout ;
wire \regmem|regMemory[25][30]~q ;
wire \regmem|regMemory[27][30]~q ;
wire \regmem|regMemory[24][30]~q ;
wire \regmem|regMemory[26][30]~q ;
wire \regmem|Mux1~1_combout ;
wire \regmem|Mux1~4_combout ;
wire \regmem|regMemory[7][30]~q ;
wire \regmem|regMemory[6][30]~q ;
wire \regmem|regMemory[5][30]~q ;
wire \regmem|Mux1~8_combout ;
wire \regmem|regMemory[10][30]~q ;
wire \regmem|regMemory[11][30]~q ;
wire \regmem|regMemory[9][30]~q ;
wire \regmem|regMemory[8][30]~q ;
wire \regmem|Mux1~5_combout ;
wire \regmem|regMemory[12][30]~q ;
wire \regmem|regMemory[14][30]~q ;
wire \regmem|regMemory[13][30]~q ;
wire \regmem|regMemory[15][30]~q ;
wire \regmem|Mux1~7_combout ;
wire \regmem|regMemory[3][30]~q ;
wire \regmem|regMemory[2][30]~q ;
wire \regmem|regMemory[1][30]~q ;
wire \regmem|Mux1~6_combout ;
wire \regmem|Mux1~9_combout ;
wire \ulaIn1|Mux30~0_combout ;
wire \ula|ShiftRight0~29_combout ;
wire \ula|ShiftRight1~4_combout ;
wire \ula|ShiftRight1~20_combout ;
wire \regmem|regMemory[8][4]~q ;
wire \regmem|regMemory[11][4]~q ;
wire \regmem|regMemory[10][4]~q ;
wire \regmem|regMemory[9][4]~q ;
wire \regmem|Mux27~5_combout ;
wire \regmem|regMemory[1][4]~feeder_combout ;
wire \regmem|regMemory[1][4]~q ;
wire \regmem|regMemory[3][4]~feeder_combout ;
wire \regmem|regMemory[3][4]~q ;
wire \regmem|regMemory[2][4]~q ;
wire \regmem|Mux27~6_combout ;
wire \regmem|regMemory[13][4]~q ;
wire \regmem|regMemory[12][4]~q ;
wire \regmem|regMemory[15][4]~q ;
wire \regmem|regMemory[14][4]~q ;
wire \regmem|Mux27~7_combout ;
wire \regmem|regMemory[6][4]~feeder_combout ;
wire \regmem|regMemory[6][4]~q ;
wire \regmem|regMemory[4][4]~feeder_combout ;
wire \regmem|regMemory[4][4]~q ;
wire \regmem|regMemory[7][4]~q ;
wire \regmem|regMemory[5][4]~q ;
wire \regmem|Mux27~8_combout ;
wire \regmem|Mux27~9_combout ;
wire \regmem|regMemory[25][4]~q ;
wire \regmem|regMemory[29][4]~q ;
wire \regmem|regMemory[17][4]~feeder_combout ;
wire \regmem|regMemory[17][4]~q ;
wire \regmem|regMemory[21][4]~q ;
wire \regmem|Mux27~1_combout ;
wire \regmem|regMemory[23][4]~q ;
wire \regmem|regMemory[19][4]~q ;
wire \regmem|regMemory[27][4]~q ;
wire \regmem|Mux27~3_combout ;
wire \regmem|regMemory[20][4]~feeder_combout ;
wire \regmem|regMemory[20][4]~q ;
wire \regmem|regMemory[16][4]~feeder_combout ;
wire \regmem|regMemory[16][4]~q ;
wire \regmem|regMemory[28][4]~feeder_combout ;
wire \regmem|regMemory[28][4]~q ;
wire \regmem|regMemory[24][4]~q ;
wire \regmem|Mux27~0_combout ;
wire \regmem|regMemory[30][4]~feeder_combout ;
wire \regmem|regMemory[30][4]~q ;
wire \regmem|regMemory[22][4]~feeder_combout ;
wire \regmem|regMemory[22][4]~q ;
wire \regmem|regMemory[18][4]~feeder_combout ;
wire \regmem|regMemory[18][4]~q ;
wire \regmem|regMemory[26][4]~q ;
wire \regmem|Mux27~2_combout ;
wire \regmem|Mux27~4_combout ;
wire \ulaIn1|Mux4~0_combout ;
wire \ula|ShiftLeft0~22_combout ;
wire \ula|ShiftLeft0~21_combout ;
wire \ula|ShiftLeft0~23_combout ;
wire \ula|Mux3~0_combout ;
wire \ula|Mux11~13_combout ;
wire \ula|Mux3~1_combout ;
wire \regmem|regMemory[9][12]~q ;
wire \regmem|regMemory[8][12]~q ;
wire \regmem|regMemory[11][12]~q ;
wire \regmem|regMemory[10][12]~q ;
wire \regmem|Mux51~5_combout ;
wire \regmem|regMemory[2][12]~q ;
wire \regmem|regMemory[3][12]~q ;
wire \regmem|Mux51~8_combout ;
wire \regmem|regMemory[5][12]~q ;
wire \regmem|regMemory[7][12]~q ;
wire \regmem|regMemory[4][12]~q ;
wire \regmem|regMemory[6][12]~feeder_combout ;
wire \regmem|regMemory[6][12]~q ;
wire \regmem|Mux51~7_combout ;
wire \regmem|regMemory[12][12]~q ;
wire \regmem|regMemory[14][12]~feeder_combout ;
wire \regmem|regMemory[14][12]~q ;
wire \regmem|regMemory[13][12]~q ;
wire \regmem|regMemory[15][12]~feeder_combout ;
wire \regmem|regMemory[15][12]~q ;
wire \regmem|Mux51~6_combout ;
wire \regmem|Mux51~9_combout ;
wire \regmem|regMemory[21][12]~q ;
wire \regmem|regMemory[17][12]~feeder_combout ;
wire \regmem|regMemory[17][12]~q ;
wire \regmem|regMemory[25][12]~q ;
wire \regmem|regMemory[29][12]~q ;
wire \regmem|Mux51~1_combout ;
wire \regmem|regMemory[18][12]~feeder_combout ;
wire \regmem|regMemory[18][12]~q ;
wire \regmem|regMemory[26][12]~q ;
wire \regmem|regMemory[22][12]~feeder_combout ;
wire \regmem|regMemory[22][12]~q ;
wire \regmem|regMemory[30][12]~q ;
wire \regmem|Mux51~2_combout ;
wire \regmem|regMemory[28][12]~q ;
wire \regmem|regMemory[24][12]~q ;
wire \regmem|regMemory[16][12]~feeder_combout ;
wire \regmem|regMemory[16][12]~q ;
wire \regmem|regMemory[20][12]~q ;
wire \regmem|Mux51~0_combout ;
wire \regmem|regMemory[27][12]~feeder_combout ;
wire \regmem|regMemory[27][12]~q ;
wire \regmem|regMemory[23][12]~feeder_combout ;
wire \regmem|regMemory[23][12]~q ;
wire \regmem|regMemory[31][12]~feeder_combout ;
wire \regmem|regMemory[31][12]~q ;
wire \regmem|regMemory[19][12]~feeder_combout ;
wire \regmem|regMemory[19][12]~q ;
wire \regmem|Mux51~3_combout ;
wire \regmem|Mux51~4_combout ;
wire \regmem|Mux51~10_combout ;
wire \ula|Mux19~3_combout ;
wire \ula|Add0~157_combout ;
wire \ula|Add0~156_combout ;
wire \regmem|regMemory[27][10]~q ;
wire \regmem|regMemory[31][10]~feeder_combout ;
wire \regmem|regMemory[31][10]~q ;
wire \regmem|regMemory[23][10]~feeder_combout ;
wire \regmem|regMemory[23][10]~q ;
wire \regmem|regMemory[19][10]~q ;
wire \regmem|Mux53~3_combout ;
wire \regmem|regMemory[24][10]~q ;
wire \regmem|regMemory[28][10]~q ;
wire \regmem|regMemory[20][10]~q ;
wire \regmem|regMemory[16][10]~q ;
wire \regmem|Mux53~0_combout ;
wire \regmem|regMemory[18][10]~q ;
wire \regmem|regMemory[30][10]~q ;
wire \regmem|regMemory[26][10]~q ;
wire \regmem|regMemory[22][10]~q ;
wire \regmem|Mux53~2_combout ;
wire \regmem|regMemory[29][10]~q ;
wire \regmem|regMemory[21][10]~q ;
wire \regmem|regMemory[25][10]~q ;
wire \regmem|regMemory[17][10]~q ;
wire \regmem|Mux53~1_combout ;
wire \regmem|Mux53~4_combout ;
wire \ula|Add0~155_combout ;
wire \regmem|regMemory[1][10]~q ;
wire \regmem|regMemory[3][10]~q ;
wire \regmem|regMemory[2][10]~q ;
wire \regmem|Mux53~8_combout ;
wire \regmem|regMemory[9][10]~q ;
wire \regmem|regMemory[10][10]~q ;
wire \regmem|regMemory[8][10]~q ;
wire \regmem|regMemory[11][10]~q ;
wire \regmem|Mux53~5_combout ;
wire \regmem|regMemory[4][10]~q ;
wire \regmem|regMemory[5][10]~q ;
wire \regmem|regMemory[7][10]~q ;
wire \regmem|regMemory[6][10]~q ;
wire \regmem|Mux53~7_combout ;
wire \regmem|regMemory[14][10]~q ;
wire \regmem|regMemory[15][10]~q ;
wire \regmem|regMemory[12][10]~q ;
wire \regmem|Mux53~6_combout ;
wire \regmem|Mux53~9_combout ;
wire \regmem|regMemory[29][9]~q ;
wire \regmem|regMemory[17][9]~q ;
wire \regmem|regMemory[21][9]~q ;
wire \regmem|regMemory[25][9]~q ;
wire \regmem|Mux22~1_combout ;
wire \regmem|regMemory[28][9]~q ;
wire \regmem|regMemory[20][9]~q ;
wire \regmem|regMemory[16][9]~feeder_combout ;
wire \regmem|regMemory[16][9]~q ;
wire \regmem|Mux22~0_combout ;
wire \regmem|regMemory[18][9]~q ;
wire \regmem|regMemory[30][9]~q ;
wire \regmem|regMemory[26][9]~q ;
wire \regmem|regMemory[22][9]~feeder_combout ;
wire \regmem|regMemory[22][9]~q ;
wire \regmem|Mux22~2_combout ;
wire \regmem|regMemory[27][9]~q ;
wire \regmem|regMemory[19][9]~q ;
wire \regmem|regMemory[31][9]~q ;
wire \regmem|regMemory[23][9]~q ;
wire \regmem|Mux22~3_combout ;
wire \regmem|Mux22~4_combout ;
wire \regmem|regMemory[3][9]~q ;
wire \regmem|regMemory[2][9]~q ;
wire \regmem|regMemory[1][9]~q ;
wire \regmem|Mux22~6_combout ;
wire \regmem|regMemory[10][9]~q ;
wire \regmem|regMemory[9][9]~q ;
wire \regmem|regMemory[8][9]~feeder_combout ;
wire \regmem|regMemory[8][9]~q ;
wire \regmem|regMemory[11][9]~q ;
wire \regmem|Mux22~5_combout ;
wire \regmem|regMemory[14][9]~q ;
wire \regmem|regMemory[15][9]~q ;
wire \regmem|regMemory[12][9]~feeder_combout ;
wire \regmem|regMemory[12][9]~q ;
wire \regmem|regMemory[13][9]~q ;
wire \regmem|Mux22~7_combout ;
wire \regmem|regMemory[6][9]~feeder_combout ;
wire \regmem|regMemory[6][9]~q ;
wire \regmem|regMemory[5][9]~q ;
wire \regmem|regMemory[7][9]~q ;
wire \regmem|regMemory[4][9]~q ;
wire \regmem|Mux22~8_combout ;
wire \regmem|Mux22~9_combout ;
wire \ulaIn1|Mux9~0_combout ;
wire \regmem|Mux54~6_combout ;
wire \regmem|Mux54~7_combout ;
wire \regmem|Mux54~8_combout ;
wire \regmem|Mux54~5_combout ;
wire \regmem|Mux54~9_combout ;
wire \regmem|Mux54~10_combout ;
wire \ula|Mux22~15_combout ;
wire \regmem|regMemory[24][15]~q ;
wire \regmem|regMemory[28][15]~feeder_combout ;
wire \regmem|regMemory[28][15]~q ;
wire \regmem|regMemory[16][15]~q ;
wire \regmem|regMemory[20][15]~feeder_combout ;
wire \regmem|regMemory[20][15]~q ;
wire \regmem|Mux48~0_combout ;
wire \regmem|regMemory[27][15]~q ;
wire \regmem|regMemory[31][15]~q ;
wire \regmem|regMemory[19][15]~feeder_combout ;
wire \regmem|regMemory[19][15]~q ;
wire \regmem|regMemory[23][15]~feeder_combout ;
wire \regmem|regMemory[23][15]~q ;
wire \regmem|Mux48~3_combout ;
wire \regmem|regMemory[25][15]~q ;
wire \regmem|regMemory[17][15]~q ;
wire \regmem|regMemory[29][15]~q ;
wire \regmem|regMemory[21][15]~feeder_combout ;
wire \regmem|regMemory[21][15]~q ;
wire \regmem|Mux48~1_combout ;
wire \regmem|regMemory[18][15]~feeder_combout ;
wire \regmem|regMemory[18][15]~q ;
wire \regmem|regMemory[30][15]~q ;
wire \regmem|regMemory[26][15]~q ;
wire \regmem|regMemory[22][15]~feeder_combout ;
wire \regmem|regMemory[22][15]~q ;
wire \regmem|Mux48~2_combout ;
wire \regmem|Mux48~4_combout ;
wire \regmem|regMemory[9][15]~q ;
wire \regmem|regMemory[8][15]~q ;
wire \regmem|regMemory[10][15]~q ;
wire \regmem|regMemory[11][15]~q ;
wire \regmem|Mux48~5_combout ;
wire \regmem|regMemory[13][15]~q ;
wire \regmem|regMemory[14][15]~q ;
wire \regmem|regMemory[15][15]~q ;
wire \regmem|regMemory[12][15]~feeder_combout ;
wire \regmem|regMemory[12][15]~q ;
wire \regmem|Mux48~6_combout ;
wire \regmem|regMemory[7][15]~q ;
wire \regmem|regMemory[5][15]~q ;
wire \regmem|regMemory[6][15]~q ;
wire \regmem|regMemory[4][15]~feeder_combout ;
wire \regmem|regMemory[4][15]~q ;
wire \regmem|Mux48~7_combout ;
wire \regmem|regMemory[2][15]~feeder_combout ;
wire \regmem|regMemory[2][15]~q ;
wire \regmem|regMemory[1][15]~q ;
wire \regmem|Mux48~8_combout ;
wire \regmem|Mux48~9_combout ;
wire \regmem|Mux48~10_combout ;
wire \ula|Mux31~6_combout ;
wire \ula|ShiftLeft0~20_combout ;
wire \regmem|regMemory[24][14]~feeder_combout ;
wire \regmem|regMemory[24][14]~q ;
wire \regmem|regMemory[20][14]~q ;
wire \regmem|regMemory[16][14]~q ;
wire \regmem|regMemory[28][14]~feeder_combout ;
wire \regmem|regMemory[28][14]~q ;
wire \regmem|Mux49~0_combout ;
wire \regmem|regMemory[17][14]~q ;
wire \regmem|regMemory[29][14]~feeder_combout ;
wire \regmem|regMemory[29][14]~q ;
wire \regmem|regMemory[25][14]~q ;
wire \regmem|regMemory[21][14]~q ;
wire \regmem|Mux49~1_combout ;
wire \regmem|regMemory[31][14]~feeder_combout ;
wire \regmem|regMemory[31][14]~q ;
wire \regmem|regMemory[23][14]~feeder_combout ;
wire \regmem|regMemory[23][14]~q ;
wire \regmem|regMemory[27][14]~feeder_combout ;
wire \regmem|regMemory[27][14]~q ;
wire \regmem|regMemory[19][14]~q ;
wire \regmem|Mux49~3_combout ;
wire \regmem|regMemory[18][14]~q ;
wire \regmem|regMemory[30][14]~q ;
wire \regmem|regMemory[26][14]~q ;
wire \regmem|Mux49~2_combout ;
wire \regmem|Mux49~4_combout ;
wire \regmem|regMemory[3][14]~q ;
wire \regmem|regMemory[1][14]~q ;
wire \regmem|regMemory[2][14]~q ;
wire \regmem|Mux49~8_combout ;
wire \regmem|regMemory[14][14]~q ;
wire \regmem|regMemory[13][14]~feeder_combout ;
wire \regmem|regMemory[13][14]~q ;
wire \regmem|regMemory[12][14]~feeder_combout ;
wire \regmem|regMemory[12][14]~q ;
wire \regmem|regMemory[15][14]~q ;
wire \regmem|Mux49~6_combout ;
wire \regmem|regMemory[6][14]~feeder_combout ;
wire \regmem|regMemory[6][14]~q ;
wire \regmem|regMemory[5][14]~feeder_combout ;
wire \regmem|regMemory[5][14]~q ;
wire \regmem|regMemory[7][14]~feeder_combout ;
wire \regmem|regMemory[7][14]~q ;
wire \regmem|regMemory[4][14]~q ;
wire \regmem|Mux49~7_combout ;
wire \regmem|regMemory[11][14]~feeder_combout ;
wire \regmem|regMemory[11][14]~q ;
wire \regmem|regMemory[10][14]~feeder_combout ;
wire \regmem|regMemory[10][14]~q ;
wire \regmem|regMemory[9][14]~feeder_combout ;
wire \regmem|regMemory[9][14]~q ;
wire \regmem|regMemory[8][14]~q ;
wire \regmem|Mux49~5_combout ;
wire \regmem|Mux49~9_combout ;
wire \regmem|Mux49~10_combout ;
wire \ula|Mux17~3_combout ;
wire \ula|ShiftRight1~23_combout ;
wire \regmem|regMemory[3][25]~q ;
wire \regmem|regMemory[1][25]~q ;
wire \regmem|regMemory[2][25]~q ;
wire \regmem|Mux38~8_combout ;
wire \regmem|regMemory[9][25]~q ;
wire \regmem|regMemory[11][25]~q ;
wire \regmem|regMemory[10][25]~q ;
wire \regmem|regMemory[8][25]~q ;
wire \regmem|Mux38~5_combout ;
wire \regmem|regMemory[5][25]~q ;
wire \regmem|regMemory[6][25]~feeder_combout ;
wire \regmem|regMemory[6][25]~q ;
wire \regmem|regMemory[4][25]~q ;
wire \regmem|regMemory[7][25]~q ;
wire \regmem|Mux38~7_combout ;
wire \regmem|regMemory[14][25]~q ;
wire \regmem|regMemory[13][25]~q ;
wire \regmem|regMemory[15][25]~feeder_combout ;
wire \regmem|regMemory[15][25]~q ;
wire \regmem|regMemory[12][25]~q ;
wire \regmem|Mux38~6_combout ;
wire \regmem|Mux38~9_combout ;
wire \regmem|regMemory[27][25]~q ;
wire \regmem|regMemory[31][25]~feeder_combout ;
wire \regmem|regMemory[31][25]~q ;
wire \regmem|regMemory[23][25]~q ;
wire \regmem|regMemory[19][25]~q ;
wire \regmem|Mux38~3_combout ;
wire \regmem|regMemory[17][25]~q ;
wire \regmem|regMemory[25][25]~q ;
wire \regmem|regMemory[29][25]~q ;
wire \regmem|regMemory[21][25]~q ;
wire \regmem|Mux38~1_combout ;
wire \regmem|regMemory[22][25]~q ;
wire \regmem|regMemory[18][25]~feeder_combout ;
wire \regmem|regMemory[18][25]~q ;
wire \regmem|regMemory[30][25]~q ;
wire \regmem|regMemory[26][25]~q ;
wire \regmem|Mux38~2_combout ;
wire \regmem|regMemory[24][25]~q ;
wire \regmem|regMemory[28][25]~q ;
wire \regmem|regMemory[16][25]~q ;
wire \regmem|Mux38~0_combout ;
wire \regmem|Mux38~4_combout ;
wire \ulaIn2|ulaIn2MuxOut[25]~7_combout ;
wire \ula|Mux6~4_combout ;
wire \ula|Mux6~8_combout ;
wire \regmem|Mux59~8_combout ;
wire \regmem|Mux59~9_combout ;
wire \regmem|Mux59~10_combout ;
wire \regmem|Mux59~5_combout ;
wire \regmem|Mux59~6_combout ;
wire \regmem|Mux59~7_combout ;
wire \regmem|Mux59~11_combout ;
wire \ula|Mux5~1_combout ;
wire \ula|Mux5~4_combout ;
wire \ula|ShiftRight0~11_combout ;
wire \ula|ShiftRight1~12_combout ;
wire \ula|ShiftRight1~0_combout ;
wire \ula|ShiftRight1~13_combout ;
wire \ula|ShiftLeft0~15_combout ;
wire \ula|Mux6~5_combout ;
wire \ula|Mux6~6_combout ;
wire \ula|Mux6~0_combout ;
wire \ula|Mux5~3_combout ;
wire \ula|Mux5~2_combout ;
wire \ula|Add0~170_combout ;
wire \ula|ShiftLeft0~24_combout ;
wire \ula|ShiftLeft0~32_combout ;
wire \ula|ShiftLeft0~40_combout ;
wire \ula|ShiftLeft0~48_combout ;
wire \ula|Mux14~1_combout ;
wire \ula|Mux14~2_combout ;
wire \ula|ShiftLeft0~18_combout ;
wire \ula|Mux11~3_combout ;
wire \ula|Mux2~0_combout ;
wire \regmem|regMemory[17][17]~q ;
wire \regmem|regMemory[21][17]~feeder_combout ;
wire \regmem|regMemory[21][17]~q ;
wire \regmem|regMemory[29][17]~q ;
wire \regmem|Mux46~1_combout ;
wire \regmem|regMemory[31][17]~q ;
wire \regmem|regMemory[19][17]~q ;
wire \regmem|regMemory[27][17]~q ;
wire \regmem|regMemory[23][17]~feeder_combout ;
wire \regmem|regMemory[23][17]~q ;
wire \regmem|Mux46~3_combout ;
wire \regmem|regMemory[18][17]~q ;
wire \regmem|regMemory[22][17]~q ;
wire \regmem|regMemory[30][17]~feeder_combout ;
wire \regmem|regMemory[30][17]~q ;
wire \regmem|regMemory[26][17]~q ;
wire \regmem|Mux46~2_combout ;
wire \regmem|regMemory[16][17]~feeder_combout ;
wire \regmem|regMemory[16][17]~q ;
wire \regmem|regMemory[28][17]~q ;
wire \regmem|regMemory[24][17]~feeder_combout ;
wire \regmem|regMemory[24][17]~q ;
wire \regmem|regMemory[20][17]~feeder_combout ;
wire \regmem|regMemory[20][17]~q ;
wire \regmem|Mux46~0_combout ;
wire \regmem|Mux46~4_combout ;
wire \ula|Add0~162_combout ;
wire \regmem|regMemory[14][17]~q ;
wire \regmem|regMemory[13][17]~q ;
wire \regmem|regMemory[12][17]~q ;
wire \regmem|regMemory[15][17]~feeder_combout ;
wire \regmem|regMemory[15][17]~q ;
wire \regmem|Mux46~6_combout ;
wire \regmem|regMemory[2][17]~feeder_combout ;
wire \regmem|regMemory[2][17]~q ;
wire \regmem|regMemory[1][17]~q ;
wire \regmem|regMemory[3][17]~q ;
wire \regmem|Mux46~8_combout ;
wire \regmem|regMemory[7][17]~q ;
wire \regmem|regMemory[6][17]~q ;
wire \regmem|regMemory[4][17]~feeder_combout ;
wire \regmem|regMemory[4][17]~q ;
wire \regmem|regMemory[5][17]~q ;
wire \regmem|Mux46~7_combout ;
wire \regmem|regMemory[11][17]~q ;
wire \regmem|regMemory[10][17]~feeder_combout ;
wire \regmem|regMemory[10][17]~q ;
wire \regmem|regMemory[8][17]~feeder_combout ;
wire \regmem|regMemory[8][17]~q ;
wire \regmem|regMemory[9][17]~q ;
wire \regmem|Mux46~5_combout ;
wire \regmem|Mux46~9_combout ;
wire \ula|Add0~161_combout ;
wire \ula|Add0~160_combout ;
wire \ula|Add0~159_combout ;
wire \ula|Add0~158_combout ;
wire \ula|Add0~64 ;
wire \ula|Add0~68 ;
wire \ula|Add0~72 ;
wire \ula|Add0~79 ;
wire \ula|Add0~84 ;
wire \ula|Add0~87_sumout ;
wire \ula|Mux14~7_combout ;
wire \ula|Mux8~2_combout ;
wire \regmem|Mux46~10_combout ;
wire \ula|Mux14~3_combout ;
wire \regmem|regMemory[24][21]~feeder_combout ;
wire \regmem|regMemory[24][21]~q ;
wire \regmem|regMemory[28][21]~q ;
wire \regmem|regMemory[16][21]~feeder_combout ;
wire \regmem|regMemory[16][21]~q ;
wire \regmem|regMemory[20][21]~q ;
wire \regmem|Mux10~0_combout ;
wire \regmem|regMemory[21][21]~q ;
wire \regmem|regMemory[29][21]~q ;
wire \regmem|regMemory[17][21]~feeder_combout ;
wire \regmem|regMemory[17][21]~q ;
wire \regmem|regMemory[25][21]~q ;
wire \regmem|Mux10~1_combout ;
wire \regmem|regMemory[23][21]~q ;
wire \regmem|regMemory[27][21]~feeder_combout ;
wire \regmem|regMemory[27][21]~q ;
wire \regmem|regMemory[31][21]~q ;
wire \regmem|regMemory[19][21]~feeder_combout ;
wire \regmem|regMemory[19][21]~q ;
wire \regmem|Mux10~3_combout ;
wire \regmem|regMemory[22][21]~feeder_combout ;
wire \regmem|regMemory[22][21]~q ;
wire \regmem|regMemory[26][21]~feeder_combout ;
wire \regmem|regMemory[26][21]~q ;
wire \regmem|regMemory[30][21]~q ;
wire \regmem|regMemory[18][21]~q ;
wire \regmem|Mux10~2_combout ;
wire \regmem|Mux10~4_combout ;
wire \regmem|regMemory[1][21]~q ;
wire \regmem|regMemory[2][21]~feeder_combout ;
wire \regmem|regMemory[2][21]~q ;
wire \regmem|Mux10~6_combout ;
wire \regmem|regMemory[12][21]~feeder_combout ;
wire \regmem|regMemory[12][21]~q ;
wire \regmem|regMemory[15][21]~q ;
wire \regmem|regMemory[14][21]~q ;
wire \regmem|regMemory[13][21]~feeder_combout ;
wire \regmem|regMemory[13][21]~q ;
wire \regmem|Mux10~7_combout ;
wire \regmem|regMemory[8][21]~feeder_combout ;
wire \regmem|regMemory[8][21]~q ;
wire \regmem|regMemory[11][21]~q ;
wire \regmem|regMemory[9][21]~feeder_combout ;
wire \regmem|regMemory[9][21]~q ;
wire \regmem|regMemory[10][21]~feeder_combout ;
wire \regmem|regMemory[10][21]~q ;
wire \regmem|Mux10~5_combout ;
wire \regmem|regMemory[6][21]~q ;
wire \regmem|regMemory[5][21]~q ;
wire \regmem|regMemory[7][21]~q ;
wire \regmem|regMemory[4][21]~q ;
wire \regmem|Mux10~8_combout ;
wire \regmem|Mux10~9_combout ;
wire \ulaIn1|Mux21~0_combout ;
wire \ula|ShiftRight0~19_combout ;
wire \ula|ShiftRight1~15_combout ;
wire \ula|ShiftRight1~2_combout ;
wire \ula|ShiftRight1~16_combout ;
wire \regmem|regMemory[11][26]~q ;
wire \regmem|regMemory[8][26]~q ;
wire \regmem|regMemory[10][26]~q ;
wire \regmem|Mux37~5_combout ;
wire \regmem|regMemory[5][26]~q ;
wire \regmem|regMemory[4][26]~q ;
wire \regmem|regMemory[7][26]~q ;
wire \regmem|regMemory[6][26]~q ;
wire \regmem|Mux37~7_combout ;
wire \regmem|regMemory[3][26]~q ;
wire \regmem|regMemory[2][26]~q ;
wire \regmem|regMemory[1][26]~q ;
wire \regmem|Mux37~8_combout ;
wire \regmem|regMemory[14][26]~feeder_combout ;
wire \regmem|regMemory[14][26]~q ;
wire \regmem|regMemory[12][26]~feeder_combout ;
wire \regmem|regMemory[12][26]~q ;
wire \regmem|regMemory[13][26]~q ;
wire \regmem|regMemory[15][26]~q ;
wire \regmem|Mux37~6_combout ;
wire \regmem|Mux37~9_combout ;
wire \regmem|regMemory[24][26]~q ;
wire \regmem|regMemory[20][26]~q ;
wire \regmem|regMemory[16][26]~q ;
wire \regmem|regMemory[28][26]~q ;
wire \regmem|Mux37~0_combout ;
wire \regmem|regMemory[18][26]~q ;
wire \regmem|regMemory[26][26]~feeder_combout ;
wire \regmem|regMemory[26][26]~q ;
wire \regmem|regMemory[30][26]~feeder_combout ;
wire \regmem|regMemory[30][26]~q ;
wire \regmem|regMemory[22][26]~feeder_combout ;
wire \regmem|regMemory[22][26]~q ;
wire \regmem|Mux37~2_combout ;
wire \regmem|regMemory[25][26]~q ;
wire \regmem|regMemory[17][26]~feeder_combout ;
wire \regmem|regMemory[17][26]~q ;
wire \regmem|regMemory[29][26]~feeder_combout ;
wire \regmem|regMemory[29][26]~q ;
wire \regmem|regMemory[21][26]~feeder_combout ;
wire \regmem|regMemory[21][26]~q ;
wire \regmem|Mux37~1_combout ;
wire \regmem|regMemory[23][26]~feeder_combout ;
wire \regmem|regMemory[23][26]~q ;
wire \regmem|regMemory[19][26]~q ;
wire \regmem|regMemory[27][26]~q ;
wire \regmem|regMemory[31][26]~q ;
wire \regmem|Mux37~3_combout ;
wire \regmem|Mux37~4_combout ;
wire \ulaIn2|ulaIn2MuxOut[26]~12_combout ;
wire \ula|Mux5~8_combout ;
wire \ula|Mux5~9_combout ;
wire \ula|Mux5~10_combout ;
wire \ula|ShiftRight1~6_combout ;
wire \ula|ShiftLeft0~19_combout ;
wire \ula|ShiftLeft0~26_combout ;
wire \ula|ShiftLeft0~34_combout ;
wire \ula|ShiftLeft0~35_combout ;
wire \ula|Mux11~9_combout ;
wire \regmem|regMemory[26][24]~q ;
wire \regmem|regMemory[27][24]~q ;
wire \regmem|regMemory[25][24]~q ;
wire \regmem|Mux7~1_combout ;
wire \regmem|regMemory[18][24]~q ;
wire \regmem|regMemory[17][24]~feeder_combout ;
wire \regmem|regMemory[17][24]~q ;
wire \regmem|regMemory[16][24]~feeder_combout ;
wire \regmem|regMemory[16][24]~q ;
wire \regmem|regMemory[19][24]~q ;
wire \regmem|Mux7~0_combout ;
wire \regmem|regMemory[28][24]~feeder_combout ;
wire \regmem|regMemory[28][24]~q ;
wire \regmem|regMemory[31][24]~q ;
wire \regmem|regMemory[29][24]~feeder_combout ;
wire \regmem|regMemory[29][24]~q ;
wire \regmem|regMemory[30][24]~feeder_combout ;
wire \regmem|regMemory[30][24]~q ;
wire \regmem|Mux7~3_combout ;
wire \regmem|regMemory[20][24]~q ;
wire \regmem|regMemory[23][24]~feeder_combout ;
wire \regmem|regMemory[23][24]~q ;
wire \regmem|regMemory[21][24]~feeder_combout ;
wire \regmem|regMemory[21][24]~q ;
wire \regmem|regMemory[22][24]~feeder_combout ;
wire \regmem|regMemory[22][24]~q ;
wire \regmem|Mux7~2_combout ;
wire \regmem|Mux7~4_combout ;
wire \regmem|regMemory[12][24]~feeder_combout ;
wire \regmem|regMemory[12][24]~q ;
wire \regmem|regMemory[14][24]~q ;
wire \regmem|regMemory[15][24]~feeder_combout ;
wire \regmem|regMemory[15][24]~q ;
wire \regmem|regMemory[13][24]~feeder_combout ;
wire \regmem|regMemory[13][24]~q ;
wire \regmem|Mux7~7_combout ;
wire \regmem|regMemory[7][24]~q ;
wire \regmem|regMemory[4][24]~q ;
wire \regmem|regMemory[5][24]~q ;
wire \regmem|regMemory[6][24]~q ;
wire \regmem|Mux7~8_combout ;
wire \regmem|regMemory[1][24]~q ;
wire \regmem|regMemory[3][24]~feeder_combout ;
wire \regmem|regMemory[3][24]~q ;
wire \regmem|regMemory[2][24]~q ;
wire \regmem|Mux7~6_combout ;
wire \regmem|regMemory[8][24]~q ;
wire \regmem|regMemory[11][24]~q ;
wire \regmem|regMemory[9][24]~feeder_combout ;
wire \regmem|regMemory[9][24]~q ;
wire \regmem|regMemory[10][24]~q ;
wire \regmem|Mux7~5_combout ;
wire \regmem|Mux7~9_combout ;
wire \ulaIn1|Mux24~0_combout ;
wire \ula|ShiftRight0~28_combout ;
wire \ula|ShiftRight0~30_combout ;
wire \regmem|regMemory[24][19]~feeder_combout ;
wire \regmem|regMemory[24][19]~q ;
wire \regmem|regMemory[16][19]~feeder_combout ;
wire \regmem|regMemory[16][19]~q ;
wire \regmem|regMemory[28][19]~q ;
wire \regmem|regMemory[20][19]~feeder_combout ;
wire \regmem|regMemory[20][19]~q ;
wire \regmem|Mux44~0_combout ;
wire \regmem|regMemory[29][19]~q ;
wire \regmem|regMemory[25][19]~q ;
wire \regmem|regMemory[17][19]~q ;
wire \regmem|regMemory[21][19]~feeder_combout ;
wire \regmem|regMemory[21][19]~q ;
wire \regmem|Mux44~1_combout ;
wire \regmem|regMemory[30][19]~feeder_combout ;
wire \regmem|regMemory[30][19]~q ;
wire \regmem|regMemory[22][19]~feeder_combout ;
wire \regmem|regMemory[22][19]~q ;
wire \regmem|regMemory[26][19]~feeder_combout ;
wire \regmem|regMemory[26][19]~q ;
wire \regmem|regMemory[18][19]~feeder_combout ;
wire \regmem|regMemory[18][19]~q ;
wire \regmem|Mux44~2_combout ;
wire \regmem|regMemory[31][19]~feeder_combout ;
wire \regmem|regMemory[31][19]~q ;
wire \regmem|regMemory[27][19]~feeder_combout ;
wire \regmem|regMemory[27][19]~q ;
wire \regmem|regMemory[19][19]~feeder_combout ;
wire \regmem|regMemory[19][19]~q ;
wire \regmem|regMemory[23][19]~feeder_combout ;
wire \regmem|regMemory[23][19]~q ;
wire \regmem|Mux44~3_combout ;
wire \regmem|Mux44~4_combout ;
wire \ula|Add0~164_combout ;
wire \regmem|regMemory[6][19]~q ;
wire \regmem|regMemory[7][19]~q ;
wire \regmem|regMemory[4][19]~q ;
wire \regmem|Mux44~7_combout ;
wire \regmem|regMemory[9][19]~q ;
wire \regmem|regMemory[8][19]~q ;
wire \regmem|regMemory[10][19]~feeder_combout ;
wire \regmem|regMemory[10][19]~q ;
wire \regmem|regMemory[11][19]~q ;
wire \regmem|Mux44~5_combout ;
wire \regmem|regMemory[15][19]~feeder_combout ;
wire \regmem|regMemory[15][19]~q ;
wire \regmem|regMemory[12][19]~feeder_combout ;
wire \regmem|regMemory[12][19]~q ;
wire \regmem|regMemory[13][19]~feeder_combout ;
wire \regmem|regMemory[13][19]~q ;
wire \regmem|regMemory[14][19]~q ;
wire \regmem|Mux44~6_combout ;
wire \regmem|regMemory[3][19]~q ;
wire \regmem|regMemory[2][19]~q ;
wire \regmem|regMemory[1][19]~q ;
wire \regmem|Mux44~8_combout ;
wire \regmem|Mux44~9_combout ;
wire \regmem|regMemory[16][18]~feeder_combout ;
wire \regmem|regMemory[16][18]~q ;
wire \regmem|regMemory[24][18]~feeder_combout ;
wire \regmem|regMemory[24][18]~q ;
wire \regmem|regMemory[20][18]~feeder_combout ;
wire \regmem|regMemory[20][18]~q ;
wire \regmem|regMemory[28][18]~feeder_combout ;
wire \regmem|regMemory[28][18]~q ;
wire \regmem|Mux45~0_combout ;
wire \regmem|regMemory[26][18]~q ;
wire \regmem|regMemory[18][18]~feeder_combout ;
wire \regmem|regMemory[18][18]~q ;
wire \regmem|regMemory[22][18]~q ;
wire \regmem|regMemory[30][18]~q ;
wire \regmem|Mux45~2_combout ;
wire \regmem|regMemory[29][18]~q ;
wire \regmem|regMemory[25][18]~q ;
wire \regmem|regMemory[21][18]~q ;
wire \regmem|regMemory[17][18]~q ;
wire \regmem|Mux45~1_combout ;
wire \regmem|regMemory[27][18]~q ;
wire \regmem|regMemory[31][18]~q ;
wire \regmem|regMemory[19][18]~q ;
wire \regmem|regMemory[23][18]~q ;
wire \regmem|Mux45~3_combout ;
wire \regmem|Mux45~4_combout ;
wire \regmem|regMemory[3][18]~q ;
wire \regmem|regMemory[2][18]~q ;
wire \regmem|regMemory[1][18]~q ;
wire \regmem|Mux45~8_combout ;
wire \regmem|regMemory[9][18]~q ;
wire \regmem|regMemory[8][18]~q ;
wire \regmem|regMemory[11][18]~feeder_combout ;
wire \regmem|regMemory[11][18]~q ;
wire \regmem|regMemory[10][18]~q ;
wire \regmem|Mux45~5_combout ;
wire \regmem|regMemory[13][18]~q ;
wire \regmem|regMemory[12][18]~feeder_combout ;
wire \regmem|regMemory[12][18]~q ;
wire \regmem|regMemory[15][18]~q ;
wire \regmem|Mux45~6_combout ;
wire \regmem|regMemory[7][18]~q ;
wire \regmem|regMemory[4][18]~q ;
wire \regmem|regMemory[5][18]~q ;
wire \regmem|regMemory[6][18]~feeder_combout ;
wire \regmem|regMemory[6][18]~q ;
wire \regmem|Mux45~7_combout ;
wire \regmem|Mux45~9_combout ;
wire \ula|Add0~163_combout ;
wire \ula|Add0~88 ;
wire \ula|Add0~92 ;
wire \ula|Add0~95_sumout ;
wire \ula|Mux12~0_combout ;
wire \ula|ShiftLeft0~50_combout ;
wire \ula|ShiftLeft0~28_combout ;
wire \ula|ShiftLeft0~36_combout ;
wire \ula|Mux12~1_combout ;
wire \ula|Mux12~2_combout ;
wire \ula|Mux12~4_combout ;
wire \ula|Mux11~10_combout ;
wire \ula|Mux12~6_combout ;
wire \ulaIn2|ulaIn2MuxOut[19]~8_combout ;
wire \ula|Mux12~5_combout ;
wire \ula|Add0~51_combout ;
wire \ula|Mux12~3_combout ;
wire \ula|Mux8~1_combout ;
wire \ula|ShiftRight1~5_combout ;
wire \ula|Mux12~7_combout ;
wire \ula|Mux3~2_combout ;
wire \ula|Mux12~8_combout ;
wire \memToRegMux|Mux19~0_combout ;
wire \regmem|regMemory[5][19]~q ;
wire \regmem|Mux12~8_combout ;
wire \regmem|Mux12~7_combout ;
wire \regmem|Mux12~6_combout ;
wire \regmem|Mux12~5_combout ;
wire \regmem|Mux12~9_combout ;
wire \regmem|Mux12~1_combout ;
wire \regmem|Mux12~3_combout ;
wire \regmem|Mux12~0_combout ;
wire \regmem|Mux12~2_combout ;
wire \regmem|Mux12~4_combout ;
wire \ulaIn1|Mux19~0_combout ;
wire \ula|ShiftLeft0~53_combout ;
wire \ula|ShiftLeft0~57_combout ;
wire \ula|ShiftLeft0~42_combout ;
wire \ula|Mux5~5_combout ;
wire \ula|Mux5~6_combout ;
wire \ula|Add0~171_combout ;
wire \ula|Add0~120 ;
wire \ula|Add0~123_sumout ;
wire \ula|Mux5~7_combout ;
wire \memToRegMux|Mux26~0_combout ;
wire \regmem|regMemory[9][26]~q ;
wire \regmem|Mux5~5_combout ;
wire \regmem|Mux5~6_combout ;
wire \regmem|Mux5~7_combout ;
wire \regmem|Mux5~8_combout ;
wire \regmem|Mux5~9_combout ;
wire \regmem|Mux5~2_combout ;
wire \regmem|Mux5~3_combout ;
wire \regmem|Mux5~1_combout ;
wire \regmem|Mux5~0_combout ;
wire \regmem|Mux5~4_combout ;
wire \ulaIn1|Mux26~0_combout ;
wire \ula|ShiftRight0~20_combout ;
wire \ula|ShiftRight0~36_combout ;
wire \ula|Mux9~0_combout ;
wire \regmem|regMemory[7][22]~q ;
wire \regmem|regMemory[5][22]~q ;
wire \regmem|regMemory[4][22]~q ;
wire \regmem|regMemory[6][22]~q ;
wire \regmem|Mux41~7_combout ;
wire \regmem|regMemory[11][22]~feeder_combout ;
wire \regmem|regMemory[11][22]~q ;
wire \regmem|regMemory[9][22]~q ;
wire \regmem|regMemory[8][22]~q ;
wire \regmem|regMemory[10][22]~feeder_combout ;
wire \regmem|regMemory[10][22]~q ;
wire \regmem|Mux41~5_combout ;
wire \regmem|regMemory[13][22]~q ;
wire \regmem|regMemory[14][22]~feeder_combout ;
wire \regmem|regMemory[14][22]~q ;
wire \regmem|regMemory[15][22]~q ;
wire \regmem|regMemory[12][22]~feeder_combout ;
wire \regmem|regMemory[12][22]~q ;
wire \regmem|Mux41~6_combout ;
wire \regmem|regMemory[2][22]~q ;
wire \regmem|regMemory[3][22]~q ;
wire \regmem|regMemory[1][22]~q ;
wire \regmem|Mux41~8_combout ;
wire \regmem|Mux41~9_combout ;
wire \regmem|regMemory[28][22]~q ;
wire \regmem|regMemory[20][22]~q ;
wire \regmem|regMemory[24][22]~q ;
wire \regmem|Mux41~0_combout ;
wire \regmem|regMemory[26][22]~q ;
wire \regmem|regMemory[22][22]~feeder_combout ;
wire \regmem|regMemory[22][22]~q ;
wire \regmem|regMemory[18][22]~feeder_combout ;
wire \regmem|regMemory[18][22]~q ;
wire \regmem|regMemory[30][22]~q ;
wire \regmem|Mux41~2_combout ;
wire \regmem|regMemory[17][22]~feeder_combout ;
wire \regmem|regMemory[17][22]~q ;
wire \regmem|regMemory[21][22]~feeder_combout ;
wire \regmem|regMemory[21][22]~q ;
wire \regmem|regMemory[25][22]~q ;
wire \regmem|regMemory[29][22]~q ;
wire \regmem|Mux41~1_combout ;
wire \regmem|regMemory[31][22]~q ;
wire \regmem|regMemory[27][22]~q ;
wire \regmem|regMemory[19][22]~q ;
wire \regmem|regMemory[23][22]~q ;
wire \regmem|Mux41~3_combout ;
wire \regmem|Mux41~4_combout ;
wire \regmem|Mux41~10_combout ;
wire \ula|Mux9~3_combout ;
wire \ula|ShiftRight1~9_combout ;
wire \ula|Mux9~4_combout ;
wire \ula|Add0~167_combout ;
wire \regmem|Mux42~2_combout ;
wire \regmem|Mux42~3_combout ;
wire \regmem|Mux42~1_combout ;
wire \regmem|Mux42~0_combout ;
wire \regmem|Mux42~4_combout ;
wire \ula|Add0~166_combout ;
wire \regmem|regMemory[28][20]~feeder_combout ;
wire \regmem|regMemory[28][20]~q ;
wire \regmem|regMemory[20][20]~q ;
wire \regmem|regMemory[16][20]~q ;
wire \regmem|Mux43~0_combout ;
wire \regmem|regMemory[30][20]~q ;
wire \regmem|regMemory[18][20]~q ;
wire \regmem|regMemory[26][20]~q ;
wire \regmem|regMemory[22][20]~feeder_combout ;
wire \regmem|regMemory[22][20]~q ;
wire \regmem|Mux43~2_combout ;
wire \regmem|regMemory[29][20]~feeder_combout ;
wire \regmem|regMemory[29][20]~q ;
wire \regmem|regMemory[25][20]~q ;
wire \regmem|regMemory[21][20]~q ;
wire \regmem|regMemory[17][20]~q ;
wire \regmem|Mux43~1_combout ;
wire \regmem|regMemory[31][20]~feeder_combout ;
wire \regmem|regMemory[31][20]~q ;
wire \regmem|regMemory[27][20]~feeder_combout ;
wire \regmem|regMemory[27][20]~q ;
wire \regmem|regMemory[19][20]~feeder_combout ;
wire \regmem|regMemory[19][20]~q ;
wire \regmem|regMemory[23][20]~feeder_combout ;
wire \regmem|regMemory[23][20]~q ;
wire \regmem|Mux43~3_combout ;
wire \regmem|Mux43~4_combout ;
wire \ula|Add0~165_combout ;
wire \regmem|regMemory[9][20]~q ;
wire \regmem|regMemory[11][20]~q ;
wire \regmem|regMemory[8][20]~q ;
wire \regmem|regMemory[10][20]~q ;
wire \regmem|Mux43~5_combout ;
wire \regmem|regMemory[15][20]~feeder_combout ;
wire \regmem|regMemory[15][20]~q ;
wire \regmem|regMemory[13][20]~feeder_combout ;
wire \regmem|regMemory[13][20]~q ;
wire \regmem|regMemory[12][20]~feeder_combout ;
wire \regmem|regMemory[12][20]~q ;
wire \regmem|regMemory[14][20]~q ;
wire \regmem|Mux43~6_combout ;
wire \regmem|regMemory[2][20]~q ;
wire \regmem|regMemory[3][20]~q ;
wire \regmem|regMemory[1][20]~q ;
wire \regmem|Mux43~8_combout ;
wire \regmem|regMemory[5][20]~q ;
wire \regmem|regMemory[7][20]~q ;
wire \regmem|regMemory[6][20]~q ;
wire \regmem|regMemory[4][20]~feeder_combout ;
wire \regmem|regMemory[4][20]~q ;
wire \regmem|Mux43~7_combout ;
wire \regmem|Mux43~9_combout ;
wire \ula|Add0~96 ;
wire \ula|Add0~100 ;
wire \ula|Add0~104 ;
wire \ula|Add0~107_sumout ;
wire \ula|ShiftLeft0~27_combout ;
wire \ula|Mux9~1_combout ;
wire \ula|Mux9~2_combout ;
wire \ula|Mux9~5_combout ;
wire \memToRegMux|Mux22~0_combout ;
wire \regmem|regMemory[16][22]~feeder_combout ;
wire \regmem|regMemory[16][22]~q ;
wire \regmem|Mux9~0_combout ;
wire \regmem|Mux9~3_combout ;
wire \regmem|Mux9~1_combout ;
wire \regmem|Mux9~2_combout ;
wire \regmem|Mux9~4_combout ;
wire \regmem|Mux9~5_combout ;
wire \regmem|Mux9~7_combout ;
wire \regmem|Mux9~6_combout ;
wire \regmem|Mux9~8_combout ;
wire \regmem|Mux9~9_combout ;
wire \ulaIn1|Mux22~0_combout ;
wire \ula|ShiftRight0~13_combout ;
wire \ula|ShiftRight0~14_combout ;
wire \ula|ShiftRight1~1_combout ;
wire \ula|Mux14~4_combout ;
wire \ula|ShiftRight0~15_combout ;
wire \ula|Mux8~0_combout ;
wire \ula|Mux14~5_combout ;
wire \memToRegMux|Mux17~0_combout ;
wire \regmem|regMemory[25][17]~q ;
wire \regmem|Mux14~1_combout ;
wire \regmem|Mux14~3_combout ;
wire \regmem|Mux14~0_combout ;
wire \regmem|Mux14~2_combout ;
wire \regmem|Mux14~4_combout ;
wire \regmem|Mux14~8_combout ;
wire \regmem|Mux14~7_combout ;
wire \regmem|Mux14~6_combout ;
wire \regmem|Mux14~5_combout ;
wire \regmem|Mux14~9_combout ;
wire \ulaIn1|Mux17~0_combout ;
wire \ula|ShiftLeft0~49_combout ;
wire \ula|Mux13~1_combout ;
wire \ula|Mux13~2_combout ;
wire \ulaIn2|ulaIn2MuxOut[18]~9_combout ;
wire \ula|Mux13~5_combout ;
wire \ula|Mux13~4_combout ;
wire \ula|Mux13~3_combout ;
wire \ula|Mux13~6_combout ;
wire \ula|ShiftRight0~22_combout ;
wire \ula|ShiftRight1~3_combout ;
wire \ula|Mux13~7_combout ;
wire \ula|Mux13~8_combout ;
wire \ula|ShiftRight0~23_combout ;
wire \ula|Add0~91_sumout ;
wire \ula|Mux13~0_combout ;
wire \memToRegMux|Mux18~0_combout ;
wire \regmem|regMemory[14][18]~feeder_combout ;
wire \regmem|regMemory[14][18]~q ;
wire \regmem|Mux13~7_combout ;
wire \regmem|Mux13~6_combout ;
wire \regmem|Mux13~5_combout ;
wire \regmem|Mux13~8_combout ;
wire \regmem|Mux13~9_combout ;
wire \regmem|Mux13~1_combout ;
wire \regmem|Mux13~0_combout ;
wire \regmem|Mux13~2_combout ;
wire \regmem|Mux13~3_combout ;
wire \regmem|Mux13~4_combout ;
wire \ulaIn1|Mux18~0_combout ;
wire \ula|ShiftLeft0~51_combout ;
wire \ula|ShiftLeft0~46_combout ;
wire \ula|ShiftLeft0~55_combout ;
wire \ula|Mux7~0_combout ;
wire \ula|ShiftLeft0~30_combout ;
wire \ula|ShiftLeft0~31_combout ;
wire \ula|Mux7~1_combout ;
wire \regmem|Mux39~5_combout ;
wire \regmem|Mux39~6_combout ;
wire \regmem|Mux39~8_combout ;
wire \regmem|Mux39~7_combout ;
wire \regmem|Mux39~9_combout ;
wire \ula|Add0~169_combout ;
wire \regmem|regMemory[18][23]~q ;
wire \regmem|regMemory[30][23]~q ;
wire \regmem|regMemory[26][23]~q ;
wire \regmem|regMemory[22][23]~q ;
wire \regmem|Mux40~2_combout ;
wire \regmem|regMemory[29][23]~q ;
wire \regmem|regMemory[25][23]~q ;
wire \regmem|regMemory[17][23]~q ;
wire \regmem|regMemory[21][23]~q ;
wire \regmem|Mux40~1_combout ;
wire \regmem|regMemory[24][23]~q ;
wire \regmem|regMemory[28][23]~q ;
wire \regmem|regMemory[20][23]~q ;
wire \regmem|regMemory[16][23]~q ;
wire \regmem|Mux40~0_combout ;
wire \regmem|regMemory[23][23]~q ;
wire \regmem|regMemory[31][23]~q ;
wire \regmem|regMemory[19][23]~q ;
wire \regmem|regMemory[27][23]~q ;
wire \regmem|Mux40~3_combout ;
wire \regmem|Mux40~4_combout ;
wire \ula|Add0~168_combout ;
wire \regmem|regMemory[11][23]~q ;
wire \regmem|regMemory[9][23]~q ;
wire \regmem|regMemory[10][23]~q ;
wire \regmem|regMemory[8][23]~q ;
wire \regmem|Mux40~5_combout ;
wire \regmem|regMemory[5][23]~q ;
wire \regmem|regMemory[6][23]~q ;
wire \regmem|regMemory[7][23]~q ;
wire \regmem|Mux40~7_combout ;
wire \regmem|regMemory[15][23]~q ;
wire \regmem|regMemory[13][23]~q ;
wire \regmem|regMemory[14][23]~q ;
wire \regmem|regMemory[12][23]~feeder_combout ;
wire \regmem|regMemory[12][23]~q ;
wire \regmem|Mux40~6_combout ;
wire \regmem|regMemory[1][23]~q ;
wire \regmem|regMemory[3][23]~q ;
wire \regmem|regMemory[2][23]~q ;
wire \regmem|Mux40~8_combout ;
wire \regmem|Mux40~9_combout ;
wire \ula|Add0~108 ;
wire \ula|Add0~112 ;
wire \ula|Add0~115_sumout ;
wire \ula|Mux7~2_combout ;
wire \ula|ShiftRight0~3_combout ;
wire \ula|ShiftRight0~2_combout ;
wire \ula|ShiftRight1~11_combout ;
wire \regmem|Mux39~10_combout ;
wire \ula|Mux7~4_combout ;
wire \ula|Mux7~5_combout ;
wire \ula|Mux7~6_combout ;
wire \memToRegMux|Mux24~0_combout ;
wire \regmem|regMemory[24][24]~q ;
wire \regmem|Mux39~0_combout ;
wire \regmem|Mux39~1_combout ;
wire \regmem|Mux39~2_combout ;
wire \regmem|Mux39~3_combout ;
wire \regmem|Mux39~4_combout ;
wire \ula|Add0~116 ;
wire \ula|Add0~119_sumout ;
wire \ula|ShiftLeft0~33_combout ;
wire \ula|ShiftLeft0~52_combout ;
wire \ula|ShiftLeft0~56_combout ;
wire \ula|Mux6~1_combout ;
wire \ula|Mux6~2_combout ;
wire \ula|Mux6~3_combout ;
wire \memToRegMux|Mux25~0_combout ;
wire \regmem|regMemory[20][25]~feeder_combout ;
wire \regmem|regMemory[20][25]~q ;
wire \regmem|Mux6~0_combout ;
wire \regmem|Mux6~2_combout ;
wire \regmem|Mux6~3_combout ;
wire \regmem|Mux6~1_combout ;
wire \regmem|Mux6~4_combout ;
wire \regmem|Mux6~6_combout ;
wire \regmem|Mux6~5_combout ;
wire \regmem|Mux6~8_combout ;
wire \regmem|Mux6~7_combout ;
wire \regmem|Mux6~9_combout ;
wire \ulaIn1|Mux25~0_combout ;
wire \ula|ShiftRight0~21_combout ;
wire \ula|Mux17~1_combout ;
wire \ula|Add0~71_sumout ;
wire \ula|Mux30~0_combout ;
wire \ula|ShiftRight0~40_combout ;
wire \ula|Mux30~1_combout ;
wire \ula|ShiftLeft0~43_combout ;
wire \ula|Mux17~0_combout ;
wire \ula|Mux17~2_combout ;
wire \memToRegMux|Mux14~0_combout ;
wire \regmem|regMemory[22][14]~q ;
wire \regmem|Mux17~2_combout ;
wire \regmem|Mux17~0_combout ;
wire \regmem|Mux17~1_combout ;
wire \regmem|Mux17~3_combout ;
wire \regmem|Mux17~4_combout ;
wire \regmem|Mux17~6_combout ;
wire \regmem|Mux17~8_combout ;
wire \regmem|Mux17~5_combout ;
wire \regmem|Mux17~7_combout ;
wire \regmem|Mux17~9_combout ;
wire \ulaIn1|Mux14~0_combout ;
wire \ula|ShiftLeft0~44_combout ;
wire \ula|ShiftLeft0~45_combout ;
wire \ula|Add0~2_combout ;
wire \ula|ShiftRight0~33_combout ;
wire \ula|ShiftRight0~41_combout ;
wire \ula|Add0~75_combout ;
wire \ula|ShiftRight1~24_combout ;
wire \ula|Add0~74_combout ;
wire \ula|Add0~76_combout ;
wire \ula|Add0~78_sumout ;
wire \ula|Add0~81_combout ;
wire \ula|Mux16~0_combout ;
wire \memToRegMux|Mux15~0_combout ;
wire \regmem|regMemory[3][15]~feeder_combout ;
wire \regmem|regMemory[3][15]~q ;
wire \regmem|Mux16~6_combout ;
wire \regmem|Mux16~8_combout ;
wire \regmem|Mux16~5_combout ;
wire \regmem|Mux16~7_combout ;
wire \regmem|Mux16~9_combout ;
wire \regmem|Mux16~3_combout ;
wire \regmem|Mux16~0_combout ;
wire \regmem|Mux16~2_combout ;
wire \regmem|Mux16~1_combout ;
wire \regmem|Mux16~4_combout ;
wire \ulaIn1|Mux15~0_combout ;
wire \ula|ShiftRight0~18_combout ;
wire \ula|ShiftRight0~17_combout ;
wire \ula|Mux22~11_combout ;
wire \ula|Mux22~12_combout ;
wire \ula|ShiftRight1~14_combout ;
wire \ula|Mux22~1_combout ;
wire \ula|Mux30~12_combout ;
wire \ula|Mux22~3_combout ;
wire \ula|Mux22~0_combout ;
wire \ula|Mux22~2_combout ;
wire \ula|Mux22~4_combout ;
wire \ula|Add0~154_combout ;
wire \ula|Add0~41 ;
wire \ula|Add0~44_sumout ;
wire \ula|Mux22~5_combout ;
wire \ula|Mux22~8_combout ;
wire \ula|Mux22~6_combout ;
wire \ula|Mux22~7_combout ;
wire \ula|Mux22~9_combout ;
wire \ula|Mux22~10_combout ;
wire \ula|Mux22~13_combout ;
wire \memToRegMux|Mux9~0_combout ;
wire \regmem|regMemory[24][9]~q ;
wire \regmem|Mux54~1_combout ;
wire \regmem|Mux54~3_combout ;
wire \regmem|Mux54~0_combout ;
wire \regmem|Mux54~2_combout ;
wire \regmem|Mux54~4_combout ;
wire \ula|Add0~45 ;
wire \ula|Add0~49 ;
wire \ula|Add0~59 ;
wire \ula|Add0~63_sumout ;
wire \ula|ShiftRight0~8_combout ;
wire \ula|ShiftRight0~1_combout ;
wire \ula|Mux19~1_combout ;
wire \ula|ShiftLeft0~39_combout ;
wire \ula|Mux19~0_combout ;
wire \ula|Mux19~2_combout ;
wire \memToRegMux|Mux12~0_combout ;
wire \regmem|regMemory[1][12]~q ;
wire \regmem|Mux19~6_combout ;
wire \regmem|Mux19~7_combout ;
wire \regmem|Mux19~8_combout ;
wire \regmem|Mux19~5_combout ;
wire \regmem|Mux19~9_combout ;
wire \regmem|Mux19~1_combout ;
wire \regmem|Mux19~2_combout ;
wire \regmem|Mux19~0_combout ;
wire \regmem|Mux19~3_combout ;
wire \regmem|Mux19~4_combout ;
wire \ulaIn1|Mux12~0_combout ;
wire \ula|ShiftLeft0~38_combout ;
wire \ula|Mux11~12_combout ;
wire \ulaIn2|ulaIn2MuxOut[20]~11_combout ;
wire \ula|Mux11~14_combout ;
wire \ula|Mux11~16_combout ;
wire \ula|Mux11~15_combout ;
wire \ula|Mux11~17_combout ;
wire \ula|ShiftRight1~7_combout ;
wire \ula|Mux11~18_combout ;
wire \ula|Mux11~19_combout ;
wire \ula|ShiftRight0~34_combout ;
wire \ula|Add0~99_sumout ;
wire \ula|Mux11~11_combout ;
wire \memToRegMux|Mux20~0_combout ;
wire \regmem|regMemory[24][20]~q ;
wire \regmem|Mux11~0_combout ;
wire \regmem|Mux11~3_combout ;
wire \regmem|Mux11~2_combout ;
wire \regmem|Mux11~1_combout ;
wire \regmem|Mux11~4_combout ;
wire \regmem|Mux11~5_combout ;
wire \regmem|Mux11~6_combout ;
wire \regmem|Mux11~7_combout ;
wire \regmem|Mux11~8_combout ;
wire \regmem|Mux11~9_combout ;
wire \ulaIn1|Mux20~0_combout ;
wire \ula|ShiftRight0~27_combout ;
wire \ula|ShiftRight1~18_combout ;
wire \ula|ShiftRight0~32_combout ;
wire \ula|ShiftRight1~19_combout ;
wire \ula|Add0~58_sumout ;
wire \ula|Add0~61_combout ;
wire \ula|Add0~55_combout ;
wire \ula|Add0~54_combout ;
wire \ula|Add0~52_combout ;
wire \ula|ShiftLeft0~37_combout ;
wire \ula|Add0~53_combout ;
wire \ula|Add0~56_combout ;
wire \ula|Mux20~0_combout ;
wire \memToRegMux|Mux11~0_combout ;
wire \regmem|regMemory[29][11]~feeder_combout ;
wire \regmem|regMemory[29][11]~q ;
wire \regmem|Mux20~1_combout ;
wire \regmem|Mux20~3_combout ;
wire \regmem|Mux20~2_combout ;
wire \regmem|Mux20~0_combout ;
wire \regmem|Mux20~4_combout ;
wire \regmem|Mux20~7_combout ;
wire \regmem|Mux20~8_combout ;
wire \regmem|Mux20~6_combout ;
wire \regmem|Mux20~5_combout ;
wire \regmem|Mux20~9_combout ;
wire \ulaIn1|Mux11~0_combout ;
wire \regmem|regMemory[1][27]~q ;
wire \regmem|regMemory[3][27]~q ;
wire \regmem|regMemory[2][27]~q ;
wire \regmem|Mux36~8_combout ;
wire \regmem|regMemory[10][27]~q ;
wire \regmem|regMemory[9][27]~q ;
wire \regmem|regMemory[11][27]~q ;
wire \regmem|regMemory[8][27]~q ;
wire \regmem|Mux36~5_combout ;
wire \regmem|regMemory[14][27]~q ;
wire \regmem|regMemory[15][27]~q ;
wire \regmem|regMemory[12][27]~feeder_combout ;
wire \regmem|regMemory[12][27]~q ;
wire \regmem|regMemory[13][27]~q ;
wire \regmem|Mux36~6_combout ;
wire \regmem|regMemory[6][27]~q ;
wire \regmem|regMemory[5][27]~q ;
wire \regmem|regMemory[4][27]~feeder_combout ;
wire \regmem|regMemory[4][27]~q ;
wire \regmem|regMemory[7][27]~q ;
wire \regmem|Mux36~7_combout ;
wire \regmem|Mux36~9_combout ;
wire \regmem|regMemory[17][27]~q ;
wire \regmem|regMemory[21][27]~feeder_combout ;
wire \regmem|regMemory[21][27]~q ;
wire \regmem|regMemory[29][27]~q ;
wire \regmem|regMemory[25][27]~q ;
wire \regmem|Mux36~1_combout ;
wire \regmem|regMemory[24][27]~q ;
wire \regmem|regMemory[28][27]~feeder_combout ;
wire \regmem|regMemory[28][27]~q ;
wire \regmem|regMemory[16][27]~q ;
wire \regmem|regMemory[20][27]~feeder_combout ;
wire \regmem|regMemory[20][27]~q ;
wire \regmem|Mux36~0_combout ;
wire \regmem|regMemory[18][27]~q ;
wire \regmem|regMemory[30][27]~q ;
wire \regmem|regMemory[22][27]~q ;
wire \regmem|regMemory[26][27]~q ;
wire \regmem|Mux36~2_combout ;
wire \regmem|regMemory[31][27]~feeder_combout ;
wire \regmem|regMemory[31][27]~q ;
wire \regmem|regMemory[23][27]~q ;
wire \regmem|regMemory[27][27]~q ;
wire \regmem|Mux36~3_combout ;
wire \regmem|Mux36~4_combout ;
wire \regmem|Mux36~10_combout ;
wire \ula|Mux4~5_combout ;
wire \ula|ShiftLeft0~58_combout ;
wire \ula|ShiftLeft0~54_combout ;
wire \ula|ShiftLeft0~59_combout ;
wire \ula|Mux4~0_combout ;
wire \ula|Mux4~1_combout ;
wire \ula|Mux4~2_combout ;
wire \ula|Mux4~9_combout ;
wire \ula|Mux4~3_combout ;
wire \ula|Add0~172_combout ;
wire \ula|Add0~124 ;
wire \ula|Add0~127_sumout ;
wire \memToRegMux|Mux27~0_combout ;
wire \regmem|regMemory[19][27]~q ;
wire \regmem|Mux4~3_combout ;
wire \regmem|Mux4~1_combout ;
wire \regmem|Mux4~0_combout ;
wire \regmem|Mux4~2_combout ;
wire \regmem|Mux4~4_combout ;
wire \regmem|Mux4~8_combout ;
wire \regmem|Mux4~5_combout ;
wire \regmem|Mux4~6_combout ;
wire \regmem|Mux4~7_combout ;
wire \regmem|Mux4~9_combout ;
wire \ulaIn1|Mux27~0_combout ;
wire \ula|ShiftRight0~12_combout ;
wire \ula|ShiftRight1~8_combout ;
wire \ula|Add0~150_combout ;
wire \ula|Add0~13 ;
wire \ula|Add0~17 ;
wire \ula|Add0~21 ;
wire \ula|Add0~25 ;
wire \ula|Add0~28_sumout ;
wire \ula|ShiftLeft0~25_combout ;
wire \ula|ShiftRight0~35_combout ;
wire \ula|Mux26~0_combout ;
wire \ula|Mux26~1_combout ;
wire \ula|Mux26~2_combout ;
wire \memToRegMux|Mux5~0_combout ;
wire \regmem|regMemory[5][5]~q ;
wire \regmem|Mux26~8_combout ;
wire \regmem|Mux26~7_combout ;
wire \regmem|Mux26~5_combout ;
wire \regmem|Mux26~6_combout ;
wire \regmem|Mux26~9_combout ;
wire \regmem|Mux26~3_combout ;
wire \regmem|Mux26~2_combout ;
wire \regmem|Mux26~1_combout ;
wire \regmem|Mux26~0_combout ;
wire \regmem|Mux26~4_combout ;
wire \ulaIn1|Mux5~0_combout ;
wire \ula|ShiftRight0~16_combout ;
wire \ula|Mux30~3_combout ;
wire \ula|Mux30~4_combout ;
wire \ula|Mux30~2_combout ;
wire \ula|Mux30~9_combout ;
wire \ula|Mux30~10_combout ;
wire \memToRegMux|Mux1~0_combout ;
wire \regmem|regMemory[15][1]~q ;
wire \regmem|Mux62~9_combout ;
wire \regmem|Mux62~8_combout ;
wire \regmem|Mux62~10_combout ;
wire \ulaIn2|ulaIn2MuxOut[1]~2_combout ;
wire \ula|ShiftRight0~38_combout ;
wire \ula|ShiftRight1~21_combout ;
wire \ula|Mux3~6_combout ;
wire \regmem|Mux35~0_combout ;
wire \regmem|Mux35~1_combout ;
wire \regmem|Mux35~2_combout ;
wire \regmem|Mux35~3_combout ;
wire \regmem|Mux35~4_combout ;
wire \regmem|Mux35~10_combout ;
wire \ula|Mux3~7_combout ;
wire \ula|Mux3~8_combout ;
wire \ula|Mux3~3_combout ;
wire \ula|Mux3~4_combout ;
wire \ula|Mux3~5_combout ;
wire \ula|Mux3~9_combout ;
wire \ula|Add0~173_combout ;
wire \ula|Add0~128 ;
wire \ula|Add0~131_sumout ;
wire \ula|Mux3~11_combout ;
wire \memToRegMux|Mux28~0_combout ;
wire \regmem|regMemory[8][28]~q ;
wire \regmem|Mux35~5_combout ;
wire \regmem|Mux35~6_combout ;
wire \regmem|Mux35~8_combout ;
wire \regmem|Mux35~7_combout ;
wire \regmem|Mux35~9_combout ;
wire \ula|ShiftLeft0~9_combout ;
wire \ula|ShiftLeft0~8_combout ;
wire \ula|ShiftLeft0~11_combout ;
wire \regmem|Mux32~5_combout ;
wire \regmem|Mux32~6_combout ;
wire \regmem|Mux32~8_combout ;
wire \regmem|Mux32~7_combout ;
wire \regmem|Mux32~9_combout ;
wire \ula|ShiftLeft0~12_combout ;
wire \ula|ShiftLeft0~7_combout ;
wire \ula|ShiftLeft0~13_combout ;
wire \ula|Mux11~4_combout ;
wire \ula|Mux2~1_combout ;
wire \ula|Mux1~1_combout ;
wire \ula|Mux1~3_combout ;
wire \ula|Mux1~4_combout ;
wire \ula|Mux1~5_combout ;
wire \ula|Mux1~2_combout ;
wire \ula|Mux1~6_combout ;
wire \regmem|Mux33~3_combout ;
wire \regmem|Mux33~1_combout ;
wire \regmem|Mux33~0_combout ;
wire \regmem|Mux33~2_combout ;
wire \regmem|Mux33~4_combout ;
wire \ula|Add0~175_combout ;
wire \regmem|regMemory[25][29]~q ;
wire \regmem|regMemory[17][29]~q ;
wire \regmem|regMemory[21][29]~feeder_combout ;
wire \regmem|regMemory[21][29]~q ;
wire \regmem|regMemory[29][29]~feeder_combout ;
wire \regmem|regMemory[29][29]~q ;
wire \regmem|Mux34~1_combout ;
wire \regmem|regMemory[24][29]~q ;
wire \regmem|regMemory[20][29]~feeder_combout ;
wire \regmem|regMemory[20][29]~q ;
wire \regmem|regMemory[28][29]~q ;
wire \regmem|regMemory[16][29]~q ;
wire \regmem|Mux34~0_combout ;
wire \regmem|regMemory[26][29]~q ;
wire \regmem|regMemory[30][29]~feeder_combout ;
wire \regmem|regMemory[30][29]~q ;
wire \regmem|regMemory[22][29]~q ;
wire \regmem|regMemory[18][29]~feeder_combout ;
wire \regmem|regMemory[18][29]~q ;
wire \regmem|Mux34~2_combout ;
wire \regmem|regMemory[27][29]~q ;
wire \regmem|regMemory[31][29]~q ;
wire \regmem|regMemory[19][29]~feeder_combout ;
wire \regmem|regMemory[19][29]~q ;
wire \regmem|Mux34~3_combout ;
wire \regmem|Mux34~4_combout ;
wire \regmem|regMemory[9][29]~q ;
wire \regmem|regMemory[10][29]~feeder_combout ;
wire \regmem|regMemory[10][29]~q ;
wire \regmem|regMemory[11][29]~q ;
wire \regmem|regMemory[8][29]~q ;
wire \regmem|Mux34~5_combout ;
wire \regmem|regMemory[14][29]~feeder_combout ;
wire \regmem|regMemory[14][29]~q ;
wire \regmem|regMemory[12][29]~feeder_combout ;
wire \regmem|regMemory[12][29]~q ;
wire \regmem|regMemory[13][29]~q ;
wire \regmem|regMemory[15][29]~feeder_combout ;
wire \regmem|regMemory[15][29]~q ;
wire \regmem|Mux34~6_combout ;
wire \regmem|regMemory[2][29]~q ;
wire \regmem|regMemory[3][29]~q ;
wire \regmem|regMemory[1][29]~q ;
wire \regmem|Mux34~8_combout ;
wire \regmem|regMemory[7][29]~q ;
wire \regmem|regMemory[6][29]~feeder_combout ;
wire \regmem|regMemory[6][29]~q ;
wire \regmem|regMemory[4][29]~feeder_combout ;
wire \regmem|regMemory[4][29]~q ;
wire \regmem|regMemory[5][29]~q ;
wire \regmem|Mux34~7_combout ;
wire \regmem|Mux34~9_combout ;
wire \ula|Add0~174_combout ;
wire \ula|Add0~132 ;
wire \ula|Add0~136 ;
wire \ula|Add0~139_sumout ;
wire \regmem|Mux33~10_combout ;
wire \ula|Mux1~10_combout ;
wire \ula|Mux1~0_combout ;
wire \memToRegMux|Mux30~0_combout ;
wire \regmem|regMemory[4][30]~q ;
wire \regmem|Mux33~7_combout ;
wire \regmem|Mux33~8_combout ;
wire \regmem|Mux33~5_combout ;
wire \regmem|Mux33~6_combout ;
wire \regmem|Mux33~9_combout ;
wire \ula|ShiftLeft0~10_combout ;
wire \regmem|Mux58~10_combout ;
wire \regmem|Mux40~10_combout ;
wire \regmem|Mux32~10_combout ;
wire \ula|ShiftLeft0~16_combout ;
wire \ula|ShiftLeft0~17_combout ;
wire \ula|Mux11~2_combout ;
wire \ula|Mux10~0_combout ;
wire \ula|Mux10~1_combout ;
wire \ula|Mux10~2_combout ;
wire \ula|Add0~103_sumout ;
wire \regmem|Mux42~10_combout ;
wire \ula|Mux10~3_combout ;
wire \ula|Mux10~4_combout ;
wire \ula|Mux10~5_combout ;
wire \memToRegMux|Mux21~0_combout ;
wire \regmem|regMemory[3][21]~feeder_combout ;
wire \regmem|regMemory[3][21]~q ;
wire \regmem|Mux42~8_combout ;
wire \regmem|Mux42~6_combout ;
wire \regmem|Mux42~5_combout ;
wire \regmem|Mux42~7_combout ;
wire \regmem|Mux42~9_combout ;
wire \ula|ShiftLeft0~4_combout ;
wire \ula|ShiftLeft0~3_combout ;
wire \ula|ShiftLeft0~2_combout ;
wire \ula|ShiftLeft0~0_combout ;
wire \ula|ShiftLeft0~5_combout ;
wire \ula|ShiftLeft0~1_combout ;
wire \ula|ShiftLeft0~6_combout ;
wire \ula|Mux30~8_combout ;
wire \ula|ShiftRight0~24_combout ;
wire \ula|ShiftRight0~25_combout ;
wire \ula|Mux25~1_combout ;
wire \ula|Add0~151_combout ;
wire \ula|Add0~29 ;
wire \ula|Add0~32_sumout ;
wire \ula|Mux25~0_combout ;
wire \ula|Mux25~2_combout ;
wire \memToRegMux|Mux6~0_combout ;
wire \regmem|regMemory[31][6]~q ;
wire \regmem|Mux57~3_combout ;
wire \regmem|Mux57~1_combout ;
wire \regmem|Mux57~2_combout ;
wire \regmem|Mux57~0_combout ;
wire \regmem|Mux57~4_combout ;
wire \ula|Add0~33 ;
wire \ula|Add0~36_sumout ;
wire \ula|ShiftRight1~10_combout ;
wire \ula|ShiftRight0~31_combout ;
wire \ula|Mux24~1_combout ;
wire \ula|ShiftRight0~37_combout ;
wire \ula|ShiftLeft0~29_combout ;
wire \ula|Mux24~0_combout ;
wire \ula|Mux24~2_combout ;
wire \memToRegMux|Mux7~0_combout ;
wire \regmem|regMemory[16][7]~feeder_combout ;
wire \regmem|regMemory[16][7]~q ;
wire \regmem|Mux56~0_combout ;
wire \regmem|Mux56~1_combout ;
wire \regmem|Mux56~2_combout ;
wire \regmem|Mux56~3_combout ;
wire \regmem|Mux56~4_combout ;
wire \ula|Add0~37 ;
wire \ula|Add0~40_sumout ;
wire \ula|ShiftRight0~7_combout ;
wire \ula|Mux23~1_combout ;
wire \ula|Mux23~0_combout ;
wire \ula|Mux23~2_combout ;
wire \memToRegMux|Mux8~0_combout ;
wire \regmem|regMemory[18][8]~feeder_combout ;
wire \regmem|regMemory[18][8]~q ;
wire \regmem|Mux55~2_combout ;
wire \regmem|Mux55~1_combout ;
wire \regmem|Mux55~3_combout ;
wire \regmem|Mux55~0_combout ;
wire \regmem|Mux55~4_combout ;
wire \regmem|Mux55~10_combout ;
wire \ula|ShiftLeft0~14_combout ;
wire \ula|Mux11~1_combout ;
wire \ula|Mux15~6_combout ;
wire \ula|ShiftLeft0~47_combout ;
wire \ula|Mux15~2_combout ;
wire \ula|Mux15~3_combout ;
wire \ula|Mux15~4_combout ;
wire \ula|Mux15~5_combout ;
wire \ula|Add0~83_sumout ;
wire \ula|Mux15~7_combout ;
wire \memToRegMux|Mux16~0_combout ;
wire \regmem|regMemory[18][16]~feeder_combout ;
wire \regmem|regMemory[18][16]~q ;
wire \regmem|Mux15~2_combout ;
wire \regmem|Mux15~1_combout ;
wire \regmem|Mux15~0_combout ;
wire \regmem|Mux15~3_combout ;
wire \regmem|Mux15~4_combout ;
wire \regmem|Mux15~5_combout ;
wire \regmem|Mux15~8_combout ;
wire \regmem|Mux15~7_combout ;
wire \regmem|Mux15~6_combout ;
wire \regmem|Mux15~9_combout ;
wire \ulaIn1|Mux16~0_combout ;
wire \ula|ShiftRight0~26_combout ;
wire \ula|ShiftRight1~17_combout ;
wire \ula|Mux21~0_combout ;
wire \ula|Add0~48_sumout ;
wire \ula|Mux21~1_combout ;
wire \ula|Mux21~2_combout ;
wire \ula|Mux21~3_combout ;
wire \regmem|Mux53~10_combout ;
wire \ula|Mux21~5_combout ;
wire \memToRegMux|Mux10~0_combout ;
wire \regmem|regMemory[13][10]~q ;
wire \regmem|Mux21~7_combout ;
wire \regmem|Mux21~6_combout ;
wire \regmem|Mux21~8_combout ;
wire \regmem|Mux21~5_combout ;
wire \regmem|Mux21~9_combout ;
wire \regmem|Mux21~2_combout ;
wire \regmem|Mux21~1_combout ;
wire \regmem|Mux21~0_combout ;
wire \regmem|Mux21~3_combout ;
wire \regmem|Mux21~4_combout ;
wire \ulaIn1|Mux10~0_combout ;
wire \ula|LessThan0~9_combout ;
wire \ula|LessThan0~11_combout ;
wire \ula|LessThan0~8_combout ;
wire \ula|LessThan0~7_combout ;
wire \ula|LessThan0~3_combout ;
wire \ula|LessThan0~1_combout ;
wire \ula|LessThan0~5_combout ;
wire \ula|LessThan0~0_combout ;
wire \ula|LessThan0~2_combout ;
wire \ula|LessThan0~4_combout ;
wire \ula|LessThan0~6_combout ;
wire \ula|LessThan0~10_combout ;
wire \ula|LessThan0~12_combout ;
wire \ula|LessThan0~50_combout ;
wire \regmem|Mux34~10_combout ;
wire \ula|LessThan0~51_combout ;
wire \ula|LessThan0~44_combout ;
wire \ula|LessThan0~45_combout ;
wire \ula|LessThan0~46_combout ;
wire \ulaIn2|ulaIn2MuxOut[23]~6_combout ;
wire \ula|LessThan0~36_combout ;
wire \ula|LessThan0~37_combout ;
wire \ula|LessThan0~35_combout ;
wire \ula|LessThan0~41_combout ;
wire \ula|LessThan0~42_combout ;
wire \ula|LessThan0~43_combout ;
wire \ula|LessThan0~47_combout ;
wire \ula|LessThan0~48_combout ;
wire \ula|LessThan0~49_combout ;
wire \ula|LessThan0~38_combout ;
wire \ula|LessThan0~39_combout ;
wire \ula|LessThan0~34_combout ;
wire \ula|LessThan0~40_combout ;
wire \ula|LessThan0~28_combout ;
wire \regmem|Mux47~10_combout ;
wire \ula|LessThan0~15_combout ;
wire \regmem|Mux43~10_combout ;
wire \ula|LessThan0~13_combout ;
wire \regmem|Mux44~10_combout ;
wire \regmem|Mux45~10_combout ;
wire \ula|LessThan0~14_combout ;
wire \ula|LessThan0~22_combout ;
wire \ula|LessThan0~23_combout ;
wire \ula|LessThan0~24_combout ;
wire \ula|LessThan0~25_combout ;
wire \ula|LessThan0~26_combout ;
wire \ula|LessThan0~27_combout ;
wire \ula|LessThan0~30_combout ;
wire \ula|LessThan0~31_combout ;
wire \ula|LessThan0~29_combout ;
wire \ula|LessThan0~32_combout ;
wire \ula|LessThan0~16_combout ;
wire \ula|LessThan0~33_combout ;
wire \ula|LessThan0~19_combout ;
wire \ula|LessThan0~20_combout ;
wire \ula|LessThan0~18_combout ;
wire \ula|LessThan0~17_combout ;
wire \ula|LessThan0~21_combout ;
wire \ula|LessThan0~52_combout ;
wire \ula|Mux15~0_combout ;
wire \ula|Mux18~1_combout ;
wire \ula|ShiftRight1~22_combout ;
wire \ula|ShiftLeft0~41_combout ;
wire \ula|ShiftRight0~39_combout ;
wire \ula|Mux18~0_combout ;
wire \ula|Add0~67_sumout ;
wire \ula|Mux18~2_combout ;
wire \memToRegMux|Mux13~0_combout ;
wire \regmem|regMemory[1][13]~feeder_combout ;
wire \regmem|regMemory[1][13]~q ;
wire \regmem|Mux18~6_combout ;
wire \regmem|Mux18~7_combout ;
wire \regmem|Mux18~5_combout ;
wire \regmem|Mux18~8_combout ;
wire \regmem|Mux18~9_combout ;
wire \regmem|Mux18~2_combout ;
wire \regmem|Mux18~0_combout ;
wire \regmem|Mux18~1_combout ;
wire \regmem|Mux18~3_combout ;
wire \regmem|Mux18~4_combout ;
wire \ulaIn1|Mux13~0_combout ;
wire \ula|Mux2~5_combout ;
wire \ula|Mux2~6_combout ;
wire \ula|Mux2~2_combout ;
wire \ula|Mux2~3_combout ;
wire \ula|Mux2~4_combout ;
wire \ula|Mux2~7_combout ;
wire \ula|Add0~135_sumout ;
wire \ula|Mux2~9_combout ;
wire \memToRegMux|Mux29~0_combout ;
wire \regmem|regMemory[23][29]~q ;
wire \regmem|Mux2~3_combout ;
wire \regmem|Mux2~1_combout ;
wire \regmem|Mux2~2_combout ;
wire \regmem|Mux2~0_combout ;
wire \regmem|Mux2~4_combout ;
wire \regmem|Mux2~8_combout ;
wire \regmem|Mux2~6_combout ;
wire \regmem|Mux2~7_combout ;
wire \regmem|Mux2~5_combout ;
wire \regmem|Mux2~9_combout ;
wire \ulaIn1|Mux29~0_combout ;
wire \ula|LessThan0~53_combout ;
wire \ula|Mux31~4_combout ;
wire \ula|Add0~24_sumout ;
wire \ula|ShiftRight0~6_combout ;
wire \ula|Mux27~1_combout ;
wire \ula|Mux27~0_combout ;
wire \ula|Mux27~2_combout ;
wire \ula|Mux27~3_combout ;
wire \memToRegMux|Mux4~0_combout ;
wire \regmem|regMemory[31][4]~feeder_combout ;
wire \regmem|regMemory[31][4]~q ;
wire \regmem|Mux59~3_combout ;
wire \regmem|Mux59~0_combout ;
wire \regmem|Mux59~1_combout ;
wire \regmem|Mux59~2_combout ;
wire \regmem|Mux59~4_combout ;
wire \ulaIn2|ulaIn2MuxOut[4]~0_combout ;
wire \ula|Mux30~5_combout ;
wire \ula|Mux29~1_combout ;
wire \ula|Mux29~2_combout ;
wire \ula|Add0~16_sumout ;
wire \ula|Mux29~0_combout ;
wire \ula|Mux29~3_combout ;
wire \memToRegMux|Mux2~0_combout ;
wire \regmem|regMemory[31][2]~q ;
wire \regmem|Mux61~3_combout ;
wire \regmem|Mux61~1_combout ;
wire \regmem|Mux61~0_combout ;
wire \regmem|Mux61~2_combout ;
wire \regmem|Mux61~4_combout ;
wire \ulaIn2|ulaIn2MuxOut[2]~4_combout ;
wire \ula|Mux28~1_combout ;
wire \ula|Mux28~2_combout ;
wire \ula|Add0~20_sumout ;
wire \ula|Mux28~0_combout ;
wire \ula|Mux28~3_combout ;
wire \memToRegMux|Mux3~0_combout ;
wire \regmem|regMemory[7][3]~q ;
wire \regmem|Mux60~5_combout ;
wire \regmem|Mux60~6_combout ;
wire \regmem|Mux60~7_combout ;
wire \regmem|Mux60~11_combout ;
wire \ula|ShiftRight0~10_combout ;
wire \ula|Mux0~6_combout ;
wire \ula|Mux0~4_combout ;
wire \ula|Mux0~3_combout ;
wire \ula|ShiftLeft0~60_combout ;
wire \ula|ShiftLeft0~61_combout ;
wire \ula|Mux0~5_combout ;
wire \ula|Mux0~7_combout ;
wire \ula|Mux0~0_combout ;
wire \ula|Add0~176_combout ;
wire \ula|Add0~140 ;
wire \ula|Add0~143_sumout ;
wire \memToRegMux|Mux31~0_combout ;
wire \regmem|regMemory[19][31]~feeder_combout ;
wire \regmem|regMemory[19][31]~q ;
wire \regmem|Mux32~3_combout ;
wire \regmem|Mux32~0_combout ;
wire \regmem|Mux32~2_combout ;
wire \regmem|Mux32~1_combout ;
wire \regmem|Mux32~4_combout ;
wire \ula|LessThan0~54_combout ;
wire \ula|LessThan0~55_combout ;
wire \ula|LessThan0~59_combout ;
wire \ula|LessThan0~58_combout ;
wire \ula|LessThan0~60_combout ;
wire \ula|LessThan0~57_combout ;
wire \ula|LessThan0~56_combout ;
wire \ula|LessThan0~61_combout ;
wire \ula|LessThan0~62_combout ;
wire \ula|LessThan0~63_combout ;
wire \ula|Mux8~3_combout ;
wire \ula|Mux8~4_combout ;
wire \ula|Mux8~5_combout ;
wire \ula|Mux8~6_combout ;
wire \ula|Mux8~7_combout ;
wire \ula|Add0~111_sumout ;
wire \ula|Mux8~8_combout ;
wire \memToRegMux|Mux23~0_combout ;
wire \regmem|regMemory[4][23]~q ;
wire \regmem|Mux8~8_combout ;
wire \regmem|Mux8~5_combout ;
wire \regmem|Mux8~6_combout ;
wire \regmem|Mux8~7_combout ;
wire \regmem|Mux8~9_combout ;
wire \regmem|Mux8~1_combout ;
wire \regmem|Mux8~3_combout ;
wire \regmem|Mux8~2_combout ;
wire \regmem|Mux8~0_combout ;
wire \regmem|Mux8~4_combout ;
wire \ulaIn1|Mux23~0_combout ;
wire \ula|ShiftRight0~0_combout ;
wire \ula|ShiftRight0~4_combout ;
wire \ula|Add0~1_combout ;
wire \ula|Add0~0_combout ;
wire \ula|Add0~3_combout ;
wire \ula|Add0~4_combout ;
wire \ula|ShiftRight0~5_combout ;
wire \ula|ShiftRight0~9_combout ;
wire \ula|Add0~5_combout ;
wire \ula|Mux31~1_combout ;
wire \ula|Mux31~2_combout ;
wire \ula|Add0~7_sumout ;
wire \ula|Add0~10_combout ;
wire \ula|Mux31~3_combout ;
wire \ula|Mux30~11_combout ;
wire \ula|Mux29~5_combout ;
wire \ula|Mux28~5_combout ;
wire \ula|Mux27~4_combout ;
wire \ula|Mux26~4_combout ;
wire \ula|Mux25~4_combout ;
wire \ula|Mux24~4_combout ;
wire \ula|Mux23~4_combout ;
wire \ula|Mux22~14_combout ;
wire \ula|Mux21~4_combout ;
wire \ula|Mux19~4_combout ;
wire \ula|Mux18~4_combout ;
wire \ula|Mux17~4_combout ;
wire \ula|Mux15~8_combout ;
wire \ula|Mux14~6_combout ;
wire \ula|Mux13~9_combout ;
wire \ula|Mux12~9_combout ;
wire \ula|Mux11~20_combout ;
wire \ula|Mux10~6_combout ;
wire \ula|Mux9~6_combout ;
wire \ula|Mux8~9_combout ;
wire \ula|Mux7~7_combout ;
wire \ula|Mux6~7_combout ;
wire \ula|Mux5~11_combout ;
wire \ula|Mux4~4_combout ;
wire \ula|Mux3~10_combout ;
wire \ula|Mux2~8_combout ;
wire \ula|Mux1~7_combout ;
wire \ula|Mux0~8_combout ;
wire \ula|Mux23~5_combout ;
wire \ula|Equal0~1_combout ;
wire \ula|Mux5~12_combout ;
wire \ula|Equal0~8_combout ;
wire \ula|Mux19~5_combout ;
wire \ula|Equal0~9_combout ;
wire \ula|Equal0~10_combout ;
wire \ula|Equal0~11_combout ;
wire \ula|Equal0~6_combout ;
wire \ula|Equal0~7_combout ;
wire \ula|Equal0~0_combout ;
wire \ula|Mux1~8_combout ;
wire \ula|Mux1~9_combout ;
wire \ula|Equal0~3_combout ;
wire \ula|Equal0~4_combout ;
wire \ula|Equal0~2_combout ;
wire \ula|Equal0~5_combout ;
wire \ula|Equal0~12_combout ;
wire \regmem|Mux31~10_combout ;
wire \regmem|Mux30~10_combout ;
wire \regmem|Mux29~10_combout ;
wire \regmem|Mux28~10_combout ;
wire \regmem|Mux27~10_combout ;
wire \regmem|Mux26~10_combout ;
wire \regmem|Mux25~10_combout ;
wire \regmem|Mux24~10_combout ;
wire \regmem|Mux23~10_combout ;
wire \regmem|Mux22~10_combout ;
wire \regmem|Mux21~10_combout ;
wire \regmem|Mux20~10_combout ;
wire \regmem|Mux19~10_combout ;
wire \regmem|Mux18~10_combout ;
wire \regmem|Mux17~10_combout ;
wire \regmem|Mux16~10_combout ;
wire \regmem|Mux15~10_combout ;
wire \regmem|Mux14~10_combout ;
wire \regmem|Mux13~10_combout ;
wire \regmem|Mux12~10_combout ;
wire \regmem|Mux11~10_combout ;
wire \regmem|Mux10~10_combout ;
wire \regmem|Mux9~10_combout ;
wire \regmem|Mux8~10_combout ;
wire \regmem|Mux7~10_combout ;
wire \regmem|Mux6~10_combout ;
wire \regmem|Mux5~10_combout ;
wire \regmem|Mux4~10_combout ;
wire \regmem|Mux3~10_combout ;
wire \regmem|Mux2~10_combout ;
wire \regmem|Mux1~10_combout ;
wire \regmem|Mux0~10_combout ;
wire \regmem|Mux38~10_combout ;
wire \regmem|Mux37~10_combout ;
wire [1:0] \control|in1Mux ;
wire [31:0] \ulaIn1|ulaIn1MuxOut ;
wire [31:0] \intMem|instruction ;
wire [31:0] \pc|PC_out ;
wire [3:0] \control|aluOp ;


// Location: IOOBUF_X70_Y81_N36
cyclonev_io_obuf \nextPC[0]~output (
	.i(\nextInstruction|Add0~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[0]),
	.obar());
// synopsys translate_off
defparam \nextPC[0]~output .bus_hold = "false";
defparam \nextPC[0]~output .open_drain_output = "false";
defparam \nextPC[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N19
cyclonev_io_obuf \nextPC[1]~output (
	.i(\nextInstruction|Add0~5_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[1]),
	.obar());
// synopsys translate_off
defparam \nextPC[1]~output .bus_hold = "false";
defparam \nextPC[1]~output .open_drain_output = "false";
defparam \nextPC[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N19
cyclonev_io_obuf \nextPC[2]~output (
	.i(\nextInstruction|Add0~9_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[2]),
	.obar());
// synopsys translate_off
defparam \nextPC[2]~output .bus_hold = "false";
defparam \nextPC[2]~output .open_drain_output = "false";
defparam \nextPC[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N53
cyclonev_io_obuf \nextPC[3]~output (
	.i(\nextInstruction|Add0~13_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[3]),
	.obar());
// synopsys translate_off
defparam \nextPC[3]~output .bus_hold = "false";
defparam \nextPC[3]~output .open_drain_output = "false";
defparam \nextPC[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N2
cyclonev_io_obuf \nextPC[4]~output (
	.i(\nextInstruction|Add0~17_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[4]),
	.obar());
// synopsys translate_off
defparam \nextPC[4]~output .bus_hold = "false";
defparam \nextPC[4]~output .open_drain_output = "false";
defparam \nextPC[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N19
cyclonev_io_obuf \nextPC[5]~output (
	.i(\nextInstruction|Add0~21_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[5]),
	.obar());
// synopsys translate_off
defparam \nextPC[5]~output .bus_hold = "false";
defparam \nextPC[5]~output .open_drain_output = "false";
defparam \nextPC[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N36
cyclonev_io_obuf \nextPC[6]~output (
	.i(\nextInstruction|Add0~25_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[6]),
	.obar());
// synopsys translate_off
defparam \nextPC[6]~output .bus_hold = "false";
defparam \nextPC[6]~output .open_drain_output = "false";
defparam \nextPC[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N2
cyclonev_io_obuf \nextPC[7]~output (
	.i(\nextInstruction|Add0~29_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[7]),
	.obar());
// synopsys translate_off
defparam \nextPC[7]~output .bus_hold = "false";
defparam \nextPC[7]~output .open_drain_output = "false";
defparam \nextPC[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N36
cyclonev_io_obuf \nextPC[8]~output (
	.i(\nextInstruction|Add0~33_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[8]),
	.obar());
// synopsys translate_off
defparam \nextPC[8]~output .bus_hold = "false";
defparam \nextPC[8]~output .open_drain_output = "false";
defparam \nextPC[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N76
cyclonev_io_obuf \nextPC[9]~output (
	.i(\nextInstruction|Add0~37_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[9]),
	.obar());
// synopsys translate_off
defparam \nextPC[9]~output .bus_hold = "false";
defparam \nextPC[9]~output .open_drain_output = "false";
defparam \nextPC[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N59
cyclonev_io_obuf \nextPC[10]~output (
	.i(\nextInstruction|Add0~41_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[10]),
	.obar());
// synopsys translate_off
defparam \nextPC[10]~output .bus_hold = "false";
defparam \nextPC[10]~output .open_drain_output = "false";
defparam \nextPC[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N36
cyclonev_io_obuf \nextPC[11]~output (
	.i(\nextInstruction|Add0~45_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[11]),
	.obar());
// synopsys translate_off
defparam \nextPC[11]~output .bus_hold = "false";
defparam \nextPC[11]~output .open_drain_output = "false";
defparam \nextPC[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N36
cyclonev_io_obuf \nextPC[12]~output (
	.i(\nextInstruction|Add0~49_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[12]),
	.obar());
// synopsys translate_off
defparam \nextPC[12]~output .bus_hold = "false";
defparam \nextPC[12]~output .open_drain_output = "false";
defparam \nextPC[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \nextPC[13]~output (
	.i(\nextInstruction|Add0~53_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[13]),
	.obar());
// synopsys translate_off
defparam \nextPC[13]~output .bus_hold = "false";
defparam \nextPC[13]~output .open_drain_output = "false";
defparam \nextPC[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N2
cyclonev_io_obuf \nextPC[14]~output (
	.i(\nextInstruction|Add0~57_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[14]),
	.obar());
// synopsys translate_off
defparam \nextPC[14]~output .bus_hold = "false";
defparam \nextPC[14]~output .open_drain_output = "false";
defparam \nextPC[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N42
cyclonev_io_obuf \nextPC[15]~output (
	.i(\nextInstruction|Add0~61_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[15]),
	.obar());
// synopsys translate_off
defparam \nextPC[15]~output .bus_hold = "false";
defparam \nextPC[15]~output .open_drain_output = "false";
defparam \nextPC[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N93
cyclonev_io_obuf \nextPC[16]~output (
	.i(\nextInstruction|Add0~65_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[16]),
	.obar());
// synopsys translate_off
defparam \nextPC[16]~output .bus_hold = "false";
defparam \nextPC[16]~output .open_drain_output = "false";
defparam \nextPC[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N19
cyclonev_io_obuf \nextPC[17]~output (
	.i(\nextInstruction|Add0~69_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[17]),
	.obar());
// synopsys translate_off
defparam \nextPC[17]~output .bus_hold = "false";
defparam \nextPC[17]~output .open_drain_output = "false";
defparam \nextPC[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N53
cyclonev_io_obuf \nextPC[18]~output (
	.i(\nextInstruction|Add0~73_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[18]),
	.obar());
// synopsys translate_off
defparam \nextPC[18]~output .bus_hold = "false";
defparam \nextPC[18]~output .open_drain_output = "false";
defparam \nextPC[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N53
cyclonev_io_obuf \nextPC[19]~output (
	.i(\nextInstruction|Add0~77_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[19]),
	.obar());
// synopsys translate_off
defparam \nextPC[19]~output .bus_hold = "false";
defparam \nextPC[19]~output .open_drain_output = "false";
defparam \nextPC[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N93
cyclonev_io_obuf \nextPC[20]~output (
	.i(\nextInstruction|Add0~81_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[20]),
	.obar());
// synopsys translate_off
defparam \nextPC[20]~output .bus_hold = "false";
defparam \nextPC[20]~output .open_drain_output = "false";
defparam \nextPC[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N2
cyclonev_io_obuf \nextPC[21]~output (
	.i(\nextInstruction|Add0~85_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[21]),
	.obar());
// synopsys translate_off
defparam \nextPC[21]~output .bus_hold = "false";
defparam \nextPC[21]~output .open_drain_output = "false";
defparam \nextPC[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N59
cyclonev_io_obuf \nextPC[22]~output (
	.i(\nextInstruction|Add0~89_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[22]),
	.obar());
// synopsys translate_off
defparam \nextPC[22]~output .bus_hold = "false";
defparam \nextPC[22]~output .open_drain_output = "false";
defparam \nextPC[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N19
cyclonev_io_obuf \nextPC[23]~output (
	.i(\nextInstruction|Add0~93_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[23]),
	.obar());
// synopsys translate_off
defparam \nextPC[23]~output .bus_hold = "false";
defparam \nextPC[23]~output .open_drain_output = "false";
defparam \nextPC[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N59
cyclonev_io_obuf \nextPC[24]~output (
	.i(\nextInstruction|Add0~97_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[24]),
	.obar());
// synopsys translate_off
defparam \nextPC[24]~output .bus_hold = "false";
defparam \nextPC[24]~output .open_drain_output = "false";
defparam \nextPC[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N36
cyclonev_io_obuf \nextPC[25]~output (
	.i(\nextInstruction|Add0~101_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[25]),
	.obar());
// synopsys translate_off
defparam \nextPC[25]~output .bus_hold = "false";
defparam \nextPC[25]~output .open_drain_output = "false";
defparam \nextPC[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N93
cyclonev_io_obuf \nextPC[26]~output (
	.i(\nextInstruction|Add0~105_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[26]),
	.obar());
// synopsys translate_off
defparam \nextPC[26]~output .bus_hold = "false";
defparam \nextPC[26]~output .open_drain_output = "false";
defparam \nextPC[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N53
cyclonev_io_obuf \nextPC[27]~output (
	.i(\nextInstruction|Add0~109_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[27]),
	.obar());
// synopsys translate_off
defparam \nextPC[27]~output .bus_hold = "false";
defparam \nextPC[27]~output .open_drain_output = "false";
defparam \nextPC[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N76
cyclonev_io_obuf \nextPC[28]~output (
	.i(\nextInstruction|Add0~113_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[28]),
	.obar());
// synopsys translate_off
defparam \nextPC[28]~output .bus_hold = "false";
defparam \nextPC[28]~output .open_drain_output = "false";
defparam \nextPC[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N2
cyclonev_io_obuf \nextPC[29]~output (
	.i(\nextInstruction|Add0~117_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[29]),
	.obar());
// synopsys translate_off
defparam \nextPC[29]~output .bus_hold = "false";
defparam \nextPC[29]~output .open_drain_output = "false";
defparam \nextPC[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N53
cyclonev_io_obuf \nextPC[30]~output (
	.i(\nextInstruction|Add0~121_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[30]),
	.obar());
// synopsys translate_off
defparam \nextPC[30]~output .bus_hold = "false";
defparam \nextPC[30]~output .open_drain_output = "false";
defparam \nextPC[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N19
cyclonev_io_obuf \nextPC[31]~output (
	.i(\nextInstruction|Add0~125_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[31]),
	.obar());
// synopsys translate_off
defparam \nextPC[31]~output .bus_hold = "false";
defparam \nextPC[31]~output .open_drain_output = "false";
defparam \nextPC[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \instruction[0]~output (
	.i(\intMem|instruction [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[0]),
	.obar());
// synopsys translate_off
defparam \instruction[0]~output .bus_hold = "false";
defparam \instruction[0]~output .open_drain_output = "false";
defparam \instruction[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \instruction[1]~output (
	.i(\intMem|instruction [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[1]),
	.obar());
// synopsys translate_off
defparam \instruction[1]~output .bus_hold = "false";
defparam \instruction[1]~output .open_drain_output = "false";
defparam \instruction[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \instruction[2]~output (
	.i(\intMem|instruction[2]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[2]),
	.obar());
// synopsys translate_off
defparam \instruction[2]~output .bus_hold = "false";
defparam \instruction[2]~output .open_drain_output = "false";
defparam \instruction[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \instruction[3]~output (
	.i(\intMem|instruction[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[3]),
	.obar());
// synopsys translate_off
defparam \instruction[3]~output .bus_hold = "false";
defparam \instruction[3]~output .open_drain_output = "false";
defparam \instruction[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \instruction[4]~output (
	.i(\intMem|instruction[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[4]),
	.obar());
// synopsys translate_off
defparam \instruction[4]~output .bus_hold = "false";
defparam \instruction[4]~output .open_drain_output = "false";
defparam \instruction[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \instruction[5]~output (
	.i(\intMem|instruction [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[5]),
	.obar());
// synopsys translate_off
defparam \instruction[5]~output .bus_hold = "false";
defparam \instruction[5]~output .open_drain_output = "false";
defparam \instruction[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \instruction[6]~output (
	.i(\intMem|instruction [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[6]),
	.obar());
// synopsys translate_off
defparam \instruction[6]~output .bus_hold = "false";
defparam \instruction[6]~output .open_drain_output = "false";
defparam \instruction[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \instruction[7]~output (
	.i(\intMem|instruction[7]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[7]),
	.obar());
// synopsys translate_off
defparam \instruction[7]~output .bus_hold = "false";
defparam \instruction[7]~output .open_drain_output = "false";
defparam \instruction[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \instruction[8]~output (
	.i(\intMem|instruction [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[8]),
	.obar());
// synopsys translate_off
defparam \instruction[8]~output .bus_hold = "false";
defparam \instruction[8]~output .open_drain_output = "false";
defparam \instruction[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \instruction[9]~output (
	.i(\intMem|instruction [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[9]),
	.obar());
// synopsys translate_off
defparam \instruction[9]~output .bus_hold = "false";
defparam \instruction[9]~output .open_drain_output = "false";
defparam \instruction[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \instruction[10]~output (
	.i(\intMem|instruction [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[10]),
	.obar());
// synopsys translate_off
defparam \instruction[10]~output .bus_hold = "false";
defparam \instruction[10]~output .open_drain_output = "false";
defparam \instruction[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \instruction[11]~output (
	.i(\intMem|instruction [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[11]),
	.obar());
// synopsys translate_off
defparam \instruction[11]~output .bus_hold = "false";
defparam \instruction[11]~output .open_drain_output = "false";
defparam \instruction[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \instruction[12]~output (
	.i(\intMem|instruction [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[12]),
	.obar());
// synopsys translate_off
defparam \instruction[12]~output .bus_hold = "false";
defparam \instruction[12]~output .open_drain_output = "false";
defparam \instruction[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \instruction[13]~output (
	.i(\intMem|instruction [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[13]),
	.obar());
// synopsys translate_off
defparam \instruction[13]~output .bus_hold = "false";
defparam \instruction[13]~output .open_drain_output = "false";
defparam \instruction[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \instruction[14]~output (
	.i(\intMem|instruction [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[14]),
	.obar());
// synopsys translate_off
defparam \instruction[14]~output .bus_hold = "false";
defparam \instruction[14]~output .open_drain_output = "false";
defparam \instruction[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \instruction[15]~output (
	.i(\intMem|instruction [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[15]),
	.obar());
// synopsys translate_off
defparam \instruction[15]~output .bus_hold = "false";
defparam \instruction[15]~output .open_drain_output = "false";
defparam \instruction[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \instruction[16]~output (
	.i(\intMem|instruction [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[16]),
	.obar());
// synopsys translate_off
defparam \instruction[16]~output .bus_hold = "false";
defparam \instruction[16]~output .open_drain_output = "false";
defparam \instruction[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \instruction[17]~output (
	.i(\intMem|instruction [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[17]),
	.obar());
// synopsys translate_off
defparam \instruction[17]~output .bus_hold = "false";
defparam \instruction[17]~output .open_drain_output = "false";
defparam \instruction[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \instruction[18]~output (
	.i(\intMem|instruction [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[18]),
	.obar());
// synopsys translate_off
defparam \instruction[18]~output .bus_hold = "false";
defparam \instruction[18]~output .open_drain_output = "false";
defparam \instruction[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \instruction[19]~output (
	.i(\intMem|instruction[19]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[19]),
	.obar());
// synopsys translate_off
defparam \instruction[19]~output .bus_hold = "false";
defparam \instruction[19]~output .open_drain_output = "false";
defparam \instruction[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \instruction[20]~output (
	.i(\intMem|instruction [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[20]),
	.obar());
// synopsys translate_off
defparam \instruction[20]~output .bus_hold = "false";
defparam \instruction[20]~output .open_drain_output = "false";
defparam \instruction[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \instruction[21]~output (
	.i(\intMem|instruction[21]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[21]),
	.obar());
// synopsys translate_off
defparam \instruction[21]~output .bus_hold = "false";
defparam \instruction[21]~output .open_drain_output = "false";
defparam \instruction[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \instruction[22]~output (
	.i(\intMem|instruction [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[22]),
	.obar());
// synopsys translate_off
defparam \instruction[22]~output .bus_hold = "false";
defparam \instruction[22]~output .open_drain_output = "false";
defparam \instruction[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \instruction[23]~output (
	.i(\intMem|instruction[23]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[23]),
	.obar());
// synopsys translate_off
defparam \instruction[23]~output .bus_hold = "false";
defparam \instruction[23]~output .open_drain_output = "false";
defparam \instruction[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \instruction[24]~output (
	.i(\intMem|instruction[24]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[24]),
	.obar());
// synopsys translate_off
defparam \instruction[24]~output .bus_hold = "false";
defparam \instruction[24]~output .open_drain_output = "false";
defparam \instruction[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \instruction[25]~output (
	.i(\intMem|instruction[25]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[25]),
	.obar());
// synopsys translate_off
defparam \instruction[25]~output .bus_hold = "false";
defparam \instruction[25]~output .open_drain_output = "false";
defparam \instruction[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \instruction[26]~output (
	.i(\intMem|instruction [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[26]),
	.obar());
// synopsys translate_off
defparam \instruction[26]~output .bus_hold = "false";
defparam \instruction[26]~output .open_drain_output = "false";
defparam \instruction[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N59
cyclonev_io_obuf \instruction[27]~output (
	.i(\intMem|instruction [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[27]),
	.obar());
// synopsys translate_off
defparam \instruction[27]~output .bus_hold = "false";
defparam \instruction[27]~output .open_drain_output = "false";
defparam \instruction[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \instruction[28]~output (
	.i(\intMem|instruction [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[28]),
	.obar());
// synopsys translate_off
defparam \instruction[28]~output .bus_hold = "false";
defparam \instruction[28]~output .open_drain_output = "false";
defparam \instruction[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N76
cyclonev_io_obuf \instruction[29]~output (
	.i(\intMem|instruction [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[29]),
	.obar());
// synopsys translate_off
defparam \instruction[29]~output .bus_hold = "false";
defparam \instruction[29]~output .open_drain_output = "false";
defparam \instruction[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N2
cyclonev_io_obuf \instruction[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[30]),
	.obar());
// synopsys translate_off
defparam \instruction[30]~output .bus_hold = "false";
defparam \instruction[30]~output .open_drain_output = "false";
defparam \instruction[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N36
cyclonev_io_obuf \instruction[31]~output (
	.i(\intMem|instruction [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[31]),
	.obar());
// synopsys translate_off
defparam \instruction[31]~output .bus_hold = "false";
defparam \instruction[31]~output .open_drain_output = "false";
defparam \instruction[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \aluResult[0]~output (
	.i(\ula|Mux31~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[0]),
	.obar());
// synopsys translate_off
defparam \aluResult[0]~output .bus_hold = "false";
defparam \aluResult[0]~output .open_drain_output = "false";
defparam \aluResult[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N19
cyclonev_io_obuf \aluResult[1]~output (
	.i(\ula|Mux30~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[1]),
	.obar());
// synopsys translate_off
defparam \aluResult[1]~output .bus_hold = "false";
defparam \aluResult[1]~output .open_drain_output = "false";
defparam \aluResult[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N2
cyclonev_io_obuf \aluResult[2]~output (
	.i(\ula|Mux29~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[2]),
	.obar());
// synopsys translate_off
defparam \aluResult[2]~output .bus_hold = "false";
defparam \aluResult[2]~output .open_drain_output = "false";
defparam \aluResult[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \aluResult[3]~output (
	.i(\ula|Mux28~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[3]),
	.obar());
// synopsys translate_off
defparam \aluResult[3]~output .bus_hold = "false";
defparam \aluResult[3]~output .open_drain_output = "false";
defparam \aluResult[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \aluResult[4]~output (
	.i(\ula|Mux27~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[4]),
	.obar());
// synopsys translate_off
defparam \aluResult[4]~output .bus_hold = "false";
defparam \aluResult[4]~output .open_drain_output = "false";
defparam \aluResult[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \aluResult[5]~output (
	.i(\ula|Mux26~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[5]),
	.obar());
// synopsys translate_off
defparam \aluResult[5]~output .bus_hold = "false";
defparam \aluResult[5]~output .open_drain_output = "false";
defparam \aluResult[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \aluResult[6]~output (
	.i(\ula|Mux25~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[6]),
	.obar());
// synopsys translate_off
defparam \aluResult[6]~output .bus_hold = "false";
defparam \aluResult[6]~output .open_drain_output = "false";
defparam \aluResult[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \aluResult[7]~output (
	.i(\ula|Mux24~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[7]),
	.obar());
// synopsys translate_off
defparam \aluResult[7]~output .bus_hold = "false";
defparam \aluResult[7]~output .open_drain_output = "false";
defparam \aluResult[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \aluResult[8]~output (
	.i(\ula|Mux23~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[8]),
	.obar());
// synopsys translate_off
defparam \aluResult[8]~output .bus_hold = "false";
defparam \aluResult[8]~output .open_drain_output = "false";
defparam \aluResult[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \aluResult[9]~output (
	.i(\ula|Mux22~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[9]),
	.obar());
// synopsys translate_off
defparam \aluResult[9]~output .bus_hold = "false";
defparam \aluResult[9]~output .open_drain_output = "false";
defparam \aluResult[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \aluResult[10]~output (
	.i(\ula|Mux21~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[10]),
	.obar());
// synopsys translate_off
defparam \aluResult[10]~output .bus_hold = "false";
defparam \aluResult[10]~output .open_drain_output = "false";
defparam \aluResult[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \aluResult[11]~output (
	.i(\ula|Mux20~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[11]),
	.obar());
// synopsys translate_off
defparam \aluResult[11]~output .bus_hold = "false";
defparam \aluResult[11]~output .open_drain_output = "false";
defparam \aluResult[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \aluResult[12]~output (
	.i(\ula|Mux19~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[12]),
	.obar());
// synopsys translate_off
defparam \aluResult[12]~output .bus_hold = "false";
defparam \aluResult[12]~output .open_drain_output = "false";
defparam \aluResult[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \aluResult[13]~output (
	.i(\ula|Mux18~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[13]),
	.obar());
// synopsys translate_off
defparam \aluResult[13]~output .bus_hold = "false";
defparam \aluResult[13]~output .open_drain_output = "false";
defparam \aluResult[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \aluResult[14]~output (
	.i(\ula|Mux17~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[14]),
	.obar());
// synopsys translate_off
defparam \aluResult[14]~output .bus_hold = "false";
defparam \aluResult[14]~output .open_drain_output = "false";
defparam \aluResult[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \aluResult[15]~output (
	.i(\ula|Mux16~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[15]),
	.obar());
// synopsys translate_off
defparam \aluResult[15]~output .bus_hold = "false";
defparam \aluResult[15]~output .open_drain_output = "false";
defparam \aluResult[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \aluResult[16]~output (
	.i(\ula|Mux15~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[16]),
	.obar());
// synopsys translate_off
defparam \aluResult[16]~output .bus_hold = "false";
defparam \aluResult[16]~output .open_drain_output = "false";
defparam \aluResult[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \aluResult[17]~output (
	.i(\ula|Mux14~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[17]),
	.obar());
// synopsys translate_off
defparam \aluResult[17]~output .bus_hold = "false";
defparam \aluResult[17]~output .open_drain_output = "false";
defparam \aluResult[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \aluResult[18]~output (
	.i(\ula|Mux13~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[18]),
	.obar());
// synopsys translate_off
defparam \aluResult[18]~output .bus_hold = "false";
defparam \aluResult[18]~output .open_drain_output = "false";
defparam \aluResult[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N42
cyclonev_io_obuf \aluResult[19]~output (
	.i(\ula|Mux12~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[19]),
	.obar());
// synopsys translate_off
defparam \aluResult[19]~output .bus_hold = "false";
defparam \aluResult[19]~output .open_drain_output = "false";
defparam \aluResult[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \aluResult[20]~output (
	.i(\ula|Mux11~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[20]),
	.obar());
// synopsys translate_off
defparam \aluResult[20]~output .bus_hold = "false";
defparam \aluResult[20]~output .open_drain_output = "false";
defparam \aluResult[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \aluResult[21]~output (
	.i(\ula|Mux10~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[21]),
	.obar());
// synopsys translate_off
defparam \aluResult[21]~output .bus_hold = "false";
defparam \aluResult[21]~output .open_drain_output = "false";
defparam \aluResult[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \aluResult[22]~output (
	.i(\ula|Mux9~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[22]),
	.obar());
// synopsys translate_off
defparam \aluResult[22]~output .bus_hold = "false";
defparam \aluResult[22]~output .open_drain_output = "false";
defparam \aluResult[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \aluResult[23]~output (
	.i(\ula|Mux8~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[23]),
	.obar());
// synopsys translate_off
defparam \aluResult[23]~output .bus_hold = "false";
defparam \aluResult[23]~output .open_drain_output = "false";
defparam \aluResult[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \aluResult[24]~output (
	.i(\ula|Mux7~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[24]),
	.obar());
// synopsys translate_off
defparam \aluResult[24]~output .bus_hold = "false";
defparam \aluResult[24]~output .open_drain_output = "false";
defparam \aluResult[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N53
cyclonev_io_obuf \aluResult[25]~output (
	.i(\ula|Mux6~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[25]),
	.obar());
// synopsys translate_off
defparam \aluResult[25]~output .bus_hold = "false";
defparam \aluResult[25]~output .open_drain_output = "false";
defparam \aluResult[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \aluResult[26]~output (
	.i(\ula|Mux5~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[26]),
	.obar());
// synopsys translate_off
defparam \aluResult[26]~output .bus_hold = "false";
defparam \aluResult[26]~output .open_drain_output = "false";
defparam \aluResult[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N59
cyclonev_io_obuf \aluResult[27]~output (
	.i(\ula|Mux4~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[27]),
	.obar());
// synopsys translate_off
defparam \aluResult[27]~output .bus_hold = "false";
defparam \aluResult[27]~output .open_drain_output = "false";
defparam \aluResult[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \aluResult[28]~output (
	.i(\ula|Mux3~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[28]),
	.obar());
// synopsys translate_off
defparam \aluResult[28]~output .bus_hold = "false";
defparam \aluResult[28]~output .open_drain_output = "false";
defparam \aluResult[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \aluResult[29]~output (
	.i(\ula|Mux2~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[29]),
	.obar());
// synopsys translate_off
defparam \aluResult[29]~output .bus_hold = "false";
defparam \aluResult[29]~output .open_drain_output = "false";
defparam \aluResult[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \aluResult[30]~output (
	.i(\ula|Mux1~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[30]),
	.obar());
// synopsys translate_off
defparam \aluResult[30]~output .bus_hold = "false";
defparam \aluResult[30]~output .open_drain_output = "false";
defparam \aluResult[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \aluResult[31]~output (
	.i(\ula|Mux0~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[31]),
	.obar());
// synopsys translate_off
defparam \aluResult[31]~output .bus_hold = "false";
defparam \aluResult[31]~output .open_drain_output = "false";
defparam \aluResult[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \Zero_flag~output (
	.i(\ula|Equal0~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Zero_flag),
	.obar());
// synopsys translate_off
defparam \Zero_flag~output .bus_hold = "false";
defparam \Zero_flag~output .open_drain_output = "false";
defparam \Zero_flag~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \regWriteData[0]~output (
	.i(\memToRegMux|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[0]),
	.obar());
// synopsys translate_off
defparam \regWriteData[0]~output .bus_hold = "false";
defparam \regWriteData[0]~output .open_drain_output = "false";
defparam \regWriteData[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \regWriteData[1]~output (
	.i(\memToRegMux|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[1]),
	.obar());
// synopsys translate_off
defparam \regWriteData[1]~output .bus_hold = "false";
defparam \regWriteData[1]~output .open_drain_output = "false";
defparam \regWriteData[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \regWriteData[2]~output (
	.i(\memToRegMux|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[2]),
	.obar());
// synopsys translate_off
defparam \regWriteData[2]~output .bus_hold = "false";
defparam \regWriteData[2]~output .open_drain_output = "false";
defparam \regWriteData[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \regWriteData[3]~output (
	.i(\memToRegMux|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[3]),
	.obar());
// synopsys translate_off
defparam \regWriteData[3]~output .bus_hold = "false";
defparam \regWriteData[3]~output .open_drain_output = "false";
defparam \regWriteData[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \regWriteData[4]~output (
	.i(\memToRegMux|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[4]),
	.obar());
// synopsys translate_off
defparam \regWriteData[4]~output .bus_hold = "false";
defparam \regWriteData[4]~output .open_drain_output = "false";
defparam \regWriteData[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \regWriteData[5]~output (
	.i(\memToRegMux|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[5]),
	.obar());
// synopsys translate_off
defparam \regWriteData[5]~output .bus_hold = "false";
defparam \regWriteData[5]~output .open_drain_output = "false";
defparam \regWriteData[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \regWriteData[6]~output (
	.i(\memToRegMux|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[6]),
	.obar());
// synopsys translate_off
defparam \regWriteData[6]~output .bus_hold = "false";
defparam \regWriteData[6]~output .open_drain_output = "false";
defparam \regWriteData[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \regWriteData[7]~output (
	.i(\memToRegMux|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[7]),
	.obar());
// synopsys translate_off
defparam \regWriteData[7]~output .bus_hold = "false";
defparam \regWriteData[7]~output .open_drain_output = "false";
defparam \regWriteData[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \regWriteData[8]~output (
	.i(\memToRegMux|Mux8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[8]),
	.obar());
// synopsys translate_off
defparam \regWriteData[8]~output .bus_hold = "false";
defparam \regWriteData[8]~output .open_drain_output = "false";
defparam \regWriteData[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \regWriteData[9]~output (
	.i(\memToRegMux|Mux9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[9]),
	.obar());
// synopsys translate_off
defparam \regWriteData[9]~output .bus_hold = "false";
defparam \regWriteData[9]~output .open_drain_output = "false";
defparam \regWriteData[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \regWriteData[10]~output (
	.i(\memToRegMux|Mux10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[10]),
	.obar());
// synopsys translate_off
defparam \regWriteData[10]~output .bus_hold = "false";
defparam \regWriteData[10]~output .open_drain_output = "false";
defparam \regWriteData[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \regWriteData[11]~output (
	.i(\memToRegMux|Mux11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[11]),
	.obar());
// synopsys translate_off
defparam \regWriteData[11]~output .bus_hold = "false";
defparam \regWriteData[11]~output .open_drain_output = "false";
defparam \regWriteData[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \regWriteData[12]~output (
	.i(\memToRegMux|Mux12~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[12]),
	.obar());
// synopsys translate_off
defparam \regWriteData[12]~output .bus_hold = "false";
defparam \regWriteData[12]~output .open_drain_output = "false";
defparam \regWriteData[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \regWriteData[13]~output (
	.i(\memToRegMux|Mux13~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[13]),
	.obar());
// synopsys translate_off
defparam \regWriteData[13]~output .bus_hold = "false";
defparam \regWriteData[13]~output .open_drain_output = "false";
defparam \regWriteData[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \regWriteData[14]~output (
	.i(\memToRegMux|Mux14~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[14]),
	.obar());
// synopsys translate_off
defparam \regWriteData[14]~output .bus_hold = "false";
defparam \regWriteData[14]~output .open_drain_output = "false";
defparam \regWriteData[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \regWriteData[15]~output (
	.i(\memToRegMux|Mux15~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[15]),
	.obar());
// synopsys translate_off
defparam \regWriteData[15]~output .bus_hold = "false";
defparam \regWriteData[15]~output .open_drain_output = "false";
defparam \regWriteData[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \regWriteData[16]~output (
	.i(\memToRegMux|Mux16~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[16]),
	.obar());
// synopsys translate_off
defparam \regWriteData[16]~output .bus_hold = "false";
defparam \regWriteData[16]~output .open_drain_output = "false";
defparam \regWriteData[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \regWriteData[17]~output (
	.i(\memToRegMux|Mux17~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[17]),
	.obar());
// synopsys translate_off
defparam \regWriteData[17]~output .bus_hold = "false";
defparam \regWriteData[17]~output .open_drain_output = "false";
defparam \regWriteData[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \regWriteData[18]~output (
	.i(\memToRegMux|Mux18~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[18]),
	.obar());
// synopsys translate_off
defparam \regWriteData[18]~output .bus_hold = "false";
defparam \regWriteData[18]~output .open_drain_output = "false";
defparam \regWriteData[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \regWriteData[19]~output (
	.i(\memToRegMux|Mux19~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[19]),
	.obar());
// synopsys translate_off
defparam \regWriteData[19]~output .bus_hold = "false";
defparam \regWriteData[19]~output .open_drain_output = "false";
defparam \regWriteData[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \regWriteData[20]~output (
	.i(\memToRegMux|Mux20~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[20]),
	.obar());
// synopsys translate_off
defparam \regWriteData[20]~output .bus_hold = "false";
defparam \regWriteData[20]~output .open_drain_output = "false";
defparam \regWriteData[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \regWriteData[21]~output (
	.i(\memToRegMux|Mux21~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[21]),
	.obar());
// synopsys translate_off
defparam \regWriteData[21]~output .bus_hold = "false";
defparam \regWriteData[21]~output .open_drain_output = "false";
defparam \regWriteData[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \regWriteData[22]~output (
	.i(\memToRegMux|Mux22~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[22]),
	.obar());
// synopsys translate_off
defparam \regWriteData[22]~output .bus_hold = "false";
defparam \regWriteData[22]~output .open_drain_output = "false";
defparam \regWriteData[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \regWriteData[23]~output (
	.i(\memToRegMux|Mux23~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[23]),
	.obar());
// synopsys translate_off
defparam \regWriteData[23]~output .bus_hold = "false";
defparam \regWriteData[23]~output .open_drain_output = "false";
defparam \regWriteData[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \regWriteData[24]~output (
	.i(\memToRegMux|Mux24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[24]),
	.obar());
// synopsys translate_off
defparam \regWriteData[24]~output .bus_hold = "false";
defparam \regWriteData[24]~output .open_drain_output = "false";
defparam \regWriteData[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \regWriteData[25]~output (
	.i(\memToRegMux|Mux25~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[25]),
	.obar());
// synopsys translate_off
defparam \regWriteData[25]~output .bus_hold = "false";
defparam \regWriteData[25]~output .open_drain_output = "false";
defparam \regWriteData[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \regWriteData[26]~output (
	.i(\memToRegMux|Mux26~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[26]),
	.obar());
// synopsys translate_off
defparam \regWriteData[26]~output .bus_hold = "false";
defparam \regWriteData[26]~output .open_drain_output = "false";
defparam \regWriteData[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \regWriteData[27]~output (
	.i(\memToRegMux|Mux27~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[27]),
	.obar());
// synopsys translate_off
defparam \regWriteData[27]~output .bus_hold = "false";
defparam \regWriteData[27]~output .open_drain_output = "false";
defparam \regWriteData[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \regWriteData[28]~output (
	.i(\memToRegMux|Mux28~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[28]),
	.obar());
// synopsys translate_off
defparam \regWriteData[28]~output .bus_hold = "false";
defparam \regWriteData[28]~output .open_drain_output = "false";
defparam \regWriteData[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \regWriteData[29]~output (
	.i(\memToRegMux|Mux29~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[29]),
	.obar());
// synopsys translate_off
defparam \regWriteData[29]~output .bus_hold = "false";
defparam \regWriteData[29]~output .open_drain_output = "false";
defparam \regWriteData[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \regWriteData[30]~output (
	.i(\memToRegMux|Mux30~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[30]),
	.obar());
// synopsys translate_off
defparam \regWriteData[30]~output .bus_hold = "false";
defparam \regWriteData[30]~output .open_drain_output = "false";
defparam \regWriteData[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \regWriteData[31]~output (
	.i(\memToRegMux|Mux31~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[31]),
	.obar());
// synopsys translate_off
defparam \regWriteData[31]~output .bus_hold = "false";
defparam \regWriteData[31]~output .open_drain_output = "false";
defparam \regWriteData[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \canWriteReg~output (
	.i(\control|regWrite~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(canWriteReg),
	.obar());
// synopsys translate_off
defparam \canWriteReg~output .bus_hold = "false";
defparam \canWriteReg~output .open_drain_output = "false";
defparam \canWriteReg~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \regMemOut1[0]~output (
	.i(\regmem|Mux31~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[0]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[0]~output .bus_hold = "false";
defparam \regMemOut1[0]~output .open_drain_output = "false";
defparam \regMemOut1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N96
cyclonev_io_obuf \regMemOut1[1]~output (
	.i(\regmem|Mux30~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[1]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[1]~output .bus_hold = "false";
defparam \regMemOut1[1]~output .open_drain_output = "false";
defparam \regMemOut1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \regMemOut1[2]~output (
	.i(\regmem|Mux29~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[2]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[2]~output .bus_hold = "false";
defparam \regMemOut1[2]~output .open_drain_output = "false";
defparam \regMemOut1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \regMemOut1[3]~output (
	.i(\regmem|Mux28~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[3]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[3]~output .bus_hold = "false";
defparam \regMemOut1[3]~output .open_drain_output = "false";
defparam \regMemOut1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N19
cyclonev_io_obuf \regMemOut1[4]~output (
	.i(\regmem|Mux27~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[4]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[4]~output .bus_hold = "false";
defparam \regMemOut1[4]~output .open_drain_output = "false";
defparam \regMemOut1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \regMemOut1[5]~output (
	.i(\regmem|Mux26~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[5]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[5]~output .bus_hold = "false";
defparam \regMemOut1[5]~output .open_drain_output = "false";
defparam \regMemOut1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \regMemOut1[6]~output (
	.i(\regmem|Mux25~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[6]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[6]~output .bus_hold = "false";
defparam \regMemOut1[6]~output .open_drain_output = "false";
defparam \regMemOut1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N2
cyclonev_io_obuf \regMemOut1[7]~output (
	.i(\regmem|Mux24~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[7]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[7]~output .bus_hold = "false";
defparam \regMemOut1[7]~output .open_drain_output = "false";
defparam \regMemOut1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N45
cyclonev_io_obuf \regMemOut1[8]~output (
	.i(\regmem|Mux23~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[8]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[8]~output .bus_hold = "false";
defparam \regMemOut1[8]~output .open_drain_output = "false";
defparam \regMemOut1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \regMemOut1[9]~output (
	.i(\regmem|Mux22~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[9]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[9]~output .bus_hold = "false";
defparam \regMemOut1[9]~output .open_drain_output = "false";
defparam \regMemOut1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \regMemOut1[10]~output (
	.i(\regmem|Mux21~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[10]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[10]~output .bus_hold = "false";
defparam \regMemOut1[10]~output .open_drain_output = "false";
defparam \regMemOut1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N2
cyclonev_io_obuf \regMemOut1[11]~output (
	.i(\regmem|Mux20~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[11]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[11]~output .bus_hold = "false";
defparam \regMemOut1[11]~output .open_drain_output = "false";
defparam \regMemOut1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N53
cyclonev_io_obuf \regMemOut1[12]~output (
	.i(\regmem|Mux19~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[12]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[12]~output .bus_hold = "false";
defparam \regMemOut1[12]~output .open_drain_output = "false";
defparam \regMemOut1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N19
cyclonev_io_obuf \regMemOut1[13]~output (
	.i(\regmem|Mux18~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[13]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[13]~output .bus_hold = "false";
defparam \regMemOut1[13]~output .open_drain_output = "false";
defparam \regMemOut1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \regMemOut1[14]~output (
	.i(\regmem|Mux17~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[14]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[14]~output .bus_hold = "false";
defparam \regMemOut1[14]~output .open_drain_output = "false";
defparam \regMemOut1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \regMemOut1[15]~output (
	.i(\regmem|Mux16~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[15]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[15]~output .bus_hold = "false";
defparam \regMemOut1[15]~output .open_drain_output = "false";
defparam \regMemOut1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \regMemOut1[16]~output (
	.i(\regmem|Mux15~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[16]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[16]~output .bus_hold = "false";
defparam \regMemOut1[16]~output .open_drain_output = "false";
defparam \regMemOut1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \regMemOut1[17]~output (
	.i(\regmem|Mux14~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[17]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[17]~output .bus_hold = "false";
defparam \regMemOut1[17]~output .open_drain_output = "false";
defparam \regMemOut1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \regMemOut1[18]~output (
	.i(\regmem|Mux13~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[18]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[18]~output .bus_hold = "false";
defparam \regMemOut1[18]~output .open_drain_output = "false";
defparam \regMemOut1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \regMemOut1[19]~output (
	.i(\regmem|Mux12~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[19]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[19]~output .bus_hold = "false";
defparam \regMemOut1[19]~output .open_drain_output = "false";
defparam \regMemOut1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \regMemOut1[20]~output (
	.i(\regmem|Mux11~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[20]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[20]~output .bus_hold = "false";
defparam \regMemOut1[20]~output .open_drain_output = "false";
defparam \regMemOut1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \regMemOut1[21]~output (
	.i(\regmem|Mux10~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[21]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[21]~output .bus_hold = "false";
defparam \regMemOut1[21]~output .open_drain_output = "false";
defparam \regMemOut1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \regMemOut1[22]~output (
	.i(\regmem|Mux9~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[22]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[22]~output .bus_hold = "false";
defparam \regMemOut1[22]~output .open_drain_output = "false";
defparam \regMemOut1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \regMemOut1[23]~output (
	.i(\regmem|Mux8~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[23]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[23]~output .bus_hold = "false";
defparam \regMemOut1[23]~output .open_drain_output = "false";
defparam \regMemOut1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \regMemOut1[24]~output (
	.i(\regmem|Mux7~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[24]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[24]~output .bus_hold = "false";
defparam \regMemOut1[24]~output .open_drain_output = "false";
defparam \regMemOut1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \regMemOut1[25]~output (
	.i(\regmem|Mux6~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[25]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[25]~output .bus_hold = "false";
defparam \regMemOut1[25]~output .open_drain_output = "false";
defparam \regMemOut1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \regMemOut1[26]~output (
	.i(\regmem|Mux5~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[26]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[26]~output .bus_hold = "false";
defparam \regMemOut1[26]~output .open_drain_output = "false";
defparam \regMemOut1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \regMemOut1[27]~output (
	.i(\regmem|Mux4~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[27]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[27]~output .bus_hold = "false";
defparam \regMemOut1[27]~output .open_drain_output = "false";
defparam \regMemOut1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \regMemOut1[28]~output (
	.i(\regmem|Mux3~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[28]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[28]~output .bus_hold = "false";
defparam \regMemOut1[28]~output .open_drain_output = "false";
defparam \regMemOut1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \regMemOut1[29]~output (
	.i(\regmem|Mux2~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[29]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[29]~output .bus_hold = "false";
defparam \regMemOut1[29]~output .open_drain_output = "false";
defparam \regMemOut1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \regMemOut1[30]~output (
	.i(\regmem|Mux1~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[30]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[30]~output .bus_hold = "false";
defparam \regMemOut1[30]~output .open_drain_output = "false";
defparam \regMemOut1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N36
cyclonev_io_obuf \regMemOut1[31]~output (
	.i(\regmem|Mux0~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut1[31]),
	.obar());
// synopsys translate_off
defparam \regMemOut1[31]~output .bus_hold = "false";
defparam \regMemOut1[31]~output .open_drain_output = "false";
defparam \regMemOut1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \regMemOut2[0]~output (
	.i(\regmem|Mux63~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[0]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[0]~output .bus_hold = "false";
defparam \regMemOut2[0]~output .open_drain_output = "false";
defparam \regMemOut2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \regMemOut2[1]~output (
	.i(\regmem|Mux62~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[1]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[1]~output .bus_hold = "false";
defparam \regMemOut2[1]~output .open_drain_output = "false";
defparam \regMemOut2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \regMemOut2[2]~output (
	.i(\regmem|Mux61~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[2]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[2]~output .bus_hold = "false";
defparam \regMemOut2[2]~output .open_drain_output = "false";
defparam \regMemOut2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N36
cyclonev_io_obuf \regMemOut2[3]~output (
	.i(\regmem|Mux60~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[3]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[3]~output .bus_hold = "false";
defparam \regMemOut2[3]~output .open_drain_output = "false";
defparam \regMemOut2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \regMemOut2[4]~output (
	.i(\regmem|Mux59~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[4]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[4]~output .bus_hold = "false";
defparam \regMemOut2[4]~output .open_drain_output = "false";
defparam \regMemOut2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \regMemOut2[5]~output (
	.i(\regmem|Mux58~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[5]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[5]~output .bus_hold = "false";
defparam \regMemOut2[5]~output .open_drain_output = "false";
defparam \regMemOut2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \regMemOut2[6]~output (
	.i(\regmem|Mux57~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[6]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[6]~output .bus_hold = "false";
defparam \regMemOut2[6]~output .open_drain_output = "false";
defparam \regMemOut2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N53
cyclonev_io_obuf \regMemOut2[7]~output (
	.i(\regmem|Mux56~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[7]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[7]~output .bus_hold = "false";
defparam \regMemOut2[7]~output .open_drain_output = "false";
defparam \regMemOut2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \regMemOut2[8]~output (
	.i(\regmem|Mux55~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[8]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[8]~output .bus_hold = "false";
defparam \regMemOut2[8]~output .open_drain_output = "false";
defparam \regMemOut2[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N2
cyclonev_io_obuf \regMemOut2[9]~output (
	.i(\regmem|Mux54~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[9]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[9]~output .bus_hold = "false";
defparam \regMemOut2[9]~output .open_drain_output = "false";
defparam \regMemOut2[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N2
cyclonev_io_obuf \regMemOut2[10]~output (
	.i(\regmem|Mux53~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[10]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[10]~output .bus_hold = "false";
defparam \regMemOut2[10]~output .open_drain_output = "false";
defparam \regMemOut2[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \regMemOut2[11]~output (
	.i(\regmem|Mux52~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[11]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[11]~output .bus_hold = "false";
defparam \regMemOut2[11]~output .open_drain_output = "false";
defparam \regMemOut2[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \regMemOut2[12]~output (
	.i(\regmem|Mux51~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[12]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[12]~output .bus_hold = "false";
defparam \regMemOut2[12]~output .open_drain_output = "false";
defparam \regMemOut2[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \regMemOut2[13]~output (
	.i(\regmem|Mux50~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[13]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[13]~output .bus_hold = "false";
defparam \regMemOut2[13]~output .open_drain_output = "false";
defparam \regMemOut2[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N2
cyclonev_io_obuf \regMemOut2[14]~output (
	.i(\regmem|Mux49~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[14]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[14]~output .bus_hold = "false";
defparam \regMemOut2[14]~output .open_drain_output = "false";
defparam \regMemOut2[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N42
cyclonev_io_obuf \regMemOut2[15]~output (
	.i(\regmem|Mux48~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[15]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[15]~output .bus_hold = "false";
defparam \regMemOut2[15]~output .open_drain_output = "false";
defparam \regMemOut2[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \regMemOut2[16]~output (
	.i(\regmem|Mux47~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[16]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[16]~output .bus_hold = "false";
defparam \regMemOut2[16]~output .open_drain_output = "false";
defparam \regMemOut2[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N79
cyclonev_io_obuf \regMemOut2[17]~output (
	.i(\regmem|Mux46~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[17]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[17]~output .bus_hold = "false";
defparam \regMemOut2[17]~output .open_drain_output = "false";
defparam \regMemOut2[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N93
cyclonev_io_obuf \regMemOut2[18]~output (
	.i(\regmem|Mux45~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[18]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[18]~output .bus_hold = "false";
defparam \regMemOut2[18]~output .open_drain_output = "false";
defparam \regMemOut2[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N56
cyclonev_io_obuf \regMemOut2[19]~output (
	.i(\regmem|Mux44~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[19]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[19]~output .bus_hold = "false";
defparam \regMemOut2[19]~output .open_drain_output = "false";
defparam \regMemOut2[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \regMemOut2[20]~output (
	.i(\regmem|Mux43~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[20]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[20]~output .bus_hold = "false";
defparam \regMemOut2[20]~output .open_drain_output = "false";
defparam \regMemOut2[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N42
cyclonev_io_obuf \regMemOut2[21]~output (
	.i(\regmem|Mux42~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[21]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[21]~output .bus_hold = "false";
defparam \regMemOut2[21]~output .open_drain_output = "false";
defparam \regMemOut2[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \regMemOut2[22]~output (
	.i(\regmem|Mux41~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[22]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[22]~output .bus_hold = "false";
defparam \regMemOut2[22]~output .open_drain_output = "false";
defparam \regMemOut2[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \regMemOut2[23]~output (
	.i(\regmem|Mux40~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[23]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[23]~output .bus_hold = "false";
defparam \regMemOut2[23]~output .open_drain_output = "false";
defparam \regMemOut2[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \regMemOut2[24]~output (
	.i(\regmem|Mux39~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[24]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[24]~output .bus_hold = "false";
defparam \regMemOut2[24]~output .open_drain_output = "false";
defparam \regMemOut2[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \regMemOut2[25]~output (
	.i(\regmem|Mux38~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[25]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[25]~output .bus_hold = "false";
defparam \regMemOut2[25]~output .open_drain_output = "false";
defparam \regMemOut2[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N53
cyclonev_io_obuf \regMemOut2[26]~output (
	.i(\regmem|Mux37~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[26]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[26]~output .bus_hold = "false";
defparam \regMemOut2[26]~output .open_drain_output = "false";
defparam \regMemOut2[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \regMemOut2[27]~output (
	.i(\regmem|Mux36~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[27]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[27]~output .bus_hold = "false";
defparam \regMemOut2[27]~output .open_drain_output = "false";
defparam \regMemOut2[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \regMemOut2[28]~output (
	.i(\regmem|Mux35~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[28]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[28]~output .bus_hold = "false";
defparam \regMemOut2[28]~output .open_drain_output = "false";
defparam \regMemOut2[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \regMemOut2[29]~output (
	.i(\regmem|Mux34~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[29]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[29]~output .bus_hold = "false";
defparam \regMemOut2[29]~output .open_drain_output = "false";
defparam \regMemOut2[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \regMemOut2[30]~output (
	.i(\regmem|Mux33~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[30]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[30]~output .bus_hold = "false";
defparam \regMemOut2[30]~output .open_drain_output = "false";
defparam \regMemOut2[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \regMemOut2[31]~output (
	.i(\regmem|Mux32~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regMemOut2[31]),
	.obar());
// synopsys translate_off
defparam \regMemOut2[31]~output .bus_hold = "false";
defparam \regMemOut2[31]~output .open_drain_output = "false";
defparam \regMemOut2[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X64_Y80_N2
dffeas \pc|PC_out[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[0] .is_wysiwyg = "true";
defparam \pc|PC_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y80_N0
cyclonev_lcell_comb \nextInstruction|Add0~1 (
// Equation(s):
// \nextInstruction|Add0~1_sumout  = SUM(( \pc|PC_out [0] ) + ( VCC ) + ( !VCC ))
// \nextInstruction|Add0~2  = CARRY(( \pc|PC_out [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~1_sumout ),
	.cout(\nextInstruction|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~1 .extended_lut = "off";
defparam \nextInstruction|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \nextInstruction|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y80_N5
dffeas \pc|PC_out[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[1] .is_wysiwyg = "true";
defparam \pc|PC_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y80_N3
cyclonev_lcell_comb \nextInstruction|Add0~5 (
// Equation(s):
// \nextInstruction|Add0~5_sumout  = SUM(( \pc|PC_out [1] ) + ( GND ) + ( \nextInstruction|Add0~2  ))
// \nextInstruction|Add0~6  = CARRY(( \pc|PC_out [1] ) + ( GND ) + ( \nextInstruction|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~5_sumout ),
	.cout(\nextInstruction|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~5 .extended_lut = "off";
defparam \nextInstruction|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \nextInstruction|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y80_N8
dffeas \pc|PC_out[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[2] .is_wysiwyg = "true";
defparam \pc|PC_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y80_N6
cyclonev_lcell_comb \nextInstruction|Add0~9 (
// Equation(s):
// \nextInstruction|Add0~9_sumout  = SUM(( \pc|PC_out [2] ) + ( GND ) + ( \nextInstruction|Add0~6  ))
// \nextInstruction|Add0~10  = CARRY(( \pc|PC_out [2] ) + ( GND ) + ( \nextInstruction|Add0~6  ))

	.dataa(gnd),
	.datab(!\pc|PC_out [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~9_sumout ),
	.cout(\nextInstruction|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~9 .extended_lut = "off";
defparam \nextInstruction|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \nextInstruction|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y80_N11
dffeas \pc|PC_out[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[3] .is_wysiwyg = "true";
defparam \pc|PC_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y80_N9
cyclonev_lcell_comb \nextInstruction|Add0~13 (
// Equation(s):
// \nextInstruction|Add0~13_sumout  = SUM(( \pc|PC_out [3] ) + ( GND ) + ( \nextInstruction|Add0~10  ))
// \nextInstruction|Add0~14  = CARRY(( \pc|PC_out [3] ) + ( GND ) + ( \nextInstruction|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~13_sumout ),
	.cout(\nextInstruction|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~13 .extended_lut = "off";
defparam \nextInstruction|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y80_N14
dffeas \pc|PC_out[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[4] .is_wysiwyg = "true";
defparam \pc|PC_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y80_N12
cyclonev_lcell_comb \nextInstruction|Add0~17 (
// Equation(s):
// \nextInstruction|Add0~17_sumout  = SUM(( \pc|PC_out [4] ) + ( GND ) + ( \nextInstruction|Add0~14  ))
// \nextInstruction|Add0~18  = CARRY(( \pc|PC_out [4] ) + ( GND ) + ( \nextInstruction|Add0~14  ))

	.dataa(gnd),
	.datab(!\pc|PC_out [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~17_sumout ),
	.cout(\nextInstruction|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~17 .extended_lut = "off";
defparam \nextInstruction|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \nextInstruction|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y80_N17
dffeas \pc|PC_out[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[5] .is_wysiwyg = "true";
defparam \pc|PC_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y80_N15
cyclonev_lcell_comb \nextInstruction|Add0~21 (
// Equation(s):
// \nextInstruction|Add0~21_sumout  = SUM(( \pc|PC_out [5] ) + ( GND ) + ( \nextInstruction|Add0~18  ))
// \nextInstruction|Add0~22  = CARRY(( \pc|PC_out [5] ) + ( GND ) + ( \nextInstruction|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~21_sumout ),
	.cout(\nextInstruction|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~21 .extended_lut = "off";
defparam \nextInstruction|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y80_N20
dffeas \pc|PC_out[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[6] .is_wysiwyg = "true";
defparam \pc|PC_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y80_N18
cyclonev_lcell_comb \nextInstruction|Add0~25 (
// Equation(s):
// \nextInstruction|Add0~25_sumout  = SUM(( \pc|PC_out [6] ) + ( GND ) + ( \nextInstruction|Add0~22  ))
// \nextInstruction|Add0~26  = CARRY(( \pc|PC_out [6] ) + ( GND ) + ( \nextInstruction|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~25_sumout ),
	.cout(\nextInstruction|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~25 .extended_lut = "off";
defparam \nextInstruction|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y80_N23
dffeas \pc|PC_out[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[7] .is_wysiwyg = "true";
defparam \pc|PC_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y80_N21
cyclonev_lcell_comb \nextInstruction|Add0~29 (
// Equation(s):
// \nextInstruction|Add0~29_sumout  = SUM(( \pc|PC_out [7] ) + ( GND ) + ( \nextInstruction|Add0~26  ))
// \nextInstruction|Add0~30  = CARRY(( \pc|PC_out [7] ) + ( GND ) + ( \nextInstruction|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~29_sumout ),
	.cout(\nextInstruction|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~29 .extended_lut = "off";
defparam \nextInstruction|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \nextInstruction|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y80_N26
dffeas \pc|PC_out[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[8] .is_wysiwyg = "true";
defparam \pc|PC_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y80_N24
cyclonev_lcell_comb \nextInstruction|Add0~33 (
// Equation(s):
// \nextInstruction|Add0~33_sumout  = SUM(( \pc|PC_out [8] ) + ( GND ) + ( \nextInstruction|Add0~30  ))
// \nextInstruction|Add0~34  = CARRY(( \pc|PC_out [8] ) + ( GND ) + ( \nextInstruction|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~33_sumout ),
	.cout(\nextInstruction|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~33 .extended_lut = "off";
defparam \nextInstruction|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y80_N29
dffeas \pc|PC_out[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[9] .is_wysiwyg = "true";
defparam \pc|PC_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y80_N27
cyclonev_lcell_comb \nextInstruction|Add0~37 (
// Equation(s):
// \nextInstruction|Add0~37_sumout  = SUM(( \pc|PC_out [9] ) + ( GND ) + ( \nextInstruction|Add0~34  ))
// \nextInstruction|Add0~38  = CARRY(( \pc|PC_out [9] ) + ( GND ) + ( \nextInstruction|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~37_sumout ),
	.cout(\nextInstruction|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~37 .extended_lut = "off";
defparam \nextInstruction|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \nextInstruction|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y80_N32
dffeas \pc|PC_out[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[10] .is_wysiwyg = "true";
defparam \pc|PC_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y80_N30
cyclonev_lcell_comb \nextInstruction|Add0~41 (
// Equation(s):
// \nextInstruction|Add0~41_sumout  = SUM(( \pc|PC_out [10] ) + ( GND ) + ( \nextInstruction|Add0~38  ))
// \nextInstruction|Add0~42  = CARRY(( \pc|PC_out [10] ) + ( GND ) + ( \nextInstruction|Add0~38  ))

	.dataa(gnd),
	.datab(!\pc|PC_out [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~41_sumout ),
	.cout(\nextInstruction|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~41 .extended_lut = "off";
defparam \nextInstruction|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \nextInstruction|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y80_N35
dffeas \pc|PC_out[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[11] .is_wysiwyg = "true";
defparam \pc|PC_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y80_N33
cyclonev_lcell_comb \nextInstruction|Add0~45 (
// Equation(s):
// \nextInstruction|Add0~45_sumout  = SUM(( \pc|PC_out [11] ) + ( GND ) + ( \nextInstruction|Add0~42  ))
// \nextInstruction|Add0~46  = CARRY(( \pc|PC_out [11] ) + ( GND ) + ( \nextInstruction|Add0~42  ))

	.dataa(!\pc|PC_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~45_sumout ),
	.cout(\nextInstruction|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~45 .extended_lut = "off";
defparam \nextInstruction|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \nextInstruction|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y80_N38
dffeas \pc|PC_out[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[12] .is_wysiwyg = "true";
defparam \pc|PC_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y80_N36
cyclonev_lcell_comb \nextInstruction|Add0~49 (
// Equation(s):
// \nextInstruction|Add0~49_sumout  = SUM(( \pc|PC_out [12] ) + ( GND ) + ( \nextInstruction|Add0~46  ))
// \nextInstruction|Add0~50  = CARRY(( \pc|PC_out [12] ) + ( GND ) + ( \nextInstruction|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~49_sumout ),
	.cout(\nextInstruction|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~49 .extended_lut = "off";
defparam \nextInstruction|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y80_N41
dffeas \pc|PC_out[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[13] .is_wysiwyg = "true";
defparam \pc|PC_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y80_N39
cyclonev_lcell_comb \nextInstruction|Add0~53 (
// Equation(s):
// \nextInstruction|Add0~53_sumout  = SUM(( \pc|PC_out [13] ) + ( GND ) + ( \nextInstruction|Add0~50  ))
// \nextInstruction|Add0~54  = CARRY(( \pc|PC_out [13] ) + ( GND ) + ( \nextInstruction|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~53_sumout ),
	.cout(\nextInstruction|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~53 .extended_lut = "off";
defparam \nextInstruction|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y80_N44
dffeas \pc|PC_out[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[14] .is_wysiwyg = "true";
defparam \pc|PC_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y80_N42
cyclonev_lcell_comb \nextInstruction|Add0~57 (
// Equation(s):
// \nextInstruction|Add0~57_sumout  = SUM(( \pc|PC_out [14] ) + ( GND ) + ( \nextInstruction|Add0~54  ))
// \nextInstruction|Add0~58  = CARRY(( \pc|PC_out [14] ) + ( GND ) + ( \nextInstruction|Add0~54  ))

	.dataa(gnd),
	.datab(!\pc|PC_out [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~57_sumout ),
	.cout(\nextInstruction|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~57 .extended_lut = "off";
defparam \nextInstruction|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \nextInstruction|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y80_N47
dffeas \pc|PC_out[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[15] .is_wysiwyg = "true";
defparam \pc|PC_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y80_N45
cyclonev_lcell_comb \nextInstruction|Add0~61 (
// Equation(s):
// \nextInstruction|Add0~61_sumout  = SUM(( \pc|PC_out [15] ) + ( GND ) + ( \nextInstruction|Add0~58  ))
// \nextInstruction|Add0~62  = CARRY(( \pc|PC_out [15] ) + ( GND ) + ( \nextInstruction|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~61_sumout ),
	.cout(\nextInstruction|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~61 .extended_lut = "off";
defparam \nextInstruction|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y80_N50
dffeas \pc|PC_out[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[16] .is_wysiwyg = "true";
defparam \pc|PC_out[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y80_N48
cyclonev_lcell_comb \nextInstruction|Add0~65 (
// Equation(s):
// \nextInstruction|Add0~65_sumout  = SUM(( \pc|PC_out [16] ) + ( GND ) + ( \nextInstruction|Add0~62  ))
// \nextInstruction|Add0~66  = CARRY(( \pc|PC_out [16] ) + ( GND ) + ( \nextInstruction|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~65_sumout ),
	.cout(\nextInstruction|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~65 .extended_lut = "off";
defparam \nextInstruction|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y80_N52
dffeas \pc|PC_out[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[17] .is_wysiwyg = "true";
defparam \pc|PC_out[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y80_N51
cyclonev_lcell_comb \nextInstruction|Add0~69 (
// Equation(s):
// \nextInstruction|Add0~69_sumout  = SUM(( \pc|PC_out [17] ) + ( GND ) + ( \nextInstruction|Add0~66  ))
// \nextInstruction|Add0~70  = CARRY(( \pc|PC_out [17] ) + ( GND ) + ( \nextInstruction|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~69_sumout ),
	.cout(\nextInstruction|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~69 .extended_lut = "off";
defparam \nextInstruction|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y80_N56
dffeas \pc|PC_out[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[18] .is_wysiwyg = "true";
defparam \pc|PC_out[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y80_N54
cyclonev_lcell_comb \nextInstruction|Add0~73 (
// Equation(s):
// \nextInstruction|Add0~73_sumout  = SUM(( \pc|PC_out [18] ) + ( GND ) + ( \nextInstruction|Add0~70  ))
// \nextInstruction|Add0~74  = CARRY(( \pc|PC_out [18] ) + ( GND ) + ( \nextInstruction|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~73_sumout ),
	.cout(\nextInstruction|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~73 .extended_lut = "off";
defparam \nextInstruction|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y80_N59
dffeas \pc|PC_out[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[19] .is_wysiwyg = "true";
defparam \pc|PC_out[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y80_N57
cyclonev_lcell_comb \nextInstruction|Add0~77 (
// Equation(s):
// \nextInstruction|Add0~77_sumout  = SUM(( \pc|PC_out [19] ) + ( GND ) + ( \nextInstruction|Add0~74  ))
// \nextInstruction|Add0~78  = CARRY(( \pc|PC_out [19] ) + ( GND ) + ( \nextInstruction|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~77_sumout ),
	.cout(\nextInstruction|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~77 .extended_lut = "off";
defparam \nextInstruction|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y79_N2
dffeas \pc|PC_out[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[20] .is_wysiwyg = "true";
defparam \pc|PC_out[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y79_N0
cyclonev_lcell_comb \nextInstruction|Add0~81 (
// Equation(s):
// \nextInstruction|Add0~81_sumout  = SUM(( \pc|PC_out [20] ) + ( GND ) + ( \nextInstruction|Add0~78  ))
// \nextInstruction|Add0~82  = CARRY(( \pc|PC_out [20] ) + ( GND ) + ( \nextInstruction|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~81_sumout ),
	.cout(\nextInstruction|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~81 .extended_lut = "off";
defparam \nextInstruction|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y79_N5
dffeas \pc|PC_out[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[21] .is_wysiwyg = "true";
defparam \pc|PC_out[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y79_N3
cyclonev_lcell_comb \nextInstruction|Add0~85 (
// Equation(s):
// \nextInstruction|Add0~85_sumout  = SUM(( \pc|PC_out [21] ) + ( GND ) + ( \nextInstruction|Add0~82  ))
// \nextInstruction|Add0~86  = CARRY(( \pc|PC_out [21] ) + ( GND ) + ( \nextInstruction|Add0~82  ))

	.dataa(!\pc|PC_out [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~85_sumout ),
	.cout(\nextInstruction|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~85 .extended_lut = "off";
defparam \nextInstruction|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \nextInstruction|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y79_N8
dffeas \pc|PC_out[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[22] .is_wysiwyg = "true";
defparam \pc|PC_out[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y79_N6
cyclonev_lcell_comb \nextInstruction|Add0~89 (
// Equation(s):
// \nextInstruction|Add0~89_sumout  = SUM(( \pc|PC_out [22] ) + ( GND ) + ( \nextInstruction|Add0~86  ))
// \nextInstruction|Add0~90  = CARRY(( \pc|PC_out [22] ) + ( GND ) + ( \nextInstruction|Add0~86  ))

	.dataa(gnd),
	.datab(!\pc|PC_out [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~89_sumout ),
	.cout(\nextInstruction|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~89 .extended_lut = "off";
defparam \nextInstruction|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \nextInstruction|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y79_N11
dffeas \pc|PC_out[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[23] .is_wysiwyg = "true";
defparam \pc|PC_out[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y79_N9
cyclonev_lcell_comb \nextInstruction|Add0~93 (
// Equation(s):
// \nextInstruction|Add0~93_sumout  = SUM(( \pc|PC_out [23] ) + ( GND ) + ( \nextInstruction|Add0~90  ))
// \nextInstruction|Add0~94  = CARRY(( \pc|PC_out [23] ) + ( GND ) + ( \nextInstruction|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~93_sumout ),
	.cout(\nextInstruction|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~93 .extended_lut = "off";
defparam \nextInstruction|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y79_N14
dffeas \pc|PC_out[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[24] .is_wysiwyg = "true";
defparam \pc|PC_out[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y79_N12
cyclonev_lcell_comb \nextInstruction|Add0~97 (
// Equation(s):
// \nextInstruction|Add0~97_sumout  = SUM(( \pc|PC_out [24] ) + ( GND ) + ( \nextInstruction|Add0~94  ))
// \nextInstruction|Add0~98  = CARRY(( \pc|PC_out [24] ) + ( GND ) + ( \nextInstruction|Add0~94  ))

	.dataa(gnd),
	.datab(!\pc|PC_out [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~97_sumout ),
	.cout(\nextInstruction|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~97 .extended_lut = "off";
defparam \nextInstruction|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \nextInstruction|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y79_N17
dffeas \pc|PC_out[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[25] .is_wysiwyg = "true";
defparam \pc|PC_out[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y79_N15
cyclonev_lcell_comb \nextInstruction|Add0~101 (
// Equation(s):
// \nextInstruction|Add0~101_sumout  = SUM(( \pc|PC_out [25] ) + ( GND ) + ( \nextInstruction|Add0~98  ))
// \nextInstruction|Add0~102  = CARRY(( \pc|PC_out [25] ) + ( GND ) + ( \nextInstruction|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~101_sumout ),
	.cout(\nextInstruction|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~101 .extended_lut = "off";
defparam \nextInstruction|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y79_N20
dffeas \pc|PC_out[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[26] .is_wysiwyg = "true";
defparam \pc|PC_out[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y79_N18
cyclonev_lcell_comb \nextInstruction|Add0~105 (
// Equation(s):
// \nextInstruction|Add0~105_sumout  = SUM(( \pc|PC_out [26] ) + ( GND ) + ( \nextInstruction|Add0~102  ))
// \nextInstruction|Add0~106  = CARRY(( \pc|PC_out [26] ) + ( GND ) + ( \nextInstruction|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~105_sumout ),
	.cout(\nextInstruction|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~105 .extended_lut = "off";
defparam \nextInstruction|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y79_N23
dffeas \pc|PC_out[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[27] .is_wysiwyg = "true";
defparam \pc|PC_out[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y79_N21
cyclonev_lcell_comb \nextInstruction|Add0~109 (
// Equation(s):
// \nextInstruction|Add0~109_sumout  = SUM(( \pc|PC_out [27] ) + ( GND ) + ( \nextInstruction|Add0~106  ))
// \nextInstruction|Add0~110  = CARRY(( \pc|PC_out [27] ) + ( GND ) + ( \nextInstruction|Add0~106  ))

	.dataa(!\pc|PC_out [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~109_sumout ),
	.cout(\nextInstruction|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~109 .extended_lut = "off";
defparam \nextInstruction|Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \nextInstruction|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y79_N26
dffeas \pc|PC_out[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[28] .is_wysiwyg = "true";
defparam \pc|PC_out[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y79_N24
cyclonev_lcell_comb \nextInstruction|Add0~113 (
// Equation(s):
// \nextInstruction|Add0~113_sumout  = SUM(( \pc|PC_out [28] ) + ( GND ) + ( \nextInstruction|Add0~110  ))
// \nextInstruction|Add0~114  = CARRY(( \pc|PC_out [28] ) + ( GND ) + ( \nextInstruction|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~113_sumout ),
	.cout(\nextInstruction|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~113 .extended_lut = "off";
defparam \nextInstruction|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y79_N29
dffeas \pc|PC_out[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[29] .is_wysiwyg = "true";
defparam \pc|PC_out[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y79_N27
cyclonev_lcell_comb \nextInstruction|Add0~117 (
// Equation(s):
// \nextInstruction|Add0~117_sumout  = SUM(( \pc|PC_out [29] ) + ( GND ) + ( \nextInstruction|Add0~114  ))
// \nextInstruction|Add0~118  = CARRY(( \pc|PC_out [29] ) + ( GND ) + ( \nextInstruction|Add0~114  ))

	.dataa(!\pc|PC_out [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~117_sumout ),
	.cout(\nextInstruction|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~117 .extended_lut = "off";
defparam \nextInstruction|Add0~117 .lut_mask = 64'h0000FFFF00005555;
defparam \nextInstruction|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y79_N32
dffeas \pc|PC_out[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[30] .is_wysiwyg = "true";
defparam \pc|PC_out[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y79_N30
cyclonev_lcell_comb \nextInstruction|Add0~121 (
// Equation(s):
// \nextInstruction|Add0~121_sumout  = SUM(( \pc|PC_out [30] ) + ( GND ) + ( \nextInstruction|Add0~118  ))
// \nextInstruction|Add0~122  = CARRY(( \pc|PC_out [30] ) + ( GND ) + ( \nextInstruction|Add0~118  ))

	.dataa(gnd),
	.datab(!\pc|PC_out [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~121_sumout ),
	.cout(\nextInstruction|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~121 .extended_lut = "off";
defparam \nextInstruction|Add0~121 .lut_mask = 64'h0000FFFF00003333;
defparam \nextInstruction|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y79_N35
dffeas \pc|PC_out[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[31] .is_wysiwyg = "true";
defparam \pc|PC_out[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y79_N33
cyclonev_lcell_comb \nextInstruction|Add0~125 (
// Equation(s):
// \nextInstruction|Add0~125_sumout  = SUM(( \pc|PC_out [31] ) + ( GND ) + ( \nextInstruction|Add0~122  ))

	.dataa(!\pc|PC_out [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~125 .extended_lut = "off";
defparam \nextInstruction|Add0~125 .lut_mask = 64'h0000FFFF00005555;
defparam \nextInstruction|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N24
cyclonev_lcell_comb \intMem|intMemory~0 (
// Equation(s):
// \intMem|intMemory~0_combout  = ( \pc|PC_out [4] & ( \pc|PC_out [0] & ( (!\pc|PC_out [3] & (\pc|PC_out [1] & (!\pc|PC_out [2] $ (\pc|PC_out [5])))) # (\pc|PC_out [3] & (!\pc|PC_out [2] $ (((!\pc|PC_out [1] & !\pc|PC_out [5]))))) ) ) ) # ( !\pc|PC_out [4] & 
// ( \pc|PC_out [0] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [2] & (!\pc|PC_out [3] & \pc|PC_out [1])) # (\pc|PC_out [2] & ((!\pc|PC_out [1]))))) ) ) ) # ( \pc|PC_out [4] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [1] & ((!\pc|PC_out [3] & ((\pc|PC_out [5]))) # 
// (\pc|PC_out [3] & (!\pc|PC_out [2])))) # (\pc|PC_out [1] & (!\pc|PC_out [3] $ (((\pc|PC_out [2] & !\pc|PC_out [5]))))) ) ) ) # ( !\pc|PC_out [4] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [5] & (!\pc|PC_out [3] $ (((\pc|PC_out [1]) # (\pc|PC_out [2]))))) ) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out [1]),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [4]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~0 .extended_lut = "off";
defparam \intMem|intMemory~0 .lut_mask = 64'h950049EA38001C46;
defparam \intMem|intMemory~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N58
dffeas \intMem|instruction[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [0]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[0] .is_wysiwyg = "true";
defparam \intMem|instruction[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N54
cyclonev_lcell_comb \intMem|intMemory~1 (
// Equation(s):
// \intMem|intMemory~1_combout  = ( \pc|PC_out [4] & ( \pc|PC_out [5] & ( (!\pc|PC_out [2] & ((!\pc|PC_out [1] & ((\pc|PC_out [0]))) # (\pc|PC_out [1] & ((!\pc|PC_out [3]) # (!\pc|PC_out [0]))))) ) ) ) # ( !\pc|PC_out [4] & ( \pc|PC_out [5] & ( (!\pc|PC_out 
// [3] & (!\pc|PC_out [2] & \pc|PC_out [0])) ) ) ) # ( \pc|PC_out [4] & ( !\pc|PC_out [5] & ( (!\pc|PC_out [1] & (!\pc|PC_out [0] $ (((!\pc|PC_out [3]) # (!\pc|PC_out [2]))))) # (\pc|PC_out [1] & (\pc|PC_out [0] & (!\pc|PC_out [3] $ (!\pc|PC_out [2])))) ) ) 
// ) # ( !\pc|PC_out [4] & ( !\pc|PC_out [5] & ( (!\pc|PC_out [0] & (!\pc|PC_out [1] & (!\pc|PC_out [3] $ (\pc|PC_out [2])))) # (\pc|PC_out [0] & ((!\pc|PC_out [3] & (\pc|PC_out [2])) # (\pc|PC_out [3] & (!\pc|PC_out [2] & \pc|PC_out [1])))) ) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out [1]),
	.datad(!\pc|PC_out [0]),
	.datae(!\pc|PC_out [4]),
	.dataf(!\pc|PC_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~1 .extended_lut = "off";
defparam \intMem|intMemory~1 .lut_mask = 64'h902610E600880CC8;
defparam \intMem|intMemory~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N56
dffeas \intMem|instruction[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [1]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[1] .is_wysiwyg = "true";
defparam \intMem|instruction[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N48
cyclonev_lcell_comb \intMem|intMemory~2 (
// Equation(s):
// \intMem|intMemory~2_combout  = ( \pc|PC_out [2] & ( \pc|PC_out [0] & ( (!\pc|PC_out [1] & (!\pc|PC_out [3] $ (!\pc|PC_out [5] $ (!\pc|PC_out [4])))) # (\pc|PC_out [1] & (!\pc|PC_out [5] & ((\pc|PC_out [4]) # (\pc|PC_out [3])))) ) ) ) # ( !\pc|PC_out [2] & 
// ( \pc|PC_out [0] & ( (!\pc|PC_out [3] & (((\pc|PC_out [1] & \pc|PC_out [5])) # (\pc|PC_out [4]))) # (\pc|PC_out [3] & ((!\pc|PC_out [1]) # (!\pc|PC_out [5] $ (\pc|PC_out [4])))) ) ) ) # ( \pc|PC_out [2] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [1] & 
// ((!\pc|PC_out [5] $ (\pc|PC_out [4])))) # (\pc|PC_out [1] & ((!\pc|PC_out [3] & (!\pc|PC_out [5] $ (!\pc|PC_out [4]))) # (\pc|PC_out [3] & (!\pc|PC_out [5] & !\pc|PC_out [4])))) ) ) ) # ( !\pc|PC_out [2] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [1] & 
// ((!\pc|PC_out [5] & ((!\pc|PC_out [4]))) # (\pc|PC_out [5] & (\pc|PC_out [3])))) # (\pc|PC_out [1] & (!\pc|PC_out [5] $ (((!\pc|PC_out [3]) # (\pc|PC_out [4]))))) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [5]),
	.datad(!\pc|PC_out [4]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~2 .extended_lut = "off";
defparam \intMem|intMemory~2 .lut_mask = 64'hB607B44A36EF9278;
defparam \intMem|intMemory~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N50
dffeas \intMem|instruction[2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[2]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N51
cyclonev_lcell_comb \intMem|intMemory~3 (
// Equation(s):
// \intMem|intMemory~3_combout  = ( \pc|PC_out [2] & ( \pc|PC_out [0] & ( (!\pc|PC_out [3] & (!\pc|PC_out [1] $ (!\pc|PC_out [4] $ (!\pc|PC_out [5])))) # (\pc|PC_out [3] & (((\pc|PC_out [4] & !\pc|PC_out [5])))) ) ) ) # ( !\pc|PC_out [2] & ( \pc|PC_out [0] & 
// ( (!\pc|PC_out [1] & ((!\pc|PC_out [4] & ((\pc|PC_out [5]))) # (\pc|PC_out [4] & ((!\pc|PC_out [5]) # (\pc|PC_out [3]))))) # (\pc|PC_out [1] & (\pc|PC_out [5] & ((!\pc|PC_out [3]) # (\pc|PC_out [4])))) ) ) ) # ( \pc|PC_out [2] & ( !\pc|PC_out [0] & ( 
// (!\pc|PC_out [1] & ((!\pc|PC_out [3] & ((\pc|PC_out [5]))) # (\pc|PC_out [3] & (\pc|PC_out [4])))) ) ) ) # ( !\pc|PC_out [2] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [1] & ((!\pc|PC_out [3] & (!\pc|PC_out [4])) # (\pc|PC_out [3] & ((\pc|PC_out [5]))))) # 
// (\pc|PC_out [1] & (\pc|PC_out [4] & ((\pc|PC_out [5]) # (\pc|PC_out [3])))) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~3 .extended_lut = "off";
defparam \intMem|intMemory~3 .lut_mask = 64'h819B02A222DB9360;
defparam \intMem|intMemory~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N52
dffeas \intMem|instruction[3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[3]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N0
cyclonev_lcell_comb \intMem|intMemory~4 (
// Equation(s):
// \intMem|intMemory~4_combout  = ( \pc|PC_out [2] & ( \pc|PC_out [0] & ( (!\pc|PC_out [1] & ((!\pc|PC_out [3] & (\pc|PC_out [5] & \pc|PC_out [4])) # (\pc|PC_out [3] & (!\pc|PC_out [5] $ (!\pc|PC_out [4]))))) # (\pc|PC_out [1] & (!\pc|PC_out [5] & 
// (!\pc|PC_out [3] $ (!\pc|PC_out [4])))) ) ) ) # ( !\pc|PC_out [2] & ( \pc|PC_out [0] & ( (!\pc|PC_out [1] & (((\pc|PC_out [4])))) # (\pc|PC_out [1] & (\pc|PC_out [5] & ((!\pc|PC_out [3]) # (\pc|PC_out [4])))) ) ) ) # ( \pc|PC_out [2] & ( !\pc|PC_out [0] & 
// ( (!\pc|PC_out [1] & ((!\pc|PC_out [3] & ((!\pc|PC_out [5]) # (\pc|PC_out [4]))) # (\pc|PC_out [3] & (\pc|PC_out [5])))) ) ) ) # ( !\pc|PC_out [2] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [1] & (\pc|PC_out [3] & (!\pc|PC_out [5] $ (\pc|PC_out [4])))) # 
// (\pc|PC_out [1] & (((\pc|PC_out [3] & \pc|PC_out [4])) # (\pc|PC_out [5]))) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [5]),
	.datad(!\pc|PC_out [4]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~4 .extended_lut = "off";
defparam \intMem|intMemory~4 .lut_mask = 64'h2517828A04AF1268;
defparam \intMem|intMemory~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N2
dffeas \intMem|instruction[4]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[4]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N54
cyclonev_lcell_comb \intMem|intMemory~5 (
// Equation(s):
// \intMem|intMemory~5_combout  = ( \pc|PC_out [2] & ( \pc|PC_out [3] & ( (!\pc|PC_out [4] & (((!\pc|PC_out [1] & !\pc|PC_out [0])) # (\pc|PC_out [5]))) # (\pc|PC_out [4] & (!\pc|PC_out [1])) ) ) ) # ( !\pc|PC_out [2] & ( \pc|PC_out [3] & ( (!\pc|PC_out [5] 
// & ((!\pc|PC_out [1] & (\pc|PC_out [0])) # (\pc|PC_out [1] & ((!\pc|PC_out [0]) # (!\pc|PC_out [4]))))) # (\pc|PC_out [5] & (((\pc|PC_out [1] & \pc|PC_out [0])) # (\pc|PC_out [4]))) ) ) ) # ( \pc|PC_out [2] & ( !\pc|PC_out [3] & ( (!\pc|PC_out [1] & 
// (\pc|PC_out [5] & ((!\pc|PC_out [0]) # (\pc|PC_out [4])))) # (\pc|PC_out [1] & (!\pc|PC_out [5] & ((!\pc|PC_out [4]) # (\pc|PC_out [0])))) ) ) ) # ( !\pc|PC_out [2] & ( !\pc|PC_out [3] & ( (!\pc|PC_out [4] & (!\pc|PC_out [0] & (!\pc|PC_out [1] $ 
// (!\pc|PC_out [5])))) # (\pc|PC_out [4] & ((!\pc|PC_out [1] & (\pc|PC_out [0])) # (\pc|PC_out [1] & ((\pc|PC_out [5]))))) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [0]),
	.datac(!\pc|PC_out [5]),
	.datad(!\pc|PC_out [4]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|PC_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~5 .extended_lut = "off";
defparam \intMem|intMemory~5 .lut_mask = 64'h4827581A716F8FAA;
defparam \intMem|intMemory~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N17
dffeas \intMem|instruction[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [5]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[5] .is_wysiwyg = "true";
defparam \intMem|instruction[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N0
cyclonev_lcell_comb \intMem|intMemory~6 (
// Equation(s):
// \intMem|intMemory~6_combout  = ( \pc|PC_out [1] & ( \pc|PC_out [0] & ( !\pc|PC_out [2] $ (((!\pc|PC_out [3] & !\pc|PC_out [5]))) ) ) ) # ( !\pc|PC_out [1] & ( \pc|PC_out [0] & ( (!\pc|PC_out [2] & ((!\pc|PC_out [5]) # (\pc|PC_out [3]))) # (\pc|PC_out [2] 
// & (!\pc|PC_out [3] $ (!\pc|PC_out [5]))) ) ) ) # ( \pc|PC_out [1] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [2] & ((\pc|PC_out [5]) # (\pc|PC_out [3]))) ) ) ) # ( !\pc|PC_out [1] & ( !\pc|PC_out [0] & ( (\pc|PC_out [2] & ((!\pc|PC_out [3]) # (\pc|PC_out [5]))) 
// ) ) )

	.dataa(!\pc|PC_out [2]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [5]),
	.datad(gnd),
	.datae(!\pc|PC_out [1]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~6 .extended_lut = "off";
defparam \intMem|intMemory~6 .lut_mask = 64'h45452A2AB6B66A6A;
defparam \intMem|intMemory~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N1
dffeas \intMem|instruction[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pc|PC_out [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [6]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[6] .is_wysiwyg = "true";
defparam \intMem|instruction[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N12
cyclonev_lcell_comb \intMem|intMemory~7 (
// Equation(s):
// \intMem|intMemory~7_combout  = ( \pc|PC_out [0] & ( (!\pc|PC_out [3] & (!\pc|PC_out [2] $ (!\pc|PC_out [1] $ (!\pc|PC_out [5])))) # (\pc|PC_out [3] & ((!\pc|PC_out [5] & ((!\pc|PC_out [1]))) # (\pc|PC_out [5] & (!\pc|PC_out [2])))) ) ) # ( !\pc|PC_out [0] 
// & ( (!\pc|PC_out [2] & (!\pc|PC_out [1] $ (((\pc|PC_out [5]) # (\pc|PC_out [3]))))) # (\pc|PC_out [2] & (((!\pc|PC_out [1] & \pc|PC_out [5])))) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out [1]),
	.datad(!\pc|PC_out [5]),
	.datae(gnd),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~7 .extended_lut = "off";
defparam \intMem|intMemory~7 .lut_mask = 64'h843C843CD26CD26C;
defparam \intMem|intMemory~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N13
dffeas \intMem|instruction[7]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pc|PC_out [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[7]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N9
cyclonev_lcell_comb \intMem|intMemory~8 (
// Equation(s):
// \intMem|intMemory~8_combout  = ( \pc|PC_out [0] & ( (!\pc|PC_out [5] & (!\pc|PC_out [1] $ (((\pc|PC_out [2] & !\pc|PC_out [3]))))) # (\pc|PC_out [5] & (!\pc|PC_out [2] $ (((!\pc|PC_out [1] & !\pc|PC_out [3]))))) ) ) # ( !\pc|PC_out [0] & ( (!\pc|PC_out 
// [1] & (\pc|PC_out [5] & (\pc|PC_out [2]))) # (\pc|PC_out [1] & (!\pc|PC_out [2] & ((\pc|PC_out [3]) # (\pc|PC_out [5])))) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [5]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [3]),
	.datae(gnd),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~8 .extended_lut = "off";
defparam \intMem|intMemory~8 .lut_mask = 64'h1252125296B896B8;
defparam \intMem|intMemory~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N10
dffeas \intMem|instruction[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pc|PC_out [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [8]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[8] .is_wysiwyg = "true";
defparam \intMem|instruction[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N48
cyclonev_lcell_comb \intMem|intMemory~9 (
// Equation(s):
// \intMem|intMemory~9_combout  = ( \pc|PC_out [0] & ( (!\pc|PC_out [5] & (!\pc|PC_out [1] $ (((!\pc|PC_out [3] & \pc|PC_out [2]))))) # (\pc|PC_out [5] & ((!\pc|PC_out [2]) # ((!\pc|PC_out [3] & !\pc|PC_out [1])))) ) ) # ( !\pc|PC_out [0] & ( (!\pc|PC_out 
// [3] & (\pc|PC_out [5] & (!\pc|PC_out [2] $ (!\pc|PC_out [1])))) # (\pc|PC_out [3] & ((!\pc|PC_out [1] & ((\pc|PC_out [5]))) # (\pc|PC_out [1] & (!\pc|PC_out [2])))) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out [1]),
	.datad(!\pc|PC_out [5]),
	.datae(gnd),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~9 .extended_lut = "off";
defparam \intMem|intMemory~9 .lut_mask = 64'h047C047CD2ECD2EC;
defparam \intMem|intMemory~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N50
dffeas \intMem|instruction[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pc|PC_out [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [10]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[10] .is_wysiwyg = "true";
defparam \intMem|instruction[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N30
cyclonev_lcell_comb \intMem|intMemory~10 (
// Equation(s):
// \intMem|intMemory~10_combout  = ( \pc|PC_out [5] & ( \pc|PC_out [4] & ( (!\pc|PC_out [1] & ((!\pc|PC_out [0] & ((\pc|PC_out [2]) # (\pc|PC_out [3]))) # (\pc|PC_out [0] & ((!\pc|PC_out [3]) # (!\pc|PC_out [2]))))) # (\pc|PC_out [1] & (((!\pc|PC_out [2])))) 
// ) ) ) # ( !\pc|PC_out [5] & ( \pc|PC_out [4] & ( (!\pc|PC_out [3] & (\pc|PC_out [0] & (!\pc|PC_out [1] $ (\pc|PC_out [2])))) # (\pc|PC_out [3] & ((!\pc|PC_out [1] & (\pc|PC_out [0])) # (\pc|PC_out [1] & ((!\pc|PC_out [2]))))) ) ) ) # ( \pc|PC_out [5] & ( 
// !\pc|PC_out [4] & ( (\pc|PC_out [1] & (\pc|PC_out [0] & (\pc|PC_out [3] & !\pc|PC_out [2]))) ) ) ) # ( !\pc|PC_out [5] & ( !\pc|PC_out [4] & ( (!\pc|PC_out [3] & (\pc|PC_out [1] & (!\pc|PC_out [0] $ (\pc|PC_out [2])))) # (\pc|PC_out [3] & (((\pc|PC_out 
// [0] & !\pc|PC_out [2])))) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [0]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [5]),
	.dataf(!\pc|PC_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~10 .extended_lut = "off";
defparam \intMem|intMemory~10 .lut_mask = 64'h4310010027127FA8;
defparam \intMem|intMemory~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N31
dffeas \intMem|instruction[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [11]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[11] .is_wysiwyg = "true";
defparam \intMem|instruction[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N18
cyclonev_lcell_comb \intMem|intMemory~30 (
// Equation(s):
// \intMem|intMemory~30_combout  = ( \pc|PC_out [2] & ( \pc|PC_out [0] & ( (\pc|PC_out [4] & ((!\pc|PC_out [5] & (!\pc|PC_out [3] $ (!\pc|PC_out [1]))) # (\pc|PC_out [5] & (!\pc|PC_out [3] & !\pc|PC_out [1])))) ) ) ) # ( !\pc|PC_out [2] & ( \pc|PC_out [0] & 
// ( (!\pc|PC_out [3] & (\pc|PC_out [4] & (!\pc|PC_out [5] $ (\pc|PC_out [1])))) # (\pc|PC_out [3] & ((!\pc|PC_out [5] & (!\pc|PC_out [1])) # (\pc|PC_out [5] & ((\pc|PC_out [4]) # (\pc|PC_out [1]))))) ) ) ) # ( \pc|PC_out [2] & ( !\pc|PC_out [0] & ( 
// (!\pc|PC_out [1] & ((!\pc|PC_out [5] & (\pc|PC_out [3] & !\pc|PC_out [4])) # (\pc|PC_out [5] & ((\pc|PC_out [4]))))) ) ) ) # ( !\pc|PC_out [2] & ( !\pc|PC_out [0] & ( (\pc|PC_out [1] & (\pc|PC_out [4] & ((\pc|PC_out [3]) # (\pc|PC_out [5])))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [1]),
	.datad(!\pc|PC_out [4]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~30 .extended_lut = "off";
defparam \intMem|intMemory~30 .lut_mask = 64'h0007205021B50068;
defparam \intMem|intMemory~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N19
dffeas \intMem|instruction[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [12]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[12] .is_wysiwyg = "true";
defparam \intMem|instruction[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N0
cyclonev_lcell_comb \intMem|intMemory~11 (
// Equation(s):
// \intMem|intMemory~11_combout  = ( \pc|PC_out [5] & ( \pc|PC_out [4] & ( !\pc|PC_out [2] $ (((!\pc|PC_out [1] & ((!\pc|PC_out [0]) # (!\pc|PC_out [3]))))) ) ) ) # ( !\pc|PC_out [5] & ( \pc|PC_out [4] & ( (!\pc|PC_out [0] & (\pc|PC_out [1] & (\pc|PC_out [3] 
// & !\pc|PC_out [2]))) # (\pc|PC_out [0] & (!\pc|PC_out [1] $ (((!\pc|PC_out [3] & \pc|PC_out [2]))))) ) ) ) # ( \pc|PC_out [5] & ( !\pc|PC_out [4] & ( (\pc|PC_out [1] & (!\pc|PC_out [0] & (\pc|PC_out [3] & \pc|PC_out [2]))) ) ) ) # ( !\pc|PC_out [5] & ( 
// !\pc|PC_out [4] & ( (!\pc|PC_out [0] & (\pc|PC_out [3] & (!\pc|PC_out [1] $ (!\pc|PC_out [2])))) # (\pc|PC_out [0] & (!\pc|PC_out [2] & (!\pc|PC_out [1] $ (\pc|PC_out [3])))) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [0]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [5]),
	.dataf(!\pc|PC_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~11 .extended_lut = "off";
defparam \intMem|intMemory~11 .lut_mask = 64'h25080004261257A8;
defparam \intMem|intMemory~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N1
dffeas \intMem|instruction[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [13]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[13] .is_wysiwyg = "true";
defparam \intMem|instruction[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N18
cyclonev_lcell_comb \intMem|intMemory~12 (
// Equation(s):
// \intMem|intMemory~12_combout  = ( \pc|PC_out [5] & ( \pc|PC_out [4] & ( (!\pc|PC_out [1] & (((\pc|PC_out [0] & \pc|PC_out [3])) # (\pc|PC_out [2]))) # (\pc|PC_out [1] & (((!\pc|PC_out [2])))) ) ) ) # ( !\pc|PC_out [5] & ( \pc|PC_out [4] & ( (!\pc|PC_out 
// [0] & (\pc|PC_out [3] & (!\pc|PC_out [1] $ (!\pc|PC_out [2])))) # (\pc|PC_out [0] & (!\pc|PC_out [1] $ (((!\pc|PC_out [3] & \pc|PC_out [2]))))) ) ) ) # ( \pc|PC_out [5] & ( !\pc|PC_out [4] & ( (\pc|PC_out [1] & (\pc|PC_out [3] & ((\pc|PC_out [2]) # 
// (\pc|PC_out [0])))) ) ) ) # ( !\pc|PC_out [5] & ( !\pc|PC_out [4] & ( (!\pc|PC_out [3] & (\pc|PC_out [1] & ((!\pc|PC_out [0]) # (\pc|PC_out [2])))) # (\pc|PC_out [3] & (!\pc|PC_out [2] $ (((!\pc|PC_out [1] & !\pc|PC_out [0]))))) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [0]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [5]),
	.dataf(!\pc|PC_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~12 .extended_lut = "off";
defparam \intMem|intMemory~12 .lut_mask = 64'h47580105261A57AA;
defparam \intMem|intMemory~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N20
dffeas \intMem|instruction[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [14]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[14] .is_wysiwyg = "true";
defparam \intMem|instruction[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N39
cyclonev_lcell_comb \intMem|intMemory~29 (
// Equation(s):
// \intMem|intMemory~29_combout  = ( \pc|PC_out [5] & ( \pc|PC_out [4] & ( !\pc|PC_out [2] $ (((!\pc|PC_out [1] & ((!\pc|PC_out [3]) # (!\pc|PC_out [0]))))) ) ) ) # ( !\pc|PC_out [5] & ( \pc|PC_out [4] & ( (!\pc|PC_out [3] & (!\pc|PC_out [2] $ (((\pc|PC_out 
// [1]))))) # (\pc|PC_out [3] & ((!\pc|PC_out [1] & ((\pc|PC_out [0]))) # (\pc|PC_out [1] & (!\pc|PC_out [2])))) ) ) ) # ( !\pc|PC_out [5] & ( !\pc|PC_out [4] & ( (!\pc|PC_out [3] & (!\pc|PC_out [2] & (!\pc|PC_out [0] $ (!\pc|PC_out [1])))) ) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out [0]),
	.datad(!\pc|PC_out [1]),
	.datae(!\pc|PC_out [5]),
	.dataf(!\pc|PC_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~29 .extended_lut = "off";
defparam \intMem|intMemory~29 .lut_mask = 64'h088000008D6636CC;
defparam \intMem|intMemory~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N40
dffeas \intMem|instruction[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [15]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[15] .is_wysiwyg = "true";
defparam \intMem|instruction[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N18
cyclonev_lcell_comb \intMem|intMemory~13 (
// Equation(s):
// \intMem|intMemory~13_combout  = ( \pc|PC_out [1] & ( \pc|PC_out [0] & ( (!\pc|PC_out [4] & ((!\pc|PC_out [5]) # ((\pc|PC_out [3] & !\pc|PC_out [2])))) # (\pc|PC_out [4] & ((!\pc|PC_out [3] & ((\pc|PC_out [2]))) # (\pc|PC_out [3] & (!\pc|PC_out [5] & 
// !\pc|PC_out [2])))) ) ) ) # ( !\pc|PC_out [1] & ( \pc|PC_out [0] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [4]) # ((!\pc|PC_out [3] & !\pc|PC_out [2])))) # (\pc|PC_out [5] & (((\pc|PC_out [3] & \pc|PC_out [2])))) ) ) ) # ( \pc|PC_out [1] & ( !\pc|PC_out [0] & 
// ( (!\pc|PC_out [5] & ((!\pc|PC_out [2]) # (!\pc|PC_out [4] $ (\pc|PC_out [3])))) # (\pc|PC_out [5] & (!\pc|PC_out [4])) ) ) ) # ( !\pc|PC_out [1] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [4] & ((!\pc|PC_out [5] & (!\pc|PC_out [3] $ (\pc|PC_out [2]))) # 
// (\pc|PC_out [5] & ((!\pc|PC_out [3]) # (!\pc|PC_out [2]))))) # (\pc|PC_out [4] & (!\pc|PC_out [5] $ (((!\pc|PC_out [3] & !\pc|PC_out [2]))))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [1]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~13 .extended_lut = "off";
defparam \intMem|intMemory~13 .lut_mask = 64'hD66AEEC6A88D8EB8;
defparam \intMem|intMemory~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N19
dffeas \intMem|instruction[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [16]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[16] .is_wysiwyg = "true";
defparam \intMem|instruction[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N36
cyclonev_lcell_comb \intMem|intMemory~14 (
// Equation(s):
// \intMem|intMemory~14_combout  = ( \pc|PC_out [1] & ( \pc|PC_out [0] & ( (!\pc|PC_out [5] & (\pc|PC_out [4] & (\pc|PC_out [3] & \pc|PC_out [2]))) # (\pc|PC_out [5] & (!\pc|PC_out [4] & (!\pc|PC_out [3]))) ) ) ) # ( !\pc|PC_out [1] & ( \pc|PC_out [0] & ( 
// (\pc|PC_out [5] & (\pc|PC_out [4] & (\pc|PC_out [3] & \pc|PC_out [2]))) ) ) ) # ( !\pc|PC_out [1] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [4] & ((!\pc|PC_out [3] & (\pc|PC_out [5])) # (\pc|PC_out [3] & ((!\pc|PC_out [2]))))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [1]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~14 .extended_lut = "off";
defparam \intMem|intMemory~14 .lut_mask = 64'h4C40000000014042;
defparam \intMem|intMemory~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N37
dffeas \intMem|instruction[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [17]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[17] .is_wysiwyg = "true";
defparam \intMem|instruction[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N6
cyclonev_lcell_comb \intMem|intMemory~28 (
// Equation(s):
// \intMem|intMemory~28_combout  = ( \pc|PC_out [4] & ( \pc|PC_out [5] & ( (\pc|PC_out [2] & (\pc|PC_out [3] & (\pc|PC_out [0] & !\pc|PC_out [1]))) ) ) ) # ( !\pc|PC_out [4] & ( \pc|PC_out [5] & ( (!\pc|PC_out [2] & (!\pc|PC_out [3] & (!\pc|PC_out [0] & 
// !\pc|PC_out [1]))) # (\pc|PC_out [2] & (\pc|PC_out [3] & (\pc|PC_out [0] & \pc|PC_out [1]))) ) ) ) # ( \pc|PC_out [4] & ( !\pc|PC_out [5] & ( (\pc|PC_out [2] & (\pc|PC_out [3] & (\pc|PC_out [0] & \pc|PC_out [1]))) ) ) )

	.dataa(!\pc|PC_out [2]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [0]),
	.datad(!\pc|PC_out [1]),
	.datae(!\pc|PC_out [4]),
	.dataf(!\pc|PC_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~28 .extended_lut = "off";
defparam \intMem|intMemory~28 .lut_mask = 64'h0000000180010100;
defparam \intMem|intMemory~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N8
dffeas \intMem|instruction[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [18]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[18] .is_wysiwyg = "true";
defparam \intMem|instruction[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N18
cyclonev_lcell_comb \intMem|intMemory~15 (
// Equation(s):
// \intMem|intMemory~15_combout  = ( \pc|PC_out [4] & ( \pc|PC_out [5] & ( (!\pc|PC_out [2] & ((!\pc|PC_out [3] $ (\pc|PC_out [0])) # (\pc|PC_out [1]))) # (\pc|PC_out [2] & ((!\pc|PC_out [3]) # ((!\pc|PC_out [1])))) ) ) ) # ( !\pc|PC_out [4] & ( \pc|PC_out 
// [5] & ( (\pc|PC_out [3] & (((\pc|PC_out [1]) # (\pc|PC_out [0])) # (\pc|PC_out [2]))) ) ) ) # ( \pc|PC_out [4] & ( !\pc|PC_out [5] & ( (!\pc|PC_out [2] & (!\pc|PC_out [0] & (!\pc|PC_out [3] $ (!\pc|PC_out [1])))) # (\pc|PC_out [2] & ((!\pc|PC_out [3] & 
// (\pc|PC_out [0] & !\pc|PC_out [1])) # (\pc|PC_out [3] & (!\pc|PC_out [0] & \pc|PC_out [1])))) ) ) ) # ( !\pc|PC_out [4] & ( !\pc|PC_out [5] & ( (!\pc|PC_out [3] & (!\pc|PC_out [2] & (\pc|PC_out [0] & \pc|PC_out [1]))) # (\pc|PC_out [3] & (!\pc|PC_out [1] 
// & (!\pc|PC_out [2] $ (\pc|PC_out [0])))) ) ) )

	.dataa(!\pc|PC_out [2]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [0]),
	.datad(!\pc|PC_out [1]),
	.datae(!\pc|PC_out [4]),
	.dataf(!\pc|PC_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~15 .extended_lut = "off";
defparam \intMem|intMemory~15 .lut_mask = 64'h210824901333D7EE;
defparam \intMem|intMemory~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N19
dffeas \intMem|instruction[19]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[19]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N42
cyclonev_lcell_comb \intMem|intMemory~27 (
// Equation(s):
// \intMem|intMemory~27_combout  = ( \pc|PC_out [5] & ( \pc|PC_out [4] & ( (!\pc|PC_out [0] & (!\pc|PC_out [1] & (!\pc|PC_out [3] & !\pc|PC_out [2]))) # (\pc|PC_out [0] & (\pc|PC_out [2] & (!\pc|PC_out [1] $ (!\pc|PC_out [3])))) ) ) ) # ( !\pc|PC_out [5] & ( 
// \pc|PC_out [4] & ( ((!\pc|PC_out [0]) # (!\pc|PC_out [2])) # (\pc|PC_out [1]) ) ) ) # ( \pc|PC_out [5] & ( !\pc|PC_out [4] & ( (!\pc|PC_out [3]) # ((!\pc|PC_out [1] & (!\pc|PC_out [0] & !\pc|PC_out [2]))) ) ) ) # ( !\pc|PC_out [5] & ( !\pc|PC_out [4] & ( 
// ((!\pc|PC_out [1] & (\pc|PC_out [0] & \pc|PC_out [3])) # (\pc|PC_out [1] & ((\pc|PC_out [3]) # (\pc|PC_out [0])))) # (\pc|PC_out [2]) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [0]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [5]),
	.dataf(!\pc|PC_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~27 .extended_lut = "off";
defparam \intMem|intMemory~27 .lut_mask = 64'h17FFF8F0FFDD8012;
defparam \intMem|intMemory~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N44
dffeas \intMem|instruction[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [20]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[20] .is_wysiwyg = "true";
defparam \intMem|instruction[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N12
cyclonev_lcell_comb \intMem|intMemory~16 (
// Equation(s):
// \intMem|intMemory~16_combout  = ( \pc|PC_out [4] & ( \pc|PC_out [5] & ( (!\pc|PC_out [3] & ((!\pc|PC_out [2] & (!\pc|PC_out [0] & !\pc|PC_out [1])) # (\pc|PC_out [2] & (\pc|PC_out [0] & \pc|PC_out [1])))) ) ) ) # ( !\pc|PC_out [4] & ( \pc|PC_out [5] & ( 
// (!\pc|PC_out [2] & (\pc|PC_out [3] & (!\pc|PC_out [0] & !\pc|PC_out [1]))) # (\pc|PC_out [2] & (((\pc|PC_out [0] & \pc|PC_out [1])))) ) ) ) # ( \pc|PC_out [4] & ( !\pc|PC_out [5] & ( (!\pc|PC_out [0] & ((!\pc|PC_out [2] & (!\pc|PC_out [3] $ (!\pc|PC_out 
// [1]))) # (\pc|PC_out [2] & (\pc|PC_out [3] & \pc|PC_out [1])))) ) ) ) # ( !\pc|PC_out [4] & ( !\pc|PC_out [5] & ( (\pc|PC_out [0] & ((!\pc|PC_out [2] & (!\pc|PC_out [3])) # (\pc|PC_out [2] & (\pc|PC_out [3] & !\pc|PC_out [1])))) ) ) )

	.dataa(!\pc|PC_out [2]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [0]),
	.datad(!\pc|PC_out [1]),
	.datae(!\pc|PC_out [4]),
	.dataf(!\pc|PC_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~16 .extended_lut = "off";
defparam \intMem|intMemory~16 .lut_mask = 64'h0908209020058004;
defparam \intMem|intMemory~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N13
dffeas \intMem|instruction[21]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[21]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N30
cyclonev_lcell_comb \intMem|intMemory~17 (
// Equation(s):
// \intMem|intMemory~17_combout  = ( !\pc|PC_out [4] & ( \pc|PC_out [5] & ( (!\pc|PC_out [2] & (\pc|PC_out [3] & (!\pc|PC_out [0] & !\pc|PC_out [1]))) # (\pc|PC_out [2] & ((!\pc|PC_out [3] & ((\pc|PC_out [1]) # (\pc|PC_out [0]))) # (\pc|PC_out [3] & 
// (\pc|PC_out [0] & \pc|PC_out [1])))) ) ) )

	.dataa(!\pc|PC_out [2]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [0]),
	.datad(!\pc|PC_out [1]),
	.datae(!\pc|PC_out [4]),
	.dataf(!\pc|PC_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~17 .extended_lut = "off";
defparam \intMem|intMemory~17 .lut_mask = 64'h0000000024450000;
defparam \intMem|intMemory~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N31
dffeas \intMem|instruction[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [22]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[22] .is_wysiwyg = "true";
defparam \intMem|instruction[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N30
cyclonev_lcell_comb \intMem|intMemory~18 (
// Equation(s):
// \intMem|intMemory~18_combout  = ( !\pc|PC_out [1] & ( \pc|PC_out [3] & ( (!\pc|PC_out [4] & (!\pc|PC_out [0] & (\pc|PC_out [5] & !\pc|PC_out [2]))) ) ) ) # ( \pc|PC_out [1] & ( !\pc|PC_out [3] & ( (!\pc|PC_out [4] & (\pc|PC_out [5] & \pc|PC_out [2])) ) ) 
// ) # ( !\pc|PC_out [1] & ( !\pc|PC_out [3] & ( (!\pc|PC_out [4] & (\pc|PC_out [0] & (\pc|PC_out [5] & \pc|PC_out [2]))) ) ) )

	.dataa(!\pc|PC_out [4]),
	.datab(!\pc|PC_out [0]),
	.datac(!\pc|PC_out [5]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [1]),
	.dataf(!\pc|PC_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~18 .extended_lut = "off";
defparam \intMem|intMemory~18 .lut_mask = 64'h0002000A08000000;
defparam \intMem|intMemory~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N31
dffeas \intMem|instruction[23]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[23]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N18
cyclonev_lcell_comb \intMem|intMemory~19 (
// Equation(s):
// \intMem|intMemory~19_combout  = ( \pc|PC_out [1] & ( \pc|PC_out [3] & ( (!\pc|PC_out [0] & (\pc|PC_out [2] & (!\pc|PC_out [4] $ (!\pc|PC_out [5])))) # (\pc|PC_out [0] & (!\pc|PC_out [4] & (\pc|PC_out [5]))) ) ) ) # ( !\pc|PC_out [1] & ( \pc|PC_out [3] & ( 
// (!\pc|PC_out [5] & ((!\pc|PC_out [0] & (\pc|PC_out [4] & !\pc|PC_out [2])) # (\pc|PC_out [0] & ((\pc|PC_out [2]))))) ) ) ) # ( \pc|PC_out [1] & ( !\pc|PC_out [3] & ( (!\pc|PC_out [2] & (!\pc|PC_out [5] & (!\pc|PC_out [4] $ (!\pc|PC_out [0])))) # 
// (\pc|PC_out [2] & (\pc|PC_out [4] & (!\pc|PC_out [0] $ (\pc|PC_out [5])))) ) ) ) # ( !\pc|PC_out [1] & ( !\pc|PC_out [3] & ( (\pc|PC_out [4] & (!\pc|PC_out [0] & (\pc|PC_out [5] & !\pc|PC_out [2]))) ) ) )

	.dataa(!\pc|PC_out [4]),
	.datab(!\pc|PC_out [0]),
	.datac(!\pc|PC_out [5]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [1]),
	.dataf(!\pc|PC_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~19 .extended_lut = "off";
defparam \intMem|intMemory~19 .lut_mask = 64'h040060414030024A;
defparam \intMem|intMemory~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N19
dffeas \intMem|instruction[24]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[24]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N42
cyclonev_lcell_comb \intMem|intMemory~20 (
// Equation(s):
// \intMem|intMemory~20_combout  = ( \pc|PC_out [4] & ( \pc|PC_out [5] & ( (!\pc|PC_out [3] & ((!\pc|PC_out [2] & (!\pc|PC_out [0] & !\pc|PC_out [1])) # (\pc|PC_out [2] & (\pc|PC_out [0] & \pc|PC_out [1])))) ) ) ) # ( !\pc|PC_out [4] & ( \pc|PC_out [5] & ( 
// (!\pc|PC_out [2] & (\pc|PC_out [3] & (!\pc|PC_out [0] & !\pc|PC_out [1]))) # (\pc|PC_out [2] & (!\pc|PC_out [3] & ((\pc|PC_out [1]) # (\pc|PC_out [0])))) ) ) ) # ( \pc|PC_out [4] & ( !\pc|PC_out [5] & ( (!\pc|PC_out [0] & (!\pc|PC_out [3] $ (((!\pc|PC_out 
// [1]) # (\pc|PC_out [2]))))) # (\pc|PC_out [0] & (!\pc|PC_out [3] & (!\pc|PC_out [2] $ (\pc|PC_out [1])))) ) ) ) # ( !\pc|PC_out [4] & ( !\pc|PC_out [5] & ( (!\pc|PC_out [2] & (((\pc|PC_out [0] & \pc|PC_out [1])) # (\pc|PC_out [3]))) # (\pc|PC_out [2] & 
// (!\pc|PC_out [3] $ (((!\pc|PC_out [1]))))) ) ) )

	.dataa(!\pc|PC_out [2]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [0]),
	.datad(!\pc|PC_out [1]),
	.datae(!\pc|PC_out [4]),
	.dataf(!\pc|PC_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~20 .extended_lut = "off";
defparam \intMem|intMemory~20 .lut_mask = 64'h336E389424448004;
defparam \intMem|intMemory~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N43
dffeas \intMem|instruction[25]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[25]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N24
cyclonev_lcell_comb \intMem|intMemory~21 (
// Equation(s):
// \intMem|intMemory~21_combout  = ( \pc|PC_out [2] & ( \pc|PC_out [3] & ( (!\pc|PC_out [1] & (\pc|PC_out [5] & !\pc|PC_out [4])) ) ) ) # ( !\pc|PC_out [2] & ( \pc|PC_out [3] & ( (\pc|PC_out [5] & ((!\pc|PC_out [1] & ((!\pc|PC_out [0]) # (!\pc|PC_out [4]))) 
// # (\pc|PC_out [1] & (!\pc|PC_out [0] & !\pc|PC_out [4])))) ) ) ) # ( \pc|PC_out [2] & ( !\pc|PC_out [3] & ( (!\pc|PC_out [5] & (\pc|PC_out [1] & (\pc|PC_out [0] & \pc|PC_out [4]))) # (\pc|PC_out [5] & (!\pc|PC_out [4] & ((\pc|PC_out [0]) # (\pc|PC_out 
// [1])))) ) ) ) # ( !\pc|PC_out [2] & ( !\pc|PC_out [3] & ( (!\pc|PC_out [1] & (!\pc|PC_out [5] & !\pc|PC_out [4])) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [0]),
	.datac(!\pc|PC_out [5]),
	.datad(!\pc|PC_out [4]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|PC_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~21 .extended_lut = "off";
defparam \intMem|intMemory~21 .lut_mask = 64'hA00007100E080A00;
defparam \intMem|intMemory~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N38
dffeas \intMem|instruction[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [26]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[26] .is_wysiwyg = "true";
defparam \intMem|instruction[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N48
cyclonev_lcell_comb \intMem|intMemory~26 (
// Equation(s):
// \intMem|intMemory~26_combout  = ( \pc|PC_out [0] & ( \pc|PC_out [2] & ( (\pc|PC_out [5] & (!\pc|PC_out [4] & ((!\pc|PC_out [1]) # (!\pc|PC_out [3])))) ) ) ) # ( !\pc|PC_out [0] & ( \pc|PC_out [2] & ( (\pc|PC_out [5] & (!\pc|PC_out [4] & (!\pc|PC_out [1] $ 
// (!\pc|PC_out [3])))) ) ) ) # ( \pc|PC_out [0] & ( !\pc|PC_out [2] & ( (\pc|PC_out [5] & (!\pc|PC_out [1] & (!\pc|PC_out [4] $ (!\pc|PC_out [3])))) ) ) ) # ( !\pc|PC_out [0] & ( !\pc|PC_out [2] & ( (!\pc|PC_out [5] & (!\pc|PC_out [4] & (!\pc|PC_out [1] & 
// !\pc|PC_out [3]))) # (\pc|PC_out [5] & (\pc|PC_out [3] & ((!\pc|PC_out [4]) # (!\pc|PC_out [1])))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [1]),
	.datad(!\pc|PC_out [3]),
	.datae(!\pc|PC_out [0]),
	.dataf(!\pc|PC_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~26 .extended_lut = "off";
defparam \intMem|intMemory~26 .lut_mask = 64'h8054104004404440;
defparam \intMem|intMemory~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N50
dffeas \intMem|instruction[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [27]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[27] .is_wysiwyg = "true";
defparam \intMem|instruction[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N9
cyclonev_lcell_comb \intMem|intMemory~23 (
// Equation(s):
// \intMem|intMemory~23_combout  = ( \pc|PC_out [2] & ( (\pc|PC_out [0] & (\pc|PC_out [4] & (!\pc|PC_out [3] $ (!\pc|PC_out [1])))) ) ) # ( !\pc|PC_out [2] & ( (!\pc|PC_out [3] & (!\pc|PC_out [1] & ((!\pc|PC_out [4]) # (\pc|PC_out [0])))) ) )

	.dataa(!\pc|PC_out [0]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [1]),
	.datae(gnd),
	.dataf(!\pc|PC_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~23 .extended_lut = "off";
defparam \intMem|intMemory~23 .lut_mask = 64'hD000D00001100110;
defparam \intMem|intMemory~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \intMem|instruction[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pc|PC_out [5]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [28]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[28] .is_wysiwyg = "true";
defparam \intMem|instruction[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N24
cyclonev_lcell_comb \intMem|intMemory~24 (
// Equation(s):
// \intMem|intMemory~24_combout  = ( \pc|PC_out [0] & ( \pc|PC_out [2] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [1] & ((!\pc|PC_out [4]) # (!\pc|PC_out [3]))) # (\pc|PC_out [1] & ((\pc|PC_out [3]))))) # (\pc|PC_out [5] & (((!\pc|PC_out [3])))) ) ) ) # ( 
// !\pc|PC_out [0] & ( \pc|PC_out [2] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [1] $ (\pc|PC_out [3])))) # (\pc|PC_out [5] & ((!\pc|PC_out [3]) # ((\pc|PC_out [4] & !\pc|PC_out [1])))) ) ) ) # ( \pc|PC_out [0] & ( !\pc|PC_out [2] & ( (!\pc|PC_out [4] & 
// (((!\pc|PC_out [3])))) # (\pc|PC_out [4] & ((!\pc|PC_out [1] & ((\pc|PC_out [3]))) # (\pc|PC_out [1] & ((!\pc|PC_out [3]) # (\pc|PC_out [5]))))) ) ) ) # ( !\pc|PC_out [0] & ( !\pc|PC_out [2] & ( (!\pc|PC_out [4] & ((!\pc|PC_out [1]) # ((\pc|PC_out [5] & 
// !\pc|PC_out [3])))) # (\pc|PC_out [4] & ((!\pc|PC_out [5] $ (!\pc|PC_out [3])) # (\pc|PC_out [1]))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [1]),
	.datad(!\pc|PC_out [3]),
	.datae(!\pc|PC_out [0]),
	.dataf(!\pc|PC_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~24 .extended_lut = "off";
defparam \intMem|intMemory~24 .lut_mask = 64'hD7E3CF31F51AF58A;
defparam \intMem|intMemory~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N26
dffeas \intMem|instruction[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [29]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[29] .is_wysiwyg = "true";
defparam \intMem|instruction[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N42
cyclonev_lcell_comb \intMem|intMemory~22 (
// Equation(s):
// \intMem|intMemory~22_combout  = ( \pc|PC_out [1] & ( \pc|PC_out [0] & ( (!\pc|PC_out [3] & \pc|PC_out [2]) ) ) ) # ( !\pc|PC_out [1] & ( \pc|PC_out [0] & ( (\pc|PC_out [2]) # (\pc|PC_out [3]) ) ) ) # ( \pc|PC_out [1] & ( !\pc|PC_out [0] & ( !\pc|PC_out 
// [3] $ (!\pc|PC_out [2]) ) ) ) # ( !\pc|PC_out [1] & ( !\pc|PC_out [0] & ( \pc|PC_out [3] ) ) )

	.dataa(gnd),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [2]),
	.datad(gnd),
	.datae(!\pc|PC_out [1]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~22 .extended_lut = "off";
defparam \intMem|intMemory~22 .lut_mask = 64'h33333C3C3F3F0C0C;
defparam \intMem|intMemory~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N57
cyclonev_lcell_comb \intMem|intMemory~25 (
// Equation(s):
// \intMem|intMemory~25_combout  = ( \pc|PC_out [5] & ( (\intMem|intMemory~22_combout  & !\pc|PC_out [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|intMemory~22_combout ),
	.datad(!\pc|PC_out [4]),
	.datae(gnd),
	.dataf(!\pc|PC_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~25 .extended_lut = "off";
defparam \intMem|intMemory~25 .lut_mask = 64'h000000000F000F00;
defparam \intMem|intMemory~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N59
dffeas \intMem|instruction[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [31]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[31] .is_wysiwyg = "true";
defparam \intMem|instruction[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N49
dffeas \intMem|instruction[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [2]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[2] .is_wysiwyg = "true";
defparam \intMem|instruction[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N54
cyclonev_lcell_comb \control|WideOr5~0 (
// Equation(s):
// \control|WideOr5~0_combout  = ( \intMem|instruction [1] & ( !\intMem|instruction [5] $ (!\intMem|instruction [2]) ) ) # ( !\intMem|instruction [1] & ( (!\intMem|instruction [5] & (\intMem|instruction [0])) # (\intMem|instruction [5] & 
// ((!\intMem|instruction [2]))) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction [5]),
	.datac(!\intMem|instruction [0]),
	.datad(!\intMem|instruction [2]),
	.datae(gnd),
	.dataf(!\intMem|instruction [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr5~0 .extended_lut = "off";
defparam \control|WideOr5~0 .lut_mask = 64'h3F0C3F0C33CC33CC;
defparam \control|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N36
cyclonev_lcell_comb \control|Selector16~0 (
// Equation(s):
// \control|Selector16~0_combout  = ( !\intMem|instruction[4]~DUPLICATE_q  & ( !\intMem|instruction[3]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\intMem|instruction[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector16~0 .extended_lut = "off";
defparam \control|Selector16~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \control|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N18
cyclonev_lcell_comb \control|Selector18~0 (
// Equation(s):
// \control|Selector18~0_combout  = ( \control|Selector16~0_combout  & ( \intMem|instruction [27] & ( (!\intMem|instruction [29]) # ((!\intMem|instruction [28]) # (\intMem|instruction [26])) ) ) ) # ( !\control|Selector16~0_combout  & ( \intMem|instruction 
// [27] & ( (!\intMem|instruction [29]) # ((!\intMem|instruction [28]) # (\intMem|instruction [26])) ) ) ) # ( \control|Selector16~0_combout  & ( !\intMem|instruction [27] & ( (!\intMem|instruction [29] & ((\intMem|instruction [28]) # 
// (\control|WideOr5~0_combout ))) # (\intMem|instruction [29] & ((!\intMem|instruction [28]))) ) ) ) # ( !\control|Selector16~0_combout  & ( !\intMem|instruction [27] & ( (!\intMem|instruction [29]) # (!\intMem|instruction [28]) ) ) )

	.dataa(!\intMem|instruction [29]),
	.datab(!\intMem|instruction [26]),
	.datac(!\control|WideOr5~0_combout ),
	.datad(!\intMem|instruction [28]),
	.datae(!\control|Selector16~0_combout ),
	.dataf(!\intMem|instruction [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector18~0 .extended_lut = "off";
defparam \control|Selector18~0 .lut_mask = 64'hFFAA5FAAFFBBFFBB;
defparam \control|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N0
cyclonev_lcell_comb \control|WideOr16~0 (
// Equation(s):
// \control|WideOr16~0_combout  = ( \intMem|instruction [26] & ( \intMem|instruction [27] & ( (!\intMem|instruction [28]) # ((\intMem|instruction [29] & !\intMem|instruction [31])) ) ) ) # ( !\intMem|instruction [26] & ( \intMem|instruction [27] & ( 
// (!\intMem|instruction [31] & ((!\intMem|instruction [28]) # (\intMem|instruction [29]))) ) ) ) # ( \intMem|instruction [26] & ( !\intMem|instruction [27] & ( (\intMem|instruction [28] & !\intMem|instruction [31]) ) ) ) # ( !\intMem|instruction [26] & ( 
// !\intMem|instruction [27] & ( !\intMem|instruction [31] ) ) )

	.dataa(!\intMem|instruction [29]),
	.datab(!\intMem|instruction [28]),
	.datac(gnd),
	.datad(!\intMem|instruction [31]),
	.datae(!\intMem|instruction [26]),
	.dataf(!\intMem|instruction [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr16~0 .extended_lut = "off";
defparam \control|WideOr16~0 .lut_mask = 64'hFF003300DD00DDCC;
defparam \control|WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N39
cyclonev_lcell_comb \control|aluOp[2] (
// Equation(s):
// \control|aluOp [2] = ( \control|aluOp [2] & ( (!\control|WideOr16~0_combout ) # (\control|Selector18~0_combout ) ) ) # ( !\control|aluOp [2] & ( (\control|Selector18~0_combout  & \control|WideOr16~0_combout ) ) )

	.dataa(gnd),
	.datab(!\control|Selector18~0_combout ),
	.datac(gnd),
	.datad(!\control|WideOr16~0_combout ),
	.datae(gnd),
	.dataf(!\control|aluOp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|aluOp [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|aluOp[2] .extended_lut = "off";
defparam \control|aluOp[2] .lut_mask = 64'h00330033FF33FF33;
defparam \control|aluOp[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N57
cyclonev_lcell_comb \control|WideOr14~0 (
// Equation(s):
// \control|WideOr14~0_combout  = ( \intMem|instruction [27] & ( \intMem|instruction [31] ) ) # ( !\intMem|instruction [27] & ( \intMem|instruction [31] ) ) # ( \intMem|instruction [27] & ( !\intMem|instruction [31] & ( (!\intMem|instruction [28]) # 
// (!\intMem|instruction [29]) ) ) ) # ( !\intMem|instruction [27] & ( !\intMem|instruction [31] & ( (!\intMem|instruction [28] & ((\intMem|instruction [29]) # (\intMem|instruction [26]))) ) ) )

	.dataa(!\intMem|instruction [28]),
	.datab(!\intMem|instruction [26]),
	.datac(gnd),
	.datad(!\intMem|instruction [29]),
	.datae(!\intMem|instruction [27]),
	.dataf(!\intMem|instruction [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr14~0 .extended_lut = "off";
defparam \control|WideOr14~0 .lut_mask = 64'h22AAFFAAFFFFFFFF;
defparam \control|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N51
cyclonev_lcell_comb \control|in1Mux[0] (
// Equation(s):
// \control|in1Mux [0] = ( \control|WideOr16~0_combout  & ( \control|WideOr14~0_combout  ) ) # ( !\control|WideOr16~0_combout  & ( \control|in1Mux [0] ) )

	.dataa(!\control|in1Mux [0]),
	.datab(!\control|WideOr14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|WideOr16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|in1Mux [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|in1Mux[0] .extended_lut = "off";
defparam \control|in1Mux[0] .lut_mask = 64'h5555555533333333;
defparam \control|in1Mux[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N48
cyclonev_lcell_comb \control|WideOr12~0 (
// Equation(s):
// \control|WideOr12~0_combout  = ( \intMem|instruction [29] & ( \intMem|instruction [28] & ( !\intMem|instruction [31] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction [31]),
	.datad(gnd),
	.datae(!\intMem|instruction [29]),
	.dataf(!\intMem|instruction [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr12~0 .extended_lut = "off";
defparam \control|WideOr12~0 .lut_mask = 64'h000000000000F0F0;
defparam \control|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N9
cyclonev_lcell_comb \control|in1Mux[1] (
// Equation(s):
// \control|in1Mux [1] = ( \control|WideOr16~0_combout  & ( \control|WideOr12~0_combout  ) ) # ( !\control|WideOr16~0_combout  & ( \control|in1Mux [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|in1Mux [1]),
	.datad(!\control|WideOr12~0_combout ),
	.datae(gnd),
	.dataf(!\control|WideOr16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|in1Mux [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|in1Mux[1] .extended_lut = "off";
defparam \control|in1Mux[1] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \control|in1Mux[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N33
cyclonev_lcell_comb \ulaIn1|Mux32~0 (
// Equation(s):
// \ulaIn1|Mux32~0_combout  = ( \control|in1Mux [1] & ( !\control|in1Mux [0] ) ) # ( !\control|in1Mux [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|in1Mux [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|in1Mux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux32~0 .extended_lut = "off";
defparam \ulaIn1|Mux32~0 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \ulaIn1|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N18
cyclonev_lcell_comb \control|Decoder1~0 (
// Equation(s):
// \control|Decoder1~0_combout  = ( \intMem|instruction [26] & ( (!\intMem|instruction [29] & (\intMem|instruction [27] & (!\intMem|instruction [28] & \intMem|instruction [31]))) ) )

	.dataa(!\intMem|instruction [29]),
	.datab(!\intMem|instruction [27]),
	.datac(!\intMem|instruction [28]),
	.datad(!\intMem|instruction [31]),
	.datae(gnd),
	.dataf(!\intMem|instruction [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Decoder1~0 .extended_lut = "off";
defparam \control|Decoder1~0 .lut_mask = 64'h0000000000200020;
defparam \control|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N45
cyclonev_lcell_comb \memToRegMux|Mux0~0 (
// Equation(s):
// \memToRegMux|Mux0~0_combout  = ( \ula|Mux31~3_combout  & ( !\control|Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux0~0 .extended_lut = "off";
defparam \memToRegMux|Mux0~0 .lut_mask = 64'h00000000FF00FF00;
defparam \memToRegMux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N36
cyclonev_lcell_comb \regmem|regMemory[14][0]~feeder (
// Equation(s):
// \regmem|regMemory[14][0]~feeder_combout  = \memToRegMux|Mux0~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[14][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[14][0]~feeder .extended_lut = "off";
defparam \regmem|regMemory[14][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[14][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N0
cyclonev_lcell_comb \control|Decoder1~1 (
// Equation(s):
// \control|Decoder1~1_combout  = ( !\intMem|instruction [29] & ( !\intMem|instruction [28] & ( (!\intMem|instruction [27] & (!\intMem|instruction [26] & !\intMem|instruction [31])) ) ) )

	.dataa(!\intMem|instruction [27]),
	.datab(!\intMem|instruction [26]),
	.datac(!\intMem|instruction [31]),
	.datad(gnd),
	.datae(!\intMem|instruction [29]),
	.dataf(!\intMem|instruction [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Decoder1~1 .extended_lut = "off";
defparam \control|Decoder1~1 .lut_mask = 64'h8080000000000000;
defparam \control|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N36
cyclonev_lcell_comb \control|regDst (
// Equation(s):
// \control|regDst~combout  = (!\control|WideOr16~0_combout  & ((\control|regDst~combout ))) # (\control|WideOr16~0_combout  & (\control|Decoder1~1_combout ))

	.dataa(gnd),
	.datab(!\control|Decoder1~1_combout ),
	.datac(!\control|WideOr16~0_combout ),
	.datad(!\control|regDst~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|regDst~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|regDst .extended_lut = "off";
defparam \control|regDst .lut_mask = 64'h03F303F303F303F3;
defparam \control|regDst .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N12
cyclonev_lcell_comb \regMemWriteMux|Mux2~0 (
// Equation(s):
// \regMemWriteMux|Mux2~0_combout  = ( \intMem|instruction [13] & ( (\intMem|instruction [18]) # (\control|regDst~combout ) ) ) # ( !\intMem|instruction [13] & ( (!\control|regDst~combout  & \intMem|instruction [18]) ) )

	.dataa(!\control|regDst~combout ),
	.datab(gnd),
	.datac(!\intMem|instruction [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\intMem|instruction [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regMemWriteMux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regMemWriteMux|Mux2~0 .extended_lut = "off";
defparam \regMemWriteMux|Mux2~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \regMemWriteMux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N51
cyclonev_lcell_comb \regMemWriteMux|Mux4~0 (
// Equation(s):
// \regMemWriteMux|Mux4~0_combout  = ( \control|regDst~combout  & ( \intMem|instruction [15] ) ) # ( !\control|regDst~combout  & ( \intMem|instruction [20] ) )

	.dataa(!\intMem|instruction [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\intMem|instruction [20]),
	.datae(gnd),
	.dataf(!\control|regDst~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regMemWriteMux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regMemWriteMux|Mux4~0 .extended_lut = "off";
defparam \regMemWriteMux|Mux4~0 .lut_mask = 64'h00FF00FF55555555;
defparam \regMemWriteMux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N54
cyclonev_lcell_comb \regMemWriteMux|Mux3~0 (
// Equation(s):
// \regMemWriteMux|Mux3~0_combout  = ( \control|regDst~combout  & ( \intMem|instruction [14] ) ) # ( !\control|regDst~combout  & ( \intMem|instruction[19]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\intMem|instruction [14]),
	.datae(gnd),
	.dataf(!\control|regDst~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regMemWriteMux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regMemWriteMux|Mux3~0 .extended_lut = "off";
defparam \regMemWriteMux|Mux3~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \regMemWriteMux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N36
cyclonev_lcell_comb \control|Selector8~0 (
// Equation(s):
// \control|Selector8~0_combout  = ( !\intMem|instruction [0] & ( !\intMem|instruction [5] & ( (\intMem|instruction[3]~DUPLICATE_q  & (!\intMem|instruction[4]~DUPLICATE_q  & (!\intMem|instruction [1] & !\intMem|instruction [2]))) ) ) )

	.dataa(!\intMem|instruction[3]~DUPLICATE_q ),
	.datab(!\intMem|instruction[4]~DUPLICATE_q ),
	.datac(!\intMem|instruction [1]),
	.datad(!\intMem|instruction [2]),
	.datae(!\intMem|instruction [0]),
	.dataf(!\intMem|instruction [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector8~0 .extended_lut = "off";
defparam \control|Selector8~0 .lut_mask = 64'h4000000000000000;
defparam \control|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N18
cyclonev_lcell_comb \control|Selector8~1 (
// Equation(s):
// \control|Selector8~1_combout  = ( \control|Selector8~0_combout  & ( \intMem|instruction [28] & ( \intMem|instruction [29] ) ) ) # ( !\control|Selector8~0_combout  & ( \intMem|instruction [28] & ( \intMem|instruction [29] ) ) ) # ( 
// \control|Selector8~0_combout  & ( !\intMem|instruction [28] & ( (!\intMem|instruction [27] & (((\intMem|instruction [29])))) # (\intMem|instruction [27] & ((!\intMem|instruction [29] & (\intMem|instruction [26])) # (\intMem|instruction [29] & 
// ((!\intMem|instruction [31]))))) ) ) ) # ( !\control|Selector8~0_combout  & ( !\intMem|instruction [28] & ( (!\intMem|instruction [27]) # ((!\intMem|instruction [29] & (\intMem|instruction [26])) # (\intMem|instruction [29] & ((!\intMem|instruction 
// [31])))) ) ) )

	.dataa(!\intMem|instruction [27]),
	.datab(!\intMem|instruction [26]),
	.datac(!\intMem|instruction [29]),
	.datad(!\intMem|instruction [31]),
	.datae(!\control|Selector8~0_combout ),
	.dataf(!\intMem|instruction [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector8~1 .extended_lut = "off";
defparam \control|Selector8~1 .lut_mask = 64'hBFBA1F1A0F0F0F0F;
defparam \control|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N48
cyclonev_lcell_comb \control|regWrite (
// Equation(s):
// \control|regWrite~combout  = ( \control|WideOr16~0_combout  & ( \control|regWrite~combout  & ( \control|Selector8~1_combout  ) ) ) # ( !\control|WideOr16~0_combout  & ( \control|regWrite~combout  ) ) # ( \control|WideOr16~0_combout  & ( 
// !\control|regWrite~combout  & ( \control|Selector8~1_combout  ) ) )

	.dataa(!\control|Selector8~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control|WideOr16~0_combout ),
	.dataf(!\control|regWrite~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|regWrite~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|regWrite .extended_lut = "off";
defparam \control|regWrite .lut_mask = 64'h00005555FFFF5555;
defparam \control|regWrite .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N57
cyclonev_lcell_comb \regmem|Decoder0~0 (
// Equation(s):
// \regmem|Decoder0~0_combout  = ( \intMem|instruction [16] & ( \control|regDst~combout  & ( (!\intMem|instruction [11] & \control|regWrite~combout ) ) ) ) # ( !\intMem|instruction [16] & ( \control|regDst~combout  & ( (!\intMem|instruction [11] & 
// \control|regWrite~combout ) ) ) ) # ( !\intMem|instruction [16] & ( !\control|regDst~combout  & ( \control|regWrite~combout  ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction [11]),
	.datac(gnd),
	.datad(!\control|regWrite~combout ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\control|regDst~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Decoder0~0 .extended_lut = "off";
defparam \regmem|Decoder0~0 .lut_mask = 64'h00FF000000CC00CC;
defparam \regmem|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N12
cyclonev_lcell_comb \regMemWriteMux|Mux1~0 (
// Equation(s):
// \regMemWriteMux|Mux1~0_combout  = ( \intMem|instruction [12] & ( \control|regDst~combout  ) ) # ( \intMem|instruction [12] & ( !\control|regDst~combout  & ( \intMem|instruction [17] ) ) ) # ( !\intMem|instruction [12] & ( !\control|regDst~combout  & ( 
// \intMem|instruction [17] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction [17]),
	.datad(gnd),
	.datae(!\intMem|instruction [12]),
	.dataf(!\control|regDst~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regMemWriteMux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regMemWriteMux|Mux1~0 .extended_lut = "off";
defparam \regMemWriteMux|Mux1~0 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \regMemWriteMux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N24
cyclonev_lcell_comb \regmem|regMemory[14][18]~22 (
// Equation(s):
// \regmem|regMemory[14][18]~22_combout  = ( \regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) # ( !\regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) # ( \regMemWriteMux|Mux1~0_combout  & ( !\reset~input_o  & ( (\regMemWriteMux|Mux2~0_combout  & 
// (!\regMemWriteMux|Mux4~0_combout  & (\regMemWriteMux|Mux3~0_combout  & \regmem|Decoder0~0_combout ))) ) ) )

	.dataa(!\regMemWriteMux|Mux2~0_combout ),
	.datab(!\regMemWriteMux|Mux4~0_combout ),
	.datac(!\regMemWriteMux|Mux3~0_combout ),
	.datad(!\regmem|Decoder0~0_combout ),
	.datae(!\regMemWriteMux|Mux1~0_combout ),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[14][18]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[14][18]~22 .extended_lut = "off";
defparam \regmem|regMemory[14][18]~22 .lut_mask = 64'h00000004FFFFFFFF;
defparam \regmem|regMemory[14][18]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N38
dffeas \regmem|regMemory[14][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N15
cyclonev_lcell_comb \regmem|Decoder0~1 (
// Equation(s):
// \regmem|Decoder0~1_combout  = ( \intMem|instruction [11] & ( (\control|regWrite~combout  & ((\intMem|instruction [16]) # (\control|regDst~combout ))) ) ) # ( !\intMem|instruction [11] & ( (!\control|regDst~combout  & (\intMem|instruction [16] & 
// \control|regWrite~combout )) ) )

	.dataa(!\control|regDst~combout ),
	.datab(gnd),
	.datac(!\intMem|instruction [16]),
	.datad(!\control|regWrite~combout ),
	.datae(gnd),
	.dataf(!\intMem|instruction [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Decoder0~1 .extended_lut = "off";
defparam \regmem|Decoder0~1 .lut_mask = 64'h000A000A005F005F;
defparam \regmem|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N51
cyclonev_lcell_comb \regmem|regMemory[13][18]~21 (
// Equation(s):
// \regmem|regMemory[13][18]~21_combout  = ( \regMemWriteMux|Mux4~0_combout  & ( \regMemWriteMux|Mux2~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux4~0_combout  & ( \regMemWriteMux|Mux2~0_combout  & ( ((\regMemWriteMux|Mux3~0_combout  & 
// (\regmem|Decoder0~1_combout  & !\regMemWriteMux|Mux1~0_combout ))) # (\reset~input_o ) ) ) ) # ( \regMemWriteMux|Mux4~0_combout  & ( !\regMemWriteMux|Mux2~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux4~0_combout  & ( 
// !\regMemWriteMux|Mux2~0_combout  & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux3~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\regmem|Decoder0~1_combout ),
	.datad(!\regMemWriteMux|Mux1~0_combout ),
	.datae(!\regMemWriteMux|Mux4~0_combout ),
	.dataf(!\regMemWriteMux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[13][18]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[13][18]~21 .extended_lut = "off";
defparam \regmem|regMemory[13][18]~21 .lut_mask = 64'h3333333337333333;
defparam \regmem|regMemory[13][18]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N8
dffeas \regmem|regMemory[13][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N45
cyclonev_lcell_comb \regmem|regMemory[15][18]~23 (
// Equation(s):
// \regmem|regMemory[15][18]~23_combout  = ( \regMemWriteMux|Mux4~0_combout  & ( \regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux4~0_combout  & ( \regMemWriteMux|Mux1~0_combout  & ( ((\regMemWriteMux|Mux2~0_combout  & 
// (\regmem|Decoder0~1_combout  & \regMemWriteMux|Mux3~0_combout ))) # (\reset~input_o ) ) ) ) # ( \regMemWriteMux|Mux4~0_combout  & ( !\regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux4~0_combout  & ( 
// !\regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux2~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\regmem|Decoder0~1_combout ),
	.datad(!\regMemWriteMux|Mux3~0_combout ),
	.datae(!\regMemWriteMux|Mux4~0_combout ),
	.dataf(!\regMemWriteMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[15][18]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[15][18]~23 .extended_lut = "off";
defparam \regmem|regMemory[15][18]~23 .lut_mask = 64'h3333333333373333;
defparam \regmem|regMemory[15][18]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N8
dffeas \regmem|regMemory[15][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N30
cyclonev_lcell_comb \regmem|regMemory[12][18]~20 (
// Equation(s):
// \regmem|regMemory[12][18]~20_combout  = ( \reset~input_o  & ( \regmem|Decoder0~0_combout  ) ) # ( !\reset~input_o  & ( \regmem|Decoder0~0_combout  & ( (!\regMemWriteMux|Mux4~0_combout  & (\regMemWriteMux|Mux2~0_combout  & (\regMemWriteMux|Mux3~0_combout  
// & !\regMemWriteMux|Mux1~0_combout ))) ) ) ) # ( \reset~input_o  & ( !\regmem|Decoder0~0_combout  ) )

	.dataa(!\regMemWriteMux|Mux4~0_combout ),
	.datab(!\regMemWriteMux|Mux2~0_combout ),
	.datac(!\regMemWriteMux|Mux3~0_combout ),
	.datad(!\regMemWriteMux|Mux1~0_combout ),
	.datae(!\reset~input_o ),
	.dataf(!\regmem|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[12][18]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[12][18]~20 .extended_lut = "off";
defparam \regmem|regMemory[12][18]~20 .lut_mask = 64'h0000FFFF0200FFFF;
defparam \regmem|regMemory[12][18]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N50
dffeas \regmem|regMemory[12][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N9
cyclonev_lcell_comb \regmem|Mux31~7 (
// Equation(s):
// \regmem|Mux31~7_combout  = ( \intMem|instruction [17] & ( \regmem|regMemory[12][0]~q  & ( (!\intMem|instruction [16] & (\regmem|regMemory[14][0]~q )) # (\intMem|instruction [16] & ((\regmem|regMemory[15][0]~q ))) ) ) ) # ( !\intMem|instruction [17] & ( 
// \regmem|regMemory[12][0]~q  & ( (!\intMem|instruction [16]) # (\regmem|regMemory[13][0]~q ) ) ) ) # ( \intMem|instruction [17] & ( !\regmem|regMemory[12][0]~q  & ( (!\intMem|instruction [16] & (\regmem|regMemory[14][0]~q )) # (\intMem|instruction [16] & 
// ((\regmem|regMemory[15][0]~q ))) ) ) ) # ( !\intMem|instruction [17] & ( !\regmem|regMemory[12][0]~q  & ( (\regmem|regMemory[13][0]~q  & \intMem|instruction [16]) ) ) )

	.dataa(!\regmem|regMemory[14][0]~q ),
	.datab(!\regmem|regMemory[13][0]~q ),
	.datac(!\intMem|instruction [16]),
	.datad(!\regmem|regMemory[15][0]~q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory[12][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux31~7 .extended_lut = "off";
defparam \regmem|Mux31~7 .lut_mask = 64'h0303505FF3F3505F;
defparam \regmem|Mux31~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y14_N21
cyclonev_lcell_comb \regmem|regMemory[2][0]~feeder (
// Equation(s):
// \regmem|regMemory[2][0]~feeder_combout  = ( \memToRegMux|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[2][0]~feeder .extended_lut = "off";
defparam \regmem|regMemory[2][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N48
cyclonev_lcell_comb \regmem|regMemory[2][27]~28 (
// Equation(s):
// \regmem|regMemory[2][27]~28_combout  = ( \regmem|Decoder0~0_combout  & ( \regMemWriteMux|Mux1~0_combout  & ( ((!\regMemWriteMux|Mux4~0_combout  & (!\regMemWriteMux|Mux3~0_combout  & !\regMemWriteMux|Mux2~0_combout ))) # (\reset~input_o ) ) ) ) # ( 
// !\regmem|Decoder0~0_combout  & ( \regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) ) # ( \regmem|Decoder0~0_combout  & ( !\regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) ) # ( !\regmem|Decoder0~0_combout  & ( !\regMemWriteMux|Mux1~0_combout  
// & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux4~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\regMemWriteMux|Mux3~0_combout ),
	.datad(!\regMemWriteMux|Mux2~0_combout ),
	.datae(!\regmem|Decoder0~0_combout ),
	.dataf(!\regMemWriteMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[2][27]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[2][27]~28 .extended_lut = "off";
defparam \regmem|regMemory[2][27]~28 .lut_mask = 64'h333333333333B333;
defparam \regmem|regMemory[2][27]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N23
dffeas \regmem|regMemory[2][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y14_N45
cyclonev_lcell_comb \regmem|regMemory[3][0]~feeder (
// Equation(s):
// \regmem|regMemory[3][0]~feeder_combout  = ( \memToRegMux|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[3][0]~feeder .extended_lut = "off";
defparam \regmem|regMemory[3][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N51
cyclonev_lcell_comb \regmem|regMemory[3][0]~29 (
// Equation(s):
// \regmem|regMemory[3][0]~29_combout  = ( \regmem|Decoder0~1_combout  & ( \regMemWriteMux|Mux1~0_combout  & ( ((!\regMemWriteMux|Mux4~0_combout  & (!\regMemWriteMux|Mux2~0_combout  & !\regMemWriteMux|Mux3~0_combout ))) # (\reset~input_o ) ) ) ) # ( 
// !\regmem|Decoder0~1_combout  & ( \regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) ) # ( \regmem|Decoder0~1_combout  & ( !\regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) ) # ( !\regmem|Decoder0~1_combout  & ( !\regMemWriteMux|Mux1~0_combout  
// & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux4~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\regMemWriteMux|Mux2~0_combout ),
	.datad(!\regMemWriteMux|Mux3~0_combout ),
	.datae(!\regmem|Decoder0~1_combout ),
	.dataf(!\regMemWriteMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[3][0]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[3][0]~29 .extended_lut = "off";
defparam \regmem|regMemory[3][0]~29 .lut_mask = 64'h333333333333B333;
defparam \regmem|regMemory[3][0]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N47
dffeas \regmem|regMemory[3][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N27
cyclonev_lcell_comb \regmem|regMemory[1][15]~30 (
// Equation(s):
// \regmem|regMemory[1][15]~30_combout  = ( \regMemWriteMux|Mux3~0_combout  & ( \regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux3~0_combout  & ( \regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) ) # ( 
// \regMemWriteMux|Mux3~0_combout  & ( !\regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux3~0_combout  & ( !\regMemWriteMux|Mux1~0_combout  & ( ((!\regMemWriteMux|Mux2~0_combout  & (\regmem|Decoder0~1_combout  & 
// !\regMemWriteMux|Mux4~0_combout ))) # (\reset~input_o ) ) ) )

	.dataa(!\regMemWriteMux|Mux2~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\regmem|Decoder0~1_combout ),
	.datad(!\regMemWriteMux|Mux4~0_combout ),
	.datae(!\regMemWriteMux|Mux3~0_combout ),
	.dataf(!\regMemWriteMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[1][15]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[1][15]~30 .extended_lut = "off";
defparam \regmem|regMemory[1][15]~30 .lut_mask = 64'h3B33333333333333;
defparam \regmem|regMemory[1][15]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N56
dffeas \regmem|regMemory[1][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y14_N24
cyclonev_lcell_comb \regmem|Mux31~6 (
// Equation(s):
// \regmem|Mux31~6_combout  = ( \regmem|regMemory[1][0]~q  & ( \intMem|instruction [16] & ( (!\intMem|instruction [17]) # (\regmem|regMemory[3][0]~q ) ) ) ) # ( !\regmem|regMemory[1][0]~q  & ( \intMem|instruction [16] & ( (\regmem|regMemory[3][0]~q  & 
// \intMem|instruction [17]) ) ) ) # ( \regmem|regMemory[1][0]~q  & ( !\intMem|instruction [16] & ( (\regmem|regMemory[2][0]~q  & \intMem|instruction [17]) ) ) ) # ( !\regmem|regMemory[1][0]~q  & ( !\intMem|instruction [16] & ( (\regmem|regMemory[2][0]~q  & 
// \intMem|instruction [17]) ) ) )

	.dataa(!\regmem|regMemory[2][0]~q ),
	.datab(!\regmem|regMemory[3][0]~q ),
	.datac(gnd),
	.datad(!\intMem|instruction [17]),
	.datae(!\regmem|regMemory[1][0]~q ),
	.dataf(!\intMem|instruction [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux31~6 .extended_lut = "off";
defparam \regmem|Mux31~6 .lut_mask = 64'h005500550033FF33;
defparam \regmem|Mux31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N51
cyclonev_lcell_comb \regmem|regMemory[6][0]~feeder (
// Equation(s):
// \regmem|regMemory[6][0]~feeder_combout  = ( \memToRegMux|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[6][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[6][0]~feeder .extended_lut = "off";
defparam \regmem|regMemory[6][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[6][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N0
cyclonev_lcell_comb \regmem|regMemory[6][0]~26 (
// Equation(s):
// \regmem|regMemory[6][0]~26_combout  = ( \regMemWriteMux|Mux1~0_combout  & ( \regMemWriteMux|Mux4~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux1~0_combout  & ( \regMemWriteMux|Mux4~0_combout  & ( \reset~input_o  ) ) ) # ( 
// \regMemWriteMux|Mux1~0_combout  & ( !\regMemWriteMux|Mux4~0_combout  & ( ((!\regMemWriteMux|Mux3~0_combout  & (\regMemWriteMux|Mux2~0_combout  & \regmem|Decoder0~0_combout ))) # (\reset~input_o ) ) ) ) # ( !\regMemWriteMux|Mux1~0_combout  & ( 
// !\regMemWriteMux|Mux4~0_combout  & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux3~0_combout ),
	.datab(!\regMemWriteMux|Mux2~0_combout ),
	.datac(!\reset~input_o ),
	.datad(!\regmem|Decoder0~0_combout ),
	.datae(!\regMemWriteMux|Mux1~0_combout ),
	.dataf(!\regMemWriteMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[6][0]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[6][0]~26 .extended_lut = "off";
defparam \regmem|regMemory[6][0]~26 .lut_mask = 64'h0F0F0F2F0F0F0F0F;
defparam \regmem|regMemory[6][0]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N53
dffeas \regmem|regMemory[6][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y14_N54
cyclonev_lcell_comb \regmem|regMemory[4][0]~feeder (
// Equation(s):
// \regmem|regMemory[4][0]~feeder_combout  = ( \memToRegMux|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[4][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[4][0]~feeder .extended_lut = "off";
defparam \regmem|regMemory[4][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N21
cyclonev_lcell_comb \regmem|regMemory[4][8]~24 (
// Equation(s):
// \regmem|regMemory[4][8]~24_combout  = ( \regMemWriteMux|Mux3~0_combout  & ( \regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux3~0_combout  & ( \regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) ) # ( 
// \regMemWriteMux|Mux3~0_combout  & ( !\regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux3~0_combout  & ( !\regMemWriteMux|Mux1~0_combout  & ( ((!\regMemWriteMux|Mux4~0_combout  & (\regmem|Decoder0~0_combout  & 
// \regMemWriteMux|Mux2~0_combout ))) # (\reset~input_o ) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\regMemWriteMux|Mux4~0_combout ),
	.datac(!\regmem|Decoder0~0_combout ),
	.datad(!\regMemWriteMux|Mux2~0_combout ),
	.datae(!\regMemWriteMux|Mux3~0_combout ),
	.dataf(!\regMemWriteMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[4][8]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[4][8]~24 .extended_lut = "off";
defparam \regmem|regMemory[4][8]~24 .lut_mask = 64'h555D555555555555;
defparam \regmem|regMemory[4][8]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N56
dffeas \regmem|regMemory[4][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N33
cyclonev_lcell_comb \regmem|regMemory[7][28]~27 (
// Equation(s):
// \regmem|regMemory[7][28]~27_combout  = ( \regMemWriteMux|Mux1~0_combout  & ( \regMemWriteMux|Mux2~0_combout  & ( ((!\regMemWriteMux|Mux4~0_combout  & (\regmem|Decoder0~1_combout  & !\regMemWriteMux|Mux3~0_combout ))) # (\reset~input_o ) ) ) ) # ( 
// !\regMemWriteMux|Mux1~0_combout  & ( \regMemWriteMux|Mux2~0_combout  & ( \reset~input_o  ) ) ) # ( \regMemWriteMux|Mux1~0_combout  & ( !\regMemWriteMux|Mux2~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux1~0_combout  & ( 
// !\regMemWriteMux|Mux2~0_combout  & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux4~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\regmem|Decoder0~1_combout ),
	.datad(!\regMemWriteMux|Mux3~0_combout ),
	.datae(!\regMemWriteMux|Mux1~0_combout ),
	.dataf(!\regMemWriteMux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[7][28]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[7][28]~27 .extended_lut = "off";
defparam \regmem|regMemory[7][28]~27 .lut_mask = 64'h3333333333333B33;
defparam \regmem|regMemory[7][28]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y11_N8
dffeas \regmem|regMemory[7][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N0
cyclonev_lcell_comb \regmem|regMemory[5][25]~25 (
// Equation(s):
// \regmem|regMemory[5][25]~25_combout  = ( \regMemWriteMux|Mux2~0_combout  & ( \regMemWriteMux|Mux4~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux2~0_combout  & ( \regMemWriteMux|Mux4~0_combout  & ( \reset~input_o  ) ) ) # ( 
// \regMemWriteMux|Mux2~0_combout  & ( !\regMemWriteMux|Mux4~0_combout  & ( ((!\regMemWriteMux|Mux3~0_combout  & (\regmem|Decoder0~1_combout  & !\regMemWriteMux|Mux1~0_combout ))) # (\reset~input_o ) ) ) ) # ( !\regMemWriteMux|Mux2~0_combout  & ( 
// !\regMemWriteMux|Mux4~0_combout  & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux3~0_combout ),
	.datab(!\regmem|Decoder0~1_combout ),
	.datac(!\regMemWriteMux|Mux1~0_combout ),
	.datad(!\reset~input_o ),
	.datae(!\regMemWriteMux|Mux2~0_combout ),
	.dataf(!\regMemWriteMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[5][25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[5][25]~25 .extended_lut = "off";
defparam \regmem|regMemory[5][25]~25 .lut_mask = 64'h00FF20FF00FF00FF;
defparam \regmem|regMemory[5][25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y11_N14
dffeas \regmem|regMemory[5][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N24
cyclonev_lcell_comb \regmem|Mux31~8 (
// Equation(s):
// \regmem|Mux31~8_combout  = ( \regmem|regMemory[7][0]~q  & ( \regmem|regMemory[5][0]~q  & ( ((!\intMem|instruction [17] & ((\regmem|regMemory[4][0]~q ))) # (\intMem|instruction [17] & (\regmem|regMemory[6][0]~q ))) # (\intMem|instruction [16]) ) ) ) # ( 
// !\regmem|regMemory[7][0]~q  & ( \regmem|regMemory[5][0]~q  & ( (!\intMem|instruction [16] & ((!\intMem|instruction [17] & ((\regmem|regMemory[4][0]~q ))) # (\intMem|instruction [17] & (\regmem|regMemory[6][0]~q )))) # (\intMem|instruction [16] & 
// (((!\intMem|instruction [17])))) ) ) ) # ( \regmem|regMemory[7][0]~q  & ( !\regmem|regMemory[5][0]~q  & ( (!\intMem|instruction [16] & ((!\intMem|instruction [17] & ((\regmem|regMemory[4][0]~q ))) # (\intMem|instruction [17] & (\regmem|regMemory[6][0]~q 
// )))) # (\intMem|instruction [16] & (((\intMem|instruction [17])))) ) ) ) # ( !\regmem|regMemory[7][0]~q  & ( !\regmem|regMemory[5][0]~q  & ( (!\intMem|instruction [16] & ((!\intMem|instruction [17] & ((\regmem|regMemory[4][0]~q ))) # (\intMem|instruction 
// [17] & (\regmem|regMemory[6][0]~q )))) ) ) )

	.dataa(!\regmem|regMemory[6][0]~q ),
	.datab(!\regmem|regMemory[4][0]~q ),
	.datac(!\intMem|instruction [16]),
	.datad(!\intMem|instruction [17]),
	.datae(!\regmem|regMemory[7][0]~q ),
	.dataf(!\regmem|regMemory[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux31~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux31~8 .extended_lut = "off";
defparam \regmem|Mux31~8 .lut_mask = 64'h3050305F3F503F5F;
defparam \regmem|Mux31~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N42
cyclonev_lcell_comb \regmem|regMemory[11][18]~19 (
// Equation(s):
// \regmem|regMemory[11][18]~19_combout  = ( \regMemWriteMux|Mux3~0_combout  & ( \regMemWriteMux|Mux1~0_combout  & ( ((!\regMemWriteMux|Mux4~0_combout  & (\regmem|Decoder0~1_combout  & !\regMemWriteMux|Mux2~0_combout ))) # (\reset~input_o ) ) ) ) # ( 
// !\regMemWriteMux|Mux3~0_combout  & ( \regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) ) # ( \regMemWriteMux|Mux3~0_combout  & ( !\regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux3~0_combout  & ( 
// !\regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux4~0_combout ),
	.datab(!\regmem|Decoder0~1_combout ),
	.datac(!\regMemWriteMux|Mux2~0_combout ),
	.datad(!\reset~input_o ),
	.datae(!\regMemWriteMux|Mux3~0_combout ),
	.dataf(!\regMemWriteMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[11][18]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[11][18]~19 .extended_lut = "off";
defparam \regmem|regMemory[11][18]~19 .lut_mask = 64'h00FF00FF00FF20FF;
defparam \regmem|regMemory[11][18]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N50
dffeas \regmem|regMemory[11][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N42
cyclonev_lcell_comb \regmem|regMemory[10][18]~18 (
// Equation(s):
// \regmem|regMemory[10][18]~18_combout  = ( \regMemWriteMux|Mux2~0_combout  & ( \regmem|Decoder0~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux2~0_combout  & ( \regmem|Decoder0~0_combout  & ( ((\regMemWriteMux|Mux3~0_combout  & 
// (\regMemWriteMux|Mux1~0_combout  & !\regMemWriteMux|Mux4~0_combout ))) # (\reset~input_o ) ) ) ) # ( \regMemWriteMux|Mux2~0_combout  & ( !\regmem|Decoder0~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux2~0_combout  & ( 
// !\regmem|Decoder0~0_combout  & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux3~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\regMemWriteMux|Mux1~0_combout ),
	.datad(!\regMemWriteMux|Mux4~0_combout ),
	.datae(!\regMemWriteMux|Mux2~0_combout ),
	.dataf(!\regmem|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[10][18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[10][18]~18 .extended_lut = "off";
defparam \regmem|regMemory[10][18]~18 .lut_mask = 64'h3333333337333333;
defparam \regmem|regMemory[10][18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N41
dffeas \regmem|regMemory[10][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N27
cyclonev_lcell_comb \regmem|regMemory[9][0]~feeder (
// Equation(s):
// \regmem|regMemory[9][0]~feeder_combout  = \memToRegMux|Mux0~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[9][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[9][0]~feeder .extended_lut = "off";
defparam \regmem|regMemory[9][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[9][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N39
cyclonev_lcell_comb \regmem|regMemory[9][18]~17 (
// Equation(s):
// \regmem|regMemory[9][18]~17_combout  = ( \regMemWriteMux|Mux3~0_combout  & ( \regmem|Decoder0~1_combout  & ( ((!\regMemWriteMux|Mux4~0_combout  & (!\regMemWriteMux|Mux1~0_combout  & !\regMemWriteMux|Mux2~0_combout ))) # (\reset~input_o ) ) ) ) # ( 
// !\regMemWriteMux|Mux3~0_combout  & ( \regmem|Decoder0~1_combout  & ( \reset~input_o  ) ) ) # ( \regMemWriteMux|Mux3~0_combout  & ( !\regmem|Decoder0~1_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux3~0_combout  & ( !\regmem|Decoder0~1_combout  
// & ( \reset~input_o  ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\regMemWriteMux|Mux4~0_combout ),
	.datac(!\regMemWriteMux|Mux1~0_combout ),
	.datad(!\regMemWriteMux|Mux2~0_combout ),
	.datae(!\regMemWriteMux|Mux3~0_combout ),
	.dataf(!\regmem|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[9][18]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[9][18]~17 .extended_lut = "off";
defparam \regmem|regMemory[9][18]~17 .lut_mask = 64'h555555555555D555;
defparam \regmem|regMemory[9][18]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N29
dffeas \regmem|regMemory[9][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N20
dffeas \intMem|instruction[16]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[16]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N57
cyclonev_lcell_comb \regmem|regMemory[8][0]~feeder (
// Equation(s):
// \regmem|regMemory[8][0]~feeder_combout  = ( \memToRegMux|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[8][0]~feeder .extended_lut = "off";
defparam \regmem|regMemory[8][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N9
cyclonev_lcell_comb \regmem|regMemory[8][17]~16 (
// Equation(s):
// \regmem|regMemory[8][17]~16_combout  = ( \regmem|Decoder0~0_combout  & ( \regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) ) # ( !\regmem|Decoder0~0_combout  & ( \regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) ) # ( 
// \regmem|Decoder0~0_combout  & ( !\regMemWriteMux|Mux1~0_combout  & ( ((\regMemWriteMux|Mux3~0_combout  & (!\regMemWriteMux|Mux2~0_combout  & !\regMemWriteMux|Mux4~0_combout ))) # (\reset~input_o ) ) ) ) # ( !\regmem|Decoder0~0_combout  & ( 
// !\regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux3~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\regMemWriteMux|Mux2~0_combout ),
	.datad(!\regMemWriteMux|Mux4~0_combout ),
	.datae(!\regmem|Decoder0~0_combout ),
	.dataf(!\regMemWriteMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[8][17]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[8][17]~16 .extended_lut = "off";
defparam \regmem|regMemory[8][17]~16 .lut_mask = 64'h3333733333333333;
defparam \regmem|regMemory[8][17]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N59
dffeas \regmem|regMemory[8][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N38
dffeas \intMem|instruction[17]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[17]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N18
cyclonev_lcell_comb \regmem|Mux31~5 (
// Equation(s):
// \regmem|Mux31~5_combout  = ( \regmem|regMemory[8][0]~q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[10][0]~q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[11][0]~q )) ) ) ) # 
// ( !\regmem|regMemory[8][0]~q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[10][0]~q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[11][0]~q )) ) ) ) # ( 
// \regmem|regMemory[8][0]~q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q ) # (\regmem|regMemory[9][0]~q ) ) ) ) # ( !\regmem|regMemory[8][0]~q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( (\regmem|regMemory[9][0]~q  
// & \intMem|instruction[16]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[11][0]~q ),
	.datab(!\regmem|regMemory[10][0]~q ),
	.datac(!\regmem|regMemory[9][0]~q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[8][0]~q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux31~5 .extended_lut = "off";
defparam \regmem|Mux31~5 .lut_mask = 64'h000FFF0F33553355;
defparam \regmem|Mux31~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N54
cyclonev_lcell_comb \regmem|Mux31~9 (
// Equation(s):
// \regmem|Mux31~9_combout  = ( \regmem|Mux31~8_combout  & ( \regmem|Mux31~5_combout  & ( (!\intMem|instruction [18] & (((\regmem|Mux31~6_combout ) # (\intMem|instruction[19]~DUPLICATE_q )))) # (\intMem|instruction [18] & 
// (((!\intMem|instruction[19]~DUPLICATE_q )) # (\regmem|Mux31~7_combout ))) ) ) ) # ( !\regmem|Mux31~8_combout  & ( \regmem|Mux31~5_combout  & ( (!\intMem|instruction [18] & (((\regmem|Mux31~6_combout ) # (\intMem|instruction[19]~DUPLICATE_q )))) # 
// (\intMem|instruction [18] & (\regmem|Mux31~7_combout  & (\intMem|instruction[19]~DUPLICATE_q ))) ) ) ) # ( \regmem|Mux31~8_combout  & ( !\regmem|Mux31~5_combout  & ( (!\intMem|instruction [18] & (((!\intMem|instruction[19]~DUPLICATE_q  & 
// \regmem|Mux31~6_combout )))) # (\intMem|instruction [18] & (((!\intMem|instruction[19]~DUPLICATE_q )) # (\regmem|Mux31~7_combout ))) ) ) ) # ( !\regmem|Mux31~8_combout  & ( !\regmem|Mux31~5_combout  & ( (!\intMem|instruction [18] & 
// (((!\intMem|instruction[19]~DUPLICATE_q  & \regmem|Mux31~6_combout )))) # (\intMem|instruction [18] & (\regmem|Mux31~7_combout  & (\intMem|instruction[19]~DUPLICATE_q ))) ) ) )

	.dataa(!\regmem|Mux31~7_combout ),
	.datab(!\intMem|instruction [18]),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\regmem|Mux31~6_combout ),
	.datae(!\regmem|Mux31~8_combout ),
	.dataf(!\regmem|Mux31~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux31~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux31~9 .extended_lut = "off";
defparam \regmem|Mux31~9 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \regmem|Mux31~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N39
cyclonev_lcell_comb \regmem|regMemory[23][23]~11 (
// Equation(s):
// \regmem|regMemory[23][23]~11_combout  = ( \regMemWriteMux|Mux3~0_combout  & ( \regMemWriteMux|Mux2~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux3~0_combout  & ( \regMemWriteMux|Mux2~0_combout  & ( ((\regMemWriteMux|Mux1~0_combout  & 
// (\regmem|Decoder0~1_combout  & \regMemWriteMux|Mux4~0_combout ))) # (\reset~input_o ) ) ) ) # ( \regMemWriteMux|Mux3~0_combout  & ( !\regMemWriteMux|Mux2~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux3~0_combout  & ( 
// !\regMemWriteMux|Mux2~0_combout  & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux1~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\regmem|Decoder0~1_combout ),
	.datad(!\regMemWriteMux|Mux4~0_combout ),
	.datae(!\regMemWriteMux|Mux3~0_combout ),
	.dataf(!\regMemWriteMux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[23][23]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[23][23]~11 .extended_lut = "off";
defparam \regmem|regMemory[23][23]~11 .lut_mask = 64'h3333333333373333;
defparam \regmem|regMemory[23][23]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N56
dffeas \regmem|regMemory[23][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N54
cyclonev_lcell_comb \regmem|regMemory[19][6]~3 (
// Equation(s):
// \regmem|regMemory[19][6]~3_combout  = ( \regMemWriteMux|Mux1~0_combout  & ( \regMemWriteMux|Mux3~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux1~0_combout  & ( \regMemWriteMux|Mux3~0_combout  & ( \reset~input_o  ) ) ) # ( 
// \regMemWriteMux|Mux1~0_combout  & ( !\regMemWriteMux|Mux3~0_combout  & ( ((!\regMemWriteMux|Mux2~0_combout  & (\regmem|Decoder0~1_combout  & \regMemWriteMux|Mux4~0_combout ))) # (\reset~input_o ) ) ) ) # ( !\regMemWriteMux|Mux1~0_combout  & ( 
// !\regMemWriteMux|Mux3~0_combout  & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux2~0_combout ),
	.datab(!\regmem|Decoder0~1_combout ),
	.datac(!\regMemWriteMux|Mux4~0_combout ),
	.datad(!\reset~input_o ),
	.datae(!\regMemWriteMux|Mux1~0_combout ),
	.dataf(!\regMemWriteMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[19][6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[19][6]~3 .extended_lut = "off";
defparam \regmem|regMemory[19][6]~3 .lut_mask = 64'h00FF02FF00FF00FF;
defparam \regmem|regMemory[19][6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y11_N41
dffeas \regmem|regMemory[19][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N36
cyclonev_lcell_comb \regmem|regMemory[27][24]~7 (
// Equation(s):
// \regmem|regMemory[27][24]~7_combout  = ( \regMemWriteMux|Mux2~0_combout  & ( \regMemWriteMux|Mux3~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux2~0_combout  & ( \regMemWriteMux|Mux3~0_combout  & ( ((\regMemWriteMux|Mux1~0_combout  & 
// (\regMemWriteMux|Mux4~0_combout  & \regmem|Decoder0~1_combout ))) # (\reset~input_o ) ) ) ) # ( \regMemWriteMux|Mux2~0_combout  & ( !\regMemWriteMux|Mux3~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux2~0_combout  & ( 
// !\regMemWriteMux|Mux3~0_combout  & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux1~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\regMemWriteMux|Mux4~0_combout ),
	.datad(!\regmem|Decoder0~1_combout ),
	.datae(!\regMemWriteMux|Mux2~0_combout ),
	.dataf(!\regMemWriteMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[27][24]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[27][24]~7 .extended_lut = "off";
defparam \regmem|regMemory[27][24]~7 .lut_mask = 64'h3333333333373333;
defparam \regmem|regMemory[27][24]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N41
dffeas \regmem|regMemory[27][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N45
cyclonev_lcell_comb \regmem|regMemory[31][30]~15 (
// Equation(s):
// \regmem|regMemory[31][30]~15_combout  = ( \regmem|Decoder0~1_combout  & ( \regMemWriteMux|Mux3~0_combout  & ( ((\regMemWriteMux|Mux2~0_combout  & (\regMemWriteMux|Mux1~0_combout  & \regMemWriteMux|Mux4~0_combout ))) # (\reset~input_o ) ) ) ) # ( 
// !\regmem|Decoder0~1_combout  & ( \regMemWriteMux|Mux3~0_combout  & ( \reset~input_o  ) ) ) # ( \regmem|Decoder0~1_combout  & ( !\regMemWriteMux|Mux3~0_combout  & ( \reset~input_o  ) ) ) # ( !\regmem|Decoder0~1_combout  & ( !\regMemWriteMux|Mux3~0_combout  
// & ( \reset~input_o  ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\regMemWriteMux|Mux2~0_combout ),
	.datac(!\regMemWriteMux|Mux1~0_combout ),
	.datad(!\regMemWriteMux|Mux4~0_combout ),
	.datae(!\regmem|Decoder0~1_combout ),
	.dataf(!\regMemWriteMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[31][30]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[31][30]~15 .extended_lut = "off";
defparam \regmem|regMemory[31][30]~15 .lut_mask = 64'h5555555555555557;
defparam \regmem|regMemory[31][30]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N59
dffeas \regmem|regMemory[31][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N30
cyclonev_lcell_comb \regmem|Mux31~3 (
// Equation(s):
// \regmem|Mux31~3_combout  = ( \regmem|regMemory[27][0]~q  & ( \regmem|regMemory[31][0]~q  & ( ((!\intMem|instruction [18] & ((\regmem|regMemory[19][0]~q ))) # (\intMem|instruction [18] & (\regmem|regMemory[23][0]~q ))) # 
// (\intMem|instruction[19]~DUPLICATE_q ) ) ) ) # ( !\regmem|regMemory[27][0]~q  & ( \regmem|regMemory[31][0]~q  & ( (!\intMem|instruction [18] & (((!\intMem|instruction[19]~DUPLICATE_q  & \regmem|regMemory[19][0]~q )))) # (\intMem|instruction [18] & 
// (((\intMem|instruction[19]~DUPLICATE_q )) # (\regmem|regMemory[23][0]~q ))) ) ) ) # ( \regmem|regMemory[27][0]~q  & ( !\regmem|regMemory[31][0]~q  & ( (!\intMem|instruction [18] & (((\regmem|regMemory[19][0]~q ) # (\intMem|instruction[19]~DUPLICATE_q )))) 
// # (\intMem|instruction [18] & (\regmem|regMemory[23][0]~q  & (!\intMem|instruction[19]~DUPLICATE_q ))) ) ) ) # ( !\regmem|regMemory[27][0]~q  & ( !\regmem|regMemory[31][0]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((!\intMem|instruction [18] & 
// ((\regmem|regMemory[19][0]~q ))) # (\intMem|instruction [18] & (\regmem|regMemory[23][0]~q )))) ) ) )

	.dataa(!\intMem|instruction [18]),
	.datab(!\regmem|regMemory[23][0]~q ),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[19][0]~q ),
	.datae(!\regmem|regMemory[27][0]~q ),
	.dataf(!\regmem|regMemory[31][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux31~3 .extended_lut = "off";
defparam \regmem|Mux31~3 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \regmem|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N54
cyclonev_lcell_comb \regmem|regMemory[24][19]~4 (
// Equation(s):
// \regmem|regMemory[24][19]~4_combout  = ( \regMemWriteMux|Mux2~0_combout  & ( \regmem|Decoder0~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux2~0_combout  & ( \regmem|Decoder0~0_combout  & ( ((!\regMemWriteMux|Mux1~0_combout  & 
// (\regMemWriteMux|Mux3~0_combout  & \regMemWriteMux|Mux4~0_combout ))) # (\reset~input_o ) ) ) ) # ( \regMemWriteMux|Mux2~0_combout  & ( !\regmem|Decoder0~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux2~0_combout  & ( 
// !\regmem|Decoder0~0_combout  & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux1~0_combout ),
	.datab(!\regMemWriteMux|Mux3~0_combout ),
	.datac(!\reset~input_o ),
	.datad(!\regMemWriteMux|Mux4~0_combout ),
	.datae(!\regMemWriteMux|Mux2~0_combout ),
	.dataf(!\regmem|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[24][19]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[24][19]~4 .extended_lut = "off";
defparam \regmem|regMemory[24][19]~4 .lut_mask = 64'h0F0F0F0F0F2F0F0F;
defparam \regmem|regMemory[24][19]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N47
dffeas \regmem|regMemory[24][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N39
cyclonev_lcell_comb \regmem|regMemory[20][26]~8 (
// Equation(s):
// \regmem|regMemory[20][26]~8_combout  = ( \regMemWriteMux|Mux2~0_combout  & ( \regmem|Decoder0~0_combout  & ( ((!\regMemWriteMux|Mux3~0_combout  & (!\regMemWriteMux|Mux1~0_combout  & \regMemWriteMux|Mux4~0_combout ))) # (\reset~input_o ) ) ) ) # ( 
// !\regMemWriteMux|Mux2~0_combout  & ( \regmem|Decoder0~0_combout  & ( \reset~input_o  ) ) ) # ( \regMemWriteMux|Mux2~0_combout  & ( !\regmem|Decoder0~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux2~0_combout  & ( !\regmem|Decoder0~0_combout  
// & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux3~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\regMemWriteMux|Mux1~0_combout ),
	.datad(!\regMemWriteMux|Mux4~0_combout ),
	.datae(!\regMemWriteMux|Mux2~0_combout ),
	.dataf(!\regmem|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[20][26]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[20][26]~8 .extended_lut = "off";
defparam \regmem|regMemory[20][26]~8 .lut_mask = 64'h33333333333333B3;
defparam \regmem|regMemory[20][26]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \regmem|regMemory[20][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N36
cyclonev_lcell_comb \regmem|regMemory[16][0]~feeder (
// Equation(s):
// \regmem|regMemory[16][0]~feeder_combout  = \memToRegMux|Mux0~0_combout 

	.dataa(!\memToRegMux|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[16][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[16][0]~feeder .extended_lut = "off";
defparam \regmem|regMemory[16][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \regmem|regMemory[16][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N48
cyclonev_lcell_comb \regmem|regMemory[16][18]~0 (
// Equation(s):
// \regmem|regMemory[16][18]~0_combout  = ( \regMemWriteMux|Mux3~0_combout  & ( \regMemWriteMux|Mux4~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux3~0_combout  & ( \regMemWriteMux|Mux4~0_combout  & ( ((!\regMemWriteMux|Mux1~0_combout  & 
// (!\regMemWriteMux|Mux2~0_combout  & \regmem|Decoder0~0_combout ))) # (\reset~input_o ) ) ) ) # ( \regMemWriteMux|Mux3~0_combout  & ( !\regMemWriteMux|Mux4~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux3~0_combout  & ( 
// !\regMemWriteMux|Mux4~0_combout  & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux1~0_combout ),
	.datab(!\regMemWriteMux|Mux2~0_combout ),
	.datac(!\reset~input_o ),
	.datad(!\regmem|Decoder0~0_combout ),
	.datae(!\regMemWriteMux|Mux3~0_combout ),
	.dataf(!\regMemWriteMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[16][18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[16][18]~0 .extended_lut = "off";
defparam \regmem|regMemory[16][18]~0 .lut_mask = 64'h0F0F0F0F0F8F0F0F;
defparam \regmem|regMemory[16][18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N38
dffeas \regmem|regMemory[16][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[16][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N24
cyclonev_lcell_comb \regmem|regMemory[28][31]~12 (
// Equation(s):
// \regmem|regMemory[28][31]~12_combout  = ( \regMemWriteMux|Mux2~0_combout  & ( \regmem|Decoder0~0_combout  & ( ((\regMemWriteMux|Mux4~0_combout  & (\regMemWriteMux|Mux3~0_combout  & !\regMemWriteMux|Mux1~0_combout ))) # (\reset~input_o ) ) ) ) # ( 
// !\regMemWriteMux|Mux2~0_combout  & ( \regmem|Decoder0~0_combout  & ( \reset~input_o  ) ) ) # ( \regMemWriteMux|Mux2~0_combout  & ( !\regmem|Decoder0~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux2~0_combout  & ( !\regmem|Decoder0~0_combout  
// & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux4~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\regMemWriteMux|Mux3~0_combout ),
	.datad(!\regMemWriteMux|Mux1~0_combout ),
	.datae(!\regMemWriteMux|Mux2~0_combout ),
	.dataf(!\regmem|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[28][31]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[28][31]~12 .extended_lut = "off";
defparam \regmem|regMemory[28][31]~12 .lut_mask = 64'h3333333333333733;
defparam \regmem|regMemory[28][31]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N35
dffeas \regmem|regMemory[28][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N48
cyclonev_lcell_comb \regmem|Mux31~0 (
// Equation(s):
// \regmem|Mux31~0_combout  = ( \regmem|regMemory[16][0]~q  & ( \regmem|regMemory[28][0]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18]) # (\regmem|regMemory[20][0]~q )))) # (\intMem|instruction[19]~DUPLICATE_q  & 
// (((\intMem|instruction [18])) # (\regmem|regMemory[24][0]~q ))) ) ) ) # ( !\regmem|regMemory[16][0]~q  & ( \regmem|regMemory[28][0]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|regMemory[20][0]~q  & \intMem|instruction [18])))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (((\intMem|instruction [18])) # (\regmem|regMemory[24][0]~q ))) ) ) ) # ( \regmem|regMemory[16][0]~q  & ( !\regmem|regMemory[28][0]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18]) # 
// (\regmem|regMemory[20][0]~q )))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[24][0]~q  & ((!\intMem|instruction [18])))) ) ) ) # ( !\regmem|regMemory[16][0]~q  & ( !\regmem|regMemory[28][0]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & 
// (((\regmem|regMemory[20][0]~q  & \intMem|instruction [18])))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[24][0]~q  & ((!\intMem|instruction [18])))) ) ) )

	.dataa(!\regmem|regMemory[24][0]~q ),
	.datab(!\regmem|regMemory[20][0]~q ),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\intMem|instruction [18]),
	.datae(!\regmem|regMemory[16][0]~q ),
	.dataf(!\regmem|regMemory[28][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux31~0 .extended_lut = "off";
defparam \regmem|Mux31~0 .lut_mask = 64'h0530F530053FF53F;
defparam \regmem|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N42
cyclonev_lcell_comb \regmem|regMemory[29][29]~13 (
// Equation(s):
// \regmem|regMemory[29][29]~13_combout  = ( \regMemWriteMux|Mux1~0_combout  & ( \regMemWriteMux|Mux4~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux1~0_combout  & ( \regMemWriteMux|Mux4~0_combout  & ( ((\regMemWriteMux|Mux2~0_combout  & 
// (\regMemWriteMux|Mux3~0_combout  & \regmem|Decoder0~1_combout ))) # (\reset~input_o ) ) ) ) # ( \regMemWriteMux|Mux1~0_combout  & ( !\regMemWriteMux|Mux4~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux1~0_combout  & ( 
// !\regMemWriteMux|Mux4~0_combout  & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux2~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\regMemWriteMux|Mux3~0_combout ),
	.datad(!\regmem|Decoder0~1_combout ),
	.datae(!\regMemWriteMux|Mux1~0_combout ),
	.dataf(!\regMemWriteMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[29][29]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[29][29]~13 .extended_lut = "off";
defparam \regmem|regMemory[29][29]~13 .lut_mask = 64'h3333333333373333;
defparam \regmem|regMemory[29][29]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N53
dffeas \regmem|regMemory[29][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N6
cyclonev_lcell_comb \regmem|regMemory[21][30]~9 (
// Equation(s):
// \regmem|regMemory[21][30]~9_combout  = ( \regMemWriteMux|Mux4~0_combout  & ( \regmem|Decoder0~1_combout  & ( ((!\regMemWriteMux|Mux3~0_combout  & (\regMemWriteMux|Mux2~0_combout  & !\regMemWriteMux|Mux1~0_combout ))) # (\reset~input_o ) ) ) ) # ( 
// !\regMemWriteMux|Mux4~0_combout  & ( \regmem|Decoder0~1_combout  & ( \reset~input_o  ) ) ) # ( \regMemWriteMux|Mux4~0_combout  & ( !\regmem|Decoder0~1_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux4~0_combout  & ( !\regmem|Decoder0~1_combout  
// & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux3~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\regMemWriteMux|Mux2~0_combout ),
	.datad(!\regMemWriteMux|Mux1~0_combout ),
	.datae(!\regMemWriteMux|Mux4~0_combout ),
	.dataf(!\regmem|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[21][30]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[21][30]~9 .extended_lut = "off";
defparam \regmem|regMemory[21][30]~9 .lut_mask = 64'h3333333333333B33;
defparam \regmem|regMemory[21][30]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N53
dffeas \regmem|regMemory[21][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N0
cyclonev_lcell_comb \regmem|regMemory[17][0]~feeder (
// Equation(s):
// \regmem|regMemory[17][0]~feeder_combout  = \memToRegMux|Mux0~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[17][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[17][0]~feeder .extended_lut = "off";
defparam \regmem|regMemory[17][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[17][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N3
cyclonev_lcell_comb \regmem|regMemory[17][4]~1 (
// Equation(s):
// \regmem|regMemory[17][4]~1_combout  = ( \regMemWriteMux|Mux4~0_combout  & ( \regMemWriteMux|Mux2~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux4~0_combout  & ( \regMemWriteMux|Mux2~0_combout  & ( \reset~input_o  ) ) ) # ( 
// \regMemWriteMux|Mux4~0_combout  & ( !\regMemWriteMux|Mux2~0_combout  & ( ((!\regMemWriteMux|Mux3~0_combout  & (\regmem|Decoder0~1_combout  & !\regMemWriteMux|Mux1~0_combout ))) # (\reset~input_o ) ) ) ) # ( !\regMemWriteMux|Mux4~0_combout  & ( 
// !\regMemWriteMux|Mux2~0_combout  & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux3~0_combout ),
	.datab(!\regmem|Decoder0~1_combout ),
	.datac(!\reset~input_o ),
	.datad(!\regMemWriteMux|Mux1~0_combout ),
	.datae(!\regMemWriteMux|Mux4~0_combout ),
	.dataf(!\regMemWriteMux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[17][4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[17][4]~1 .extended_lut = "off";
defparam \regmem|regMemory[17][4]~1 .lut_mask = 64'h0F0F2F0F0F0F0F0F;
defparam \regmem|regMemory[17][4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N2
dffeas \regmem|regMemory[17][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[17][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N57
cyclonev_lcell_comb \regmem|regMemory[25][4]~5 (
// Equation(s):
// \regmem|regMemory[25][4]~5_combout  = ( \regMemWriteMux|Mux3~0_combout  & ( \regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux3~0_combout  & ( \regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) ) # ( 
// \regMemWriteMux|Mux3~0_combout  & ( !\regMemWriteMux|Mux1~0_combout  & ( ((!\regMemWriteMux|Mux2~0_combout  & (\regmem|Decoder0~1_combout  & \regMemWriteMux|Mux4~0_combout ))) # (\reset~input_o ) ) ) ) # ( !\regMemWriteMux|Mux3~0_combout  & ( 
// !\regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux2~0_combout ),
	.datab(!\regmem|Decoder0~1_combout ),
	.datac(!\reset~input_o ),
	.datad(!\regMemWriteMux|Mux4~0_combout ),
	.datae(!\regMemWriteMux|Mux3~0_combout ),
	.dataf(!\regMemWriteMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[25][4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[25][4]~5 .extended_lut = "off";
defparam \regmem|regMemory[25][4]~5 .lut_mask = 64'h0F0F0F2F0F0F0F0F;
defparam \regmem|regMemory[25][4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N23
dffeas \regmem|regMemory[25][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N9
cyclonev_lcell_comb \regmem|Mux31~1 (
// Equation(s):
// \regmem|Mux31~1_combout  = ( \regmem|regMemory[25][0]~q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction [18]) # (\regmem|regMemory[29][0]~q ) ) ) ) # ( !\regmem|regMemory[25][0]~q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( 
// (\regmem|regMemory[29][0]~q  & \intMem|instruction [18]) ) ) ) # ( \regmem|regMemory[25][0]~q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction [18] & ((\regmem|regMemory[17][0]~q ))) # (\intMem|instruction [18] & 
// (\regmem|regMemory[21][0]~q )) ) ) ) # ( !\regmem|regMemory[25][0]~q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction [18] & ((\regmem|regMemory[17][0]~q ))) # (\intMem|instruction [18] & (\regmem|regMemory[21][0]~q )) ) ) )

	.dataa(!\regmem|regMemory[29][0]~q ),
	.datab(!\intMem|instruction [18]),
	.datac(!\regmem|regMemory[21][0]~q ),
	.datad(!\regmem|regMemory[17][0]~q ),
	.datae(!\regmem|regMemory[25][0]~q ),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux31~1 .extended_lut = "off";
defparam \regmem|Mux31~1 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \regmem|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N42
cyclonev_lcell_comb \regmem|regMemory[30][15]~14 (
// Equation(s):
// \regmem|regMemory[30][15]~14_combout  = ( \regMemWriteMux|Mux3~0_combout  & ( \regmem|Decoder0~0_combout  & ( ((\regMemWriteMux|Mux2~0_combout  & (\regMemWriteMux|Mux4~0_combout  & \regMemWriteMux|Mux1~0_combout ))) # (\reset~input_o ) ) ) ) # ( 
// !\regMemWriteMux|Mux3~0_combout  & ( \regmem|Decoder0~0_combout  & ( \reset~input_o  ) ) ) # ( \regMemWriteMux|Mux3~0_combout  & ( !\regmem|Decoder0~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux3~0_combout  & ( !\regmem|Decoder0~0_combout  
// & ( \reset~input_o  ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\regMemWriteMux|Mux2~0_combout ),
	.datac(!\regMemWriteMux|Mux4~0_combout ),
	.datad(!\regMemWriteMux|Mux1~0_combout ),
	.datae(!\regMemWriteMux|Mux3~0_combout ),
	.dataf(!\regmem|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[30][15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[30][15]~14 .extended_lut = "off";
defparam \regmem|regMemory[30][15]~14 .lut_mask = 64'h5555555555555557;
defparam \regmem|regMemory[30][15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N29
dffeas \regmem|regMemory[30][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N6
cyclonev_lcell_comb \regmem|regMemory[22][14]~10 (
// Equation(s):
// \regmem|regMemory[22][14]~10_combout  = ( \regMemWriteMux|Mux2~0_combout  & ( \regmem|Decoder0~0_combout  & ( ((\regMemWriteMux|Mux1~0_combout  & (\regMemWriteMux|Mux4~0_combout  & !\regMemWriteMux|Mux3~0_combout ))) # (\reset~input_o ) ) ) ) # ( 
// !\regMemWriteMux|Mux2~0_combout  & ( \regmem|Decoder0~0_combout  & ( \reset~input_o  ) ) ) # ( \regMemWriteMux|Mux2~0_combout  & ( !\regmem|Decoder0~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux2~0_combout  & ( !\regmem|Decoder0~0_combout  
// & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux1~0_combout ),
	.datab(!\regMemWriteMux|Mux4~0_combout ),
	.datac(!\reset~input_o ),
	.datad(!\regMemWriteMux|Mux3~0_combout ),
	.datae(!\regMemWriteMux|Mux2~0_combout ),
	.dataf(!\regmem|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[22][14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[22][14]~10 .extended_lut = "off";
defparam \regmem|regMemory[22][14]~10 .lut_mask = 64'h0F0F0F0F0F0F1F0F;
defparam \regmem|regMemory[22][14]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \regmem|regMemory[22][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N12
cyclonev_lcell_comb \regmem|regMemory[18][12]~2 (
// Equation(s):
// \regmem|regMemory[18][12]~2_combout  = ( \regMemWriteMux|Mux3~0_combout  & ( \regMemWriteMux|Mux2~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux3~0_combout  & ( \regMemWriteMux|Mux2~0_combout  & ( \reset~input_o  ) ) ) # ( 
// \regMemWriteMux|Mux3~0_combout  & ( !\regMemWriteMux|Mux2~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux3~0_combout  & ( !\regMemWriteMux|Mux2~0_combout  & ( ((\regmem|Decoder0~0_combout  & (\regMemWriteMux|Mux1~0_combout  & 
// \regMemWriteMux|Mux4~0_combout ))) # (\reset~input_o ) ) ) )

	.dataa(!\regmem|Decoder0~0_combout ),
	.datab(!\regMemWriteMux|Mux1~0_combout ),
	.datac(!\regMemWriteMux|Mux4~0_combout ),
	.datad(!\reset~input_o ),
	.datae(!\regMemWriteMux|Mux3~0_combout ),
	.dataf(!\regMemWriteMux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[18][12]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[18][12]~2 .extended_lut = "off";
defparam \regmem|regMemory[18][12]~2 .lut_mask = 64'h01FF00FF00FF00FF;
defparam \regmem|regMemory[18][12]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N28
dffeas \regmem|regMemory[18][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N30
cyclonev_lcell_comb \regmem|regMemory[26][0]~feeder (
// Equation(s):
// \regmem|regMemory[26][0]~feeder_combout  = \memToRegMux|Mux0~0_combout 

	.dataa(!\memToRegMux|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[26][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[26][0]~feeder .extended_lut = "off";
defparam \regmem|regMemory[26][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \regmem|regMemory[26][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N6
cyclonev_lcell_comb \regmem|regMemory[26][26]~6 (
// Equation(s):
// \regmem|regMemory[26][26]~6_combout  = ( \regMemWriteMux|Mux3~0_combout  & ( \regMemWriteMux|Mux1~0_combout  & ( ((!\regMemWriteMux|Mux2~0_combout  & (\regmem|Decoder0~0_combout  & \regMemWriteMux|Mux4~0_combout ))) # (\reset~input_o ) ) ) ) # ( 
// !\regMemWriteMux|Mux3~0_combout  & ( \regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) ) # ( \regMemWriteMux|Mux3~0_combout  & ( !\regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) ) # ( !\regMemWriteMux|Mux3~0_combout  & ( 
// !\regMemWriteMux|Mux1~0_combout  & ( \reset~input_o  ) ) )

	.dataa(!\regMemWriteMux|Mux2~0_combout ),
	.datab(!\regmem|Decoder0~0_combout ),
	.datac(!\reset~input_o ),
	.datad(!\regMemWriteMux|Mux4~0_combout ),
	.datae(!\regMemWriteMux|Mux3~0_combout ),
	.dataf(!\regMemWriteMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[26][26]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[26][26]~6 .extended_lut = "off";
defparam \regmem|regMemory[26][26]~6 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \regmem|regMemory[26][26]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N32
dffeas \regmem|regMemory[26][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[26][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][0] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N54
cyclonev_lcell_comb \regmem|Mux31~2 (
// Equation(s):
// \regmem|Mux31~2_combout  = ( \intMem|instruction [18] & ( \regmem|regMemory[26][0]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[22][0]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[30][0]~q )) ) ) ) # ( 
// !\intMem|instruction [18] & ( \regmem|regMemory[26][0]~q  & ( (\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[18][0]~q ) ) ) ) # ( \intMem|instruction [18] & ( !\regmem|regMemory[26][0]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & 
// ((\regmem|regMemory[22][0]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[30][0]~q )) ) ) ) # ( !\intMem|instruction [18] & ( !\regmem|regMemory[26][0]~q  & ( (\regmem|regMemory[18][0]~q  & !\intMem|instruction[19]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[30][0]~q ),
	.datab(!\regmem|regMemory[22][0]~q ),
	.datac(!\regmem|regMemory[18][0]~q ),
	.datad(!\intMem|instruction[19]~DUPLICATE_q ),
	.datae(!\intMem|instruction [18]),
	.dataf(!\regmem|regMemory[26][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux31~2 .extended_lut = "off";
defparam \regmem|Mux31~2 .lut_mask = 64'h0F0033550FFF3355;
defparam \regmem|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N18
cyclonev_lcell_comb \regmem|Mux31~4 (
// Equation(s):
// \regmem|Mux31~4_combout  = ( \intMem|instruction [17] & ( \regmem|Mux31~2_combout  & ( (!\intMem|instruction [16]) # (\regmem|Mux31~3_combout ) ) ) ) # ( !\intMem|instruction [17] & ( \regmem|Mux31~2_combout  & ( (!\intMem|instruction [16] & 
// (\regmem|Mux31~0_combout )) # (\intMem|instruction [16] & ((\regmem|Mux31~1_combout ))) ) ) ) # ( \intMem|instruction [17] & ( !\regmem|Mux31~2_combout  & ( (\intMem|instruction [16] & \regmem|Mux31~3_combout ) ) ) ) # ( !\intMem|instruction [17] & ( 
// !\regmem|Mux31~2_combout  & ( (!\intMem|instruction [16] & (\regmem|Mux31~0_combout )) # (\intMem|instruction [16] & ((\regmem|Mux31~1_combout ))) ) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\regmem|Mux31~3_combout ),
	.datac(!\regmem|Mux31~0_combout ),
	.datad(!\regmem|Mux31~1_combout ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|Mux31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux31~4 .extended_lut = "off";
defparam \regmem|Mux31~4 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \regmem|Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N0
cyclonev_lcell_comb \ulaIn1|Mux0~0 (
// Equation(s):
// \ulaIn1|Mux0~0_combout  = ( \regmem|Mux31~9_combout  & ( \regmem|Mux31~4_combout  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\intMem|instruction [0]) ) ) ) # ( !\regmem|Mux31~9_combout  & ( \regmem|Mux31~4_combout  & ( (!\control|in1Mux [0] & 
// ((!\control|in1Mux [1] & ((\intMem|instruction [20]))) # (\control|in1Mux [1] & (\intMem|instruction [0])))) # (\control|in1Mux [0] & (\intMem|instruction [0])) ) ) ) # ( \regmem|Mux31~9_combout  & ( !\regmem|Mux31~4_combout  & ( (!\control|in1Mux [0] & 
// ((!\control|in1Mux [1] & ((!\intMem|instruction [20]))) # (\control|in1Mux [1] & (\intMem|instruction [0])))) # (\control|in1Mux [0] & (\intMem|instruction [0])) ) ) ) # ( !\regmem|Mux31~9_combout  & ( !\regmem|Mux31~4_combout  & ( (\intMem|instruction 
// [0] & ((\control|in1Mux [1]) # (\control|in1Mux [0]))) ) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(!\intMem|instruction [0]),
	.datac(!\control|in1Mux [1]),
	.datad(!\intMem|instruction [20]),
	.datae(!\regmem|Mux31~9_combout ),
	.dataf(!\regmem|Mux31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux0~0 .extended_lut = "off";
defparam \ulaIn1|Mux0~0 .lut_mask = 64'h1313B31313B3B3B3;
defparam \ulaIn1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N12
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[0] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [0] = ( \ulaIn1|Mux0~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [0]) ) ) # ( !\ulaIn1|Mux0~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [0] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [0]),
	.datac(gnd),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[0] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[0] .lut_mask = 64'h3300330033FF33FF;
defparam \ulaIn1|ulaIn1MuxOut[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N44
dffeas \intMem|instruction[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [25]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[25] .is_wysiwyg = "true";
defparam \intMem|instruction[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N14
dffeas \intMem|instruction[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [21]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[21] .is_wysiwyg = "true";
defparam \intMem|instruction[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N39
cyclonev_lcell_comb \regmem|Mux63~3 (
// Equation(s):
// \regmem|Mux63~3_combout  = ( \regmem|regMemory[28][0]~q  & ( \regmem|regMemory[29][0]~q  & ( (!\intMem|instruction [22]) # ((!\intMem|instruction [21] & ((\regmem|regMemory[30][0]~q ))) # (\intMem|instruction [21] & (\regmem|regMemory[31][0]~q ))) ) ) ) # 
// ( !\regmem|regMemory[28][0]~q  & ( \regmem|regMemory[29][0]~q  & ( (!\intMem|instruction [22] & (\intMem|instruction [21])) # (\intMem|instruction [22] & ((!\intMem|instruction [21] & ((\regmem|regMemory[30][0]~q ))) # (\intMem|instruction [21] & 
// (\regmem|regMemory[31][0]~q )))) ) ) ) # ( \regmem|regMemory[28][0]~q  & ( !\regmem|regMemory[29][0]~q  & ( (!\intMem|instruction [22] & (!\intMem|instruction [21])) # (\intMem|instruction [22] & ((!\intMem|instruction [21] & ((\regmem|regMemory[30][0]~q 
// ))) # (\intMem|instruction [21] & (\regmem|regMemory[31][0]~q )))) ) ) ) # ( !\regmem|regMemory[28][0]~q  & ( !\regmem|regMemory[29][0]~q  & ( (\intMem|instruction [22] & ((!\intMem|instruction [21] & ((\regmem|regMemory[30][0]~q ))) # 
// (\intMem|instruction [21] & (\regmem|regMemory[31][0]~q )))) ) ) )

	.dataa(!\intMem|instruction [22]),
	.datab(!\intMem|instruction [21]),
	.datac(!\regmem|regMemory[31][0]~q ),
	.datad(!\regmem|regMemory[30][0]~q ),
	.datae(!\regmem|regMemory[28][0]~q ),
	.dataf(!\regmem|regMemory[29][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux63~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux63~3 .extended_lut = "off";
defparam \regmem|Mux63~3 .lut_mask = 64'h014589CD2367ABEF;
defparam \regmem|Mux63~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N27
cyclonev_lcell_comb \regmem|Mux63~1 (
// Equation(s):
// \regmem|Mux63~1_combout  = ( \regmem|regMemory[26][0]~q  & ( \intMem|instruction [22] & ( (!\intMem|instruction[21]~DUPLICATE_q ) # (\regmem|regMemory[27][0]~q ) ) ) ) # ( !\regmem|regMemory[26][0]~q  & ( \intMem|instruction [22] & ( 
// (\regmem|regMemory[27][0]~q  & \intMem|instruction[21]~DUPLICATE_q ) ) ) ) # ( \regmem|regMemory[26][0]~q  & ( !\intMem|instruction [22] & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[24][0]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  
// & (\regmem|regMemory[25][0]~q )) ) ) ) # ( !\regmem|regMemory[26][0]~q  & ( !\intMem|instruction [22] & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[24][0]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[25][0]~q )) ) 
// ) )

	.dataa(!\regmem|regMemory[25][0]~q ),
	.datab(!\regmem|regMemory[24][0]~q ),
	.datac(!\regmem|regMemory[27][0]~q ),
	.datad(!\intMem|instruction[21]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[26][0]~q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux63~1 .extended_lut = "off";
defparam \regmem|Mux63~1 .lut_mask = 64'h33553355000FFF0F;
defparam \regmem|Mux63~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N36
cyclonev_lcell_comb \regmem|Mux63~0 (
// Equation(s):
// \regmem|Mux63~0_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[18][0]~q  & ( (!\intMem|instruction [22] & ((\regmem|regMemory[17][0]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[19][0]~q )) ) ) ) # ( 
// !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[18][0]~q  & ( (\intMem|instruction [22]) # (\regmem|regMemory[16][0]~q ) ) ) ) # ( \intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[18][0]~q  & ( (!\intMem|instruction [22] & 
// ((\regmem|regMemory[17][0]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[19][0]~q )) ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[18][0]~q  & ( (\regmem|regMemory[16][0]~q  & !\intMem|instruction [22]) ) ) )

	.dataa(!\regmem|regMemory[16][0]~q ),
	.datab(!\regmem|regMemory[19][0]~q ),
	.datac(!\regmem|regMemory[17][0]~q ),
	.datad(!\intMem|instruction [22]),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[18][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux63~0 .extended_lut = "off";
defparam \regmem|Mux63~0 .lut_mask = 64'h55000F3355FF0F33;
defparam \regmem|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N32
dffeas \intMem|instruction[22]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[22]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N45
cyclonev_lcell_comb \regmem|Mux63~2 (
// Equation(s):
// \regmem|Mux63~2_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( \regmem|regMemory[23][0]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( 
// \regmem|regMemory[22][0]~q  ) ) ) # ( \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction[22]~DUPLICATE_q  & ( \regmem|regMemory[21][0]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction[22]~DUPLICATE_q  & ( 
// \regmem|regMemory[20][0]~q  ) ) )

	.dataa(!\regmem|regMemory[20][0]~q ),
	.datab(!\regmem|regMemory[22][0]~q ),
	.datac(!\regmem|regMemory[21][0]~q ),
	.datad(!\regmem|regMemory[23][0]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux63~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux63~2 .extended_lut = "off";
defparam \regmem|Mux63~2 .lut_mask = 64'h55550F0F333300FF;
defparam \regmem|Mux63~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N24
cyclonev_lcell_comb \regmem|Mux63~4 (
// Equation(s):
// \regmem|Mux63~4_combout  = ( \regmem|Mux63~0_combout  & ( \regmem|Mux63~2_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q ) # ((!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux63~1_combout ))) # (\intMem|instruction[23]~DUPLICATE_q  & 
// (\regmem|Mux63~3_combout ))) ) ) ) # ( !\regmem|Mux63~0_combout  & ( \regmem|Mux63~2_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (\intMem|instruction[23]~DUPLICATE_q )) # (\intMem|instruction[24]~DUPLICATE_q  & 
// ((!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux63~1_combout ))) # (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux63~3_combout )))) ) ) ) # ( \regmem|Mux63~0_combout  & ( !\regmem|Mux63~2_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q  & 
// (!\intMem|instruction[23]~DUPLICATE_q )) # (\intMem|instruction[24]~DUPLICATE_q  & ((!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux63~1_combout ))) # (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux63~3_combout )))) ) ) ) # ( 
// !\regmem|Mux63~0_combout  & ( !\regmem|Mux63~2_combout  & ( (\intMem|instruction[24]~DUPLICATE_q  & ((!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux63~1_combout ))) # (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux63~3_combout )))) ) ) )

	.dataa(!\intMem|instruction[24]~DUPLICATE_q ),
	.datab(!\intMem|instruction[23]~DUPLICATE_q ),
	.datac(!\regmem|Mux63~3_combout ),
	.datad(!\regmem|Mux63~1_combout ),
	.datae(!\regmem|Mux63~0_combout ),
	.dataf(!\regmem|Mux63~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux63~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux63~4 .extended_lut = "off";
defparam \regmem|Mux63~4 .lut_mask = 64'h014589CD2367ABEF;
defparam \regmem|Mux63~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N9
cyclonev_lcell_comb \regmem|Mux63~5 (
// Equation(s):
// \regmem|Mux63~5_combout  = ( \intMem|instruction [22] & ( \regmem|regMemory[6][0]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q ) # (\regmem|regMemory[7][0]~q ) ) ) ) # ( !\intMem|instruction [22] & ( \regmem|regMemory[6][0]~q  & ( 
// (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[4][0]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[5][0]~q )) ) ) ) # ( \intMem|instruction [22] & ( !\regmem|regMemory[6][0]~q  & ( (\intMem|instruction[21]~DUPLICATE_q  & 
// \regmem|regMemory[7][0]~q ) ) ) ) # ( !\intMem|instruction [22] & ( !\regmem|regMemory[6][0]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[4][0]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[5][0]~q )) ) ) )

	.dataa(!\intMem|instruction[21]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[7][0]~q ),
	.datac(!\regmem|regMemory[5][0]~q ),
	.datad(!\regmem|regMemory[4][0]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\regmem|regMemory[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux63~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux63~5 .extended_lut = "off";
defparam \regmem|Mux63~5 .lut_mask = 64'h05AF111105AFBBBB;
defparam \regmem|Mux63~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N32
dffeas \intMem|instruction[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [23]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[23] .is_wysiwyg = "true";
defparam \intMem|instruction[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y14_N48
cyclonev_lcell_comb \regmem|Mux63~6 (
// Equation(s):
// \regmem|Mux63~6_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( (!\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|regMemory[1][0]~q ))) # (\intMem|instruction[22]~DUPLICATE_q  & (\regmem|regMemory[3][0]~q 
// )) ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( (\regmem|regMemory[2][0]~q  & \intMem|instruction[22]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[2][0]~q ),
	.datab(!\regmem|regMemory[3][0]~q ),
	.datac(!\regmem|regMemory[1][0]~q ),
	.datad(!\intMem|instruction[22]~DUPLICATE_q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux63~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux63~6 .extended_lut = "off";
defparam \regmem|Mux63~6 .lut_mask = 64'h00550F3300000000;
defparam \regmem|Mux63~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N15
cyclonev_lcell_comb \regmem|Mux63~7 (
// Equation(s):
// \regmem|Mux63~7_combout  = ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|Mux63~6_combout  & ( !\intMem|instruction [25] ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( !\regmem|Mux63~6_combout  & ( (!\intMem|instruction [25] & 
// (\regmem|Mux63~5_combout  & \intMem|instruction [23])) ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction [25]),
	.datac(!\regmem|Mux63~5_combout ),
	.datad(!\intMem|instruction [23]),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\regmem|Mux63~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux63~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux63~7 .extended_lut = "off";
defparam \regmem|Mux63~7 .lut_mask = 64'h000C0000CCCC0000;
defparam \regmem|Mux63~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N51
cyclonev_lcell_comb \regmem|Mux63~8 (
// Equation(s):
// \regmem|Mux63~8_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[8][0]~q  & ( (!\intMem|instruction [22] & ((\regmem|regMemory[9][0]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[11][0]~q )) ) ) ) # ( 
// !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[8][0]~q  & ( (!\intMem|instruction [22]) # (\regmem|regMemory[10][0]~q ) ) ) ) # ( \intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[8][0]~q  & ( (!\intMem|instruction [22] & 
// ((\regmem|regMemory[9][0]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[11][0]~q )) ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[8][0]~q  & ( (\regmem|regMemory[10][0]~q  & \intMem|instruction [22]) ) ) )

	.dataa(!\regmem|regMemory[11][0]~q ),
	.datab(!\regmem|regMemory[10][0]~q ),
	.datac(!\intMem|instruction [22]),
	.datad(!\regmem|regMemory[9][0]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[8][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux63~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux63~8 .extended_lut = "off";
defparam \regmem|Mux63~8 .lut_mask = 64'h030305F5F3F305F5;
defparam \regmem|Mux63~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N18
cyclonev_lcell_comb \regmem|Mux63~9 (
// Equation(s):
// \regmem|Mux63~9_combout  = ( \intMem|instruction [21] & ( \intMem|instruction[22]~DUPLICATE_q  & ( \regmem|regMemory[15][0]~q  ) ) ) # ( !\intMem|instruction [21] & ( \intMem|instruction[22]~DUPLICATE_q  & ( \regmem|regMemory[14][0]~q  ) ) ) # ( 
// \intMem|instruction [21] & ( !\intMem|instruction[22]~DUPLICATE_q  & ( \regmem|regMemory[13][0]~q  ) ) ) # ( !\intMem|instruction [21] & ( !\intMem|instruction[22]~DUPLICATE_q  & ( \regmem|regMemory[12][0]~q  ) ) )

	.dataa(!\regmem|regMemory[14][0]~q ),
	.datab(!\regmem|regMemory[12][0]~q ),
	.datac(!\regmem|regMemory[15][0]~q ),
	.datad(!\regmem|regMemory[13][0]~q ),
	.datae(!\intMem|instruction [21]),
	.dataf(!\intMem|instruction[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux63~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux63~9 .extended_lut = "off";
defparam \regmem|Mux63~9 .lut_mask = 64'h333300FF55550F0F;
defparam \regmem|Mux63~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N42
cyclonev_lcell_comb \regmem|Mux63~10 (
// Equation(s):
// \regmem|Mux63~10_combout  = ( \regmem|Mux63~9_combout  & ( (!\intMem|instruction[25]~DUPLICATE_q  & (\intMem|instruction[24]~DUPLICATE_q  & ((\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|Mux63~8_combout )))) ) ) # ( !\regmem|Mux63~9_combout  & ( 
// (!\intMem|instruction[25]~DUPLICATE_q  & (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|Mux63~8_combout  & !\intMem|instruction[23]~DUPLICATE_q ))) ) )

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\intMem|instruction[24]~DUPLICATE_q ),
	.datac(!\regmem|Mux63~8_combout ),
	.datad(!\intMem|instruction[23]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regmem|Mux63~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux63~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux63~10 .extended_lut = "off";
defparam \regmem|Mux63~10 .lut_mask = 64'h0200020002220222;
defparam \regmem|Mux63~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N53
dffeas \intMem|instruction[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [3]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[3] .is_wysiwyg = "true";
defparam \intMem|instruction[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N59
dffeas \intMem|instruction[0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[0]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N6
cyclonev_lcell_comb \control|WideOr1~0 (
// Equation(s):
// \control|WideOr1~0_combout  = ( !\intMem|instruction[2]~DUPLICATE_q  & ( (!\intMem|instruction [3] & ((!\intMem|instruction[0]~DUPLICATE_q ) # (\intMem|instruction [1]))) ) )

	.dataa(!\intMem|instruction [3]),
	.datab(gnd),
	.datac(!\intMem|instruction [1]),
	.datad(!\intMem|instruction[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\intMem|instruction[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr1~0 .extended_lut = "off";
defparam \control|WideOr1~0 .lut_mask = 64'hAA0AAA0A00000000;
defparam \control|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N21
cyclonev_lcell_comb \control|Selector22~0 (
// Equation(s):
// \control|Selector22~0_combout  = ( !\intMem|instruction [5] & ( !\intMem|instruction[4]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\intMem|instruction[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\intMem|instruction [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector22~0 .extended_lut = "off";
defparam \control|Selector22~0 .lut_mask = 64'hFF00FF0000000000;
defparam \control|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N42
cyclonev_lcell_comb \control|Selector20~0 (
// Equation(s):
// \control|Selector20~0_combout  = ( !\intMem|instruction [29] & ( !\intMem|instruction [27] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\intMem|instruction [27]),
	.datae(gnd),
	.dataf(!\intMem|instruction [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector20~0 .extended_lut = "off";
defparam \control|Selector20~0 .lut_mask = 64'hFF00FF0000000000;
defparam \control|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N12
cyclonev_lcell_comb \control|Selector22~1 (
// Equation(s):
// \control|Selector22~1_combout  = ( !\intMem|instruction [28] & ( \control|Selector20~0_combout  & ( (!\intMem|instruction [26] & (\control|WideOr1~0_combout  & (\control|Selector22~0_combout  & !\intMem|instruction [31]))) ) ) )

	.dataa(!\intMem|instruction [26]),
	.datab(!\control|WideOr1~0_combout ),
	.datac(!\control|Selector22~0_combout ),
	.datad(!\intMem|instruction [31]),
	.datae(!\intMem|instruction [28]),
	.dataf(!\control|Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector22~1 .extended_lut = "off";
defparam \control|Selector22~1 .lut_mask = 64'h0000000002000000;
defparam \control|Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N12
cyclonev_lcell_comb \control|in2Mux (
// Equation(s):
// \control|in2Mux~combout  = ( \control|WideOr16~0_combout  & ( \control|Selector22~1_combout  ) ) # ( !\control|WideOr16~0_combout  & ( \control|Selector22~1_combout  & ( \control|in2Mux~combout  ) ) ) # ( !\control|WideOr16~0_combout  & ( 
// !\control|Selector22~1_combout  & ( \control|in2Mux~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|in2Mux~combout ),
	.datae(!\control|WideOr16~0_combout ),
	.dataf(!\control|Selector22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|in2Mux~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|in2Mux .extended_lut = "off";
defparam \control|in2Mux .lut_mask = 64'h00FF000000FFFFFF;
defparam \control|in2Mux .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N54
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[0]~1 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[0]~1_combout  = ( \regmem|Mux63~10_combout  & ( \control|in2Mux~combout  & ( !\intMem|instruction [6] ) ) ) # ( !\regmem|Mux63~10_combout  & ( \control|in2Mux~combout  & ( !\intMem|instruction [6] ) ) ) # ( !\regmem|Mux63~10_combout  
// & ( !\control|in2Mux~combout  & ( (!\regmem|Mux63~7_combout  & ((!\intMem|instruction [25]) # (!\regmem|Mux63~4_combout ))) ) ) )

	.dataa(!\intMem|instruction [6]),
	.datab(!\intMem|instruction [25]),
	.datac(!\regmem|Mux63~4_combout ),
	.datad(!\regmem|Mux63~7_combout ),
	.datae(!\regmem|Mux63~10_combout ),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[0]~1 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[0]~1 .lut_mask = 64'hFC000000AAAAAAAA;
defparam \ulaIn2|ulaIn2MuxOut[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N27
cyclonev_lcell_comb \control|Selector14~0 (
// Equation(s):
// \control|Selector14~0_combout  = ( \intMem|instruction [1] & ( (!\intMem|instruction[3]~DUPLICATE_q  & (!\intMem|instruction[2]~DUPLICATE_q  $ (((\intMem|instruction[0]~DUPLICATE_q ))))) # (\intMem|instruction[3]~DUPLICATE_q  & 
// (!\intMem|instruction[2]~DUPLICATE_q  & (\intMem|instruction [5] & \intMem|instruction[0]~DUPLICATE_q ))) ) ) # ( !\intMem|instruction [1] & ( (\intMem|instruction[2]~DUPLICATE_q  & (!\intMem|instruction[3]~DUPLICATE_q  & (!\intMem|instruction [5] $ 
// (\intMem|instruction[0]~DUPLICATE_q )))) ) )

	.dataa(!\intMem|instruction[2]~DUPLICATE_q ),
	.datab(!\intMem|instruction[3]~DUPLICATE_q ),
	.datac(!\intMem|instruction [5]),
	.datad(!\intMem|instruction[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\intMem|instruction [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector14~0 .extended_lut = "off";
defparam \control|Selector14~0 .lut_mask = 64'h4004400488468846;
defparam \control|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N39
cyclonev_lcell_comb \control|Selector14~1 (
// Equation(s):
// \control|Selector14~1_combout  = ( \control|Selector14~0_combout  & ( \intMem|instruction [26] & ( (!\intMem|instruction [29] & (((!\intMem|instruction[4]~DUPLICATE_q  & !\intMem|instruction [27])) # (\intMem|instruction [28]))) # (\intMem|instruction 
// [29] & (((!\intMem|instruction [27] & \intMem|instruction [28])))) ) ) ) # ( !\control|Selector14~0_combout  & ( \intMem|instruction [26] & ( (\intMem|instruction [28] & ((!\intMem|instruction [29]) # (!\intMem|instruction [27]))) ) ) ) # ( 
// \control|Selector14~0_combout  & ( !\intMem|instruction [26] & ( (!\intMem|instruction [29] & ((!\intMem|instruction[4]~DUPLICATE_q ) # ((\intMem|instruction [28]) # (\intMem|instruction [27])))) ) ) ) # ( !\control|Selector14~0_combout  & ( 
// !\intMem|instruction [26] & ( (!\intMem|instruction [29] & ((\intMem|instruction [28]) # (\intMem|instruction [27]))) ) ) )

	.dataa(!\intMem|instruction[4]~DUPLICATE_q ),
	.datab(!\intMem|instruction [29]),
	.datac(!\intMem|instruction [27]),
	.datad(!\intMem|instruction [28]),
	.datae(!\control|Selector14~0_combout ),
	.dataf(!\intMem|instruction [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector14~1 .extended_lut = "off";
defparam \control|Selector14~1 .lut_mask = 64'h0CCC8CCC00FC80FC;
defparam \control|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N33
cyclonev_lcell_comb \control|aluOp[0] (
// Equation(s):
// \control|aluOp [0] = ( \control|Selector14~1_combout  & ( (\control|WideOr16~0_combout ) # (\control|aluOp [0]) ) ) # ( !\control|Selector14~1_combout  & ( (\control|aluOp [0] & !\control|WideOr16~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(!\control|WideOr16~0_combout ),
	.datae(gnd),
	.dataf(!\control|Selector14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|aluOp [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|aluOp[0] .extended_lut = "off";
defparam \control|aluOp[0] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \control|aluOp[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N15
cyclonev_lcell_comb \control|WideOr7~0 (
// Equation(s):
// \control|WideOr7~0_combout  = ( \intMem|instruction [1] & ( !\intMem|instruction [5] $ (((!\intMem|instruction [0]) # (\intMem|instruction [2]))) ) ) # ( !\intMem|instruction [1] & ( (!\intMem|instruction [0] & (!\intMem|instruction [5] $ 
// (!\intMem|instruction [2]))) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction [5]),
	.datac(!\intMem|instruction [2]),
	.datad(!\intMem|instruction [0]),
	.datae(gnd),
	.dataf(!\intMem|instruction [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr7~0 .extended_lut = "off";
defparam \control|WideOr7~0 .lut_mask = 64'h3C003C0033C333C3;
defparam \control|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N30
cyclonev_lcell_comb \control|Selector16~1 (
// Equation(s):
// \control|Selector16~1_combout  = ( \control|Selector16~0_combout  & ( \control|WideOr7~0_combout  & ( (!\intMem|instruction [29]) # ((!\intMem|instruction [27] & ((!\intMem|instruction [28]))) # (\intMem|instruction [27] & ((\intMem|instruction [28]) # 
// (\intMem|instruction [31])))) ) ) ) # ( !\control|Selector16~0_combout  & ( \control|WideOr7~0_combout  & ( (!\intMem|instruction [27] & ((!\intMem|instruction [29] $ (!\intMem|instruction [28])))) # (\intMem|instruction [27] & (((!\intMem|instruction 
// [29]) # (\intMem|instruction [28])) # (\intMem|instruction [31]))) ) ) ) # ( \control|Selector16~0_combout  & ( !\control|WideOr7~0_combout  & ( (!\intMem|instruction [27] & ((!\intMem|instruction [29] $ (!\intMem|instruction [28])))) # 
// (\intMem|instruction [27] & (((!\intMem|instruction [29]) # (\intMem|instruction [28])) # (\intMem|instruction [31]))) ) ) ) # ( !\control|Selector16~0_combout  & ( !\control|WideOr7~0_combout  & ( (!\intMem|instruction [27] & ((!\intMem|instruction [29] 
// $ (!\intMem|instruction [28])))) # (\intMem|instruction [27] & (((!\intMem|instruction [29]) # (\intMem|instruction [28])) # (\intMem|instruction [31]))) ) ) )

	.dataa(!\intMem|instruction [27]),
	.datab(!\intMem|instruction [31]),
	.datac(!\intMem|instruction [29]),
	.datad(!\intMem|instruction [28]),
	.datae(!\control|Selector16~0_combout ),
	.dataf(!\control|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector16~1 .extended_lut = "off";
defparam \control|Selector16~1 .lut_mask = 64'h5BF55BF55BF5FBF5;
defparam \control|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N12
cyclonev_lcell_comb \control|aluOp[1] (
// Equation(s):
// \control|aluOp [1] = ( \control|aluOp [1] & ( (!\control|WideOr16~0_combout ) # (\control|Selector16~1_combout ) ) ) # ( !\control|aluOp [1] & ( (\control|WideOr16~0_combout  & \control|Selector16~1_combout ) ) )

	.dataa(!\control|WideOr16~0_combout ),
	.datab(gnd),
	.datac(!\control|Selector16~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|aluOp [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|aluOp[1] .extended_lut = "off";
defparam \control|aluOp[1] .lut_mask = 64'h05050505AFAFAFAF;
defparam \control|aluOp[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N15
cyclonev_lcell_comb \ula|Mux31~0 (
// Equation(s):
// \ula|Mux31~0_combout  = ( \control|aluOp [1] & ( (!\ulaIn1|ulaIn1MuxOut [0] & (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  $ (\control|aluOp [0]))) # (\ulaIn1|ulaIn1MuxOut [0] & (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & !\control|aluOp [0])) ) ) # ( !\control|aluOp 
// [1] & ( (!\ulaIn1|ulaIn1MuxOut [0] & (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & \control|aluOp [0])) # (\ulaIn1|ulaIn1MuxOut [0] & ((!\ulaIn2|ulaIn2MuxOut[0]~1_combout ) # (\control|aluOp [0]))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [0]),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~0 .extended_lut = "off";
defparam \ula|Mux31~0 .lut_mask = 64'h50F550F5A50AA50A;
defparam \ula|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N30
cyclonev_lcell_comb \control|WideOr3~0 (
// Equation(s):
// \control|WideOr3~0_combout  = ( \intMem|instruction[2]~DUPLICATE_q  & ( (!\intMem|instruction [3] & !\intMem|instruction[4]~DUPLICATE_q ) ) ) # ( !\intMem|instruction[2]~DUPLICATE_q  & ( (\intMem|instruction [1] & (\intMem|instruction [3] & 
// !\intMem|instruction[4]~DUPLICATE_q )) ) )

	.dataa(!\intMem|instruction [1]),
	.datab(gnd),
	.datac(!\intMem|instruction [3]),
	.datad(!\intMem|instruction[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\intMem|instruction[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr3~0 .extended_lut = "off";
defparam \control|WideOr3~0 .lut_mask = 64'h05000500F000F000;
defparam \control|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N42
cyclonev_lcell_comb \control|Selector20~1 (
// Equation(s):
// \control|Selector20~1_combout  = ( !\intMem|instruction [29] & ( (!\intMem|instruction [28] & ((!\intMem|instruction [27] & (\control|WideOr3~0_combout  & (\intMem|instruction [5]))) # (\intMem|instruction [27] & (((!\intMem|instruction [26])))))) ) ) # ( 
// \intMem|instruction [29] & ( ((\intMem|instruction [27] & (!\intMem|instruction [31]))) # (\intMem|instruction [28]) ) )

	.dataa(!\intMem|instruction [27]),
	.datab(!\intMem|instruction [28]),
	.datac(!\intMem|instruction [31]),
	.datad(!\intMem|instruction [5]),
	.datae(!\intMem|instruction [29]),
	.dataf(!\intMem|instruction [26]),
	.datag(!\control|WideOr3~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector20~1 .extended_lut = "on";
defparam \control|Selector20~1 .lut_mask = 64'h444C737300087373;
defparam \control|Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N6
cyclonev_lcell_comb \control|aluOp[3] (
// Equation(s):
// \control|aluOp [3] = ( \control|Selector20~1_combout  & ( (\control|WideOr16~0_combout ) # (\control|aluOp [3]) ) ) # ( !\control|Selector20~1_combout  & ( (\control|aluOp [3] & !\control|WideOr16~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [3]),
	.datad(!\control|WideOr16~0_combout ),
	.datae(gnd),
	.dataf(!\control|Selector20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|aluOp [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|aluOp[3] .extended_lut = "off";
defparam \control|aluOp[3] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \control|aluOp[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N21
cyclonev_lcell_comb \ula|Mux0~2 (
// Equation(s):
// \ula|Mux0~2_combout  = ( !\control|aluOp [0] & ( (\control|aluOp [3] & \control|aluOp [2]) ) )

	.dataa(!\control|aluOp [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|aluOp [2]),
	.datae(!\control|aluOp [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~2 .extended_lut = "off";
defparam \ula|Mux0~2 .lut_mask = 64'h0055000000550000;
defparam \ula|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N15
cyclonev_lcell_comb \ula|Mux15~1 (
// Equation(s):
// \ula|Mux15~1_combout  = ( \control|aluOp [2] & ( \control|aluOp [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control|aluOp [2]),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~1 .extended_lut = "off";
defparam \ula|Mux15~1 .lut_mask = 64'h000000000000FFFF;
defparam \ula|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N15
cyclonev_lcell_comb \ula|Mux0~1 (
// Equation(s):
// \ula|Mux0~1_combout  = ( \ula|Mux15~1_combout  & ( !\control|aluOp [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~1 .extended_lut = "off";
defparam \ula|Mux0~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \ula|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N20
dffeas \regmem|regMemory[26][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N32
dffeas \regmem|regMemory[22][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N14
dffeas \regmem|regMemory[30][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N37
dffeas \regmem|regMemory[18][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N33
cyclonev_lcell_comb \regmem|Mux28~2 (
// Equation(s):
// \regmem|Mux28~2_combout  = ( \regmem|regMemory[30][3]~q  & ( \regmem|regMemory[18][3]~q  & ( (!\intMem|instruction [18] & (((!\intMem|instruction[19]~DUPLICATE_q )) # (\regmem|regMemory[26][3]~q ))) # (\intMem|instruction [18] & 
// (((\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[22][3]~q )))) ) ) ) # ( !\regmem|regMemory[30][3]~q  & ( \regmem|regMemory[18][3]~q  & ( (!\intMem|instruction [18] & (((!\intMem|instruction[19]~DUPLICATE_q )) # (\regmem|regMemory[26][3]~q 
// ))) # (\intMem|instruction [18] & (((\regmem|regMemory[22][3]~q  & !\intMem|instruction[19]~DUPLICATE_q )))) ) ) ) # ( \regmem|regMemory[30][3]~q  & ( !\regmem|regMemory[18][3]~q  & ( (!\intMem|instruction [18] & (\regmem|regMemory[26][3]~q  & 
// ((\intMem|instruction[19]~DUPLICATE_q )))) # (\intMem|instruction [18] & (((\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[22][3]~q )))) ) ) ) # ( !\regmem|regMemory[30][3]~q  & ( !\regmem|regMemory[18][3]~q  & ( (!\intMem|instruction [18] & 
// (\regmem|regMemory[26][3]~q  & ((\intMem|instruction[19]~DUPLICATE_q )))) # (\intMem|instruction [18] & (((\regmem|regMemory[22][3]~q  & !\intMem|instruction[19]~DUPLICATE_q )))) ) ) )

	.dataa(!\regmem|regMemory[26][3]~q ),
	.datab(!\intMem|instruction [18]),
	.datac(!\regmem|regMemory[22][3]~q ),
	.datad(!\intMem|instruction[19]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[30][3]~q ),
	.dataf(!\regmem|regMemory[18][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux28~2 .extended_lut = "off";
defparam \regmem|Mux28~2 .lut_mask = 64'h03440377CF44CF77;
defparam \regmem|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N20
dffeas \intMem|instruction[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [19]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[19] .is_wysiwyg = "true";
defparam \intMem|instruction[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N48
cyclonev_lcell_comb \regmem|regMemory[24][3]~feeder (
// Equation(s):
// \regmem|regMemory[24][3]~feeder_combout  = ( \memToRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[24][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[24][3]~feeder .extended_lut = "off";
defparam \regmem|regMemory[24][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[24][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N50
dffeas \regmem|regMemory[24][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[24][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N30
cyclonev_lcell_comb \regmem|regMemory[16][3]~feeder (
// Equation(s):
// \regmem|regMemory[16][3]~feeder_combout  = ( \memToRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[16][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[16][3]~feeder .extended_lut = "off";
defparam \regmem|regMemory[16][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[16][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N32
dffeas \regmem|regMemory[16][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[16][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N20
dffeas \regmem|regMemory[28][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N54
cyclonev_lcell_comb \regmem|regMemory[20][3]~feeder (
// Equation(s):
// \regmem|regMemory[20][3]~feeder_combout  = ( \memToRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[20][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[20][3]~feeder .extended_lut = "off";
defparam \regmem|regMemory[20][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[20][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N56
dffeas \regmem|regMemory[20][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[20][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N45
cyclonev_lcell_comb \regmem|Mux28~0 (
// Equation(s):
// \regmem|Mux28~0_combout  = ( \regmem|regMemory[20][3]~q  & ( \intMem|instruction [18] & ( (!\intMem|instruction [19]) # (\regmem|regMemory[28][3]~q ) ) ) ) # ( !\regmem|regMemory[20][3]~q  & ( \intMem|instruction [18] & ( (\intMem|instruction [19] & 
// \regmem|regMemory[28][3]~q ) ) ) ) # ( \regmem|regMemory[20][3]~q  & ( !\intMem|instruction [18] & ( (!\intMem|instruction [19] & ((\regmem|regMemory[16][3]~q ))) # (\intMem|instruction [19] & (\regmem|regMemory[24][3]~q )) ) ) ) # ( 
// !\regmem|regMemory[20][3]~q  & ( !\intMem|instruction [18] & ( (!\intMem|instruction [19] & ((\regmem|regMemory[16][3]~q ))) # (\intMem|instruction [19] & (\regmem|regMemory[24][3]~q )) ) ) )

	.dataa(!\intMem|instruction [19]),
	.datab(!\regmem|regMemory[24][3]~q ),
	.datac(!\regmem|regMemory[16][3]~q ),
	.datad(!\regmem|regMemory[28][3]~q ),
	.datae(!\regmem|regMemory[20][3]~q ),
	.dataf(!\intMem|instruction [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux28~0 .extended_lut = "off";
defparam \regmem|Mux28~0 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \regmem|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N56
dffeas \regmem|regMemory[31][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N20
dffeas \regmem|regMemory[23][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N42
cyclonev_lcell_comb \regmem|regMemory[19][3]~feeder (
// Equation(s):
// \regmem|regMemory[19][3]~feeder_combout  = ( \memToRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[19][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[19][3]~feeder .extended_lut = "off";
defparam \regmem|regMemory[19][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[19][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N43
dffeas \regmem|regMemory[19][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[19][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N44
dffeas \regmem|regMemory[27][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N24
cyclonev_lcell_comb \regmem|Mux28~3 (
// Equation(s):
// \regmem|Mux28~3_combout  = ( \regmem|regMemory[19][3]~q  & ( \regmem|regMemory[27][3]~q  & ( (!\intMem|instruction [18]) # ((!\intMem|instruction [19] & ((\regmem|regMemory[23][3]~q ))) # (\intMem|instruction [19] & (\regmem|regMemory[31][3]~q ))) ) ) ) # 
// ( !\regmem|regMemory[19][3]~q  & ( \regmem|regMemory[27][3]~q  & ( (!\intMem|instruction [19] & (((\regmem|regMemory[23][3]~q  & \intMem|instruction [18])))) # (\intMem|instruction [19] & (((!\intMem|instruction [18])) # (\regmem|regMemory[31][3]~q ))) ) 
// ) ) # ( \regmem|regMemory[19][3]~q  & ( !\regmem|regMemory[27][3]~q  & ( (!\intMem|instruction [19] & (((!\intMem|instruction [18]) # (\regmem|regMemory[23][3]~q )))) # (\intMem|instruction [19] & (\regmem|regMemory[31][3]~q  & ((\intMem|instruction 
// [18])))) ) ) ) # ( !\regmem|regMemory[19][3]~q  & ( !\regmem|regMemory[27][3]~q  & ( (\intMem|instruction [18] & ((!\intMem|instruction [19] & ((\regmem|regMemory[23][3]~q ))) # (\intMem|instruction [19] & (\regmem|regMemory[31][3]~q )))) ) ) )

	.dataa(!\intMem|instruction [19]),
	.datab(!\regmem|regMemory[31][3]~q ),
	.datac(!\regmem|regMemory[23][3]~q ),
	.datad(!\intMem|instruction [18]),
	.datae(!\regmem|regMemory[19][3]~q ),
	.dataf(!\regmem|regMemory[27][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux28~3 .extended_lut = "off";
defparam \regmem|Mux28~3 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \regmem|Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N45
cyclonev_lcell_comb \regmem|regMemory[25][3]~feeder (
// Equation(s):
// \regmem|regMemory[25][3]~feeder_combout  = ( \memToRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[25][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[25][3]~feeder .extended_lut = "off";
defparam \regmem|regMemory[25][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[25][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N47
dffeas \regmem|regMemory[25][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[25][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N23
dffeas \regmem|regMemory[29][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N50
dffeas \regmem|regMemory[21][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N57
cyclonev_lcell_comb \regmem|regMemory[17][3]~feeder (
// Equation(s):
// \regmem|regMemory[17][3]~feeder_combout  = ( \memToRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[17][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[17][3]~feeder .extended_lut = "off";
defparam \regmem|regMemory[17][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[17][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N59
dffeas \regmem|regMemory[17][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[17][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N7
dffeas \intMem|instruction[18]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[18]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N39
cyclonev_lcell_comb \regmem|Mux28~1 (
// Equation(s):
// \regmem|Mux28~1_combout  = ( \regmem|regMemory[17][3]~q  & ( \intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[21][3]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[29][3]~q )) ) ) ) 
// # ( !\regmem|regMemory[17][3]~q  & ( \intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[21][3]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[29][3]~q )) ) ) ) # ( 
// \regmem|regMemory[17][3]~q  & ( !\intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[25][3]~q ) ) ) ) # ( !\regmem|regMemory[17][3]~q  & ( !\intMem|instruction[18]~DUPLICATE_q  & ( 
// (\intMem|instruction[19]~DUPLICATE_q  & \regmem|regMemory[25][3]~q ) ) ) )

	.dataa(!\intMem|instruction[19]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[25][3]~q ),
	.datac(!\regmem|regMemory[29][3]~q ),
	.datad(!\regmem|regMemory[21][3]~q ),
	.datae(!\regmem|regMemory[17][3]~q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux28~1 .extended_lut = "off";
defparam \regmem|Mux28~1 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \regmem|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N24
cyclonev_lcell_comb \regmem|Mux28~4 (
// Equation(s):
// \regmem|Mux28~4_combout  = ( \regmem|Mux28~3_combout  & ( \regmem|Mux28~1_combout  & ( ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux28~0_combout ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux28~2_combout ))) # (\intMem|instruction 
// [16]) ) ) ) # ( !\regmem|Mux28~3_combout  & ( \regmem|Mux28~1_combout  & ( (!\intMem|instruction [16] & ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux28~0_combout ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux28~2_combout )))) # 
// (\intMem|instruction [16] & (((!\intMem|instruction[17]~DUPLICATE_q )))) ) ) ) # ( \regmem|Mux28~3_combout  & ( !\regmem|Mux28~1_combout  & ( (!\intMem|instruction [16] & ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux28~0_combout ))) # 
// (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux28~2_combout )))) # (\intMem|instruction [16] & (((\intMem|instruction[17]~DUPLICATE_q )))) ) ) ) # ( !\regmem|Mux28~3_combout  & ( !\regmem|Mux28~1_combout  & ( (!\intMem|instruction [16] & 
// ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux28~0_combout ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux28~2_combout )))) ) ) )

	.dataa(!\regmem|Mux28~2_combout ),
	.datab(!\intMem|instruction [16]),
	.datac(!\regmem|Mux28~0_combout ),
	.datad(!\intMem|instruction[17]~DUPLICATE_q ),
	.datae(!\regmem|Mux28~3_combout ),
	.dataf(!\regmem|Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux28~4 .extended_lut = "off";
defparam \regmem|Mux28~4 .lut_mask = 64'h0C440C773F443F77;
defparam \regmem|Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N18
cyclonev_lcell_comb \regmem|regMemory[5][3]~feeder (
// Equation(s):
// \regmem|regMemory[5][3]~feeder_combout  = \memToRegMux|Mux3~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux3~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[5][3]~feeder .extended_lut = "off";
defparam \regmem|regMemory[5][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N20
dffeas \regmem|regMemory[5][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N20
dffeas \regmem|regMemory[6][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N53
dffeas \regmem|regMemory[4][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N21
cyclonev_lcell_comb \regmem|Mux28~8 (
// Equation(s):
// \regmem|Mux28~8_combout  = ( \regmem|regMemory[7][3]~q  & ( \regmem|regMemory[4][3]~q  & ( (!\intMem|instruction [16] & (((!\intMem|instruction[17]~DUPLICATE_q ) # (\regmem|regMemory[6][3]~q )))) # (\intMem|instruction [16] & 
// (((\intMem|instruction[17]~DUPLICATE_q )) # (\regmem|regMemory[5][3]~q ))) ) ) ) # ( !\regmem|regMemory[7][3]~q  & ( \regmem|regMemory[4][3]~q  & ( (!\intMem|instruction [16] & (((!\intMem|instruction[17]~DUPLICATE_q ) # (\regmem|regMemory[6][3]~q )))) # 
// (\intMem|instruction [16] & (\regmem|regMemory[5][3]~q  & (!\intMem|instruction[17]~DUPLICATE_q ))) ) ) ) # ( \regmem|regMemory[7][3]~q  & ( !\regmem|regMemory[4][3]~q  & ( (!\intMem|instruction [16] & (((\intMem|instruction[17]~DUPLICATE_q  & 
// \regmem|regMemory[6][3]~q )))) # (\intMem|instruction [16] & (((\intMem|instruction[17]~DUPLICATE_q )) # (\regmem|regMemory[5][3]~q ))) ) ) ) # ( !\regmem|regMemory[7][3]~q  & ( !\regmem|regMemory[4][3]~q  & ( (!\intMem|instruction [16] & 
// (((\intMem|instruction[17]~DUPLICATE_q  & \regmem|regMemory[6][3]~q )))) # (\intMem|instruction [16] & (\regmem|regMemory[5][3]~q  & (!\intMem|instruction[17]~DUPLICATE_q ))) ) ) )

	.dataa(!\regmem|regMemory[5][3]~q ),
	.datab(!\intMem|instruction [16]),
	.datac(!\intMem|instruction[17]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[6][3]~q ),
	.datae(!\regmem|regMemory[7][3]~q ),
	.dataf(!\regmem|regMemory[4][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux28~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux28~8 .extended_lut = "off";
defparam \regmem|Mux28~8 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \regmem|Mux28~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N54
cyclonev_lcell_comb \regmem|regMemory[12][3]~feeder (
// Equation(s):
// \regmem|regMemory[12][3]~feeder_combout  = ( \memToRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[12][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[12][3]~feeder .extended_lut = "off";
defparam \regmem|regMemory[12][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[12][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N56
dffeas \regmem|regMemory[12][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N30
cyclonev_lcell_comb \regmem|regMemory[13][3]~feeder (
// Equation(s):
// \regmem|regMemory[13][3]~feeder_combout  = ( \memToRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[13][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[13][3]~feeder .extended_lut = "off";
defparam \regmem|regMemory[13][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[13][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N32
dffeas \regmem|regMemory[13][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[13][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N44
dffeas \regmem|regMemory[15][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N12
cyclonev_lcell_comb \regmem|regMemory[14][3]~feeder (
// Equation(s):
// \regmem|regMemory[14][3]~feeder_combout  = ( \memToRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[14][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[14][3]~feeder .extended_lut = "off";
defparam \regmem|regMemory[14][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[14][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N14
dffeas \regmem|regMemory[14][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N51
cyclonev_lcell_comb \regmem|Mux28~7 (
// Equation(s):
// \regmem|Mux28~7_combout  = ( \intMem|instruction [17] & ( \regmem|regMemory[14][3]~q  & ( (!\intMem|instruction [16]) # (\regmem|regMemory[15][3]~q ) ) ) ) # ( !\intMem|instruction [17] & ( \regmem|regMemory[14][3]~q  & ( (!\intMem|instruction [16] & 
// (\regmem|regMemory[12][3]~q )) # (\intMem|instruction [16] & ((\regmem|regMemory[13][3]~q ))) ) ) ) # ( \intMem|instruction [17] & ( !\regmem|regMemory[14][3]~q  & ( (\regmem|regMemory[15][3]~q  & \intMem|instruction [16]) ) ) ) # ( !\intMem|instruction 
// [17] & ( !\regmem|regMemory[14][3]~q  & ( (!\intMem|instruction [16] & (\regmem|regMemory[12][3]~q )) # (\intMem|instruction [16] & ((\regmem|regMemory[13][3]~q ))) ) ) )

	.dataa(!\regmem|regMemory[12][3]~q ),
	.datab(!\regmem|regMemory[13][3]~q ),
	.datac(!\regmem|regMemory[15][3]~q ),
	.datad(!\intMem|instruction [16]),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory[14][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux28~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux28~7 .extended_lut = "off";
defparam \regmem|Mux28~7 .lut_mask = 64'h5533000F5533FF0F;
defparam \regmem|Mux28~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N47
dffeas \regmem|regMemory[8][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N44
dffeas \regmem|regMemory[10][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N45
cyclonev_lcell_comb \regmem|regMemory[9][3]~feeder (
// Equation(s):
// \regmem|regMemory[9][3]~feeder_combout  = ( \memToRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[9][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[9][3]~feeder .extended_lut = "off";
defparam \regmem|regMemory[9][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[9][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N46
dffeas \regmem|regMemory[9][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N29
dffeas \regmem|regMemory[11][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N45
cyclonev_lcell_comb \regmem|Mux28~5 (
// Equation(s):
// \regmem|Mux28~5_combout  = ( \intMem|instruction [17] & ( \regmem|regMemory[11][3]~q  & ( (\intMem|instruction [16]) # (\regmem|regMemory[10][3]~q ) ) ) ) # ( !\intMem|instruction [17] & ( \regmem|regMemory[11][3]~q  & ( (!\intMem|instruction [16] & 
// (\regmem|regMemory[8][3]~q )) # (\intMem|instruction [16] & ((\regmem|regMemory[9][3]~q ))) ) ) ) # ( \intMem|instruction [17] & ( !\regmem|regMemory[11][3]~q  & ( (\regmem|regMemory[10][3]~q  & !\intMem|instruction [16]) ) ) ) # ( !\intMem|instruction 
// [17] & ( !\regmem|regMemory[11][3]~q  & ( (!\intMem|instruction [16] & (\regmem|regMemory[8][3]~q )) # (\intMem|instruction [16] & ((\regmem|regMemory[9][3]~q ))) ) ) )

	.dataa(!\regmem|regMemory[8][3]~q ),
	.datab(!\regmem|regMemory[10][3]~q ),
	.datac(!\intMem|instruction [16]),
	.datad(!\regmem|regMemory[9][3]~q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory[11][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux28~5 .extended_lut = "off";
defparam \regmem|Mux28~5 .lut_mask = 64'h505F3030505F3F3F;
defparam \regmem|Mux28~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N27
cyclonev_lcell_comb \regmem|regMemory[3][3]~feeder (
// Equation(s):
// \regmem|regMemory[3][3]~feeder_combout  = ( \memToRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[3][3]~feeder .extended_lut = "off";
defparam \regmem|regMemory[3][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \regmem|regMemory[3][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \regmem|regMemory[2][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N45
cyclonev_lcell_comb \regmem|regMemory[1][3]~feeder (
// Equation(s):
// \regmem|regMemory[1][3]~feeder_combout  = ( \memToRegMux|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[1][3]~feeder .extended_lut = "off";
defparam \regmem|regMemory[1][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N47
dffeas \regmem|regMemory[1][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N57
cyclonev_lcell_comb \regmem|Mux28~6 (
// Equation(s):
// \regmem|Mux28~6_combout  = ( \intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[3][3]~q  ) ) ) # ( !\intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[2][3]~q  ) ) ) # ( 
// \intMem|instruction [16] & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[1][3]~q  ) ) )

	.dataa(!\regmem|regMemory[3][3]~q ),
	.datab(!\regmem|regMemory[2][3]~q ),
	.datac(!\regmem|regMemory[1][3]~q ),
	.datad(gnd),
	.datae(!\intMem|instruction [16]),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux28~6 .extended_lut = "off";
defparam \regmem|Mux28~6 .lut_mask = 64'h00000F0F33335555;
defparam \regmem|Mux28~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N48
cyclonev_lcell_comb \regmem|Mux28~9 (
// Equation(s):
// \regmem|Mux28~9_combout  = ( \regmem|Mux28~5_combout  & ( \regmem|Mux28~6_combout  & ( (!\intMem|instruction [18]) # ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux28~8_combout )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux28~7_combout 
// )))) ) ) ) # ( !\regmem|Mux28~5_combout  & ( \regmem|Mux28~6_combout  & ( (!\intMem|instruction [18] & (((!\intMem|instruction[19]~DUPLICATE_q )))) # (\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux28~8_combout )) # 
// (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux28~7_combout ))))) ) ) ) # ( \regmem|Mux28~5_combout  & ( !\regmem|Mux28~6_combout  & ( (!\intMem|instruction [18] & (((\intMem|instruction[19]~DUPLICATE_q )))) # (\intMem|instruction [18] & 
// ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux28~8_combout )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux28~7_combout ))))) ) ) ) # ( !\regmem|Mux28~5_combout  & ( !\regmem|Mux28~6_combout  & ( (\intMem|instruction [18] & 
// ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux28~8_combout )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux28~7_combout ))))) ) ) )

	.dataa(!\regmem|Mux28~8_combout ),
	.datab(!\intMem|instruction [18]),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\regmem|Mux28~7_combout ),
	.datae(!\regmem|Mux28~5_combout ),
	.dataf(!\regmem|Mux28~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux28~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux28~9 .extended_lut = "off";
defparam \regmem|Mux28~9 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \regmem|Mux28~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N0
cyclonev_lcell_comb \ulaIn1|Mux3~0 (
// Equation(s):
// \ulaIn1|Mux3~0_combout  = ( \control|in1Mux [0] & ( \regmem|Mux28~9_combout  & ( \intMem|instruction[3]~DUPLICATE_q  ) ) ) # ( !\control|in1Mux [0] & ( \regmem|Mux28~9_combout  & ( (!\control|in1Mux [1] & (((!\intMem|instruction [20]) # 
// (\regmem|Mux28~4_combout )))) # (\control|in1Mux [1] & (\intMem|instruction[3]~DUPLICATE_q )) ) ) ) # ( \control|in1Mux [0] & ( !\regmem|Mux28~9_combout  & ( \intMem|instruction[3]~DUPLICATE_q  ) ) ) # ( !\control|in1Mux [0] & ( !\regmem|Mux28~9_combout  
// & ( (!\control|in1Mux [1] & (((\regmem|Mux28~4_combout  & \intMem|instruction [20])))) # (\control|in1Mux [1] & (\intMem|instruction[3]~DUPLICATE_q )) ) ) )

	.dataa(!\intMem|instruction[3]~DUPLICATE_q ),
	.datab(!\control|in1Mux [1]),
	.datac(!\regmem|Mux28~4_combout ),
	.datad(!\intMem|instruction [20]),
	.datae(!\control|in1Mux [0]),
	.dataf(!\regmem|Mux28~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux3~0 .extended_lut = "off";
defparam \ulaIn1|Mux3~0 .lut_mask = 64'h111D5555DD1D5555;
defparam \ulaIn1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N54
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[3] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [3] = (!\ulaIn1|Mux32~0_combout  & ((\ulaIn1|ulaIn1MuxOut [3]))) # (\ulaIn1|Mux32~0_combout  & (\ulaIn1|Mux3~0_combout ))

	.dataa(gnd),
	.datab(!\ulaIn1|Mux3~0_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [3]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[3] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[3] .lut_mask = 64'h0F330F330F330F33;
defparam \ulaIn1|ulaIn1MuxOut[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N15
cyclonev_lcell_comb \regmem|Mux60~0 (
// Equation(s):
// \regmem|Mux60~0_combout  = ( \intMem|instruction[24]~DUPLICATE_q  & ( \intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[28][3]~q  ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( \intMem|instruction[23]~DUPLICATE_q  & ( 
// \regmem|regMemory[20][3]~q  ) ) ) # ( \intMem|instruction[24]~DUPLICATE_q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[24][3]~q  ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( 
// \regmem|regMemory[16][3]~q  ) ) )

	.dataa(!\regmem|regMemory[28][3]~q ),
	.datab(!\regmem|regMemory[16][3]~q ),
	.datac(!\regmem|regMemory[24][3]~q ),
	.datad(!\regmem|regMemory[20][3]~q ),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux60~0 .extended_lut = "off";
defparam \regmem|Mux60~0 .lut_mask = 64'h33330F0F00FF5555;
defparam \regmem|Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N51
cyclonev_lcell_comb \regmem|Mux60~2 (
// Equation(s):
// \regmem|Mux60~2_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[22][3]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q ) # (\regmem|regMemory[30][3]~q ) ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[22][3]~q  & 
// ( (!\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[18][3]~q ))) # (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[26][3]~q )) ) ) ) # ( \intMem|instruction[23]~DUPLICATE_q  & ( !\regmem|regMemory[22][3]~q  & ( 
// (\regmem|regMemory[30][3]~q  & \intMem|instruction[24]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\regmem|regMemory[22][3]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[18][3]~q ))) # 
// (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[26][3]~q )) ) ) )

	.dataa(!\regmem|regMemory[26][3]~q ),
	.datab(!\regmem|regMemory[30][3]~q ),
	.datac(!\intMem|instruction[24]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[18][3]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[22][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux60~2 .extended_lut = "off";
defparam \regmem|Mux60~2 .lut_mask = 64'h05F5030305F5F3F3;
defparam \regmem|Mux60~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N57
cyclonev_lcell_comb \regmem|Mux60~3 (
// Equation(s):
// \regmem|Mux60~3_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[31][3]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[27][3]~q  ) ) ) # ( \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[23][3]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[19][3]~q  ) ) )

	.dataa(!\regmem|regMemory[31][3]~q ),
	.datab(!\regmem|regMemory[23][3]~q ),
	.datac(!\regmem|regMemory[19][3]~q ),
	.datad(!\regmem|regMemory[27][3]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux60~3 .extended_lut = "off";
defparam \regmem|Mux60~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \regmem|Mux60~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N9
cyclonev_lcell_comb \regmem|Mux60~1 (
// Equation(s):
// \regmem|Mux60~1_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[29][3]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[25][3]~q  ) ) ) # ( \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[21][3]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[17][3]~q  ) ) )

	.dataa(!\regmem|regMemory[21][3]~q ),
	.datab(!\regmem|regMemory[17][3]~q ),
	.datac(!\regmem|regMemory[25][3]~q ),
	.datad(!\regmem|regMemory[29][3]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux60~1 .extended_lut = "off";
defparam \regmem|Mux60~1 .lut_mask = 64'h333355550F0F00FF;
defparam \regmem|Mux60~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N30
cyclonev_lcell_comb \regmem|Mux60~4 (
// Equation(s):
// \regmem|Mux60~4_combout  = ( \regmem|Mux60~3_combout  & ( \regmem|Mux60~1_combout  & ( ((!\intMem|instruction [22] & (\regmem|Mux60~0_combout )) # (\intMem|instruction [22] & ((\regmem|Mux60~2_combout )))) # (\intMem|instruction[21]~DUPLICATE_q ) ) ) ) # 
// ( !\regmem|Mux60~3_combout  & ( \regmem|Mux60~1_combout  & ( (!\intMem|instruction [22] & (((\regmem|Mux60~0_combout )) # (\intMem|instruction[21]~DUPLICATE_q ))) # (\intMem|instruction [22] & (!\intMem|instruction[21]~DUPLICATE_q  & 
// ((\regmem|Mux60~2_combout )))) ) ) ) # ( \regmem|Mux60~3_combout  & ( !\regmem|Mux60~1_combout  & ( (!\intMem|instruction [22] & (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux60~0_combout ))) # (\intMem|instruction [22] & (((\regmem|Mux60~2_combout 
// )) # (\intMem|instruction[21]~DUPLICATE_q ))) ) ) ) # ( !\regmem|Mux60~3_combout  & ( !\regmem|Mux60~1_combout  & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction [22] & (\regmem|Mux60~0_combout )) # (\intMem|instruction [22] & 
// ((\regmem|Mux60~2_combout ))))) ) ) )

	.dataa(!\intMem|instruction [22]),
	.datab(!\intMem|instruction[21]~DUPLICATE_q ),
	.datac(!\regmem|Mux60~0_combout ),
	.datad(!\regmem|Mux60~2_combout ),
	.datae(!\regmem|Mux60~3_combout ),
	.dataf(!\regmem|Mux60~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux60~4 .extended_lut = "off";
defparam \regmem|Mux60~4 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \regmem|Mux60~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N33
cyclonev_lcell_comb \regmem|Mux60~8 (
// Equation(s):
// \regmem|Mux60~8_combout  = ( \regmem|regMemory[8][3]~q  & ( \regmem|regMemory[10][3]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q ) # ((!\intMem|instruction [22] & ((\regmem|regMemory[9][3]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[11][3]~q 
// ))) ) ) ) # ( !\regmem|regMemory[8][3]~q  & ( \regmem|regMemory[10][3]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (((\intMem|instruction [22])))) # (\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction [22] & ((\regmem|regMemory[9][3]~q ))) 
// # (\intMem|instruction [22] & (\regmem|regMemory[11][3]~q )))) ) ) ) # ( \regmem|regMemory[8][3]~q  & ( !\regmem|regMemory[10][3]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (((!\intMem|instruction [22])))) # (\intMem|instruction[21]~DUPLICATE_q  & 
// ((!\intMem|instruction [22] & ((\regmem|regMemory[9][3]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[11][3]~q )))) ) ) ) # ( !\regmem|regMemory[8][3]~q  & ( !\regmem|regMemory[10][3]~q  & ( (\intMem|instruction[21]~DUPLICATE_q  & 
// ((!\intMem|instruction [22] & ((\regmem|regMemory[9][3]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[11][3]~q )))) ) ) )

	.dataa(!\regmem|regMemory[11][3]~q ),
	.datab(!\intMem|instruction[21]~DUPLICATE_q ),
	.datac(!\intMem|instruction [22]),
	.datad(!\regmem|regMemory[9][3]~q ),
	.datae(!\regmem|regMemory[8][3]~q ),
	.dataf(!\regmem|regMemory[10][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux60~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux60~8 .extended_lut = "off";
defparam \regmem|Mux60~8 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \regmem|Mux60~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N3
cyclonev_lcell_comb \regmem|Mux60~9 (
// Equation(s):
// \regmem|Mux60~9_combout  = ( \intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[15][3]~q  ) ) ) # ( !\intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[13][3]~q  ) ) ) # ( 
// \intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[14][3]~q  ) ) ) # ( !\intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[12][3]~q  ) ) )

	.dataa(!\regmem|regMemory[12][3]~q ),
	.datab(!\regmem|regMemory[13][3]~q ),
	.datac(!\regmem|regMemory[15][3]~q ),
	.datad(!\regmem|regMemory[14][3]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux60~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux60~9 .extended_lut = "off";
defparam \regmem|Mux60~9 .lut_mask = 64'h555500FF33330F0F;
defparam \regmem|Mux60~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N0
cyclonev_lcell_comb \regmem|Mux60~10 (
// Equation(s):
// \regmem|Mux60~10_combout  = ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|Mux60~9_combout  & ( (!\intMem|instruction[25]~DUPLICATE_q  & ((\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|Mux60~8_combout ))) ) ) ) # ( 
// \intMem|instruction[24]~DUPLICATE_q  & ( !\regmem|Mux60~9_combout  & ( (!\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux60~8_combout  & !\intMem|instruction[23]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux60~8_combout ),
	.datad(!\intMem|instruction[23]~DUPLICATE_q ),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\regmem|Mux60~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux60~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux60~10 .extended_lut = "off";
defparam \regmem|Mux60~10 .lut_mask = 64'h00000C0000000CCC;
defparam \regmem|Mux60~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N12
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[3]~3 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[3]~3_combout  = ( \regmem|Mux60~7_combout  & ( \regmem|Mux60~10_combout  & ( (\control|in2Mux~combout  & !\intMem|instruction [8]) ) ) ) # ( !\regmem|Mux60~7_combout  & ( \regmem|Mux60~10_combout  & ( (\control|in2Mux~combout  & 
// !\intMem|instruction [8]) ) ) ) # ( \regmem|Mux60~7_combout  & ( !\regmem|Mux60~10_combout  & ( (\control|in2Mux~combout  & !\intMem|instruction [8]) ) ) ) # ( !\regmem|Mux60~7_combout  & ( !\regmem|Mux60~10_combout  & ( (!\control|in2Mux~combout  & 
// ((!\intMem|instruction[25]~DUPLICATE_q ) # ((!\regmem|Mux60~4_combout )))) # (\control|in2Mux~combout  & (((!\intMem|instruction [8])))) ) ) )

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux60~4_combout ),
	.datad(!\intMem|instruction [8]),
	.datae(!\regmem|Mux60~7_combout ),
	.dataf(!\regmem|Mux60~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[3]~3 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[3]~3 .lut_mask = 64'hFBC8330033003300;
defparam \ulaIn2|ulaIn2MuxOut[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N45
cyclonev_lcell_comb \ula|Mux28~4 (
// Equation(s):
// \ula|Mux28~4_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \control|aluOp [0] & ( (!\control|aluOp [2] & (!\ulaIn1|ulaIn1MuxOut [3] $ (!\control|aluOp [1]))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \control|aluOp [0] & ( (!\control|aluOp 
// [1] & !\control|aluOp [2]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( !\control|aluOp [0] & ( (\ulaIn1|ulaIn1MuxOut [3] & (\control|aluOp [1] & !\control|aluOp [2])) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( !\control|aluOp [0] & ( 
// (!\control|aluOp [2] & (!\ulaIn1|ulaIn1MuxOut [3] $ (!\control|aluOp [1]))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [3]),
	.datab(!\control|aluOp [1]),
	.datac(!\control|aluOp [2]),
	.datad(gnd),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~4 .extended_lut = "off";
defparam \ula|Mux28~4 .lut_mask = 64'h60601010C0C06060;
defparam \ula|Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y14_N51
cyclonev_lcell_comb \regmem|regMemory[4][2]~feeder (
// Equation(s):
// \regmem|regMemory[4][2]~feeder_combout  = ( \memToRegMux|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[4][2]~feeder .extended_lut = "off";
defparam \regmem|regMemory[4][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N53
dffeas \regmem|regMemory[4][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N42
cyclonev_lcell_comb \regmem|regMemory[5][2]~feeder (
// Equation(s):
// \regmem|regMemory[5][2]~feeder_combout  = ( \memToRegMux|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[5][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[5][2]~feeder .extended_lut = "off";
defparam \regmem|regMemory[5][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[5][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N44
dffeas \regmem|regMemory[5][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N38
dffeas \regmem|regMemory[7][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N20
dffeas \regmem|regMemory[6][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N24
cyclonev_lcell_comb \regmem|Mux29~8 (
// Equation(s):
// \regmem|Mux29~8_combout  = ( \intMem|instruction [16] & ( \intMem|instruction [17] & ( \regmem|regMemory[7][2]~q  ) ) ) # ( !\intMem|instruction [16] & ( \intMem|instruction [17] & ( \regmem|regMemory[6][2]~q  ) ) ) # ( \intMem|instruction [16] & ( 
// !\intMem|instruction [17] & ( \regmem|regMemory[5][2]~q  ) ) ) # ( !\intMem|instruction [16] & ( !\intMem|instruction [17] & ( \regmem|regMemory[4][2]~q  ) ) )

	.dataa(!\regmem|regMemory[4][2]~q ),
	.datab(!\regmem|regMemory[5][2]~q ),
	.datac(!\regmem|regMemory[7][2]~q ),
	.datad(!\regmem|regMemory[6][2]~q ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\intMem|instruction [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux29~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux29~8 .extended_lut = "off";
defparam \regmem|Mux29~8 .lut_mask = 64'h5555333300FF0F0F;
defparam \regmem|Mux29~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N54
cyclonev_lcell_comb \regmem|regMemory[13][2]~feeder (
// Equation(s):
// \regmem|regMemory[13][2]~feeder_combout  = ( \memToRegMux|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[13][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[13][2]~feeder .extended_lut = "off";
defparam \regmem|regMemory[13][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[13][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N56
dffeas \regmem|regMemory[13][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[13][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N32
dffeas \regmem|regMemory[14][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N5
dffeas \regmem|regMemory[12][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N20
dffeas \regmem|regMemory[15][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N27
cyclonev_lcell_comb \regmem|Mux29~7 (
// Equation(s):
// \regmem|Mux29~7_combout  = ( \regmem|regMemory[12][2]~q  & ( \regmem|regMemory[15][2]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (((!\intMem|instruction[17]~DUPLICATE_q ) # (\regmem|regMemory[14][2]~q )))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (((\intMem|instruction[17]~DUPLICATE_q )) # (\regmem|regMemory[13][2]~q ))) ) ) ) # ( !\regmem|regMemory[12][2]~q  & ( \regmem|regMemory[15][2]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (((\intMem|instruction[17]~DUPLICATE_q  & 
// \regmem|regMemory[14][2]~q )))) # (\intMem|instruction[16]~DUPLICATE_q  & (((\intMem|instruction[17]~DUPLICATE_q )) # (\regmem|regMemory[13][2]~q ))) ) ) ) # ( \regmem|regMemory[12][2]~q  & ( !\regmem|regMemory[15][2]~q  & ( 
// (!\intMem|instruction[16]~DUPLICATE_q  & (((!\intMem|instruction[17]~DUPLICATE_q ) # (\regmem|regMemory[14][2]~q )))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[13][2]~q  & (!\intMem|instruction[17]~DUPLICATE_q ))) ) ) ) # ( 
// !\regmem|regMemory[12][2]~q  & ( !\regmem|regMemory[15][2]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (((\intMem|instruction[17]~DUPLICATE_q  & \regmem|regMemory[14][2]~q )))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[13][2]~q  & 
// (!\intMem|instruction[17]~DUPLICATE_q ))) ) ) )

	.dataa(!\regmem|regMemory[13][2]~q ),
	.datab(!\intMem|instruction[16]~DUPLICATE_q ),
	.datac(!\intMem|instruction[17]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[14][2]~q ),
	.datae(!\regmem|regMemory[12][2]~q ),
	.dataf(!\regmem|regMemory[15][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux29~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux29~7 .extended_lut = "off";
defparam \regmem|Mux29~7 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \regmem|Mux29~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N32
dffeas \regmem|regMemory[3][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N32
dffeas \regmem|regMemory[1][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N44
dffeas \regmem|regMemory[2][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N18
cyclonev_lcell_comb \regmem|Mux29~6 (
// Equation(s):
// \regmem|Mux29~6_combout  = ( \intMem|instruction [17] & ( \intMem|instruction [16] & ( \regmem|regMemory[3][2]~q  ) ) ) # ( !\intMem|instruction [17] & ( \intMem|instruction [16] & ( \regmem|regMemory[1][2]~q  ) ) ) # ( \intMem|instruction [17] & ( 
// !\intMem|instruction [16] & ( \regmem|regMemory[2][2]~q  ) ) )

	.dataa(!\regmem|regMemory[3][2]~q ),
	.datab(!\regmem|regMemory[1][2]~q ),
	.datac(!\regmem|regMemory[2][2]~q ),
	.datad(gnd),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux29~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux29~6 .extended_lut = "off";
defparam \regmem|Mux29~6 .lut_mask = 64'h00000F0F33335555;
defparam \regmem|Mux29~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N54
cyclonev_lcell_comb \regmem|regMemory[9][2]~feeder (
// Equation(s):
// \regmem|regMemory[9][2]~feeder_combout  = ( \memToRegMux|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[9][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[9][2]~feeder .extended_lut = "off";
defparam \regmem|regMemory[9][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[9][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N56
dffeas \regmem|regMemory[9][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N44
dffeas \regmem|regMemory[8][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N14
dffeas \regmem|regMemory[11][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N56
dffeas \regmem|regMemory[10][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N15
cyclonev_lcell_comb \regmem|Mux29~5 (
// Equation(s):
// \regmem|Mux29~5_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[10][2]~q  & ( (!\intMem|instruction [16]) # (\regmem|regMemory[11][2]~q ) ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[10][2]~q  & ( 
// (!\intMem|instruction [16] & ((\regmem|regMemory[8][2]~q ))) # (\intMem|instruction [16] & (\regmem|regMemory[9][2]~q )) ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\regmem|regMemory[10][2]~q  & ( (\regmem|regMemory[11][2]~q  & \intMem|instruction 
// [16]) ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\regmem|regMemory[10][2]~q  & ( (!\intMem|instruction [16] & ((\regmem|regMemory[8][2]~q ))) # (\intMem|instruction [16] & (\regmem|regMemory[9][2]~q )) ) ) )

	.dataa(!\regmem|regMemory[9][2]~q ),
	.datab(!\regmem|regMemory[8][2]~q ),
	.datac(!\regmem|regMemory[11][2]~q ),
	.datad(!\intMem|instruction [16]),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[10][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux29~5 .extended_lut = "off";
defparam \regmem|Mux29~5 .lut_mask = 64'h3355000F3355FF0F;
defparam \regmem|Mux29~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N6
cyclonev_lcell_comb \regmem|Mux29~9 (
// Equation(s):
// \regmem|Mux29~9_combout  = ( \regmem|Mux29~6_combout  & ( \regmem|Mux29~5_combout  & ( (!\intMem|instruction [18]) # ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux29~8_combout )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux29~7_combout 
// )))) ) ) ) # ( !\regmem|Mux29~6_combout  & ( \regmem|Mux29~5_combout  & ( (!\intMem|instruction [18] & (((\intMem|instruction[19]~DUPLICATE_q )))) # (\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux29~8_combout )) # 
// (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux29~7_combout ))))) ) ) ) # ( \regmem|Mux29~6_combout  & ( !\regmem|Mux29~5_combout  & ( (!\intMem|instruction [18] & (((!\intMem|instruction[19]~DUPLICATE_q )))) # (\intMem|instruction [18] & 
// ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux29~8_combout )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux29~7_combout ))))) ) ) ) # ( !\regmem|Mux29~6_combout  & ( !\regmem|Mux29~5_combout  & ( (\intMem|instruction [18] & 
// ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux29~8_combout )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux29~7_combout ))))) ) ) )

	.dataa(!\regmem|Mux29~8_combout ),
	.datab(!\intMem|instruction [18]),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\regmem|Mux29~7_combout ),
	.datae(!\regmem|Mux29~6_combout ),
	.dataf(!\regmem|Mux29~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux29~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux29~9 .extended_lut = "off";
defparam \regmem|Mux29~9 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \regmem|Mux29~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N30
cyclonev_lcell_comb \regmem|regMemory[30][2]~feeder (
// Equation(s):
// \regmem|regMemory[30][2]~feeder_combout  = ( \memToRegMux|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[30][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[30][2]~feeder .extended_lut = "off";
defparam \regmem|regMemory[30][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[30][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N32
dffeas \regmem|regMemory[30][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[30][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N47
dffeas \regmem|regMemory[18][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N10
dffeas \regmem|regMemory[26][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N14
dffeas \regmem|regMemory[22][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N54
cyclonev_lcell_comb \regmem|Mux29~2 (
// Equation(s):
// \regmem|Mux29~2_combout  = ( \regmem|regMemory[26][2]~q  & ( \regmem|regMemory[22][2]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|regMemory[18][2]~q ) # (\intMem|instruction [18])))) # (\intMem|instruction[19]~DUPLICATE_q  & 
// (((!\intMem|instruction [18])) # (\regmem|regMemory[30][2]~q ))) ) ) ) # ( !\regmem|regMemory[26][2]~q  & ( \regmem|regMemory[22][2]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|regMemory[18][2]~q ) # (\intMem|instruction [18])))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[30][2]~q  & (\intMem|instruction [18]))) ) ) ) # ( \regmem|regMemory[26][2]~q  & ( !\regmem|regMemory[22][2]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18] & 
// \regmem|regMemory[18][2]~q )))) # (\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18])) # (\regmem|regMemory[30][2]~q ))) ) ) ) # ( !\regmem|regMemory[26][2]~q  & ( !\regmem|regMemory[22][2]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & 
// (((!\intMem|instruction [18] & \regmem|regMemory[18][2]~q )))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[30][2]~q  & (\intMem|instruction [18]))) ) ) )

	.dataa(!\intMem|instruction[19]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[30][2]~q ),
	.datac(!\intMem|instruction [18]),
	.datad(!\regmem|regMemory[18][2]~q ),
	.datae(!\regmem|regMemory[26][2]~q ),
	.dataf(!\regmem|regMemory[22][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux29~2 .extended_lut = "off";
defparam \regmem|Mux29~2 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \regmem|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N38
dffeas \regmem|regMemory[23][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N20
dffeas \regmem|regMemory[19][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N44
dffeas \regmem|regMemory[27][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N6
cyclonev_lcell_comb \regmem|Mux29~3 (
// Equation(s):
// \regmem|Mux29~3_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( \regmem|regMemory[31][2]~q  & ( (\intMem|instruction [19]) # (\regmem|regMemory[23][2]~q ) ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( \regmem|regMemory[31][2]~q  & ( 
// (!\intMem|instruction [19] & (\regmem|regMemory[19][2]~q )) # (\intMem|instruction [19] & ((\regmem|regMemory[27][2]~q ))) ) ) ) # ( \intMem|instruction[18]~DUPLICATE_q  & ( !\regmem|regMemory[31][2]~q  & ( (\regmem|regMemory[23][2]~q  & 
// !\intMem|instruction [19]) ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( !\regmem|regMemory[31][2]~q  & ( (!\intMem|instruction [19] & (\regmem|regMemory[19][2]~q )) # (\intMem|instruction [19] & ((\regmem|regMemory[27][2]~q ))) ) ) )

	.dataa(!\regmem|regMemory[23][2]~q ),
	.datab(!\regmem|regMemory[19][2]~q ),
	.datac(!\intMem|instruction [19]),
	.datad(!\regmem|regMemory[27][2]~q ),
	.datae(!\intMem|instruction[18]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[31][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux29~3 .extended_lut = "off";
defparam \regmem|Mux29~3 .lut_mask = 64'h303F5050303F5F5F;
defparam \regmem|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y14_N30
cyclonev_lcell_comb \regmem|regMemory[29][2]~feeder (
// Equation(s):
// \regmem|regMemory[29][2]~feeder_combout  = ( \memToRegMux|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[29][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[29][2]~feeder .extended_lut = "off";
defparam \regmem|regMemory[29][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[29][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N32
dffeas \regmem|regMemory[29][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[29][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N32
dffeas \regmem|regMemory[21][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N35
dffeas \regmem|regMemory[25][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N0
cyclonev_lcell_comb \regmem|regMemory[17][2]~feeder (
// Equation(s):
// \regmem|regMemory[17][2]~feeder_combout  = ( \memToRegMux|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[17][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[17][2]~feeder .extended_lut = "off";
defparam \regmem|regMemory[17][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[17][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N1
dffeas \regmem|regMemory[17][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[17][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y14_N0
cyclonev_lcell_comb \regmem|Mux29~1 (
// Equation(s):
// \regmem|Mux29~1_combout  = ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[17][2]~q  & ( (!\intMem|instruction [18] & ((\regmem|regMemory[25][2]~q ))) # (\intMem|instruction [18] & (\regmem|regMemory[29][2]~q )) ) ) ) # ( 
// !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[17][2]~q  & ( (!\intMem|instruction [18]) # (\regmem|regMemory[21][2]~q ) ) ) ) # ( \intMem|instruction[19]~DUPLICATE_q  & ( !\regmem|regMemory[17][2]~q  & ( (!\intMem|instruction [18] & 
// ((\regmem|regMemory[25][2]~q ))) # (\intMem|instruction [18] & (\regmem|regMemory[29][2]~q )) ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( !\regmem|regMemory[17][2]~q  & ( (\intMem|instruction [18] & \regmem|regMemory[21][2]~q ) ) ) )

	.dataa(!\intMem|instruction [18]),
	.datab(!\regmem|regMemory[29][2]~q ),
	.datac(!\regmem|regMemory[21][2]~q ),
	.datad(!\regmem|regMemory[25][2]~q ),
	.datae(!\intMem|instruction[19]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[17][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux29~1 .extended_lut = "off";
defparam \regmem|Mux29~1 .lut_mask = 64'h050511BBAFAF11BB;
defparam \regmem|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N0
cyclonev_lcell_comb \regmem|regMemory[28][2]~feeder (
// Equation(s):
// \regmem|regMemory[28][2]~feeder_combout  = ( \memToRegMux|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[28][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[28][2]~feeder .extended_lut = "off";
defparam \regmem|regMemory[28][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[28][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y14_N2
dffeas \regmem|regMemory[28][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[28][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y14_N27
cyclonev_lcell_comb \regmem|regMemory[20][2]~feeder (
// Equation(s):
// \regmem|regMemory[20][2]~feeder_combout  = ( \memToRegMux|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[20][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[20][2]~feeder .extended_lut = "off";
defparam \regmem|regMemory[20][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[20][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \regmem|regMemory[20][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[20][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N53
dffeas \regmem|regMemory[24][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N9
cyclonev_lcell_comb \regmem|regMemory[16][2]~feeder (
// Equation(s):
// \regmem|regMemory[16][2]~feeder_combout  = ( \memToRegMux|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[16][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[16][2]~feeder .extended_lut = "off";
defparam \regmem|regMemory[16][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[16][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N11
dffeas \regmem|regMemory[16][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[16][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N45
cyclonev_lcell_comb \regmem|Mux29~0 (
// Equation(s):
// \regmem|Mux29~0_combout  = ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[16][2]~q  & ( (!\intMem|instruction [18] & ((\regmem|regMemory[24][2]~q ))) # (\intMem|instruction [18] & (\regmem|regMemory[28][2]~q )) ) ) ) # ( 
// !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[16][2]~q  & ( (!\intMem|instruction [18]) # (\regmem|regMemory[20][2]~q ) ) ) ) # ( \intMem|instruction[19]~DUPLICATE_q  & ( !\regmem|regMemory[16][2]~q  & ( (!\intMem|instruction [18] & 
// ((\regmem|regMemory[24][2]~q ))) # (\intMem|instruction [18] & (\regmem|regMemory[28][2]~q )) ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( !\regmem|regMemory[16][2]~q  & ( (\regmem|regMemory[20][2]~q  & \intMem|instruction [18]) ) ) )

	.dataa(!\regmem|regMemory[28][2]~q ),
	.datab(!\regmem|regMemory[20][2]~q ),
	.datac(!\intMem|instruction [18]),
	.datad(!\regmem|regMemory[24][2]~q ),
	.datae(!\intMem|instruction[19]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[16][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux29~0 .extended_lut = "off";
defparam \regmem|Mux29~0 .lut_mask = 64'h030305F5F3F305F5;
defparam \regmem|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N33
cyclonev_lcell_comb \regmem|Mux29~4 (
// Equation(s):
// \regmem|Mux29~4_combout  = ( \regmem|Mux29~1_combout  & ( \regmem|Mux29~0_combout  & ( (!\intMem|instruction[17]~DUPLICATE_q ) # ((!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|Mux29~2_combout )) # (\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|Mux29~3_combout )))) ) ) ) # ( !\regmem|Mux29~1_combout  & ( \regmem|Mux29~0_combout  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (!\intMem|instruction[16]~DUPLICATE_q )) # (\intMem|instruction[17]~DUPLICATE_q  & 
// ((!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|Mux29~2_combout )) # (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|Mux29~3_combout ))))) ) ) ) # ( \regmem|Mux29~1_combout  & ( !\regmem|Mux29~0_combout  & ( (!\intMem|instruction[17]~DUPLICATE_q  & 
// (\intMem|instruction[16]~DUPLICATE_q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|Mux29~2_combout )) # (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|Mux29~3_combout ))))) ) ) ) # ( 
// !\regmem|Mux29~1_combout  & ( !\regmem|Mux29~0_combout  & ( (\intMem|instruction[17]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|Mux29~2_combout )) # (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|Mux29~3_combout ))))) ) ) )

	.dataa(!\intMem|instruction[17]~DUPLICATE_q ),
	.datab(!\intMem|instruction[16]~DUPLICATE_q ),
	.datac(!\regmem|Mux29~2_combout ),
	.datad(!\regmem|Mux29~3_combout ),
	.datae(!\regmem|Mux29~1_combout ),
	.dataf(!\regmem|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux29~4 .extended_lut = "off";
defparam \regmem|Mux29~4 .lut_mask = 64'h041526378C9DAEBF;
defparam \regmem|Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N48
cyclonev_lcell_comb \ulaIn1|Mux2~0 (
// Equation(s):
// \ulaIn1|Mux2~0_combout  = ( \control|in1Mux [0] & ( \regmem|Mux29~4_combout  & ( \intMem|instruction[2]~DUPLICATE_q  ) ) ) # ( !\control|in1Mux [0] & ( \regmem|Mux29~4_combout  & ( (!\control|in1Mux [1] & (((\regmem|Mux29~9_combout ) # 
// (\intMem|instruction [20])))) # (\control|in1Mux [1] & (\intMem|instruction[2]~DUPLICATE_q )) ) ) ) # ( \control|in1Mux [0] & ( !\regmem|Mux29~4_combout  & ( \intMem|instruction[2]~DUPLICATE_q  ) ) ) # ( !\control|in1Mux [0] & ( !\regmem|Mux29~4_combout  
// & ( (!\control|in1Mux [1] & (((!\intMem|instruction [20] & \regmem|Mux29~9_combout )))) # (\control|in1Mux [1] & (\intMem|instruction[2]~DUPLICATE_q )) ) ) )

	.dataa(!\intMem|instruction[2]~DUPLICATE_q ),
	.datab(!\control|in1Mux [1]),
	.datac(!\intMem|instruction [20]),
	.datad(!\regmem|Mux29~9_combout ),
	.datae(!\control|in1Mux [0]),
	.dataf(!\regmem|Mux29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux2~0 .extended_lut = "off";
defparam \ulaIn1|Mux2~0 .lut_mask = 64'h11D155551DDD5555;
defparam \ulaIn1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N18
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[2] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [2] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux2~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux2~0_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [2]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[2] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[2] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \ulaIn1|ulaIn1MuxOut[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N27
cyclonev_lcell_comb \ula|Mux29~4 (
// Equation(s):
// \ula|Mux29~4_combout  = ( \control|aluOp [1] & ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( (!\control|aluOp [2] & (!\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [2]))) ) ) ) # ( !\control|aluOp [1] & ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( (!\control|aluOp 
// [2] & (\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [2])) ) ) ) # ( \control|aluOp [1] & ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( (!\control|aluOp [2] & (!\control|aluOp [0] & !\ulaIn1|ulaIn1MuxOut [2])) ) ) ) # ( !\control|aluOp [1] & ( 
// !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( (!\control|aluOp [2] & ((\ulaIn1|ulaIn1MuxOut [2]) # (\control|aluOp [0]))) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(!\ulaIn1|ulaIn1MuxOut [2]),
	.datae(!\control|aluOp [1]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~4 .extended_lut = "off";
defparam \ula|Mux29~4 .lut_mask = 64'h0AAAA000000A0AA0;
defparam \ula|Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N33
cyclonev_lcell_comb \ula|Mux14~0 (
// Equation(s):
// \ula|Mux14~0_combout  = ( \control|aluOp [2] & ( (!\control|aluOp [1] & !\control|aluOp [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [1]),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\control|aluOp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~0 .extended_lut = "off";
defparam \ula|Mux14~0 .lut_mask = 64'h00000000F000F000;
defparam \ula|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N36
cyclonev_lcell_comb \ula|Mux11~8 (
// Equation(s):
// \ula|Mux11~8_combout  = ( \control|aluOp [1] & ( \control|aluOp [2] ) ) # ( !\control|aluOp [1] & ( (\control|aluOp [0] & \control|aluOp [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(!\control|aluOp [2]),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~8 .extended_lut = "off";
defparam \ula|Mux11~8 .lut_mask = 64'h000F000F00FF00FF;
defparam \ula|Mux11~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N23
dffeas \regmem|regMemory[3][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N44
dffeas \regmem|regMemory[2][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N45
cyclonev_lcell_comb \regmem|Mux50~8 (
// Equation(s):
// \regmem|Mux50~8_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[1][13]~q  & ( (!\intMem|instruction[22]~DUPLICATE_q ) # (\regmem|regMemory[3][13]~q ) ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[1][13]~q  & 
// ( (\regmem|regMemory[2][13]~q  & \intMem|instruction[22]~DUPLICATE_q ) ) ) ) # ( \intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[1][13]~q  & ( (\regmem|regMemory[3][13]~q  & \intMem|instruction[22]~DUPLICATE_q ) ) ) ) # ( 
// !\intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[1][13]~q  & ( (\regmem|regMemory[2][13]~q  & \intMem|instruction[22]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[3][13]~q ),
	.datab(!\regmem|regMemory[2][13]~q ),
	.datac(gnd),
	.datad(!\intMem|instruction[22]~DUPLICATE_q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux50~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux50~8 .extended_lut = "off";
defparam \regmem|Mux50~8 .lut_mask = 64'h003300550033FF55;
defparam \regmem|Mux50~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N26
dffeas \regmem|regMemory[15][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N26
dffeas \regmem|regMemory[12][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N11
dffeas \regmem|regMemory[14][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N38
dffeas \regmem|regMemory[13][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N39
cyclonev_lcell_comb \regmem|Mux50~6 (
// Equation(s):
// \regmem|Mux50~6_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[15][13]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[14][13]~q  ) ) ) # ( 
// \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[13][13]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[12][13]~q  ) ) )

	.dataa(!\regmem|regMemory[15][13]~q ),
	.datab(!\regmem|regMemory[12][13]~q ),
	.datac(!\regmem|regMemory[14][13]~q ),
	.datad(!\regmem|regMemory[13][13]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux50~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux50~6 .extended_lut = "off";
defparam \regmem|Mux50~6 .lut_mask = 64'h333300FF0F0F5555;
defparam \regmem|Mux50~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N5
dffeas \regmem|regMemory[6][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N41
dffeas \regmem|regMemory[4][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N2
dffeas \regmem|regMemory[7][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N44
dffeas \regmem|regMemory[5][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N45
cyclonev_lcell_comb \regmem|Mux50~7 (
// Equation(s):
// \regmem|Mux50~7_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[5][13]~q  & ( (!\intMem|instruction [22]) # (\regmem|regMemory[7][13]~q ) ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[5][13]~q  & ( 
// (!\intMem|instruction [22] & ((\regmem|regMemory[4][13]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[6][13]~q )) ) ) ) # ( \intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[5][13]~q  & ( (\intMem|instruction [22] & 
// \regmem|regMemory[7][13]~q ) ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[5][13]~q  & ( (!\intMem|instruction [22] & ((\regmem|regMemory[4][13]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[6][13]~q )) ) ) )

	.dataa(!\regmem|regMemory[6][13]~q ),
	.datab(!\regmem|regMemory[4][13]~q ),
	.datac(!\intMem|instruction [22]),
	.datad(!\regmem|regMemory[7][13]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[5][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux50~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux50~7 .extended_lut = "off";
defparam \regmem|Mux50~7 .lut_mask = 64'h3535000F3535F0FF;
defparam \regmem|Mux50~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y13_N36
cyclonev_lcell_comb \regmem|regMemory[10][13]~feeder (
// Equation(s):
// \regmem|regMemory[10][13]~feeder_combout  = ( \memToRegMux|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[10][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[10][13]~feeder .extended_lut = "off";
defparam \regmem|regMemory[10][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[10][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y13_N38
dffeas \regmem|regMemory[10][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[10][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y13_N12
cyclonev_lcell_comb \regmem|regMemory[11][13]~feeder (
// Equation(s):
// \regmem|regMemory[11][13]~feeder_combout  = ( \memToRegMux|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[11][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[11][13]~feeder .extended_lut = "off";
defparam \regmem|regMemory[11][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[11][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y13_N14
dffeas \regmem|regMemory[11][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[11][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y13_N33
cyclonev_lcell_comb \regmem|regMemory[9][13]~feeder (
// Equation(s):
// \regmem|regMemory[9][13]~feeder_combout  = ( \memToRegMux|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[9][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[9][13]~feeder .extended_lut = "off";
defparam \regmem|regMemory[9][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[9][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y13_N35
dffeas \regmem|regMemory[9][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[9][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N38
dffeas \regmem|regMemory[8][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y13_N54
cyclonev_lcell_comb \regmem|Mux50~5 (
// Equation(s):
// \regmem|Mux50~5_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[11][13]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[10][13]~q  ) ) ) # ( 
// \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[9][13]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[8][13]~q  ) ) )

	.dataa(!\regmem|regMemory[10][13]~q ),
	.datab(!\regmem|regMemory[11][13]~q ),
	.datac(!\regmem|regMemory[9][13]~q ),
	.datad(!\regmem|regMemory[8][13]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux50~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux50~5 .extended_lut = "off";
defparam \regmem|Mux50~5 .lut_mask = 64'h00FF0F0F55553333;
defparam \regmem|Mux50~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N0
cyclonev_lcell_comb \regmem|Mux50~9 (
// Equation(s):
// \regmem|Mux50~9_combout  = ( \regmem|Mux50~7_combout  & ( \regmem|Mux50~5_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (((\regmem|Mux50~8_combout )) # (\intMem|instruction[23]~DUPLICATE_q ))) # (\intMem|instruction[24]~DUPLICATE_q  & 
// ((!\intMem|instruction[23]~DUPLICATE_q ) # ((\regmem|Mux50~6_combout )))) ) ) ) # ( !\regmem|Mux50~7_combout  & ( \regmem|Mux50~5_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux50~8_combout ))) # 
// (\intMem|instruction[24]~DUPLICATE_q  & ((!\intMem|instruction[23]~DUPLICATE_q ) # ((\regmem|Mux50~6_combout )))) ) ) ) # ( \regmem|Mux50~7_combout  & ( !\regmem|Mux50~5_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (((\regmem|Mux50~8_combout )) # 
// (\intMem|instruction[23]~DUPLICATE_q ))) # (\intMem|instruction[24]~DUPLICATE_q  & (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux50~6_combout )))) ) ) ) # ( !\regmem|Mux50~7_combout  & ( !\regmem|Mux50~5_combout  & ( 
// (!\intMem|instruction[24]~DUPLICATE_q  & (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux50~8_combout ))) # (\intMem|instruction[24]~DUPLICATE_q  & (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux50~6_combout )))) ) ) )

	.dataa(!\intMem|instruction[24]~DUPLICATE_q ),
	.datab(!\intMem|instruction[23]~DUPLICATE_q ),
	.datac(!\regmem|Mux50~8_combout ),
	.datad(!\regmem|Mux50~6_combout ),
	.datae(!\regmem|Mux50~7_combout ),
	.dataf(!\regmem|Mux50~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux50~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux50~9 .extended_lut = "off";
defparam \regmem|Mux50~9 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \regmem|Mux50~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N38
dffeas \regmem|regMemory[20][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y11_N24
cyclonev_lcell_comb \regmem|regMemory[28][13]~feeder (
// Equation(s):
// \regmem|regMemory[28][13]~feeder_combout  = ( \memToRegMux|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[28][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[28][13]~feeder .extended_lut = "off";
defparam \regmem|regMemory[28][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[28][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y11_N26
dffeas \regmem|regMemory[28][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[28][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N25
dffeas \regmem|regMemory[16][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N20
dffeas \regmem|regMemory[24][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N20
dffeas \intMem|instruction[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [24]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[24] .is_wysiwyg = "true";
defparam \intMem|instruction[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N21
cyclonev_lcell_comb \regmem|Mux50~0 (
// Equation(s):
// \regmem|Mux50~0_combout  = ( \intMem|instruction [24] & ( \intMem|instruction [23] & ( \regmem|regMemory[28][13]~q  ) ) ) # ( !\intMem|instruction [24] & ( \intMem|instruction [23] & ( \regmem|regMemory[20][13]~q  ) ) ) # ( \intMem|instruction [24] & ( 
// !\intMem|instruction [23] & ( \regmem|regMemory[24][13]~q  ) ) ) # ( !\intMem|instruction [24] & ( !\intMem|instruction [23] & ( \regmem|regMemory[16][13]~q  ) ) )

	.dataa(!\regmem|regMemory[20][13]~q ),
	.datab(!\regmem|regMemory[28][13]~q ),
	.datac(!\regmem|regMemory[16][13]~q ),
	.datad(!\regmem|regMemory[24][13]~q ),
	.datae(!\intMem|instruction [24]),
	.dataf(!\intMem|instruction [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux50~0 .extended_lut = "off";
defparam \regmem|Mux50~0 .lut_mask = 64'h0F0F00FF55553333;
defparam \regmem|Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N56
dffeas \regmem|regMemory[30][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N44
dffeas \regmem|regMemory[26][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N5
dffeas \regmem|regMemory[22][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N27
cyclonev_lcell_comb \regmem|regMemory[18][13]~feeder (
// Equation(s):
// \regmem|regMemory[18][13]~feeder_combout  = \memToRegMux|Mux13~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux13~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[18][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[18][13]~feeder .extended_lut = "off";
defparam \regmem|regMemory[18][13]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[18][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N29
dffeas \regmem|regMemory[18][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[18][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N45
cyclonev_lcell_comb \regmem|Mux50~2 (
// Equation(s):
// \regmem|Mux50~2_combout  = ( \regmem|regMemory[18][13]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[26][13]~q ))) # (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[30][13]~q )) ) ) 
// ) # ( !\regmem|regMemory[18][13]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[26][13]~q ))) # (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[30][13]~q )) ) ) ) # ( 
// \regmem|regMemory[18][13]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[22][13]~q ) ) ) ) # ( !\regmem|regMemory[18][13]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( 
// (\intMem|instruction[23]~DUPLICATE_q  & \regmem|regMemory[22][13]~q ) ) ) )

	.dataa(!\regmem|regMemory[30][13]~q ),
	.datab(!\intMem|instruction[23]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[26][13]~q ),
	.datad(!\regmem|regMemory[22][13]~q ),
	.datae(!\regmem|regMemory[18][13]~q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux50~2 .extended_lut = "off";
defparam \regmem|Mux50~2 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \regmem|Mux50~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N27
cyclonev_lcell_comb \regmem|regMemory[21][13]~feeder (
// Equation(s):
// \regmem|regMemory[21][13]~feeder_combout  = ( \memToRegMux|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[21][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[21][13]~feeder .extended_lut = "off";
defparam \regmem|regMemory[21][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[21][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y10_N29
dffeas \regmem|regMemory[21][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[21][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y11_N0
cyclonev_lcell_comb \regmem|regMemory[29][13]~feeder (
// Equation(s):
// \regmem|regMemory[29][13]~feeder_combout  = \memToRegMux|Mux13~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux13~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[29][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[29][13]~feeder .extended_lut = "off";
defparam \regmem|regMemory[29][13]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[29][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y11_N2
dffeas \regmem|regMemory[29][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[29][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N12
cyclonev_lcell_comb \regmem|regMemory[25][13]~feeder (
// Equation(s):
// \regmem|regMemory[25][13]~feeder_combout  = ( \memToRegMux|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[25][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[25][13]~feeder .extended_lut = "off";
defparam \regmem|regMemory[25][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[25][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y10_N14
dffeas \regmem|regMemory[25][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[25][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N18
cyclonev_lcell_comb \regmem|regMemory[17][13]~feeder (
// Equation(s):
// \regmem|regMemory[17][13]~feeder_combout  = ( \memToRegMux|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[17][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[17][13]~feeder .extended_lut = "off";
defparam \regmem|regMemory[17][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[17][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y10_N20
dffeas \regmem|regMemory[17][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[17][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N51
cyclonev_lcell_comb \regmem|Mux50~1 (
// Equation(s):
// \regmem|Mux50~1_combout  = ( \intMem|instruction [24] & ( \intMem|instruction [23] & ( \regmem|regMemory[29][13]~q  ) ) ) # ( !\intMem|instruction [24] & ( \intMem|instruction [23] & ( \regmem|regMemory[21][13]~q  ) ) ) # ( \intMem|instruction [24] & ( 
// !\intMem|instruction [23] & ( \regmem|regMemory[25][13]~q  ) ) ) # ( !\intMem|instruction [24] & ( !\intMem|instruction [23] & ( \regmem|regMemory[17][13]~q  ) ) )

	.dataa(!\regmem|regMemory[21][13]~q ),
	.datab(!\regmem|regMemory[29][13]~q ),
	.datac(!\regmem|regMemory[25][13]~q ),
	.datad(!\regmem|regMemory[17][13]~q ),
	.datae(!\intMem|instruction [24]),
	.dataf(!\intMem|instruction [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux50~1 .extended_lut = "off";
defparam \regmem|Mux50~1 .lut_mask = 64'h00FF0F0F55553333;
defparam \regmem|Mux50~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y12_N33
cyclonev_lcell_comb \regmem|regMemory[31][13]~feeder (
// Equation(s):
// \regmem|regMemory[31][13]~feeder_combout  = ( \memToRegMux|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[31][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[31][13]~feeder .extended_lut = "off";
defparam \regmem|regMemory[31][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[31][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y12_N35
dffeas \regmem|regMemory[31][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[31][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y12_N6
cyclonev_lcell_comb \regmem|regMemory[23][13]~feeder (
// Equation(s):
// \regmem|regMemory[23][13]~feeder_combout  = ( \memToRegMux|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[23][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[23][13]~feeder .extended_lut = "off";
defparam \regmem|regMemory[23][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[23][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y12_N8
dffeas \regmem|regMemory[23][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[23][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y12_N12
cyclonev_lcell_comb \regmem|regMemory[27][13]~feeder (
// Equation(s):
// \regmem|regMemory[27][13]~feeder_combout  = ( \memToRegMux|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[27][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[27][13]~feeder .extended_lut = "off";
defparam \regmem|regMemory[27][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[27][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y12_N14
dffeas \regmem|regMemory[27][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[27][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y12_N54
cyclonev_lcell_comb \regmem|regMemory[19][13]~feeder (
// Equation(s):
// \regmem|regMemory[19][13]~feeder_combout  = ( \memToRegMux|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[19][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[19][13]~feeder .extended_lut = "off";
defparam \regmem|regMemory[19][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[19][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y12_N56
dffeas \regmem|regMemory[19][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[19][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y12_N39
cyclonev_lcell_comb \regmem|Mux50~3 (
// Equation(s):
// \regmem|Mux50~3_combout  = ( \intMem|instruction[24]~DUPLICATE_q  & ( \intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[31][13]~q  ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( \intMem|instruction[23]~DUPLICATE_q  & ( 
// \regmem|regMemory[23][13]~q  ) ) ) # ( \intMem|instruction[24]~DUPLICATE_q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[27][13]~q  ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( 
// \regmem|regMemory[19][13]~q  ) ) )

	.dataa(!\regmem|regMemory[31][13]~q ),
	.datab(!\regmem|regMemory[23][13]~q ),
	.datac(!\regmem|regMemory[27][13]~q ),
	.datad(!\regmem|regMemory[19][13]~q ),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux50~3 .extended_lut = "off";
defparam \regmem|Mux50~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \regmem|Mux50~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N36
cyclonev_lcell_comb \regmem|Mux50~4 (
// Equation(s):
// \regmem|Mux50~4_combout  = ( \regmem|Mux50~1_combout  & ( \regmem|Mux50~3_combout  & ( ((!\intMem|instruction [22] & (\regmem|Mux50~0_combout )) # (\intMem|instruction [22] & ((\regmem|Mux50~2_combout )))) # (\intMem|instruction[21]~DUPLICATE_q ) ) ) ) # 
// ( !\regmem|Mux50~1_combout  & ( \regmem|Mux50~3_combout  & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction [22] & (\regmem|Mux50~0_combout )) # (\intMem|instruction [22] & ((\regmem|Mux50~2_combout ))))) # 
// (\intMem|instruction[21]~DUPLICATE_q  & (\intMem|instruction [22])) ) ) ) # ( \regmem|Mux50~1_combout  & ( !\regmem|Mux50~3_combout  & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction [22] & (\regmem|Mux50~0_combout )) # 
// (\intMem|instruction [22] & ((\regmem|Mux50~2_combout ))))) # (\intMem|instruction[21]~DUPLICATE_q  & (!\intMem|instruction [22])) ) ) ) # ( !\regmem|Mux50~1_combout  & ( !\regmem|Mux50~3_combout  & ( (!\intMem|instruction[21]~DUPLICATE_q  & 
// ((!\intMem|instruction [22] & (\regmem|Mux50~0_combout )) # (\intMem|instruction [22] & ((\regmem|Mux50~2_combout ))))) ) ) )

	.dataa(!\intMem|instruction[21]~DUPLICATE_q ),
	.datab(!\intMem|instruction [22]),
	.datac(!\regmem|Mux50~0_combout ),
	.datad(!\regmem|Mux50~2_combout ),
	.datae(!\regmem|Mux50~1_combout ),
	.dataf(!\regmem|Mux50~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux50~4 .extended_lut = "off";
defparam \regmem|Mux50~4 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \regmem|Mux50~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N15
cyclonev_lcell_comb \regmem|Mux50~10 (
// Equation(s):
// \regmem|Mux50~10_combout  = ( \regmem|Mux50~9_combout  & ( \regmem|Mux50~4_combout  ) ) # ( !\regmem|Mux50~9_combout  & ( \regmem|Mux50~4_combout  & ( \intMem|instruction[25]~DUPLICATE_q  ) ) ) # ( \regmem|Mux50~9_combout  & ( !\regmem|Mux50~4_combout  & 
// ( !\intMem|instruction[25]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction[25]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\regmem|Mux50~9_combout ),
	.dataf(!\regmem|Mux50~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux50~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux50~10 .extended_lut = "off";
defparam \regmem|Mux50~10 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \regmem|Mux50~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y10_N57
cyclonev_lcell_comb \ula|Mux18~3 (
// Equation(s):
// \ula|Mux18~3_combout  = ( \regmem|Mux50~10_combout  & ( \control|aluOp [1] & ( (!\control|aluOp [2] & ((!\ulaIn1|ulaIn1MuxOut [13] & (!\control|aluOp [0] $ (\control|in2Mux~combout ))) # (\ulaIn1|ulaIn1MuxOut [13] & (!\control|aluOp [0] & 
// \control|in2Mux~combout )))) ) ) ) # ( !\regmem|Mux50~10_combout  & ( \control|aluOp [1] & ( (!\control|aluOp [2] & (!\ulaIn1|ulaIn1MuxOut [13] $ (!\control|aluOp [0]))) ) ) ) # ( \regmem|Mux50~10_combout  & ( !\control|aluOp [1] & ( (!\control|aluOp [2] 
// & ((!\ulaIn1|ulaIn1MuxOut [13] & (\control|aluOp [0] & !\control|in2Mux~combout )) # (\ulaIn1|ulaIn1MuxOut [13] & ((!\control|in2Mux~combout ) # (\control|aluOp [0]))))) ) ) ) # ( !\regmem|Mux50~10_combout  & ( !\control|aluOp [1] & ( 
// (\ulaIn1|ulaIn1MuxOut [13] & (\control|aluOp [0] & !\control|aluOp [2])) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [13]),
	.datab(!\control|aluOp [0]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\control|aluOp [2]),
	.datae(!\regmem|Mux50~10_combout ),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux18~3 .extended_lut = "off";
defparam \ula|Mux18~3 .lut_mask = 64'h1100710066008600;
defparam \ula|Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N47
dffeas \regmem|regMemory[24][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N59
dffeas \regmem|regMemory[20][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N47
dffeas \regmem|regMemory[16][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N2
dffeas \regmem|regMemory[28][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N12
cyclonev_lcell_comb \regmem|Mux47~0 (
// Equation(s):
// \regmem|Mux47~0_combout  = ( \regmem|regMemory[28][16]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (\regmem|regMemory[24][16]~q ) # (\intMem|instruction[23]~DUPLICATE_q ) ) ) ) # ( !\regmem|regMemory[28][16]~q  & ( \intMem|instruction[24]~DUPLICATE_q  
// & ( (!\intMem|instruction[23]~DUPLICATE_q  & \regmem|regMemory[24][16]~q ) ) ) ) # ( \regmem|regMemory[28][16]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[16][16]~q ))) # 
// (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[20][16]~q )) ) ) ) # ( !\regmem|regMemory[28][16]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[16][16]~q ))) # 
// (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[20][16]~q )) ) ) )

	.dataa(!\intMem|instruction[23]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[24][16]~q ),
	.datac(!\regmem|regMemory[20][16]~q ),
	.datad(!\regmem|regMemory[16][16]~q ),
	.datae(!\regmem|regMemory[28][16]~q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux47~0 .extended_lut = "off";
defparam \regmem|Mux47~0 .lut_mask = 64'h05AF05AF22227777;
defparam \regmem|Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N20
dffeas \regmem|regMemory[27][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N38
dffeas \regmem|regMemory[19][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N26
dffeas \regmem|regMemory[31][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N54
cyclonev_lcell_comb \regmem|regMemory[23][16]~feeder (
// Equation(s):
// \regmem|regMemory[23][16]~feeder_combout  = ( \memToRegMux|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[23][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[23][16]~feeder .extended_lut = "off";
defparam \regmem|regMemory[23][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[23][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N56
dffeas \regmem|regMemory[23][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[23][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N21
cyclonev_lcell_comb \regmem|Mux47~3 (
// Equation(s):
// \regmem|Mux47~3_combout  = ( \regmem|regMemory[31][16]~q  & ( \regmem|regMemory[23][16]~q  & ( ((!\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[19][16]~q ))) # (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[27][16]~q ))) # 
// (\intMem|instruction[23]~DUPLICATE_q ) ) ) ) # ( !\regmem|regMemory[31][16]~q  & ( \regmem|regMemory[23][16]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (((\regmem|regMemory[19][16]~q ) # (\intMem|instruction[23]~DUPLICATE_q )))) # 
// (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[27][16]~q  & (!\intMem|instruction[23]~DUPLICATE_q ))) ) ) ) # ( \regmem|regMemory[31][16]~q  & ( !\regmem|regMemory[23][16]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q  & 
// (((!\intMem|instruction[23]~DUPLICATE_q  & \regmem|regMemory[19][16]~q )))) # (\intMem|instruction[24]~DUPLICATE_q  & (((\intMem|instruction[23]~DUPLICATE_q )) # (\regmem|regMemory[27][16]~q ))) ) ) ) # ( !\regmem|regMemory[31][16]~q  & ( 
// !\regmem|regMemory[23][16]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((!\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[19][16]~q ))) # (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[27][16]~q )))) ) ) )

	.dataa(!\regmem|regMemory[27][16]~q ),
	.datab(!\intMem|instruction[24]~DUPLICATE_q ),
	.datac(!\intMem|instruction[23]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[19][16]~q ),
	.datae(!\regmem|regMemory[31][16]~q ),
	.dataf(!\regmem|regMemory[23][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux47~3 .extended_lut = "off";
defparam \regmem|Mux47~3 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \regmem|Mux47~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N53
dffeas \regmem|regMemory[25][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N17
dffeas \regmem|regMemory[21][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N32
dffeas \regmem|regMemory[29][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N4
dffeas \regmem|regMemory[17][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N6
cyclonev_lcell_comb \regmem|Mux47~1 (
// Equation(s):
// \regmem|Mux47~1_combout  = ( \intMem|instruction[24]~DUPLICATE_q  & ( \intMem|instruction [23] & ( \regmem|regMemory[29][16]~q  ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( \intMem|instruction [23] & ( \regmem|regMemory[21][16]~q  ) ) ) # ( 
// \intMem|instruction[24]~DUPLICATE_q  & ( !\intMem|instruction [23] & ( \regmem|regMemory[25][16]~q  ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( !\intMem|instruction [23] & ( \regmem|regMemory[17][16]~q  ) ) )

	.dataa(!\regmem|regMemory[25][16]~q ),
	.datab(!\regmem|regMemory[21][16]~q ),
	.datac(!\regmem|regMemory[29][16]~q ),
	.datad(!\regmem|regMemory[17][16]~q ),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux47~1 .extended_lut = "off";
defparam \regmem|Mux47~1 .lut_mask = 64'h00FF555533330F0F;
defparam \regmem|Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N45
cyclonev_lcell_comb \regmem|regMemory[30][16]~feeder (
// Equation(s):
// \regmem|regMemory[30][16]~feeder_combout  = ( \memToRegMux|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[30][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[30][16]~feeder .extended_lut = "off";
defparam \regmem|regMemory[30][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[30][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N47
dffeas \regmem|regMemory[30][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[30][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N20
dffeas \regmem|regMemory[26][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N17
dffeas \regmem|regMemory[22][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N0
cyclonev_lcell_comb \regmem|Mux47~2 (
// Equation(s):
// \regmem|Mux47~2_combout  = ( \regmem|regMemory[22][16]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[26][16]~q ))) # (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[30][16]~q )) ) ) 
// ) # ( !\regmem|regMemory[22][16]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[26][16]~q ))) # (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[30][16]~q )) ) ) ) # ( 
// \regmem|regMemory[22][16]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( (\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[18][16]~q ) ) ) ) # ( !\regmem|regMemory[22][16]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( 
// (\regmem|regMemory[18][16]~q  & !\intMem|instruction[23]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[18][16]~q ),
	.datab(!\regmem|regMemory[30][16]~q ),
	.datac(!\regmem|regMemory[26][16]~q ),
	.datad(!\intMem|instruction[23]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[22][16]~q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux47~2 .extended_lut = "off";
defparam \regmem|Mux47~2 .lut_mask = 64'h550055FF0F330F33;
defparam \regmem|Mux47~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N30
cyclonev_lcell_comb \regmem|Mux47~4 (
// Equation(s):
// \regmem|Mux47~4_combout  = ( \regmem|Mux47~1_combout  & ( \regmem|Mux47~2_combout  & ( (!\intMem|instruction [22] & (((\intMem|instruction [21])) # (\regmem|Mux47~0_combout ))) # (\intMem|instruction [22] & (((!\intMem|instruction [21]) # 
// (\regmem|Mux47~3_combout )))) ) ) ) # ( !\regmem|Mux47~1_combout  & ( \regmem|Mux47~2_combout  & ( (!\intMem|instruction [22] & (\regmem|Mux47~0_combout  & ((!\intMem|instruction [21])))) # (\intMem|instruction [22] & (((!\intMem|instruction [21]) # 
// (\regmem|Mux47~3_combout )))) ) ) ) # ( \regmem|Mux47~1_combout  & ( !\regmem|Mux47~2_combout  & ( (!\intMem|instruction [22] & (((\intMem|instruction [21])) # (\regmem|Mux47~0_combout ))) # (\intMem|instruction [22] & (((\regmem|Mux47~3_combout  & 
// \intMem|instruction [21])))) ) ) ) # ( !\regmem|Mux47~1_combout  & ( !\regmem|Mux47~2_combout  & ( (!\intMem|instruction [22] & (\regmem|Mux47~0_combout  & ((!\intMem|instruction [21])))) # (\intMem|instruction [22] & (((\regmem|Mux47~3_combout  & 
// \intMem|instruction [21])))) ) ) )

	.dataa(!\intMem|instruction [22]),
	.datab(!\regmem|Mux47~0_combout ),
	.datac(!\regmem|Mux47~3_combout ),
	.datad(!\intMem|instruction [21]),
	.datae(!\regmem|Mux47~1_combout ),
	.dataf(!\regmem|Mux47~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux47~4 .extended_lut = "off";
defparam \regmem|Mux47~4 .lut_mask = 64'h220522AF770577AF;
defparam \regmem|Mux47~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N38
dffeas \regmem|regMemory[9][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N35
dffeas \regmem|regMemory[8][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N23
dffeas \regmem|regMemory[10][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N32
dffeas \regmem|regMemory[11][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N39
cyclonev_lcell_comb \regmem|Mux47~5 (
// Equation(s):
// \regmem|Mux47~5_combout  = ( \regmem|regMemory[10][16]~q  & ( \regmem|regMemory[11][16]~q  & ( ((!\intMem|instruction [21] & ((\regmem|regMemory[8][16]~q ))) # (\intMem|instruction [21] & (\regmem|regMemory[9][16]~q ))) # (\intMem|instruction [22]) ) ) ) 
// # ( !\regmem|regMemory[10][16]~q  & ( \regmem|regMemory[11][16]~q  & ( (!\intMem|instruction [21] & (((\regmem|regMemory[8][16]~q  & !\intMem|instruction [22])))) # (\intMem|instruction [21] & (((\intMem|instruction [22])) # (\regmem|regMemory[9][16]~q 
// ))) ) ) ) # ( \regmem|regMemory[10][16]~q  & ( !\regmem|regMemory[11][16]~q  & ( (!\intMem|instruction [21] & (((\intMem|instruction [22]) # (\regmem|regMemory[8][16]~q )))) # (\intMem|instruction [21] & (\regmem|regMemory[9][16]~q  & 
// ((!\intMem|instruction [22])))) ) ) ) # ( !\regmem|regMemory[10][16]~q  & ( !\regmem|regMemory[11][16]~q  & ( (!\intMem|instruction [22] & ((!\intMem|instruction [21] & ((\regmem|regMemory[8][16]~q ))) # (\intMem|instruction [21] & 
// (\regmem|regMemory[9][16]~q )))) ) ) )

	.dataa(!\regmem|regMemory[9][16]~q ),
	.datab(!\regmem|regMemory[8][16]~q ),
	.datac(!\intMem|instruction [21]),
	.datad(!\intMem|instruction [22]),
	.datae(!\regmem|regMemory[10][16]~q ),
	.dataf(!\regmem|regMemory[11][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux47~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux47~5 .extended_lut = "off";
defparam \regmem|Mux47~5 .lut_mask = 64'h350035F0350F35FF;
defparam \regmem|Mux47~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N35
dffeas \regmem|regMemory[2][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N38
dffeas \regmem|regMemory[1][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N53
dffeas \regmem|regMemory[3][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N24
cyclonev_lcell_comb \regmem|Mux47~8 (
// Equation(s):
// \regmem|Mux47~8_combout  = ( \regmem|regMemory[3][16]~q  & ( (!\intMem|instruction [22] & (\intMem|instruction [21] & ((\regmem|regMemory[1][16]~q )))) # (\intMem|instruction [22] & (((\regmem|regMemory[2][16]~q )) # (\intMem|instruction [21]))) ) ) # ( 
// !\regmem|regMemory[3][16]~q  & ( (!\intMem|instruction [22] & (\intMem|instruction [21] & ((\regmem|regMemory[1][16]~q )))) # (\intMem|instruction [22] & (!\intMem|instruction [21] & (\regmem|regMemory[2][16]~q ))) ) )

	.dataa(!\intMem|instruction [22]),
	.datab(!\intMem|instruction [21]),
	.datac(!\regmem|regMemory[2][16]~q ),
	.datad(!\regmem|regMemory[1][16]~q ),
	.datae(gnd),
	.dataf(!\regmem|regMemory[3][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux47~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux47~8 .extended_lut = "off";
defparam \regmem|Mux47~8 .lut_mask = 64'h0426042615371537;
defparam \regmem|Mux47~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N29
dffeas \regmem|regMemory[14][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N50
dffeas \regmem|regMemory[13][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N2
dffeas \regmem|regMemory[12][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N26
dffeas \regmem|regMemory[15][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N51
cyclonev_lcell_comb \regmem|Mux47~6 (
// Equation(s):
// \regmem|Mux47~6_combout  = ( \regmem|regMemory[12][16]~q  & ( \regmem|regMemory[15][16]~q  & ( (!\intMem|instruction[22]~DUPLICATE_q  & ((!\intMem|instruction[21]~DUPLICATE_q ) # ((\regmem|regMemory[13][16]~q )))) # (\intMem|instruction[22]~DUPLICATE_q  & 
// (((\regmem|regMemory[14][16]~q )) # (\intMem|instruction[21]~DUPLICATE_q ))) ) ) ) # ( !\regmem|regMemory[12][16]~q  & ( \regmem|regMemory[15][16]~q  & ( (!\intMem|instruction[22]~DUPLICATE_q  & (\intMem|instruction[21]~DUPLICATE_q  & 
// ((\regmem|regMemory[13][16]~q )))) # (\intMem|instruction[22]~DUPLICATE_q  & (((\regmem|regMemory[14][16]~q )) # (\intMem|instruction[21]~DUPLICATE_q ))) ) ) ) # ( \regmem|regMemory[12][16]~q  & ( !\regmem|regMemory[15][16]~q  & ( 
// (!\intMem|instruction[22]~DUPLICATE_q  & ((!\intMem|instruction[21]~DUPLICATE_q ) # ((\regmem|regMemory[13][16]~q )))) # (\intMem|instruction[22]~DUPLICATE_q  & (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[14][16]~q ))) ) ) ) # ( 
// !\regmem|regMemory[12][16]~q  & ( !\regmem|regMemory[15][16]~q  & ( (!\intMem|instruction[22]~DUPLICATE_q  & (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[13][16]~q )))) # (\intMem|instruction[22]~DUPLICATE_q  & 
// (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[14][16]~q ))) ) ) )

	.dataa(!\intMem|instruction[22]~DUPLICATE_q ),
	.datab(!\intMem|instruction[21]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[14][16]~q ),
	.datad(!\regmem|regMemory[13][16]~q ),
	.datae(!\regmem|regMemory[12][16]~q ),
	.dataf(!\regmem|regMemory[15][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux47~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux47~6 .extended_lut = "off";
defparam \regmem|Mux47~6 .lut_mask = 64'h04268CAE15379DBF;
defparam \regmem|Mux47~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N56
dffeas \regmem|regMemory[5][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N14
dffeas \regmem|regMemory[7][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N5
dffeas \regmem|regMemory[6][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N17
dffeas \regmem|regMemory[4][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N57
cyclonev_lcell_comb \regmem|Mux47~7 (
// Equation(s):
// \regmem|Mux47~7_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[4][16]~q  & ( (!\intMem|instruction [22] & (\regmem|regMemory[5][16]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[7][16]~q ))) ) ) ) # ( 
// !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[4][16]~q  & ( (!\intMem|instruction [22]) # (\regmem|regMemory[6][16]~q ) ) ) ) # ( \intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[4][16]~q  & ( (!\intMem|instruction [22] & 
// (\regmem|regMemory[5][16]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[7][16]~q ))) ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[4][16]~q  & ( (\regmem|regMemory[6][16]~q  & \intMem|instruction [22]) ) ) )

	.dataa(!\regmem|regMemory[5][16]~q ),
	.datab(!\regmem|regMemory[7][16]~q ),
	.datac(!\regmem|regMemory[6][16]~q ),
	.datad(!\intMem|instruction [22]),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[4][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux47~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux47~7 .extended_lut = "off";
defparam \regmem|Mux47~7 .lut_mask = 64'h000F5533FF0F5533;
defparam \regmem|Mux47~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N9
cyclonev_lcell_comb \regmem|Mux47~9 (
// Equation(s):
// \regmem|Mux47~9_combout  = ( \regmem|Mux47~6_combout  & ( \regmem|Mux47~7_combout  & ( ((!\intMem|instruction [24] & ((\regmem|Mux47~8_combout ))) # (\intMem|instruction [24] & (\regmem|Mux47~5_combout ))) # (\intMem|instruction[23]~DUPLICATE_q ) ) ) ) # 
// ( !\regmem|Mux47~6_combout  & ( \regmem|Mux47~7_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((!\intMem|instruction [24] & ((\regmem|Mux47~8_combout ))) # (\intMem|instruction [24] & (\regmem|Mux47~5_combout )))) # 
// (\intMem|instruction[23]~DUPLICATE_q  & (!\intMem|instruction [24])) ) ) ) # ( \regmem|Mux47~6_combout  & ( !\regmem|Mux47~7_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((!\intMem|instruction [24] & ((\regmem|Mux47~8_combout ))) # 
// (\intMem|instruction [24] & (\regmem|Mux47~5_combout )))) # (\intMem|instruction[23]~DUPLICATE_q  & (\intMem|instruction [24])) ) ) ) # ( !\regmem|Mux47~6_combout  & ( !\regmem|Mux47~7_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & 
// ((!\intMem|instruction [24] & ((\regmem|Mux47~8_combout ))) # (\intMem|instruction [24] & (\regmem|Mux47~5_combout )))) ) ) )

	.dataa(!\intMem|instruction[23]~DUPLICATE_q ),
	.datab(!\intMem|instruction [24]),
	.datac(!\regmem|Mux47~5_combout ),
	.datad(!\regmem|Mux47~8_combout ),
	.datae(!\regmem|Mux47~6_combout ),
	.dataf(!\regmem|Mux47~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux47~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux47~9 .extended_lut = "off";
defparam \regmem|Mux47~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \regmem|Mux47~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N54
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[16]~10 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[16]~10_combout  = ( \regmem|Mux47~4_combout  & ( \regmem|Mux47~9_combout  & ( !\control|in2Mux~combout  ) ) ) # ( !\regmem|Mux47~4_combout  & ( \regmem|Mux47~9_combout  & ( (!\control|in2Mux~combout  & 
// !\intMem|instruction[25]~DUPLICATE_q ) ) ) ) # ( \regmem|Mux47~4_combout  & ( !\regmem|Mux47~9_combout  & ( (!\control|in2Mux~combout  & \intMem|instruction[25]~DUPLICATE_q ) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(gnd),
	.datac(!\intMem|instruction[25]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\regmem|Mux47~4_combout ),
	.dataf(!\regmem|Mux47~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[16]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[16]~10 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[16]~10 .lut_mask = 64'h00000A0AA0A0AAAA;
defparam \ulaIn2|ulaIn2MuxOut[16]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N24
cyclonev_lcell_comb \ula|Mux15~9 (
// Equation(s):
// \ula|Mux15~9_combout  = ( !\control|aluOp [2] & ( (\control|aluOp [3] & ((!\ulaIn1|ulaIn1MuxOut [16] & ((!\control|aluOp [1] & (\ulaIn2|ulaIn2MuxOut[16]~10_combout  & \control|aluOp [0])) # (\control|aluOp [1] & (!\ulaIn2|ulaIn2MuxOut[16]~10_combout  $ 
// (!\control|aluOp [0]))))) # (\ulaIn1|ulaIn1MuxOut [16] & (!\control|aluOp [1] $ (((!\ulaIn2|ulaIn2MuxOut[16]~10_combout  & !\control|aluOp [0]))))))) ) ) # ( \control|aluOp [2] & ( ((\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [0] & (\control|aluOp [3] & 
// !\control|aluOp [0])))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [16]),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn1|ulaIn1MuxOut [0]),
	.datad(!\control|aluOp [3]),
	.datae(!\control|aluOp [2]),
	.dataf(!\control|aluOp [0]),
	.datag(!\ulaIn2|ulaIn2MuxOut[16]~10_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~9 .extended_lut = "on";
defparam \ula|Mux15~9 .lut_mask = 64'h00160003006C0000;
defparam \ula|Mux15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N36
cyclonev_lcell_comb \regmem|regMemory[4][8]~feeder (
// Equation(s):
// \regmem|regMemory[4][8]~feeder_combout  = ( \memToRegMux|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[4][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[4][8]~feeder .extended_lut = "off";
defparam \regmem|regMemory[4][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[4][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N38
dffeas \regmem|regMemory[4][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N14
dffeas \regmem|regMemory[7][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N32
dffeas \regmem|regMemory[6][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N50
dffeas \regmem|regMemory[5][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N9
cyclonev_lcell_comb \regmem|Mux23~8 (
// Equation(s):
// \regmem|Mux23~8_combout  = ( \intMem|instruction [16] & ( \intMem|instruction [17] & ( \regmem|regMemory[7][8]~q  ) ) ) # ( !\intMem|instruction [16] & ( \intMem|instruction [17] & ( \regmem|regMemory[6][8]~q  ) ) ) # ( \intMem|instruction [16] & ( 
// !\intMem|instruction [17] & ( \regmem|regMemory[5][8]~q  ) ) ) # ( !\intMem|instruction [16] & ( !\intMem|instruction [17] & ( \regmem|regMemory[4][8]~q  ) ) )

	.dataa(!\regmem|regMemory[4][8]~q ),
	.datab(!\regmem|regMemory[7][8]~q ),
	.datac(!\regmem|regMemory[6][8]~q ),
	.datad(!\regmem|regMemory[5][8]~q ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\intMem|instruction [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux23~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux23~8 .extended_lut = "off";
defparam \regmem|Mux23~8 .lut_mask = 64'h555500FF0F0F3333;
defparam \regmem|Mux23~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N38
dffeas \regmem|regMemory[3][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N32
dffeas \regmem|regMemory[2][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N41
dffeas \regmem|regMemory[1][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\memToRegMux|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N21
cyclonev_lcell_comb \regmem|Mux23~6 (
// Equation(s):
// \regmem|Mux23~6_combout  = ( \intMem|instruction [16] & ( \regmem|regMemory[1][8]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q ) # (\regmem|regMemory[3][8]~q ) ) ) ) # ( !\intMem|instruction [16] & ( \regmem|regMemory[1][8]~q  & ( 
// (\intMem|instruction[17]~DUPLICATE_q  & \regmem|regMemory[2][8]~q ) ) ) ) # ( \intMem|instruction [16] & ( !\regmem|regMemory[1][8]~q  & ( (\regmem|regMemory[3][8]~q  & \intMem|instruction[17]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction [16] & ( 
// !\regmem|regMemory[1][8]~q  & ( (\intMem|instruction[17]~DUPLICATE_q  & \regmem|regMemory[2][8]~q ) ) ) )

	.dataa(!\regmem|regMemory[3][8]~q ),
	.datab(!\intMem|instruction[17]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[2][8]~q ),
	.datad(gnd),
	.datae(!\intMem|instruction [16]),
	.dataf(!\regmem|regMemory[1][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux23~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux23~6 .extended_lut = "off";
defparam \regmem|Mux23~6 .lut_mask = 64'h030311110303DDDD;
defparam \regmem|Mux23~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N38
dffeas \regmem|regMemory[15][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N8
dffeas \regmem|regMemory[12][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N38
dffeas \regmem|regMemory[13][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N56
dffeas \regmem|regMemory[14][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N3
cyclonev_lcell_comb \regmem|Mux23~7 (
// Equation(s):
// \regmem|Mux23~7_combout  = ( \intMem|instruction [16] & ( \intMem|instruction [17] & ( \regmem|regMemory[15][8]~q  ) ) ) # ( !\intMem|instruction [16] & ( \intMem|instruction [17] & ( \regmem|regMemory[14][8]~q  ) ) ) # ( \intMem|instruction [16] & ( 
// !\intMem|instruction [17] & ( \regmem|regMemory[13][8]~q  ) ) ) # ( !\intMem|instruction [16] & ( !\intMem|instruction [17] & ( \regmem|regMemory[12][8]~q  ) ) )

	.dataa(!\regmem|regMemory[15][8]~q ),
	.datab(!\regmem|regMemory[12][8]~q ),
	.datac(!\regmem|regMemory[13][8]~q ),
	.datad(!\regmem|regMemory[14][8]~q ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\intMem|instruction [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux23~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux23~7 .extended_lut = "off";
defparam \regmem|Mux23~7 .lut_mask = 64'h33330F0F00FF5555;
defparam \regmem|Mux23~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N56
dffeas \regmem|regMemory[11][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N32
dffeas \regmem|regMemory[10][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N5
dffeas \regmem|regMemory[9][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N48
cyclonev_lcell_comb \regmem|regMemory[8][8]~feeder (
// Equation(s):
// \regmem|regMemory[8][8]~feeder_combout  = \memToRegMux|Mux8~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux8~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[8][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[8][8]~feeder .extended_lut = "off";
defparam \regmem|regMemory[8][8]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[8][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N50
dffeas \regmem|regMemory[8][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[8][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N33
cyclonev_lcell_comb \regmem|Mux23~5 (
// Equation(s):
// \regmem|Mux23~5_combout  = ( \regmem|regMemory[8][8]~q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[10][8]~q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[11][8]~q )) ) ) ) # 
// ( !\regmem|regMemory[8][8]~q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[10][8]~q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[11][8]~q )) ) ) ) # ( 
// \regmem|regMemory[8][8]~q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q ) # (\regmem|regMemory[9][8]~q ) ) ) ) # ( !\regmem|regMemory[8][8]~q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( 
// (\intMem|instruction[16]~DUPLICATE_q  & \regmem|regMemory[9][8]~q ) ) ) )

	.dataa(!\regmem|regMemory[11][8]~q ),
	.datab(!\regmem|regMemory[10][8]~q ),
	.datac(!\intMem|instruction[16]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[9][8]~q ),
	.datae(!\regmem|regMemory[8][8]~q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux23~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux23~5 .extended_lut = "off";
defparam \regmem|Mux23~5 .lut_mask = 64'h000FF0FF35353535;
defparam \regmem|Mux23~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N48
cyclonev_lcell_comb \regmem|Mux23~9 (
// Equation(s):
// \regmem|Mux23~9_combout  = ( \regmem|Mux23~7_combout  & ( \regmem|Mux23~5_combout  & ( ((!\intMem|instruction [18] & ((\regmem|Mux23~6_combout ))) # (\intMem|instruction [18] & (\regmem|Mux23~8_combout ))) # (\intMem|instruction[19]~DUPLICATE_q ) ) ) ) # 
// ( !\regmem|Mux23~7_combout  & ( \regmem|Mux23~5_combout  & ( (!\intMem|instruction [18] & (((\regmem|Mux23~6_combout )) # (\intMem|instruction[19]~DUPLICATE_q ))) # (\intMem|instruction [18] & (!\intMem|instruction[19]~DUPLICATE_q  & 
// (\regmem|Mux23~8_combout ))) ) ) ) # ( \regmem|Mux23~7_combout  & ( !\regmem|Mux23~5_combout  & ( (!\intMem|instruction [18] & (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux23~6_combout )))) # (\intMem|instruction [18] & (((\regmem|Mux23~8_combout 
// )) # (\intMem|instruction[19]~DUPLICATE_q ))) ) ) ) # ( !\regmem|Mux23~7_combout  & ( !\regmem|Mux23~5_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((!\intMem|instruction [18] & ((\regmem|Mux23~6_combout ))) # (\intMem|instruction [18] & 
// (\regmem|Mux23~8_combout )))) ) ) )

	.dataa(!\intMem|instruction [18]),
	.datab(!\intMem|instruction[19]~DUPLICATE_q ),
	.datac(!\regmem|Mux23~8_combout ),
	.datad(!\regmem|Mux23~6_combout ),
	.datae(!\regmem|Mux23~7_combout ),
	.dataf(!\regmem|Mux23~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux23~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux23~9 .extended_lut = "off";
defparam \regmem|Mux23~9 .lut_mask = 64'h048C159D26AE37BF;
defparam \regmem|Mux23~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N14
dffeas \regmem|regMemory[27][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N44
dffeas \regmem|regMemory[19][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N53
dffeas \regmem|regMemory[23][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N14
dffeas \regmem|regMemory[31][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N48
cyclonev_lcell_comb \regmem|Mux23~3 (
// Equation(s):
// \regmem|Mux23~3_combout  = ( \intMem|instruction [19] & ( \intMem|instruction [18] & ( \regmem|regMemory[31][8]~q  ) ) ) # ( !\intMem|instruction [19] & ( \intMem|instruction [18] & ( \regmem|regMemory[23][8]~q  ) ) ) # ( \intMem|instruction [19] & ( 
// !\intMem|instruction [18] & ( \regmem|regMemory[27][8]~q  ) ) ) # ( !\intMem|instruction [19] & ( !\intMem|instruction [18] & ( \regmem|regMemory[19][8]~q  ) ) )

	.dataa(!\regmem|regMemory[27][8]~q ),
	.datab(!\regmem|regMemory[19][8]~q ),
	.datac(!\regmem|regMemory[23][8]~q ),
	.datad(!\regmem|regMemory[31][8]~q ),
	.datae(!\intMem|instruction [19]),
	.dataf(!\intMem|instruction [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux23~3 .extended_lut = "off";
defparam \regmem|Mux23~3 .lut_mask = 64'h333355550F0F00FF;
defparam \regmem|Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N26
dffeas \regmem|regMemory[28][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N44
dffeas \regmem|regMemory[16][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N8
dffeas \regmem|regMemory[20][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N26
dffeas \regmem|regMemory[24][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N0
cyclonev_lcell_comb \regmem|Mux23~0 (
// Equation(s):
// \regmem|Mux23~0_combout  = ( \regmem|regMemory[24][8]~q  & ( \intMem|instruction [19] & ( (!\intMem|instruction [18]) # (\regmem|regMemory[28][8]~q ) ) ) ) # ( !\regmem|regMemory[24][8]~q  & ( \intMem|instruction [19] & ( (\regmem|regMemory[28][8]~q  & 
// \intMem|instruction [18]) ) ) ) # ( \regmem|regMemory[24][8]~q  & ( !\intMem|instruction [19] & ( (!\intMem|instruction [18] & (\regmem|regMemory[16][8]~q )) # (\intMem|instruction [18] & ((\regmem|regMemory[20][8]~q ))) ) ) ) # ( 
// !\regmem|regMemory[24][8]~q  & ( !\intMem|instruction [19] & ( (!\intMem|instruction [18] & (\regmem|regMemory[16][8]~q )) # (\intMem|instruction [18] & ((\regmem|regMemory[20][8]~q ))) ) ) )

	.dataa(!\regmem|regMemory[28][8]~q ),
	.datab(!\regmem|regMemory[16][8]~q ),
	.datac(!\intMem|instruction [18]),
	.datad(!\regmem|regMemory[20][8]~q ),
	.datae(!\regmem|regMemory[24][8]~q ),
	.dataf(!\intMem|instruction [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux23~0 .extended_lut = "off";
defparam \regmem|Mux23~0 .lut_mask = 64'h303F303F0505F5F5;
defparam \regmem|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N2
dffeas \regmem|regMemory[17][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N44
dffeas \regmem|regMemory[25][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N26
dffeas \regmem|regMemory[29][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N14
dffeas \regmem|regMemory[21][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N12
cyclonev_lcell_comb \regmem|Mux23~1 (
// Equation(s):
// \regmem|Mux23~1_combout  = ( \regmem|regMemory[21][8]~q  & ( \intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[29][8]~q ) ) ) ) # ( !\regmem|regMemory[21][8]~q  & ( \intMem|instruction[18]~DUPLICATE_q  & 
// ( (\regmem|regMemory[29][8]~q  & \intMem|instruction[19]~DUPLICATE_q ) ) ) ) # ( \regmem|regMemory[21][8]~q  & ( !\intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[17][8]~q )) # 
// (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[25][8]~q ))) ) ) ) # ( !\regmem|regMemory[21][8]~q  & ( !\intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[17][8]~q )) # 
// (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[25][8]~q ))) ) ) )

	.dataa(!\regmem|regMemory[17][8]~q ),
	.datab(!\regmem|regMemory[25][8]~q ),
	.datac(!\regmem|regMemory[29][8]~q ),
	.datad(!\intMem|instruction[19]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[21][8]~q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux23~1 .extended_lut = "off";
defparam \regmem|Mux23~1 .lut_mask = 64'h55335533000FFF0F;
defparam \regmem|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N32
dffeas \regmem|regMemory[30][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N48
cyclonev_lcell_comb \regmem|regMemory[26][8]~feeder (
// Equation(s):
// \regmem|regMemory[26][8]~feeder_combout  = ( \memToRegMux|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[26][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[26][8]~feeder .extended_lut = "off";
defparam \regmem|regMemory[26][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[26][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N50
dffeas \regmem|regMemory[26][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[26][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N30
cyclonev_lcell_comb \regmem|regMemory[22][8]~feeder (
// Equation(s):
// \regmem|regMemory[22][8]~feeder_combout  = ( \memToRegMux|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[22][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[22][8]~feeder .extended_lut = "off";
defparam \regmem|regMemory[22][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[22][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N32
dffeas \regmem|regMemory[22][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[22][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N18
cyclonev_lcell_comb \regmem|Mux23~2 (
// Equation(s):
// \regmem|Mux23~2_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[30][8]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[26][8]~q  ) ) ) # ( \intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[22][8]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[18][8]~q  ) ) )

	.dataa(!\regmem|regMemory[30][8]~q ),
	.datab(!\regmem|regMemory[18][8]~q ),
	.datac(!\regmem|regMemory[26][8]~q ),
	.datad(!\regmem|regMemory[22][8]~q ),
	.datae(!\intMem|instruction[18]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux23~2 .extended_lut = "off";
defparam \regmem|Mux23~2 .lut_mask = 64'h333300FF0F0F5555;
defparam \regmem|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N36
cyclonev_lcell_comb \regmem|Mux23~4 (
// Equation(s):
// \regmem|Mux23~4_combout  = ( \regmem|Mux23~1_combout  & ( \regmem|Mux23~2_combout  & ( (!\intMem|instruction [16] & (((\regmem|Mux23~0_combout )) # (\intMem|instruction [17]))) # (\intMem|instruction [16] & ((!\intMem|instruction [17]) # 
// ((\regmem|Mux23~3_combout )))) ) ) ) # ( !\regmem|Mux23~1_combout  & ( \regmem|Mux23~2_combout  & ( (!\intMem|instruction [16] & (((\regmem|Mux23~0_combout )) # (\intMem|instruction [17]))) # (\intMem|instruction [16] & (\intMem|instruction [17] & 
// (\regmem|Mux23~3_combout ))) ) ) ) # ( \regmem|Mux23~1_combout  & ( !\regmem|Mux23~2_combout  & ( (!\intMem|instruction [16] & (!\intMem|instruction [17] & ((\regmem|Mux23~0_combout )))) # (\intMem|instruction [16] & ((!\intMem|instruction [17]) # 
// ((\regmem|Mux23~3_combout )))) ) ) ) # ( !\regmem|Mux23~1_combout  & ( !\regmem|Mux23~2_combout  & ( (!\intMem|instruction [16] & (!\intMem|instruction [17] & ((\regmem|Mux23~0_combout )))) # (\intMem|instruction [16] & (\intMem|instruction [17] & 
// (\regmem|Mux23~3_combout ))) ) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\intMem|instruction [17]),
	.datac(!\regmem|Mux23~3_combout ),
	.datad(!\regmem|Mux23~0_combout ),
	.datae(!\regmem|Mux23~1_combout ),
	.dataf(!\regmem|Mux23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux23~4 .extended_lut = "off";
defparam \regmem|Mux23~4 .lut_mask = 64'h018945CD23AB67EF;
defparam \regmem|Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N48
cyclonev_lcell_comb \ulaIn1|Mux8~0 (
// Equation(s):
// \ulaIn1|Mux8~0_combout  = ( \regmem|Mux23~9_combout  & ( \regmem|Mux23~4_combout  & ( ((!\control|in1Mux [1] & !\control|in1Mux [0])) # (\intMem|instruction [8]) ) ) ) # ( !\regmem|Mux23~9_combout  & ( \regmem|Mux23~4_combout  & ( (!\control|in1Mux [1] & 
// ((!\control|in1Mux [0] & (\intMem|instruction [20])) # (\control|in1Mux [0] & ((\intMem|instruction [8]))))) # (\control|in1Mux [1] & (((\intMem|instruction [8])))) ) ) ) # ( \regmem|Mux23~9_combout  & ( !\regmem|Mux23~4_combout  & ( (!\control|in1Mux [1] 
// & ((!\control|in1Mux [0] & (!\intMem|instruction [20])) # (\control|in1Mux [0] & ((\intMem|instruction [8]))))) # (\control|in1Mux [1] & (((\intMem|instruction [8])))) ) ) ) # ( !\regmem|Mux23~9_combout  & ( !\regmem|Mux23~4_combout  & ( 
// (\intMem|instruction [8] & ((\control|in1Mux [0]) # (\control|in1Mux [1]))) ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(!\intMem|instruction [8]),
	.datac(!\control|in1Mux [1]),
	.datad(!\control|in1Mux [0]),
	.datae(!\regmem|Mux23~9_combout ),
	.dataf(!\regmem|Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux8~0 .extended_lut = "off";
defparam \ulaIn1|Mux8~0 .lut_mask = 64'h0333A3335333F333;
defparam \ulaIn1|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N30
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[8] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [8] = ( \ulaIn1|ulaIn1MuxOut [8] & ( (!\ulaIn1|Mux32~0_combout ) # (\ulaIn1|Mux8~0_combout ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [8] & ( (\ulaIn1|Mux8~0_combout  & \ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux8~0_combout ),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[8] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[8] .lut_mask = 64'h03030303F3F3F3F3;
defparam \ulaIn1|ulaIn1MuxOut[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N24
cyclonev_lcell_comb \ula|Mux23~3 (
// Equation(s):
// \ula|Mux23~3_combout  = ( \control|aluOp [1] & ( \regmem|Mux55~10_combout  & ( (!\control|aluOp [0] & (!\ulaIn1|ulaIn1MuxOut [8] $ (\control|in2Mux~combout ))) # (\control|aluOp [0] & (!\ulaIn1|ulaIn1MuxOut [8] & \control|in2Mux~combout )) ) ) ) # ( 
// !\control|aluOp [1] & ( \regmem|Mux55~10_combout  & ( (!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [8] & !\control|in2Mux~combout )) # (\control|aluOp [0] & ((!\control|in2Mux~combout ) # (\ulaIn1|ulaIn1MuxOut [8]))) ) ) ) # ( \control|aluOp [1] & ( 
// !\regmem|Mux55~10_combout  & ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [8]) ) ) ) # ( !\control|aluOp [1] & ( !\regmem|Mux55~10_combout  & ( (\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [8]) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\ulaIn1|ulaIn1MuxOut [8]),
	.datac(!\control|in2Mux~combout ),
	.datad(gnd),
	.datae(!\control|aluOp [1]),
	.dataf(!\regmem|Mux55~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux23~3 .extended_lut = "off";
defparam \ula|Mux23~3 .lut_mask = 64'h1111666671718686;
defparam \ula|Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N3
cyclonev_lcell_comb \regmem|Mux55~8 (
// Equation(s):
// \regmem|Mux55~8_combout  = ( \intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[3][8]~q  ) ) ) # ( !\intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[1][8]~q  ) ) ) # ( 
// \intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[2][8]~q  ) ) )

	.dataa(!\regmem|regMemory[3][8]~q ),
	.datab(gnd),
	.datac(!\regmem|regMemory[2][8]~q ),
	.datad(!\regmem|regMemory[1][8]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux55~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux55~8 .extended_lut = "off";
defparam \regmem|Mux55~8 .lut_mask = 64'h00000F0F00FF5555;
defparam \regmem|Mux55~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N57
cyclonev_lcell_comb \regmem|Mux55~5 (
// Equation(s):
// \regmem|Mux55~5_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[11][8]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[10][8]~q  ) ) ) # ( 
// \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[9][8]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[8][8]~q  ) ) )

	.dataa(!\regmem|regMemory[9][8]~q ),
	.datab(!\regmem|regMemory[8][8]~q ),
	.datac(!\regmem|regMemory[10][8]~q ),
	.datad(!\regmem|regMemory[11][8]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux55~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux55~5 .extended_lut = "off";
defparam \regmem|Mux55~5 .lut_mask = 64'h333355550F0F00FF;
defparam \regmem|Mux55~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N21
cyclonev_lcell_comb \regmem|Mux55~6 (
// Equation(s):
// \regmem|Mux55~6_combout  = ( \intMem|instruction[22]~DUPLICATE_q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[15][8]~q  ) ) ) # ( !\intMem|instruction[22]~DUPLICATE_q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( 
// \regmem|regMemory[13][8]~q  ) ) ) # ( \intMem|instruction[22]~DUPLICATE_q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[14][8]~q  ) ) ) # ( !\intMem|instruction[22]~DUPLICATE_q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( 
// \regmem|regMemory[12][8]~q  ) ) )

	.dataa(!\regmem|regMemory[15][8]~q ),
	.datab(!\regmem|regMemory[12][8]~q ),
	.datac(!\regmem|regMemory[13][8]~q ),
	.datad(!\regmem|regMemory[14][8]~q ),
	.datae(!\intMem|instruction[22]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux55~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux55~6 .extended_lut = "off";
defparam \regmem|Mux55~6 .lut_mask = 64'h333300FF0F0F5555;
defparam \regmem|Mux55~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N21
cyclonev_lcell_comb \regmem|Mux55~7 (
// Equation(s):
// \regmem|Mux55~7_combout  = ( \intMem|instruction[22]~DUPLICATE_q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[7][8]~q  ) ) ) # ( !\intMem|instruction[22]~DUPLICATE_q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( 
// \regmem|regMemory[5][8]~q  ) ) ) # ( \intMem|instruction[22]~DUPLICATE_q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[6][8]~q  ) ) ) # ( !\intMem|instruction[22]~DUPLICATE_q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( 
// \regmem|regMemory[4][8]~q  ) ) )

	.dataa(!\regmem|regMemory[4][8]~q ),
	.datab(!\regmem|regMemory[7][8]~q ),
	.datac(!\regmem|regMemory[6][8]~q ),
	.datad(!\regmem|regMemory[5][8]~q ),
	.datae(!\intMem|instruction[22]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux55~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux55~7 .extended_lut = "off";
defparam \regmem|Mux55~7 .lut_mask = 64'h55550F0F00FF3333;
defparam \regmem|Mux55~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N18
cyclonev_lcell_comb \regmem|Mux55~9 (
// Equation(s):
// \regmem|Mux55~9_combout  = ( \regmem|Mux55~6_combout  & ( \regmem|Mux55~7_combout  & ( ((!\intMem|instruction [24] & (\regmem|Mux55~8_combout )) # (\intMem|instruction [24] & ((\regmem|Mux55~5_combout )))) # (\intMem|instruction[23]~DUPLICATE_q ) ) ) ) # 
// ( !\regmem|Mux55~6_combout  & ( \regmem|Mux55~7_combout  & ( (!\intMem|instruction [24] & (((\regmem|Mux55~8_combout )) # (\intMem|instruction[23]~DUPLICATE_q ))) # (\intMem|instruction [24] & (!\intMem|instruction[23]~DUPLICATE_q  & 
// ((\regmem|Mux55~5_combout )))) ) ) ) # ( \regmem|Mux55~6_combout  & ( !\regmem|Mux55~7_combout  & ( (!\intMem|instruction [24] & (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux55~8_combout ))) # (\intMem|instruction [24] & (((\regmem|Mux55~5_combout 
// )) # (\intMem|instruction[23]~DUPLICATE_q ))) ) ) ) # ( !\regmem|Mux55~6_combout  & ( !\regmem|Mux55~7_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((!\intMem|instruction [24] & (\regmem|Mux55~8_combout )) # (\intMem|instruction [24] & 
// ((\regmem|Mux55~5_combout ))))) ) ) )

	.dataa(!\intMem|instruction [24]),
	.datab(!\intMem|instruction[23]~DUPLICATE_q ),
	.datac(!\regmem|Mux55~8_combout ),
	.datad(!\regmem|Mux55~5_combout ),
	.datae(!\regmem|Mux55~6_combout ),
	.dataf(!\regmem|Mux55~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux55~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux55~9 .extended_lut = "off";
defparam \regmem|Mux55~9 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \regmem|Mux55~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N9
cyclonev_lcell_comb \ula|Add0~153 (
// Equation(s):
// \ula|Add0~153_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [8] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [8] ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~153 .extended_lut = "off";
defparam \ula|Add0~153 .lut_mask = 64'h55555555AAAAAAAA;
defparam \ula|Add0~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N33
cyclonev_lcell_comb \regmem|regMemory[13][7]~feeder (
// Equation(s):
// \regmem|regMemory[13][7]~feeder_combout  = ( \memToRegMux|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[13][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[13][7]~feeder .extended_lut = "off";
defparam \regmem|regMemory[13][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[13][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N35
dffeas \regmem|regMemory[13][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N59
dffeas \regmem|regMemory[14][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N8
dffeas \regmem|regMemory[15][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N29
dffeas \regmem|regMemory[12][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N12
cyclonev_lcell_comb \regmem|Mux24~7 (
// Equation(s):
// \regmem|Mux24~7_combout  = ( \regmem|regMemory[12][7]~q  & ( \intMem|instruction [17] & ( (!\intMem|instruction [16] & (\regmem|regMemory[14][7]~q )) # (\intMem|instruction [16] & ((\regmem|regMemory[15][7]~q ))) ) ) ) # ( !\regmem|regMemory[12][7]~q  & ( 
// \intMem|instruction [17] & ( (!\intMem|instruction [16] & (\regmem|regMemory[14][7]~q )) # (\intMem|instruction [16] & ((\regmem|regMemory[15][7]~q ))) ) ) ) # ( \regmem|regMemory[12][7]~q  & ( !\intMem|instruction [17] & ( (!\intMem|instruction [16]) # 
// (\regmem|regMemory[13][7]~q ) ) ) ) # ( !\regmem|regMemory[12][7]~q  & ( !\intMem|instruction [17] & ( (\regmem|regMemory[13][7]~q  & \intMem|instruction [16]) ) ) )

	.dataa(!\regmem|regMemory[13][7]~q ),
	.datab(!\regmem|regMemory[14][7]~q ),
	.datac(!\regmem|regMemory[15][7]~q ),
	.datad(!\intMem|instruction [16]),
	.datae(!\regmem|regMemory[12][7]~q ),
	.dataf(!\intMem|instruction [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux24~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux24~7 .extended_lut = "off";
defparam \regmem|Mux24~7 .lut_mask = 64'h0055FF55330F330F;
defparam \regmem|Mux24~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N47
dffeas \regmem|regMemory[7][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N41
dffeas \regmem|regMemory[6][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N35
dffeas \regmem|regMemory[5][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N36
cyclonev_lcell_comb \regmem|regMemory[4][7]~feeder (
// Equation(s):
// \regmem|regMemory[4][7]~feeder_combout  = ( \memToRegMux|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[4][7]~feeder .extended_lut = "off";
defparam \regmem|regMemory[4][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N38
dffeas \regmem|regMemory[4][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N42
cyclonev_lcell_comb \regmem|Mux24~8 (
// Equation(s):
// \regmem|Mux24~8_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[4][7]~q  & ( (!\intMem|instruction [16] & ((\regmem|regMemory[6][7]~q ))) # (\intMem|instruction [16] & (\regmem|regMemory[7][7]~q )) ) ) ) # ( 
// !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[4][7]~q  & ( (!\intMem|instruction [16]) # (\regmem|regMemory[5][7]~q ) ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\regmem|regMemory[4][7]~q  & ( (!\intMem|instruction [16] & 
// ((\regmem|regMemory[6][7]~q ))) # (\intMem|instruction [16] & (\regmem|regMemory[7][7]~q )) ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\regmem|regMemory[4][7]~q  & ( (\regmem|regMemory[5][7]~q  & \intMem|instruction [16]) ) ) )

	.dataa(!\regmem|regMemory[7][7]~q ),
	.datab(!\regmem|regMemory[6][7]~q ),
	.datac(!\regmem|regMemory[5][7]~q ),
	.datad(!\intMem|instruction [16]),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[4][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux24~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux24~8 .extended_lut = "off";
defparam \regmem|Mux24~8 .lut_mask = 64'h000F3355FF0F3355;
defparam \regmem|Mux24~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N8
dffeas \regmem|regMemory[11][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N47
dffeas \regmem|regMemory[9][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N42
cyclonev_lcell_comb \regmem|regMemory[8][7]~feeder (
// Equation(s):
// \regmem|regMemory[8][7]~feeder_combout  = \memToRegMux|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memToRegMux|Mux7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[8][7]~feeder .extended_lut = "off";
defparam \regmem|regMemory[8][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N44
dffeas \regmem|regMemory[8][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N38
dffeas \regmem|regMemory[10][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N36
cyclonev_lcell_comb \regmem|Mux24~5 (
// Equation(s):
// \regmem|Mux24~5_combout  = ( \regmem|regMemory[10][7]~q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q ) # (\regmem|regMemory[11][7]~q ) ) ) ) # ( !\regmem|regMemory[10][7]~q  & ( \intMem|instruction[17]~DUPLICATE_q  & 
// ( (\regmem|regMemory[11][7]~q  & \intMem|instruction[16]~DUPLICATE_q ) ) ) ) # ( \regmem|regMemory[10][7]~q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[8][7]~q ))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[9][7]~q )) ) ) ) # ( !\regmem|regMemory[10][7]~q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[8][7]~q ))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[9][7]~q )) ) ) )

	.dataa(!\regmem|regMemory[11][7]~q ),
	.datab(!\regmem|regMemory[9][7]~q ),
	.datac(!\regmem|regMemory[8][7]~q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[10][7]~q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux24~5 .extended_lut = "off";
defparam \regmem|Mux24~5 .lut_mask = 64'h0F330F330055FF55;
defparam \regmem|Mux24~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N2
dffeas \regmem|regMemory[2][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N53
dffeas \regmem|regMemory[3][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N11
dffeas \regmem|regMemory[1][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N39
cyclonev_lcell_comb \regmem|Mux24~6 (
// Equation(s):
// \regmem|Mux24~6_combout  = ( \intMem|instruction [17] & ( \regmem|regMemory[1][7]~q  & ( (!\intMem|instruction [16] & (\regmem|regMemory[2][7]~q )) # (\intMem|instruction [16] & ((\regmem|regMemory[3][7]~q ))) ) ) ) # ( !\intMem|instruction [17] & ( 
// \regmem|regMemory[1][7]~q  & ( \intMem|instruction [16] ) ) ) # ( \intMem|instruction [17] & ( !\regmem|regMemory[1][7]~q  & ( (!\intMem|instruction [16] & (\regmem|regMemory[2][7]~q )) # (\intMem|instruction [16] & ((\regmem|regMemory[3][7]~q ))) ) ) )

	.dataa(!\regmem|regMemory[2][7]~q ),
	.datab(gnd),
	.datac(!\intMem|instruction [16]),
	.datad(!\regmem|regMemory[3][7]~q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux24~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux24~6 .extended_lut = "off";
defparam \regmem|Mux24~6 .lut_mask = 64'h0000505F0F0F505F;
defparam \regmem|Mux24~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N36
cyclonev_lcell_comb \regmem|Mux24~9 (
// Equation(s):
// \regmem|Mux24~9_combout  = ( \regmem|Mux24~5_combout  & ( \regmem|Mux24~6_combout  & ( (!\intMem|instruction [18]) # ((!\intMem|instruction [19] & ((\regmem|Mux24~8_combout ))) # (\intMem|instruction [19] & (\regmem|Mux24~7_combout ))) ) ) ) # ( 
// !\regmem|Mux24~5_combout  & ( \regmem|Mux24~6_combout  & ( (!\intMem|instruction [19] & (((!\intMem|instruction [18]) # (\regmem|Mux24~8_combout )))) # (\intMem|instruction [19] & (\regmem|Mux24~7_combout  & (\intMem|instruction [18]))) ) ) ) # ( 
// \regmem|Mux24~5_combout  & ( !\regmem|Mux24~6_combout  & ( (!\intMem|instruction [19] & (((\intMem|instruction [18] & \regmem|Mux24~8_combout )))) # (\intMem|instruction [19] & (((!\intMem|instruction [18])) # (\regmem|Mux24~7_combout ))) ) ) ) # ( 
// !\regmem|Mux24~5_combout  & ( !\regmem|Mux24~6_combout  & ( (\intMem|instruction [18] & ((!\intMem|instruction [19] & ((\regmem|Mux24~8_combout ))) # (\intMem|instruction [19] & (\regmem|Mux24~7_combout )))) ) ) )

	.dataa(!\intMem|instruction [19]),
	.datab(!\regmem|Mux24~7_combout ),
	.datac(!\intMem|instruction [18]),
	.datad(!\regmem|Mux24~8_combout ),
	.datae(!\regmem|Mux24~5_combout ),
	.dataf(!\regmem|Mux24~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux24~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux24~9 .extended_lut = "off";
defparam \regmem|Mux24~9 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \regmem|Mux24~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N8
dffeas \regmem|regMemory[23][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N38
dffeas \regmem|regMemory[31][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N11
dffeas \regmem|regMemory[19][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N56
dffeas \regmem|regMemory[27][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N3
cyclonev_lcell_comb \regmem|Mux24~3 (
// Equation(s):
// \regmem|Mux24~3_combout  = ( \intMem|instruction [19] & ( \regmem|regMemory[27][7]~q  & ( (!\intMem|instruction [18]) # (\regmem|regMemory[31][7]~q ) ) ) ) # ( !\intMem|instruction [19] & ( \regmem|regMemory[27][7]~q  & ( (!\intMem|instruction [18] & 
// ((\regmem|regMemory[19][7]~q ))) # (\intMem|instruction [18] & (\regmem|regMemory[23][7]~q )) ) ) ) # ( \intMem|instruction [19] & ( !\regmem|regMemory[27][7]~q  & ( (\intMem|instruction [18] & \regmem|regMemory[31][7]~q ) ) ) ) # ( !\intMem|instruction 
// [19] & ( !\regmem|regMemory[27][7]~q  & ( (!\intMem|instruction [18] & ((\regmem|regMemory[19][7]~q ))) # (\intMem|instruction [18] & (\regmem|regMemory[23][7]~q )) ) ) )

	.dataa(!\regmem|regMemory[23][7]~q ),
	.datab(!\intMem|instruction [18]),
	.datac(!\regmem|regMemory[31][7]~q ),
	.datad(!\regmem|regMemory[19][7]~q ),
	.datae(!\intMem|instruction [19]),
	.dataf(!\regmem|regMemory[27][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux24~3 .extended_lut = "off";
defparam \regmem|Mux24~3 .lut_mask = 64'h11DD030311DDCFCF;
defparam \regmem|Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N9
cyclonev_lcell_comb \regmem|regMemory[22][7]~feeder (
// Equation(s):
// \regmem|regMemory[22][7]~feeder_combout  = \memToRegMux|Mux7~0_combout 

	.dataa(!\memToRegMux|Mux7~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[22][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[22][7]~feeder .extended_lut = "off";
defparam \regmem|regMemory[22][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \regmem|regMemory[22][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N11
dffeas \regmem|regMemory[22][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[22][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N41
dffeas \regmem|regMemory[26][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N5
dffeas \regmem|regMemory[30][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N39
cyclonev_lcell_comb \regmem|regMemory[18][7]~feeder (
// Equation(s):
// \regmem|regMemory[18][7]~feeder_combout  = ( \memToRegMux|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[18][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[18][7]~feeder .extended_lut = "off";
defparam \regmem|regMemory[18][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[18][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N40
dffeas \regmem|regMemory[18][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[18][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N51
cyclonev_lcell_comb \regmem|Mux24~2 (
// Equation(s):
// \regmem|Mux24~2_combout  = ( \regmem|regMemory[30][7]~q  & ( \regmem|regMemory[18][7]~q  & ( (!\intMem|instruction [19] & (((!\intMem|instruction [18])) # (\regmem|regMemory[22][7]~q ))) # (\intMem|instruction [19] & (((\intMem|instruction [18]) # 
// (\regmem|regMemory[26][7]~q )))) ) ) ) # ( !\regmem|regMemory[30][7]~q  & ( \regmem|regMemory[18][7]~q  & ( (!\intMem|instruction [19] & (((!\intMem|instruction [18])) # (\regmem|regMemory[22][7]~q ))) # (\intMem|instruction [19] & 
// (((\regmem|regMemory[26][7]~q  & !\intMem|instruction [18])))) ) ) ) # ( \regmem|regMemory[30][7]~q  & ( !\regmem|regMemory[18][7]~q  & ( (!\intMem|instruction [19] & (\regmem|regMemory[22][7]~q  & ((\intMem|instruction [18])))) # (\intMem|instruction 
// [19] & (((\intMem|instruction [18]) # (\regmem|regMemory[26][7]~q )))) ) ) ) # ( !\regmem|regMemory[30][7]~q  & ( !\regmem|regMemory[18][7]~q  & ( (!\intMem|instruction [19] & (\regmem|regMemory[22][7]~q  & ((\intMem|instruction [18])))) # 
// (\intMem|instruction [19] & (((\regmem|regMemory[26][7]~q  & !\intMem|instruction [18])))) ) ) )

	.dataa(!\intMem|instruction [19]),
	.datab(!\regmem|regMemory[22][7]~q ),
	.datac(!\regmem|regMemory[26][7]~q ),
	.datad(!\intMem|instruction [18]),
	.datae(!\regmem|regMemory[30][7]~q ),
	.dataf(!\regmem|regMemory[18][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux24~2 .extended_lut = "off";
defparam \regmem|Mux24~2 .lut_mask = 64'h05220577AF22AF77;
defparam \regmem|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N53
dffeas \regmem|regMemory[20][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N41
dffeas \regmem|regMemory[24][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N17
dffeas \regmem|regMemory[28][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N36
cyclonev_lcell_comb \regmem|Mux24~0 (
// Equation(s):
// \regmem|Mux24~0_combout  = ( \regmem|regMemory[28][7]~q  & ( \regmem|regMemory[16][7]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction [19]) # (\regmem|regMemory[24][7]~q )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((\intMem|instruction [19])) # (\regmem|regMemory[20][7]~q ))) ) ) ) # ( !\regmem|regMemory[28][7]~q  & ( \regmem|regMemory[16][7]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction [19]) # (\regmem|regMemory[24][7]~q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[20][7]~q  & (!\intMem|instruction [19]))) ) ) ) # ( \regmem|regMemory[28][7]~q  & ( !\regmem|regMemory[16][7]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [19] & 
// \regmem|regMemory[24][7]~q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [19])) # (\regmem|regMemory[20][7]~q ))) ) ) ) # ( !\regmem|regMemory[28][7]~q  & ( !\regmem|regMemory[16][7]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & 
// (((\intMem|instruction [19] & \regmem|regMemory[24][7]~q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[20][7]~q  & (!\intMem|instruction [19]))) ) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[20][7]~q ),
	.datac(!\intMem|instruction [19]),
	.datad(!\regmem|regMemory[24][7]~q ),
	.datae(!\regmem|regMemory[28][7]~q ),
	.dataf(!\regmem|regMemory[16][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux24~0 .extended_lut = "off";
defparam \regmem|Mux24~0 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \regmem|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N14
dffeas \regmem|regMemory[29][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N11
dffeas \regmem|regMemory[25][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N27
cyclonev_lcell_comb \regmem|regMemory[17][7]~feeder (
// Equation(s):
// \regmem|regMemory[17][7]~feeder_combout  = ( \memToRegMux|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[17][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[17][7]~feeder .extended_lut = "off";
defparam \regmem|regMemory[17][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[17][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N29
dffeas \regmem|regMemory[17][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[17][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N47
dffeas \regmem|regMemory[21][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N45
cyclonev_lcell_comb \regmem|Mux24~1 (
// Equation(s):
// \regmem|Mux24~1_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( \regmem|regMemory[21][7]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[29][7]~q ) ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( \regmem|regMemory[21][7]~q  & 
// ( (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[17][7]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[25][7]~q )) ) ) ) # ( \intMem|instruction[18]~DUPLICATE_q  & ( !\regmem|regMemory[21][7]~q  & ( 
// (\intMem|instruction[19]~DUPLICATE_q  & \regmem|regMemory[29][7]~q ) ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( !\regmem|regMemory[21][7]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[17][7]~q ))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[25][7]~q )) ) ) )

	.dataa(!\intMem|instruction[19]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[29][7]~q ),
	.datac(!\regmem|regMemory[25][7]~q ),
	.datad(!\regmem|regMemory[17][7]~q ),
	.datae(!\intMem|instruction[18]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[21][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux24~1 .extended_lut = "off";
defparam \regmem|Mux24~1 .lut_mask = 64'h05AF111105AFBBBB;
defparam \regmem|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N24
cyclonev_lcell_comb \regmem|Mux24~4 (
// Equation(s):
// \regmem|Mux24~4_combout  = ( \regmem|Mux24~0_combout  & ( \regmem|Mux24~1_combout  & ( (!\intMem|instruction[17]~DUPLICATE_q ) # ((!\intMem|instruction [16] & ((\regmem|Mux24~2_combout ))) # (\intMem|instruction [16] & (\regmem|Mux24~3_combout ))) ) ) ) # 
// ( !\regmem|Mux24~0_combout  & ( \regmem|Mux24~1_combout  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (\intMem|instruction [16])) # (\intMem|instruction[17]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|Mux24~2_combout ))) # (\intMem|instruction 
// [16] & (\regmem|Mux24~3_combout )))) ) ) ) # ( \regmem|Mux24~0_combout  & ( !\regmem|Mux24~1_combout  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (!\intMem|instruction [16])) # (\intMem|instruction[17]~DUPLICATE_q  & ((!\intMem|instruction [16] & 
// ((\regmem|Mux24~2_combout ))) # (\intMem|instruction [16] & (\regmem|Mux24~3_combout )))) ) ) ) # ( !\regmem|Mux24~0_combout  & ( !\regmem|Mux24~1_combout  & ( (\intMem|instruction[17]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|Mux24~2_combout 
// ))) # (\intMem|instruction [16] & (\regmem|Mux24~3_combout )))) ) ) )

	.dataa(!\intMem|instruction[17]~DUPLICATE_q ),
	.datab(!\intMem|instruction [16]),
	.datac(!\regmem|Mux24~3_combout ),
	.datad(!\regmem|Mux24~2_combout ),
	.datae(!\regmem|Mux24~0_combout ),
	.dataf(!\regmem|Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux24~4 .extended_lut = "off";
defparam \regmem|Mux24~4 .lut_mask = 64'h014589CD2367ABEF;
defparam \regmem|Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N0
cyclonev_lcell_comb \ulaIn1|Mux7~0 (
// Equation(s):
// \ulaIn1|Mux7~0_combout  = ( \regmem|Mux24~9_combout  & ( \regmem|Mux24~4_combout  & ( ((!\control|in1Mux [1] & !\control|in1Mux [0])) # (\intMem|instruction[7]~DUPLICATE_q ) ) ) ) # ( !\regmem|Mux24~9_combout  & ( \regmem|Mux24~4_combout  & ( 
// (!\control|in1Mux [1] & ((!\control|in1Mux [0] & (\intMem|instruction [20])) # (\control|in1Mux [0] & ((\intMem|instruction[7]~DUPLICATE_q ))))) # (\control|in1Mux [1] & (((\intMem|instruction[7]~DUPLICATE_q )))) ) ) ) # ( \regmem|Mux24~9_combout  & ( 
// !\regmem|Mux24~4_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0] & (!\intMem|instruction [20])) # (\control|in1Mux [0] & ((\intMem|instruction[7]~DUPLICATE_q ))))) # (\control|in1Mux [1] & (((\intMem|instruction[7]~DUPLICATE_q )))) ) ) ) # ( 
// !\regmem|Mux24~9_combout  & ( !\regmem|Mux24~4_combout  & ( (\intMem|instruction[7]~DUPLICATE_q  & ((\control|in1Mux [0]) # (\control|in1Mux [1]))) ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(!\intMem|instruction[7]~DUPLICATE_q ),
	.datac(!\control|in1Mux [1]),
	.datad(!\control|in1Mux [0]),
	.datae(!\regmem|Mux24~9_combout ),
	.dataf(!\regmem|Mux24~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux7~0 .extended_lut = "off";
defparam \ulaIn1|Mux7~0 .lut_mask = 64'h0333A3335333F333;
defparam \ulaIn1|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N6
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[7] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [7] = ( \ulaIn1|Mux7~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [7]) ) ) # ( !\ulaIn1|Mux7~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [7] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [7]),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[7] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[7] .lut_mask = 64'h303030303F3F3F3F;
defparam \ulaIn1|ulaIn1MuxOut[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N27
cyclonev_lcell_comb \regmem|Mux56~7 (
// Equation(s):
// \regmem|Mux56~7_combout  = ( \intMem|instruction [21] & ( \regmem|regMemory[6][7]~q  & ( (!\intMem|instruction [22] & (\regmem|regMemory[5][7]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[7][7]~q ))) ) ) ) # ( !\intMem|instruction [21] & ( 
// \regmem|regMemory[6][7]~q  & ( (\intMem|instruction [22]) # (\regmem|regMemory[4][7]~q ) ) ) ) # ( \intMem|instruction [21] & ( !\regmem|regMemory[6][7]~q  & ( (!\intMem|instruction [22] & (\regmem|regMemory[5][7]~q )) # (\intMem|instruction [22] & 
// ((\regmem|regMemory[7][7]~q ))) ) ) ) # ( !\intMem|instruction [21] & ( !\regmem|regMemory[6][7]~q  & ( (\regmem|regMemory[4][7]~q  & !\intMem|instruction [22]) ) ) )

	.dataa(!\regmem|regMemory[5][7]~q ),
	.datab(!\regmem|regMemory[7][7]~q ),
	.datac(!\regmem|regMemory[4][7]~q ),
	.datad(!\intMem|instruction [22]),
	.datae(!\intMem|instruction [21]),
	.dataf(!\regmem|regMemory[6][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux56~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux56~7 .extended_lut = "off";
defparam \regmem|Mux56~7 .lut_mask = 64'h0F0055330FFF5533;
defparam \regmem|Mux56~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N0
cyclonev_lcell_comb \regmem|Mux56~8 (
// Equation(s):
// \regmem|Mux56~8_combout  = ( \regmem|regMemory[3][7]~q  & ( \regmem|regMemory[2][7]~q  & ( ((\intMem|instruction [21] & \regmem|regMemory[1][7]~q )) # (\intMem|instruction [22]) ) ) ) # ( !\regmem|regMemory[3][7]~q  & ( \regmem|regMemory[2][7]~q  & ( 
// (!\intMem|instruction [22] & (\intMem|instruction [21] & \regmem|regMemory[1][7]~q )) # (\intMem|instruction [22] & (!\intMem|instruction [21])) ) ) ) # ( \regmem|regMemory[3][7]~q  & ( !\regmem|regMemory[2][7]~q  & ( (\intMem|instruction [21] & 
// ((\regmem|regMemory[1][7]~q ) # (\intMem|instruction [22]))) ) ) ) # ( !\regmem|regMemory[3][7]~q  & ( !\regmem|regMemory[2][7]~q  & ( (!\intMem|instruction [22] & (\intMem|instruction [21] & \regmem|regMemory[1][7]~q )) ) ) )

	.dataa(!\intMem|instruction [22]),
	.datab(!\intMem|instruction [21]),
	.datac(gnd),
	.datad(!\regmem|regMemory[1][7]~q ),
	.datae(!\regmem|regMemory[3][7]~q ),
	.dataf(!\regmem|regMemory[2][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux56~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux56~8 .extended_lut = "off";
defparam \regmem|Mux56~8 .lut_mask = 64'h0022113344665577;
defparam \regmem|Mux56~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N57
cyclonev_lcell_comb \regmem|Mux56~6 (
// Equation(s):
// \regmem|Mux56~6_combout  = ( \intMem|instruction [21] & ( \regmem|regMemory[12][7]~q  & ( (!\intMem|instruction [22] & ((\regmem|regMemory[13][7]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[15][7]~q )) ) ) ) # ( !\intMem|instruction [21] & ( 
// \regmem|regMemory[12][7]~q  & ( (!\intMem|instruction [22]) # (\regmem|regMemory[14][7]~q ) ) ) ) # ( \intMem|instruction [21] & ( !\regmem|regMemory[12][7]~q  & ( (!\intMem|instruction [22] & ((\regmem|regMemory[13][7]~q ))) # (\intMem|instruction [22] & 
// (\regmem|regMemory[15][7]~q )) ) ) ) # ( !\intMem|instruction [21] & ( !\regmem|regMemory[12][7]~q  & ( (\regmem|regMemory[14][7]~q  & \intMem|instruction [22]) ) ) )

	.dataa(!\regmem|regMemory[14][7]~q ),
	.datab(!\regmem|regMemory[15][7]~q ),
	.datac(!\regmem|regMemory[13][7]~q ),
	.datad(!\intMem|instruction [22]),
	.datae(!\intMem|instruction [21]),
	.dataf(!\regmem|regMemory[12][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux56~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux56~6 .extended_lut = "off";
defparam \regmem|Mux56~6 .lut_mask = 64'h00550F33FF550F33;
defparam \regmem|Mux56~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N39
cyclonev_lcell_comb \regmem|Mux56~5 (
// Equation(s):
// \regmem|Mux56~5_combout  = ( \intMem|instruction [22] & ( \regmem|regMemory[8][7]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[10][7]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[11][7]~q )) ) ) ) # ( 
// !\intMem|instruction [22] & ( \regmem|regMemory[8][7]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q ) # (\regmem|regMemory[9][7]~q ) ) ) ) # ( \intMem|instruction [22] & ( !\regmem|regMemory[8][7]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & 
// ((\regmem|regMemory[10][7]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[11][7]~q )) ) ) ) # ( !\intMem|instruction [22] & ( !\regmem|regMemory[8][7]~q  & ( (\intMem|instruction[21]~DUPLICATE_q  & \regmem|regMemory[9][7]~q ) ) ) )

	.dataa(!\regmem|regMemory[11][7]~q ),
	.datab(!\regmem|regMemory[10][7]~q ),
	.datac(!\intMem|instruction[21]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[9][7]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\regmem|regMemory[8][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux56~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux56~5 .extended_lut = "off";
defparam \regmem|Mux56~5 .lut_mask = 64'h000F3535F0FF3535;
defparam \regmem|Mux56~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N12
cyclonev_lcell_comb \regmem|Mux56~9 (
// Equation(s):
// \regmem|Mux56~9_combout  = ( \regmem|Mux56~6_combout  & ( \regmem|Mux56~5_combout  & ( ((!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux56~8_combout ))) # (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux56~7_combout ))) # 
// (\intMem|instruction[24]~DUPLICATE_q ) ) ) ) # ( !\regmem|Mux56~6_combout  & ( \regmem|Mux56~5_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (((\intMem|instruction[24]~DUPLICATE_q ) # (\regmem|Mux56~8_combout )))) # 
// (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux56~7_combout  & ((!\intMem|instruction[24]~DUPLICATE_q )))) ) ) ) # ( \regmem|Mux56~6_combout  & ( !\regmem|Mux56~5_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (((\regmem|Mux56~8_combout  & 
// !\intMem|instruction[24]~DUPLICATE_q )))) # (\intMem|instruction[23]~DUPLICATE_q  & (((\intMem|instruction[24]~DUPLICATE_q )) # (\regmem|Mux56~7_combout ))) ) ) ) # ( !\regmem|Mux56~6_combout  & ( !\regmem|Mux56~5_combout  & ( 
// (!\intMem|instruction[24]~DUPLICATE_q  & ((!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux56~8_combout ))) # (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux56~7_combout )))) ) ) )

	.dataa(!\regmem|Mux56~7_combout ),
	.datab(!\intMem|instruction[23]~DUPLICATE_q ),
	.datac(!\regmem|Mux56~8_combout ),
	.datad(!\intMem|instruction[24]~DUPLICATE_q ),
	.datae(!\regmem|Mux56~6_combout ),
	.dataf(!\regmem|Mux56~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux56~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux56~9 .extended_lut = "off";
defparam \regmem|Mux56~9 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \regmem|Mux56~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N0
cyclonev_lcell_comb \regmem|Mux56~10 (
// Equation(s):
// \regmem|Mux56~10_combout  = ( \regmem|Mux56~9_combout  & ( (!\intMem|instruction[25]~DUPLICATE_q ) # (\regmem|Mux56~4_combout ) ) ) # ( !\regmem|Mux56~9_combout  & ( (\regmem|Mux56~4_combout  & \intMem|instruction[25]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regmem|Mux56~4_combout ),
	.datad(!\intMem|instruction[25]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regmem|Mux56~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux56~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux56~10 .extended_lut = "off";
defparam \regmem|Mux56~10 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \regmem|Mux56~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N33
cyclonev_lcell_comb \ula|Mux24~3 (
// Equation(s):
// \ula|Mux24~3_combout  = ( !\control|aluOp [2] & ( \regmem|Mux56~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [7] & ((!\control|aluOp [1] & (\control|aluOp [0] & !\control|in2Mux~combout )) # (\control|aluOp [1] & (!\control|aluOp [0] $ (\control|in2Mux~combout 
// ))))) # (\ulaIn1|ulaIn1MuxOut [7] & (!\control|aluOp [1] $ (((!\control|aluOp [0] & \control|in2Mux~combout ))))) ) ) ) # ( !\control|aluOp [2] & ( !\regmem|Mux56~10_combout  & ( (!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [7] & \control|aluOp [0])) # 
// (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [7] $ (!\control|aluOp [0]))) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\ulaIn1|ulaIn1MuxOut [7]),
	.datac(!\control|aluOp [0]),
	.datad(!\control|in2Mux~combout ),
	.datae(!\control|aluOp [2]),
	.dataf(!\regmem|Mux56~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux24~3 .extended_lut = "off";
defparam \ula|Mux24~3 .lut_mask = 64'h161600006A160000;
defparam \ula|Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N18
cyclonev_lcell_comb \ula|Add0~152 (
// Equation(s):
// \ula|Add0~152_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [7] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [7] ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~152 .extended_lut = "off";
defparam \ula|Add0~152 .lut_mask = 64'h33333333CCCCCCCC;
defparam \ula|Add0~152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y10_N41
dffeas \regmem|regMemory[12][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N50
dffeas \regmem|regMemory[13][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y10_N18
cyclonev_lcell_comb \regmem|regMemory[14][6]~feeder (
// Equation(s):
// \regmem|regMemory[14][6]~feeder_combout  = ( \memToRegMux|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[14][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[14][6]~feeder .extended_lut = "off";
defparam \regmem|regMemory[14][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[14][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y10_N20
dffeas \regmem|regMemory[14][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[14][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N14
dffeas \regmem|regMemory[15][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N42
cyclonev_lcell_comb \regmem|Mux25~7 (
// Equation(s):
// \regmem|Mux25~7_combout  = ( \regmem|regMemory[15][6]~q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( (\regmem|regMemory[13][6]~q ) # (\intMem|instruction [17]) ) ) ) # ( !\regmem|regMemory[15][6]~q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( 
// (!\intMem|instruction [17] & \regmem|regMemory[13][6]~q ) ) ) ) # ( \regmem|regMemory[15][6]~q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( (!\intMem|instruction [17] & (\regmem|regMemory[12][6]~q )) # (\intMem|instruction [17] & 
// ((\regmem|regMemory[14][6]~q ))) ) ) ) # ( !\regmem|regMemory[15][6]~q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( (!\intMem|instruction [17] & (\regmem|regMemory[12][6]~q )) # (\intMem|instruction [17] & ((\regmem|regMemory[14][6]~q ))) ) ) )

	.dataa(!\regmem|regMemory[12][6]~q ),
	.datab(!\intMem|instruction [17]),
	.datac(!\regmem|regMemory[13][6]~q ),
	.datad(!\regmem|regMemory[14][6]~q ),
	.datae(!\regmem|regMemory[15][6]~q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux25~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux25~7 .extended_lut = "off";
defparam \regmem|Mux25~7 .lut_mask = 64'h447744770C0C3F3F;
defparam \regmem|Mux25~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N26
dffeas \regmem|regMemory[4][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N29
dffeas \regmem|regMemory[7][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N38
dffeas \regmem|regMemory[6][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N41
dffeas \regmem|regMemory[5][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N39
cyclonev_lcell_comb \regmem|Mux25~8 (
// Equation(s):
// \regmem|Mux25~8_combout  = ( \regmem|regMemory[6][6]~q  & ( \regmem|regMemory[5][6]~q  & ( (!\intMem|instruction [16] & (((\intMem|instruction [17])) # (\regmem|regMemory[4][6]~q ))) # (\intMem|instruction [16] & (((!\intMem|instruction [17]) # 
// (\regmem|regMemory[7][6]~q )))) ) ) ) # ( !\regmem|regMemory[6][6]~q  & ( \regmem|regMemory[5][6]~q  & ( (!\intMem|instruction [16] & (\regmem|regMemory[4][6]~q  & (!\intMem|instruction [17]))) # (\intMem|instruction [16] & (((!\intMem|instruction [17]) # 
// (\regmem|regMemory[7][6]~q )))) ) ) ) # ( \regmem|regMemory[6][6]~q  & ( !\regmem|regMemory[5][6]~q  & ( (!\intMem|instruction [16] & (((\intMem|instruction [17])) # (\regmem|regMemory[4][6]~q ))) # (\intMem|instruction [16] & (((\intMem|instruction [17] 
// & \regmem|regMemory[7][6]~q )))) ) ) ) # ( !\regmem|regMemory[6][6]~q  & ( !\regmem|regMemory[5][6]~q  & ( (!\intMem|instruction [16] & (\regmem|regMemory[4][6]~q  & (!\intMem|instruction [17]))) # (\intMem|instruction [16] & (((\intMem|instruction [17] & 
// \regmem|regMemory[7][6]~q )))) ) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\regmem|regMemory[4][6]~q ),
	.datac(!\intMem|instruction [17]),
	.datad(!\regmem|regMemory[7][6]~q ),
	.datae(!\regmem|regMemory[6][6]~q ),
	.dataf(!\regmem|regMemory[5][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux25~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux25~8 .extended_lut = "off";
defparam \regmem|Mux25~8 .lut_mask = 64'h20252A2F70757A7F;
defparam \regmem|Mux25~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y9_N23
dffeas \regmem|regMemory[10][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N54
cyclonev_lcell_comb \regmem|regMemory[8][6]~feeder (
// Equation(s):
// \regmem|regMemory[8][6]~feeder_combout  = \memToRegMux|Mux6~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux6~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[8][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[8][6]~feeder .extended_lut = "off";
defparam \regmem|regMemory[8][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N56
dffeas \regmem|regMemory[8][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N2
dffeas \regmem|regMemory[11][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N23
dffeas \regmem|regMemory[9][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N18
cyclonev_lcell_comb \regmem|Mux25~5 (
// Equation(s):
// \regmem|Mux25~5_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[11][6]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[9][6]~q  ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[10][6]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[8][6]~q  ) ) )

	.dataa(!\regmem|regMemory[10][6]~q ),
	.datab(!\regmem|regMemory[8][6]~q ),
	.datac(!\regmem|regMemory[11][6]~q ),
	.datad(!\regmem|regMemory[9][6]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux25~5 .extended_lut = "off";
defparam \regmem|Mux25~5 .lut_mask = 64'h3333555500FF0F0F;
defparam \regmem|Mux25~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N17
dffeas \regmem|regMemory[2][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N29
dffeas \regmem|regMemory[1][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N8
dffeas \regmem|regMemory[3][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N12
cyclonev_lcell_comb \regmem|Mux25~6 (
// Equation(s):
// \regmem|Mux25~6_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[3][6]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( 
// \regmem|regMemory[2][6]~q  ) ) ) # ( \intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[1][6]~q  ) ) )

	.dataa(gnd),
	.datab(!\regmem|regMemory[2][6]~q ),
	.datac(!\regmem|regMemory[1][6]~q ),
	.datad(!\regmem|regMemory[3][6]~q ),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux25~6 .extended_lut = "off";
defparam \regmem|Mux25~6 .lut_mask = 64'h00000F0F333300FF;
defparam \regmem|Mux25~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N36
cyclonev_lcell_comb \regmem|Mux25~9 (
// Equation(s):
// \regmem|Mux25~9_combout  = ( \regmem|Mux25~5_combout  & ( \regmem|Mux25~6_combout  & ( (!\intMem|instruction [18]) # ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux25~8_combout ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux25~7_combout 
// ))) ) ) ) # ( !\regmem|Mux25~5_combout  & ( \regmem|Mux25~6_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18]) # (\regmem|Mux25~8_combout )))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux25~7_combout  & 
// ((\intMem|instruction [18])))) ) ) ) # ( \regmem|Mux25~5_combout  & ( !\regmem|Mux25~6_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|Mux25~8_combout  & \intMem|instruction [18])))) # (\intMem|instruction[19]~DUPLICATE_q  & 
// (((!\intMem|instruction [18])) # (\regmem|Mux25~7_combout ))) ) ) ) # ( !\regmem|Mux25~5_combout  & ( !\regmem|Mux25~6_combout  & ( (\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux25~8_combout ))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux25~7_combout )))) ) ) )

	.dataa(!\intMem|instruction[19]~DUPLICATE_q ),
	.datab(!\regmem|Mux25~7_combout ),
	.datac(!\regmem|Mux25~8_combout ),
	.datad(!\intMem|instruction [18]),
	.datae(!\regmem|Mux25~5_combout ),
	.dataf(!\regmem|Mux25~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux25~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux25~9 .extended_lut = "off";
defparam \regmem|Mux25~9 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \regmem|Mux25~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N26
dffeas \regmem|regMemory[25][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N8
dffeas \regmem|regMemory[29][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N21
cyclonev_lcell_comb \regmem|regMemory[17][6]~feeder (
// Equation(s):
// \regmem|regMemory[17][6]~feeder_combout  = \memToRegMux|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memToRegMux|Mux6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[17][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[17][6]~feeder .extended_lut = "off";
defparam \regmem|regMemory[17][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory[17][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N23
dffeas \regmem|regMemory[17][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[17][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N57
cyclonev_lcell_comb \regmem|regMemory[21][6]~feeder (
// Equation(s):
// \regmem|regMemory[21][6]~feeder_combout  = \memToRegMux|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memToRegMux|Mux6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[21][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[21][6]~feeder .extended_lut = "off";
defparam \regmem|regMemory[21][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory[21][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N59
dffeas \regmem|regMemory[21][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[21][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N9
cyclonev_lcell_comb \regmem|Mux25~1 (
// Equation(s):
// \regmem|Mux25~1_combout  = ( \intMem|instruction [18] & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[29][6]~q  ) ) ) # ( !\intMem|instruction [18] & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[25][6]~q  ) ) ) # ( 
// \intMem|instruction [18] & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[21][6]~q  ) ) ) # ( !\intMem|instruction [18] & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[17][6]~q  ) ) )

	.dataa(!\regmem|regMemory[25][6]~q ),
	.datab(!\regmem|regMemory[29][6]~q ),
	.datac(!\regmem|regMemory[17][6]~q ),
	.datad(!\regmem|regMemory[21][6]~q ),
	.datae(!\intMem|instruction [18]),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux25~1 .extended_lut = "off";
defparam \regmem|Mux25~1 .lut_mask = 64'h0F0F00FF55553333;
defparam \regmem|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y11_N2
dffeas \regmem|regMemory[28][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N52
dffeas \regmem|regMemory[16][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N45
cyclonev_lcell_comb \regmem|regMemory[20][6]~feeder (
// Equation(s):
// \regmem|regMemory[20][6]~feeder_combout  = \memToRegMux|Mux6~0_combout 

	.dataa(!\memToRegMux|Mux6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[20][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[20][6]~feeder .extended_lut = "off";
defparam \regmem|regMemory[20][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \regmem|regMemory[20][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N46
dffeas \regmem|regMemory[20][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[20][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N56
dffeas \regmem|regMemory[24][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y11_N3
cyclonev_lcell_comb \regmem|Mux25~0 (
// Equation(s):
// \regmem|Mux25~0_combout  = ( \regmem|regMemory[24][6]~q  & ( \intMem|instruction [18] & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[20][6]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[28][6]~q )) ) ) ) # ( 
// !\regmem|regMemory[24][6]~q  & ( \intMem|instruction [18] & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[20][6]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[28][6]~q )) ) ) ) # ( \regmem|regMemory[24][6]~q  & ( 
// !\intMem|instruction [18] & ( (\regmem|regMemory[16][6]~q ) # (\intMem|instruction[19]~DUPLICATE_q ) ) ) ) # ( !\regmem|regMemory[24][6]~q  & ( !\intMem|instruction [18] & ( (!\intMem|instruction[19]~DUPLICATE_q  & \regmem|regMemory[16][6]~q ) ) ) )

	.dataa(!\regmem|regMemory[28][6]~q ),
	.datab(!\intMem|instruction[19]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[16][6]~q ),
	.datad(!\regmem|regMemory[20][6]~q ),
	.datae(!\regmem|regMemory[24][6]~q ),
	.dataf(!\intMem|instruction [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux25~0 .extended_lut = "off";
defparam \regmem|Mux25~0 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \regmem|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y11_N47
dffeas \regmem|regMemory[19][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N20
dffeas \regmem|regMemory[27][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N50
dffeas \regmem|regMemory[23][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N51
cyclonev_lcell_comb \regmem|Mux25~3 (
// Equation(s):
// \regmem|Mux25~3_combout  = ( \intMem|instruction [18] & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[31][6]~q  ) ) ) # ( !\intMem|instruction [18] & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[27][6]~q  ) ) ) # ( 
// \intMem|instruction [18] & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[23][6]~q  ) ) ) # ( !\intMem|instruction [18] & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[19][6]~q  ) ) )

	.dataa(!\regmem|regMemory[31][6]~q ),
	.datab(!\regmem|regMemory[19][6]~q ),
	.datac(!\regmem|regMemory[27][6]~q ),
	.datad(!\regmem|regMemory[23][6]~q ),
	.datae(!\intMem|instruction [18]),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux25~3 .extended_lut = "off";
defparam \regmem|Mux25~3 .lut_mask = 64'h333300FF0F0F5555;
defparam \regmem|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N45
cyclonev_lcell_comb \regmem|regMemory[18][6]~feeder (
// Equation(s):
// \regmem|regMemory[18][6]~feeder_combout  = \memToRegMux|Mux6~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux6~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[18][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[18][6]~feeder .extended_lut = "off";
defparam \regmem|regMemory[18][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[18][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N47
dffeas \regmem|regMemory[18][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[18][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N54
cyclonev_lcell_comb \regmem|regMemory[30][6]~feeder (
// Equation(s):
// \regmem|regMemory[30][6]~feeder_combout  = \memToRegMux|Mux6~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux6~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[30][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[30][6]~feeder .extended_lut = "off";
defparam \regmem|regMemory[30][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[30][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N56
dffeas \regmem|regMemory[30][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[30][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N5
dffeas \regmem|regMemory[26][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N5
dffeas \regmem|regMemory[22][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N15
cyclonev_lcell_comb \regmem|Mux25~2 (
// Equation(s):
// \regmem|Mux25~2_combout  = ( \intMem|instruction [18] & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[30][6]~q  ) ) ) # ( !\intMem|instruction [18] & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[26][6]~q  ) ) ) # ( 
// \intMem|instruction [18] & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[22][6]~q  ) ) ) # ( !\intMem|instruction [18] & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[18][6]~q  ) ) )

	.dataa(!\regmem|regMemory[18][6]~q ),
	.datab(!\regmem|regMemory[30][6]~q ),
	.datac(!\regmem|regMemory[26][6]~q ),
	.datad(!\regmem|regMemory[22][6]~q ),
	.datae(!\intMem|instruction [18]),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux25~2 .extended_lut = "off";
defparam \regmem|Mux25~2 .lut_mask = 64'h555500FF0F0F3333;
defparam \regmem|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N30
cyclonev_lcell_comb \regmem|Mux25~4 (
// Equation(s):
// \regmem|Mux25~4_combout  = ( \regmem|Mux25~3_combout  & ( \regmem|Mux25~2_combout  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|Mux25~0_combout ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|Mux25~1_combout ))) # (\intMem|instruction 
// [17]) ) ) ) # ( !\regmem|Mux25~3_combout  & ( \regmem|Mux25~2_combout  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|Mux25~0_combout ) # (\intMem|instruction [17])))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|Mux25~1_combout  & 
// (!\intMem|instruction [17]))) ) ) ) # ( \regmem|Mux25~3_combout  & ( !\regmem|Mux25~2_combout  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (((!\intMem|instruction [17] & \regmem|Mux25~0_combout )))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (((\intMem|instruction [17])) # (\regmem|Mux25~1_combout ))) ) ) ) # ( !\regmem|Mux25~3_combout  & ( !\regmem|Mux25~2_combout  & ( (!\intMem|instruction [17] & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|Mux25~0_combout ))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|Mux25~1_combout )))) ) ) )

	.dataa(!\intMem|instruction[16]~DUPLICATE_q ),
	.datab(!\regmem|Mux25~1_combout ),
	.datac(!\intMem|instruction [17]),
	.datad(!\regmem|Mux25~0_combout ),
	.datae(!\regmem|Mux25~3_combout ),
	.dataf(!\regmem|Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux25~4 .extended_lut = "off";
defparam \regmem|Mux25~4 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \regmem|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N18
cyclonev_lcell_comb \ulaIn1|Mux6~0 (
// Equation(s):
// \ulaIn1|Mux6~0_combout  = ( \control|in1Mux [1] & ( \control|in1Mux [0] & ( \intMem|instruction [6] ) ) ) # ( !\control|in1Mux [1] & ( \control|in1Mux [0] & ( \intMem|instruction [6] ) ) ) # ( \control|in1Mux [1] & ( !\control|in1Mux [0] & ( 
// \intMem|instruction [6] ) ) ) # ( !\control|in1Mux [1] & ( !\control|in1Mux [0] & ( (!\intMem|instruction [20] & (\regmem|Mux25~9_combout )) # (\intMem|instruction [20] & ((\regmem|Mux25~4_combout ))) ) ) )

	.dataa(!\intMem|instruction [6]),
	.datab(!\intMem|instruction [20]),
	.datac(!\regmem|Mux25~9_combout ),
	.datad(!\regmem|Mux25~4_combout ),
	.datae(!\control|in1Mux [1]),
	.dataf(!\control|in1Mux [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux6~0 .extended_lut = "off";
defparam \ulaIn1|Mux6~0 .lut_mask = 64'h0C3F555555555555;
defparam \ulaIn1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N0
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[6] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [6] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux6~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux6~0_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [6]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[6] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[6] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \ulaIn1|ulaIn1MuxOut[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N15
cyclonev_lcell_comb \regmem|Mux57~6 (
// Equation(s):
// \regmem|Mux57~6_combout  = ( \intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[15][6]~q  ) ) ) # ( !\intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[13][6]~q  ) ) ) # ( 
// \intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[14][6]~q  ) ) ) # ( !\intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[12][6]~q  ) ) )

	.dataa(!\regmem|regMemory[13][6]~q ),
	.datab(!\regmem|regMemory[15][6]~q ),
	.datac(!\regmem|regMemory[14][6]~q ),
	.datad(!\regmem|regMemory[12][6]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux57~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux57~6 .extended_lut = "off";
defparam \regmem|Mux57~6 .lut_mask = 64'h00FF0F0F55553333;
defparam \regmem|Mux57~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N54
cyclonev_lcell_comb \regmem|Mux57~8 (
// Equation(s):
// \regmem|Mux57~8_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( \regmem|regMemory[3][6]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( 
// \regmem|regMemory[2][6]~q  ) ) ) # ( \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction[22]~DUPLICATE_q  & ( \regmem|regMemory[1][6]~q  ) ) )

	.dataa(gnd),
	.datab(!\regmem|regMemory[2][6]~q ),
	.datac(!\regmem|regMemory[1][6]~q ),
	.datad(!\regmem|regMemory[3][6]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux57~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux57~8 .extended_lut = "off";
defparam \regmem|Mux57~8 .lut_mask = 64'h00000F0F333300FF;
defparam \regmem|Mux57~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N3
cyclonev_lcell_comb \regmem|Mux57~5 (
// Equation(s):
// \regmem|Mux57~5_combout  = ( \intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[11][6]~q  ) ) ) # ( !\intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[9][6]~q  ) ) ) # ( 
// \intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[10][6]~q  ) ) ) # ( !\intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[8][6]~q  ) ) )

	.dataa(!\regmem|regMemory[11][6]~q ),
	.datab(!\regmem|regMemory[8][6]~q ),
	.datac(!\regmem|regMemory[9][6]~q ),
	.datad(!\regmem|regMemory[10][6]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux57~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux57~5 .extended_lut = "off";
defparam \regmem|Mux57~5 .lut_mask = 64'h333300FF0F0F5555;
defparam \regmem|Mux57~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N24
cyclonev_lcell_comb \regmem|Mux57~7 (
// Equation(s):
// \regmem|Mux57~7_combout  = ( \intMem|instruction[22]~DUPLICATE_q  & ( \regmem|regMemory[5][6]~q  & ( (!\intMem|instruction [21] & (\regmem|regMemory[6][6]~q )) # (\intMem|instruction [21] & ((\regmem|regMemory[7][6]~q ))) ) ) ) # ( 
// !\intMem|instruction[22]~DUPLICATE_q  & ( \regmem|regMemory[5][6]~q  & ( (\regmem|regMemory[4][6]~q ) # (\intMem|instruction [21]) ) ) ) # ( \intMem|instruction[22]~DUPLICATE_q  & ( !\regmem|regMemory[5][6]~q  & ( (!\intMem|instruction [21] & 
// (\regmem|regMemory[6][6]~q )) # (\intMem|instruction [21] & ((\regmem|regMemory[7][6]~q ))) ) ) ) # ( !\intMem|instruction[22]~DUPLICATE_q  & ( !\regmem|regMemory[5][6]~q  & ( (!\intMem|instruction [21] & \regmem|regMemory[4][6]~q ) ) ) )

	.dataa(!\regmem|regMemory[6][6]~q ),
	.datab(!\regmem|regMemory[7][6]~q ),
	.datac(!\intMem|instruction [21]),
	.datad(!\regmem|regMemory[4][6]~q ),
	.datae(!\intMem|instruction[22]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[5][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux57~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux57~7 .extended_lut = "off";
defparam \regmem|Mux57~7 .lut_mask = 64'h00F053530FFF5353;
defparam \regmem|Mux57~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N51
cyclonev_lcell_comb \regmem|Mux57~9 (
// Equation(s):
// \regmem|Mux57~9_combout  = ( \regmem|Mux57~5_combout  & ( \regmem|Mux57~7_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (((\regmem|Mux57~8_combout )) # (\intMem|instruction [24]))) # (\intMem|instruction[23]~DUPLICATE_q  & ((!\intMem|instruction 
// [24]) # ((\regmem|Mux57~6_combout )))) ) ) ) # ( !\regmem|Mux57~5_combout  & ( \regmem|Mux57~7_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (!\intMem|instruction [24] & ((\regmem|Mux57~8_combout )))) # (\intMem|instruction[23]~DUPLICATE_q  & 
// ((!\intMem|instruction [24]) # ((\regmem|Mux57~6_combout )))) ) ) ) # ( \regmem|Mux57~5_combout  & ( !\regmem|Mux57~7_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (((\regmem|Mux57~8_combout )) # (\intMem|instruction [24]))) # 
// (\intMem|instruction[23]~DUPLICATE_q  & (\intMem|instruction [24] & (\regmem|Mux57~6_combout ))) ) ) ) # ( !\regmem|Mux57~5_combout  & ( !\regmem|Mux57~7_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (!\intMem|instruction [24] & 
// ((\regmem|Mux57~8_combout )))) # (\intMem|instruction[23]~DUPLICATE_q  & (\intMem|instruction [24] & (\regmem|Mux57~6_combout ))) ) ) )

	.dataa(!\intMem|instruction[23]~DUPLICATE_q ),
	.datab(!\intMem|instruction [24]),
	.datac(!\regmem|Mux57~6_combout ),
	.datad(!\regmem|Mux57~8_combout ),
	.datae(!\regmem|Mux57~5_combout ),
	.dataf(!\regmem|Mux57~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux57~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux57~9 .extended_lut = "off";
defparam \regmem|Mux57~9 .lut_mask = 64'h018923AB45CD67EF;
defparam \regmem|Mux57~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N48
cyclonev_lcell_comb \regmem|Mux57~10 (
// Equation(s):
// \regmem|Mux57~10_combout  = ( \regmem|Mux57~9_combout  & ( (!\intMem|instruction[25]~DUPLICATE_q ) # (\regmem|Mux57~4_combout ) ) ) # ( !\regmem|Mux57~9_combout  & ( (\intMem|instruction[25]~DUPLICATE_q  & \regmem|Mux57~4_combout ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regmem|Mux57~4_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux57~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux57~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux57~10 .extended_lut = "off";
defparam \regmem|Mux57~10 .lut_mask = 64'h00330033CCFFCCFF;
defparam \regmem|Mux57~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y12_N12
cyclonev_lcell_comb \ula|Mux25~3 (
// Equation(s):
// \ula|Mux25~3_combout  = ( \control|aluOp [0] & ( \regmem|Mux57~10_combout  & ( (!\control|aluOp [2] & (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [6] & \control|in2Mux~combout ))))) ) ) ) # ( !\control|aluOp [0] & ( \regmem|Mux57~10_combout  & ( 
// (!\control|aluOp [2] & ((!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [6] & !\control|in2Mux~combout )) # (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [6] $ (\control|in2Mux~combout ))))) ) ) ) # ( \control|aluOp [0] & ( !\regmem|Mux57~10_combout  & ( 
// (!\control|aluOp [2] & (!\control|aluOp [1] $ (!\ulaIn1|ulaIn1MuxOut [6]))) ) ) ) # ( !\control|aluOp [0] & ( !\regmem|Mux57~10_combout  & ( (\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [6] & !\control|aluOp [2])) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\ulaIn1|ulaIn1MuxOut [6]),
	.datac(!\control|aluOp [2]),
	.datad(!\control|in2Mux~combout ),
	.datae(!\control|aluOp [0]),
	.dataf(!\regmem|Mux57~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux25~3 .extended_lut = "off";
defparam \ula|Mux25~3 .lut_mask = 64'h101060606010A060;
defparam \ula|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N18
cyclonev_lcell_comb \ula|Mux30~6 (
// Equation(s):
// \ula|Mux30~6_combout  = ( !\control|aluOp [1] & ( (\control|aluOp [0]) # (\control|aluOp [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~6 .extended_lut = "off";
defparam \ula|Mux30~6 .lut_mask = 64'h0FFF0FFF00000000;
defparam \ula|Mux30~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N9
cyclonev_lcell_comb \ula|Mux30~7 (
// Equation(s):
// \ula|Mux30~7_combout  = ( \control|aluOp [1] & ( (!\control|aluOp [0] & !\control|aluOp [2]) ) ) # ( !\control|aluOp [1] & ( (\control|aluOp [2]) # (\control|aluOp [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(!\control|aluOp [2]),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~7 .extended_lut = "off";
defparam \ula|Mux30~7 .lut_mask = 64'h0FFF0FFFF000F000;
defparam \ula|Mux30~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N0
cyclonev_lcell_comb \ula|Mux11~0 (
// Equation(s):
// \ula|Mux11~0_combout  = ( !\control|aluOp [0] & ( (!\control|aluOp [2] & \control|aluOp [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~0 .extended_lut = "off";
defparam \ula|Mux11~0 .lut_mask = 64'h00F000F000000000;
defparam \ula|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N0
cyclonev_lcell_comb \ula|Mux11~5 (
// Equation(s):
// \ula|Mux11~5_combout  = ( \control|aluOp [2] & ( !\control|aluOp [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~5 .extended_lut = "off";
defparam \ula|Mux11~5 .lut_mask = 64'h00000000F0F0F0F0;
defparam \ula|Mux11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N12
cyclonev_lcell_comb \ula|Mux11~6 (
// Equation(s):
// \ula|Mux11~6_combout  = ( \ula|ShiftLeft0~6_combout  & ( \ula|ShiftLeft0~13_combout  & ( (!\ula|ShiftLeft0~14_combout  & ((!\ula|Mux30~6_combout  & ((!\ula|Mux11~5_combout ))) # (\ula|Mux30~6_combout  & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout )))) # 
// (\ula|ShiftLeft0~14_combout  & (((!\ula|Mux11~5_combout )))) ) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( \ula|ShiftLeft0~13_combout  & ( !\ula|Mux11~5_combout  ) ) ) # ( \ula|ShiftLeft0~6_combout  & ( !\ula|ShiftLeft0~13_combout  & ( !\ula|Mux11~5_combout  
// ) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( !\ula|ShiftLeft0~13_combout  & ( !\ula|Mux11~5_combout  ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\ula|Mux11~5_combout ),
	.datac(!\ula|ShiftLeft0~14_combout ),
	.datad(!\ula|Mux30~6_combout ),
	.datae(!\ula|ShiftLeft0~6_combout ),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~6 .extended_lut = "off";
defparam \ula|Mux11~6 .lut_mask = 64'hCCCCCCCCCCCCCCAC;
defparam \ula|Mux11~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N57
cyclonev_lcell_comb \ula|Mux5~0 (
// Equation(s):
// \ula|Mux5~0_combout  = ( \control|aluOp [1] & ( !\control|aluOp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~0 .extended_lut = "off";
defparam \ula|Mux5~0 .lut_mask = 64'h00000000FF00FF00;
defparam \ula|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N27
cyclonev_lcell_comb \ula|Mux11~7 (
// Equation(s):
// \ula|Mux11~7_combout  = ( \ula|ShiftLeft0~6_combout  & ( \ula|ShiftLeft0~13_combout  & ( (!\control|aluOp [2] & ((!\ula|Mux5~0_combout ) # ((\ula|ShiftLeft0~14_combout ) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout )))) ) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( 
// \ula|ShiftLeft0~13_combout  & ( !\control|aluOp [2] ) ) ) # ( \ula|ShiftLeft0~6_combout  & ( !\ula|ShiftLeft0~13_combout  & ( !\control|aluOp [2] ) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( !\ula|ShiftLeft0~13_combout  & ( !\control|aluOp [2] ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\ula|Mux5~0_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\ula|ShiftLeft0~14_combout ),
	.datae(!\ula|ShiftLeft0~6_combout ),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~7 .extended_lut = "off";
defparam \ula|Mux11~7 .lut_mask = 64'hAAAAAAAAAAAA8AAA;
defparam \ula|Mux11~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N21
cyclonev_lcell_comb \ula|Mux7~3 (
// Equation(s):
// \ula|Mux7~3_combout  = ( \ula|Mux11~4_combout  & ( (!\control|aluOp [3] & (\ula|Mux11~6_combout  & !\ula|Mux11~7_combout )) ) )

	.dataa(!\control|aluOp [3]),
	.datab(gnd),
	.datac(!\ula|Mux11~6_combout ),
	.datad(!\ula|Mux11~7_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~3 .extended_lut = "off";
defparam \ula|Mux7~3 .lut_mask = 64'h000000000A000A00;
defparam \ula|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N24
cyclonev_lcell_comb \regmem|Mux61~6 (
// Equation(s):
// \regmem|Mux61~6_combout  = ( \intMem|instruction [22] & ( !\intMem|instruction[23]~DUPLICATE_q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[2][2]~q )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[3][2]~q ))) ) ) ) # ( 
// !\intMem|instruction [22] & ( !\intMem|instruction[23]~DUPLICATE_q  & ( (\regmem|regMemory[1][2]~q  & \intMem|instruction[21]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[1][2]~q ),
	.datab(!\regmem|regMemory[2][2]~q ),
	.datac(!\intMem|instruction[21]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[3][2]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux61~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux61~6 .extended_lut = "off";
defparam \regmem|Mux61~6 .lut_mask = 64'h0505303F00000000;
defparam \regmem|Mux61~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N39
cyclonev_lcell_comb \regmem|Mux61~5 (
// Equation(s):
// \regmem|Mux61~5_combout  = ( \intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[7][2]~q  ) ) ) # ( !\intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[5][2]~q  ) ) ) # ( 
// \intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[6][2]~q  ) ) ) # ( !\intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[4][2]~q  ) ) )

	.dataa(!\regmem|regMemory[4][2]~q ),
	.datab(!\regmem|regMemory[5][2]~q ),
	.datac(!\regmem|regMemory[6][2]~q ),
	.datad(!\regmem|regMemory[7][2]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux61~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux61~5 .extended_lut = "off";
defparam \regmem|Mux61~5 .lut_mask = 64'h55550F0F333300FF;
defparam \regmem|Mux61~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N6
cyclonev_lcell_comb \regmem|Mux61~7 (
// Equation(s):
// \regmem|Mux61~7_combout  = ( \regmem|Mux61~5_combout  & ( (!\intMem|instruction[25]~DUPLICATE_q  & (!\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|Mux61~6_combout ) # (\intMem|instruction[23]~DUPLICATE_q )))) ) ) # ( !\regmem|Mux61~5_combout  & ( 
// (!\intMem|instruction[25]~DUPLICATE_q  & (!\intMem|instruction[24]~DUPLICATE_q  & \regmem|Mux61~6_combout )) ) )

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\intMem|instruction[24]~DUPLICATE_q ),
	.datac(!\intMem|instruction[23]~DUPLICATE_q ),
	.datad(!\regmem|Mux61~6_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux61~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux61~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux61~7 .extended_lut = "off";
defparam \regmem|Mux61~7 .lut_mask = 64'h0088008808880888;
defparam \regmem|Mux61~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N33
cyclonev_lcell_comb \regmem|Mux61~9 (
// Equation(s):
// \regmem|Mux61~9_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( \regmem|regMemory[15][2]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( 
// \regmem|regMemory[14][2]~q  ) ) ) # ( \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction[22]~DUPLICATE_q  & ( \regmem|regMemory[13][2]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction[22]~DUPLICATE_q  & ( 
// \regmem|regMemory[12][2]~q  ) ) )

	.dataa(!\regmem|regMemory[12][2]~q ),
	.datab(!\regmem|regMemory[14][2]~q ),
	.datac(!\regmem|regMemory[15][2]~q ),
	.datad(!\regmem|regMemory[13][2]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux61~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux61~9 .extended_lut = "off";
defparam \regmem|Mux61~9 .lut_mask = 64'h555500FF33330F0F;
defparam \regmem|Mux61~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N6
cyclonev_lcell_comb \regmem|Mux61~8 (
// Equation(s):
// \regmem|Mux61~8_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[11][2]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[10][2]~q  ) ) ) # ( 
// \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[9][2]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[8][2]~q  ) ) )

	.dataa(!\regmem|regMemory[9][2]~q ),
	.datab(!\regmem|regMemory[11][2]~q ),
	.datac(!\regmem|regMemory[10][2]~q ),
	.datad(!\regmem|regMemory[8][2]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux61~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux61~8 .extended_lut = "off";
defparam \regmem|Mux61~8 .lut_mask = 64'h00FF55550F0F3333;
defparam \regmem|Mux61~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N54
cyclonev_lcell_comb \regmem|Mux61~10 (
// Equation(s):
// \regmem|Mux61~10_combout  = ( \regmem|Mux61~8_combout  & ( (\intMem|instruction[24]~DUPLICATE_q  & (!\intMem|instruction[25]~DUPLICATE_q  & ((!\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|Mux61~9_combout )))) ) ) # ( !\regmem|Mux61~8_combout  & ( 
// (\intMem|instruction[23]~DUPLICATE_q  & (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|Mux61~9_combout  & !\intMem|instruction[25]~DUPLICATE_q ))) ) )

	.dataa(!\intMem|instruction[23]~DUPLICATE_q ),
	.datab(!\intMem|instruction[24]~DUPLICATE_q ),
	.datac(!\regmem|Mux61~9_combout ),
	.datad(!\intMem|instruction[25]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regmem|Mux61~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux61~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux61~10 .extended_lut = "off";
defparam \regmem|Mux61~10 .lut_mask = 64'h0100010023002300;
defparam \regmem|Mux61~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N9
cyclonev_lcell_comb \regmem|Mux61~11 (
// Equation(s):
// \regmem|Mux61~11_combout  = ( \regmem|Mux61~4_combout  & ( ((\regmem|Mux61~10_combout ) # (\regmem|Mux61~7_combout )) # (\intMem|instruction[25]~DUPLICATE_q ) ) ) # ( !\regmem|Mux61~4_combout  & ( (\regmem|Mux61~10_combout ) # (\regmem|Mux61~7_combout ) ) 
// )

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regmem|Mux61~7_combout ),
	.datad(!\regmem|Mux61~10_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux61~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux61~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux61~11 .extended_lut = "off";
defparam \regmem|Mux61~11 .lut_mask = 64'h0FFF0FFF5FFF5FFF;
defparam \regmem|Mux61~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N35
dffeas \regmem|regMemory[20][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N8
dffeas \regmem|regMemory[24][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N2
dffeas \regmem|regMemory[28][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N28
dffeas \regmem|regMemory[16][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N3
cyclonev_lcell_comb \regmem|Mux0~0 (
// Equation(s):
// \regmem|Mux0~0_combout  = ( \regmem|regMemory[28][31]~q  & ( \regmem|regMemory[16][31]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18])) # (\regmem|regMemory[20][31]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & 
// (((\regmem|regMemory[24][31]~q ) # (\intMem|instruction [18])))) ) ) ) # ( !\regmem|regMemory[28][31]~q  & ( \regmem|regMemory[16][31]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18])) # (\regmem|regMemory[20][31]~q ))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18] & \regmem|regMemory[24][31]~q )))) ) ) ) # ( \regmem|regMemory[28][31]~q  & ( !\regmem|regMemory[16][31]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[20][31]~q  & 
// (\intMem|instruction [18]))) # (\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|regMemory[24][31]~q ) # (\intMem|instruction [18])))) ) ) ) # ( !\regmem|regMemory[28][31]~q  & ( !\regmem|regMemory[16][31]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & 
// (\regmem|regMemory[20][31]~q  & (\intMem|instruction [18]))) # (\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18] & \regmem|regMemory[24][31]~q )))) ) ) )

	.dataa(!\regmem|regMemory[20][31]~q ),
	.datab(!\intMem|instruction[19]~DUPLICATE_q ),
	.datac(!\intMem|instruction [18]),
	.datad(!\regmem|regMemory[24][31]~q ),
	.datae(!\regmem|regMemory[28][31]~q ),
	.dataf(!\regmem|regMemory[16][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux0~0 .extended_lut = "off";
defparam \regmem|Mux0~0 .lut_mask = 64'h04340737C4F4C7F7;
defparam \regmem|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N50
dffeas \regmem|regMemory[25][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N39
cyclonev_lcell_comb \regmem|regMemory[21][31]~feeder (
// Equation(s):
// \regmem|regMemory[21][31]~feeder_combout  = ( \memToRegMux|Mux31~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[21][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[21][31]~feeder .extended_lut = "off";
defparam \regmem|regMemory[21][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[21][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N41
dffeas \regmem|regMemory[21][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[21][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N32
dffeas \regmem|regMemory[29][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N54
cyclonev_lcell_comb \regmem|regMemory[17][31]~feeder (
// Equation(s):
// \regmem|regMemory[17][31]~feeder_combout  = \memToRegMux|Mux31~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux31~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[17][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[17][31]~feeder .extended_lut = "off";
defparam \regmem|regMemory[17][31]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[17][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N56
dffeas \regmem|regMemory[17][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[17][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N33
cyclonev_lcell_comb \regmem|Mux0~1 (
// Equation(s):
// \regmem|Mux0~1_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[29][31]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[25][31]~q  ) ) ) # ( \intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[21][31]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[17][31]~q  ) ) )

	.dataa(!\regmem|regMemory[25][31]~q ),
	.datab(!\regmem|regMemory[21][31]~q ),
	.datac(!\regmem|regMemory[29][31]~q ),
	.datad(!\regmem|regMemory[17][31]~q ),
	.datae(!\intMem|instruction[18]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux0~1 .extended_lut = "off";
defparam \regmem|Mux0~1 .lut_mask = 64'h00FF333355550F0F;
defparam \regmem|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N2
dffeas \regmem|regMemory[31][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N20
dffeas \regmem|regMemory[27][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N6
cyclonev_lcell_comb \regmem|regMemory[23][31]~feeder (
// Equation(s):
// \regmem|regMemory[23][31]~feeder_combout  = \memToRegMux|Mux31~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux31~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[23][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[23][31]~feeder .extended_lut = "off";
defparam \regmem|regMemory[23][31]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[23][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N8
dffeas \regmem|regMemory[23][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[23][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N42
cyclonev_lcell_comb \regmem|Mux0~3 (
// Equation(s):
// \regmem|Mux0~3_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[31][31]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[27][31]~q  ) ) ) # ( \intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[23][31]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[19][31]~q  ) ) )

	.dataa(!\regmem|regMemory[31][31]~q ),
	.datab(!\regmem|regMemory[27][31]~q ),
	.datac(!\regmem|regMemory[19][31]~q ),
	.datad(!\regmem|regMemory[23][31]~q ),
	.datae(!\intMem|instruction[18]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux0~3 .extended_lut = "off";
defparam \regmem|Mux0~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \regmem|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N56
dffeas \regmem|regMemory[26][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N32
dffeas \regmem|regMemory[18][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N8
dffeas \regmem|regMemory[30][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N12
cyclonev_lcell_comb \regmem|regMemory[22][31]~feeder (
// Equation(s):
// \regmem|regMemory[22][31]~feeder_combout  = \memToRegMux|Mux31~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux31~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[22][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[22][31]~feeder .extended_lut = "off";
defparam \regmem|regMemory[22][31]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[22][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N14
dffeas \regmem|regMemory[22][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[22][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N21
cyclonev_lcell_comb \regmem|Mux0~2 (
// Equation(s):
// \regmem|Mux0~2_combout  = ( \regmem|regMemory[22][31]~q  & ( \intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[30][31]~q ) ) ) ) # ( !\regmem|regMemory[22][31]~q  & ( \intMem|instruction[18]~DUPLICATE_q  
// & ( (\intMem|instruction[19]~DUPLICATE_q  & \regmem|regMemory[30][31]~q ) ) ) ) # ( \regmem|regMemory[22][31]~q  & ( !\intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[18][31]~q ))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[26][31]~q )) ) ) ) # ( !\regmem|regMemory[22][31]~q  & ( !\intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[18][31]~q ))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[26][31]~q )) ) ) )

	.dataa(!\regmem|regMemory[26][31]~q ),
	.datab(!\regmem|regMemory[18][31]~q ),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[30][31]~q ),
	.datae(!\regmem|regMemory[22][31]~q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux0~2 .extended_lut = "off";
defparam \regmem|Mux0~2 .lut_mask = 64'h35353535000FF0FF;
defparam \regmem|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N36
cyclonev_lcell_comb \regmem|Mux0~4 (
// Equation(s):
// \regmem|Mux0~4_combout  = ( \regmem|Mux0~3_combout  & ( \regmem|Mux0~2_combout  & ( ((!\intMem|instruction [16] & (\regmem|Mux0~0_combout )) # (\intMem|instruction [16] & ((\regmem|Mux0~1_combout )))) # (\intMem|instruction[17]~DUPLICATE_q ) ) ) ) # ( 
// !\regmem|Mux0~3_combout  & ( \regmem|Mux0~2_combout  & ( (!\intMem|instruction[17]~DUPLICATE_q  & ((!\intMem|instruction [16] & (\regmem|Mux0~0_combout )) # (\intMem|instruction [16] & ((\regmem|Mux0~1_combout ))))) # (\intMem|instruction[17]~DUPLICATE_q  
// & (!\intMem|instruction [16])) ) ) ) # ( \regmem|Mux0~3_combout  & ( !\regmem|Mux0~2_combout  & ( (!\intMem|instruction[17]~DUPLICATE_q  & ((!\intMem|instruction [16] & (\regmem|Mux0~0_combout )) # (\intMem|instruction [16] & ((\regmem|Mux0~1_combout 
// ))))) # (\intMem|instruction[17]~DUPLICATE_q  & (\intMem|instruction [16])) ) ) ) # ( !\regmem|Mux0~3_combout  & ( !\regmem|Mux0~2_combout  & ( (!\intMem|instruction[17]~DUPLICATE_q  & ((!\intMem|instruction [16] & (\regmem|Mux0~0_combout )) # 
// (\intMem|instruction [16] & ((\regmem|Mux0~1_combout ))))) ) ) )

	.dataa(!\intMem|instruction[17]~DUPLICATE_q ),
	.datab(!\intMem|instruction [16]),
	.datac(!\regmem|Mux0~0_combout ),
	.datad(!\regmem|Mux0~1_combout ),
	.datae(!\regmem|Mux0~3_combout ),
	.dataf(!\regmem|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux0~4 .extended_lut = "off";
defparam \regmem|Mux0~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \regmem|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N53
dffeas \regmem|regMemory[7][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N39
cyclonev_lcell_comb \regmem|regMemory[6][31]~feeder (
// Equation(s):
// \regmem|regMemory[6][31]~feeder_combout  = ( \memToRegMux|Mux31~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[6][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[6][31]~feeder .extended_lut = "off";
defparam \regmem|regMemory[6][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[6][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N41
dffeas \regmem|regMemory[6][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[6][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N50
dffeas \regmem|regMemory[5][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N54
cyclonev_lcell_comb \regmem|regMemory[4][31]~feeder (
// Equation(s):
// \regmem|regMemory[4][31]~feeder_combout  = ( \memToRegMux|Mux31~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[4][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[4][31]~feeder .extended_lut = "off";
defparam \regmem|regMemory[4][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[4][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N56
dffeas \regmem|regMemory[4][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[4][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N48
cyclonev_lcell_comb \regmem|Mux0~8 (
// Equation(s):
// \regmem|Mux0~8_combout  = ( \regmem|regMemory[4][31]~q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction [16] & ((\regmem|regMemory[6][31]~q ))) # (\intMem|instruction [16] & (\regmem|regMemory[7][31]~q )) ) ) ) # ( 
// !\regmem|regMemory[4][31]~q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction [16] & ((\regmem|regMemory[6][31]~q ))) # (\intMem|instruction [16] & (\regmem|regMemory[7][31]~q )) ) ) ) # ( \regmem|regMemory[4][31]~q  & ( 
// !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction [16]) # (\regmem|regMemory[5][31]~q ) ) ) ) # ( !\regmem|regMemory[4][31]~q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( (\intMem|instruction [16] & \regmem|regMemory[5][31]~q ) ) ) )

	.dataa(!\regmem|regMemory[7][31]~q ),
	.datab(!\intMem|instruction [16]),
	.datac(!\regmem|regMemory[6][31]~q ),
	.datad(!\regmem|regMemory[5][31]~q ),
	.datae(!\regmem|regMemory[4][31]~q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux0~8 .extended_lut = "off";
defparam \regmem|Mux0~8 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \regmem|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N44
dffeas \regmem|regMemory[9][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N8
dffeas \regmem|regMemory[11][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N18
cyclonev_lcell_comb \regmem|regMemory[10][31]~feeder (
// Equation(s):
// \regmem|regMemory[10][31]~feeder_combout  = \memToRegMux|Mux31~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux31~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[10][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[10][31]~feeder .extended_lut = "off";
defparam \regmem|regMemory[10][31]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[10][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N20
dffeas \regmem|regMemory[10][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[10][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N35
dffeas \regmem|regMemory[8][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N0
cyclonev_lcell_comb \regmem|Mux0~5 (
// Equation(s):
// \regmem|Mux0~5_combout  = ( \intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[11][31]~q  ) ) ) # ( !\intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[10][31]~q  ) ) ) # ( 
// \intMem|instruction [16] & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[9][31]~q  ) ) ) # ( !\intMem|instruction [16] & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[8][31]~q  ) ) )

	.dataa(!\regmem|regMemory[9][31]~q ),
	.datab(!\regmem|regMemory[11][31]~q ),
	.datac(!\regmem|regMemory[10][31]~q ),
	.datad(!\regmem|regMemory[8][31]~q ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux0~5 .extended_lut = "off";
defparam \regmem|Mux0~5 .lut_mask = 64'h00FF55550F0F3333;
defparam \regmem|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N38
dffeas \regmem|regMemory[13][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N32
dffeas \regmem|regMemory[15][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N30
cyclonev_lcell_comb \regmem|regMemory[12][31]~feeder (
// Equation(s):
// \regmem|regMemory[12][31]~feeder_combout  = ( \memToRegMux|Mux31~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[12][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[12][31]~feeder .extended_lut = "off";
defparam \regmem|regMemory[12][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[12][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N32
dffeas \regmem|regMemory[12][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[12][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N16
dffeas \regmem|regMemory[14][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N33
cyclonev_lcell_comb \regmem|Mux0~7 (
// Equation(s):
// \regmem|Mux0~7_combout  = ( \intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[15][31]~q  ) ) ) # ( !\intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[14][31]~q  ) ) ) # ( 
// \intMem|instruction [16] & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[13][31]~q  ) ) ) # ( !\intMem|instruction [16] & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[12][31]~q  ) ) )

	.dataa(!\regmem|regMemory[13][31]~q ),
	.datab(!\regmem|regMemory[15][31]~q ),
	.datac(!\regmem|regMemory[12][31]~q ),
	.datad(!\regmem|regMemory[14][31]~q ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux0~7 .extended_lut = "off";
defparam \regmem|Mux0~7 .lut_mask = 64'h0F0F555500FF3333;
defparam \regmem|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N8
dffeas \regmem|regMemory[2][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N17
dffeas \regmem|regMemory[3][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N48
cyclonev_lcell_comb \regmem|regMemory[1][31]~feeder (
// Equation(s):
// \regmem|regMemory[1][31]~feeder_combout  = \memToRegMux|Mux31~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux31~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[1][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[1][31]~feeder .extended_lut = "off";
defparam \regmem|regMemory[1][31]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[1][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N50
dffeas \regmem|regMemory[1][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[1][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N51
cyclonev_lcell_comb \regmem|Mux0~6 (
// Equation(s):
// \regmem|Mux0~6_combout  = ( \regmem|regMemory[1][31]~q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[2][31]~q )) # (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[3][31]~q ))) ) ) ) # 
// ( !\regmem|regMemory[1][31]~q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[2][31]~q )) # (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[3][31]~q ))) ) ) ) # ( 
// \regmem|regMemory[1][31]~q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\regmem|regMemory[2][31]~q ),
	.datac(!\regmem|regMemory[3][31]~q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[1][31]~q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux0~6 .extended_lut = "off";
defparam \regmem|Mux0~6 .lut_mask = 64'h000000FF330F330F;
defparam \regmem|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N30
cyclonev_lcell_comb \regmem|Mux0~9 (
// Equation(s):
// \regmem|Mux0~9_combout  = ( \regmem|Mux0~7_combout  & ( \regmem|Mux0~6_combout  & ( (!\intMem|instruction [18] & (((!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|Mux0~5_combout )))) # (\intMem|instruction [18] & (((\intMem|instruction[19]~DUPLICATE_q 
// )) # (\regmem|Mux0~8_combout ))) ) ) ) # ( !\regmem|Mux0~7_combout  & ( \regmem|Mux0~6_combout  & ( (!\intMem|instruction [18] & (((!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|Mux0~5_combout )))) # (\intMem|instruction [18] & (\regmem|Mux0~8_combout 
//  & ((!\intMem|instruction[19]~DUPLICATE_q )))) ) ) ) # ( \regmem|Mux0~7_combout  & ( !\regmem|Mux0~6_combout  & ( (!\intMem|instruction [18] & (((\regmem|Mux0~5_combout  & \intMem|instruction[19]~DUPLICATE_q )))) # (\intMem|instruction [18] & 
// (((\intMem|instruction[19]~DUPLICATE_q )) # (\regmem|Mux0~8_combout ))) ) ) ) # ( !\regmem|Mux0~7_combout  & ( !\regmem|Mux0~6_combout  & ( (!\intMem|instruction [18] & (((\regmem|Mux0~5_combout  & \intMem|instruction[19]~DUPLICATE_q )))) # 
// (\intMem|instruction [18] & (\regmem|Mux0~8_combout  & ((!\intMem|instruction[19]~DUPLICATE_q )))) ) ) )

	.dataa(!\regmem|Mux0~8_combout ),
	.datab(!\intMem|instruction [18]),
	.datac(!\regmem|Mux0~5_combout ),
	.datad(!\intMem|instruction[19]~DUPLICATE_q ),
	.datae(!\regmem|Mux0~7_combout ),
	.dataf(!\regmem|Mux0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux0~9 .extended_lut = "off";
defparam \regmem|Mux0~9 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \regmem|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N12
cyclonev_lcell_comb \ulaIn1|Mux31~0 (
// Equation(s):
// \ulaIn1|Mux31~0_combout  = ( \regmem|Mux0~4_combout  & ( \regmem|Mux0~9_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\intMem|instruction [15]))) ) ) ) # ( !\regmem|Mux0~4_combout  & ( \regmem|Mux0~9_combout  & ( (!\control|in1Mux [1] & 
// ((!\control|in1Mux [0] & (!\intMem|instruction [20])) # (\control|in1Mux [0] & ((\intMem|instruction [15]))))) ) ) ) # ( \regmem|Mux0~4_combout  & ( !\regmem|Mux0~9_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0] & (\intMem|instruction [20])) 
// # (\control|in1Mux [0] & ((\intMem|instruction [15]))))) ) ) ) # ( !\regmem|Mux0~4_combout  & ( !\regmem|Mux0~9_combout  & ( (\control|in1Mux [0] & (\intMem|instruction [15] & !\control|in1Mux [1])) ) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(!\intMem|instruction [20]),
	.datac(!\intMem|instruction [15]),
	.datad(!\control|in1Mux [1]),
	.datae(!\regmem|Mux0~4_combout ),
	.dataf(!\regmem|Mux0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux31~0 .extended_lut = "off";
defparam \ulaIn1|Mux31~0 .lut_mask = 64'h050027008D00AF00;
defparam \ulaIn1|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N54
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[31] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [31] = ( \ulaIn1|Mux31~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [31]) ) ) # ( !\ulaIn1|Mux31~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[31] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[31] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[31] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N42
cyclonev_lcell_comb \ula|ShiftRight0~42 (
// Equation(s):
// \ula|ShiftRight0~42_combout  = ( \control|in2Mux~combout  & ( \regmem|Mux60~11_combout  & ( (\intMem|instruction [8] & \ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( !\control|in2Mux~combout  & ( \regmem|Mux60~11_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( 
// \control|in2Mux~combout  & ( !\regmem|Mux60~11_combout  & ( (\intMem|instruction [8] & \ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( !\control|in2Mux~combout  & ( !\regmem|Mux60~11_combout  & ( (\regmem|Mux61~11_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction [8]),
	.datac(!\regmem|Mux61~11_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\regmem|Mux60~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~42 .extended_lut = "off";
defparam \ula|ShiftRight0~42 .lut_mask = 64'h000F003300FF0033;
defparam \ula|ShiftRight0~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y11_N5
dffeas \regmem|regMemory[29][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N50
dffeas \regmem|regMemory[31][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N41
dffeas \regmem|regMemory[30][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y9_N48
cyclonev_lcell_comb \regmem|regMemory[28][28]~feeder (
// Equation(s):
// \regmem|regMemory[28][28]~feeder_combout  = ( \memToRegMux|Mux28~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[28][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[28][28]~feeder .extended_lut = "off";
defparam \regmem|regMemory[28][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[28][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N50
dffeas \regmem|regMemory[28][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[28][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N33
cyclonev_lcell_comb \regmem|Mux3~3 (
// Equation(s):
// \regmem|Mux3~3_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[28][28]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[29][28]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[31][28]~q ))) ) ) 
// ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[28][28]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q ) # (\regmem|regMemory[30][28]~q ) ) ) ) # ( \intMem|instruction[16]~DUPLICATE_q  & ( !\regmem|regMemory[28][28]~q  & ( 
// (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[29][28]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[31][28]~q ))) ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( !\regmem|regMemory[28][28]~q  & ( 
// (\regmem|regMemory[30][28]~q  & \intMem|instruction[17]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[29][28]~q ),
	.datab(!\regmem|regMemory[31][28]~q ),
	.datac(!\regmem|regMemory[30][28]~q ),
	.datad(!\intMem|instruction[17]~DUPLICATE_q ),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[28][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux3~3 .extended_lut = "off";
defparam \regmem|Mux3~3 .lut_mask = 64'h000F5533FF0F5533;
defparam \regmem|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N52
dffeas \regmem|regMemory[18][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N8
dffeas \regmem|regMemory[16][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N38
dffeas \regmem|regMemory[19][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N2
dffeas \regmem|regMemory[17][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N48
cyclonev_lcell_comb \regmem|Mux3~0 (
// Equation(s):
// \regmem|Mux3~0_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[17][28]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q ) # (\regmem|regMemory[19][28]~q ) ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[17][28]~q  
// & ( (!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[16][28]~q ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[18][28]~q )) ) ) ) # ( \intMem|instruction[16]~DUPLICATE_q  & ( !\regmem|regMemory[17][28]~q  & ( 
// (\regmem|regMemory[19][28]~q  & \intMem|instruction[17]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( !\regmem|regMemory[17][28]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[16][28]~q ))) # 
// (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[18][28]~q )) ) ) )

	.dataa(!\regmem|regMemory[18][28]~q ),
	.datab(!\regmem|regMemory[16][28]~q ),
	.datac(!\regmem|regMemory[19][28]~q ),
	.datad(!\intMem|instruction[17]~DUPLICATE_q ),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[17][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux3~0 .extended_lut = "off";
defparam \regmem|Mux3~0 .lut_mask = 64'h3355000F3355FF0F;
defparam \regmem|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y11_N2
dffeas \regmem|regMemory[27][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N38
dffeas \regmem|regMemory[25][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N2
dffeas \regmem|regMemory[24][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N38
dffeas \regmem|regMemory[26][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N54
cyclonev_lcell_comb \regmem|Mux3~1 (
// Equation(s):
// \regmem|Mux3~1_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[26][28]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[25][28]~q ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[27][28]~q )) ) ) 
// ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[26][28]~q  & ( (\regmem|regMemory[24][28]~q ) # (\intMem|instruction[17]~DUPLICATE_q ) ) ) ) # ( \intMem|instruction[16]~DUPLICATE_q  & ( !\regmem|regMemory[26][28]~q  & ( 
// (!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[25][28]~q ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[27][28]~q )) ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( !\regmem|regMemory[26][28]~q  & ( 
// (!\intMem|instruction[17]~DUPLICATE_q  & \regmem|regMemory[24][28]~q ) ) ) )

	.dataa(!\regmem|regMemory[27][28]~q ),
	.datab(!\intMem|instruction[17]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[25][28]~q ),
	.datad(!\regmem|regMemory[24][28]~q ),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[26][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux3~1 .extended_lut = "off";
defparam \regmem|Mux3~1 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \regmem|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N35
dffeas \regmem|regMemory[22][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N47
dffeas \regmem|regMemory[23][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N56
dffeas \regmem|regMemory[21][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N42
cyclonev_lcell_comb \regmem|regMemory[20][28]~feeder (
// Equation(s):
// \regmem|regMemory[20][28]~feeder_combout  = \memToRegMux|Mux28~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memToRegMux|Mux28~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[20][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[20][28]~feeder .extended_lut = "off";
defparam \regmem|regMemory[20][28]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory[20][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N44
dffeas \regmem|regMemory[20][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[20][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N12
cyclonev_lcell_comb \regmem|Mux3~2 (
// Equation(s):
// \regmem|Mux3~2_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[23][28]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[21][28]~q  ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[22][28]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[20][28]~q  ) ) )

	.dataa(!\regmem|regMemory[22][28]~q ),
	.datab(!\regmem|regMemory[23][28]~q ),
	.datac(!\regmem|regMemory[21][28]~q ),
	.datad(!\regmem|regMemory[20][28]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux3~2 .extended_lut = "off";
defparam \regmem|Mux3~2 .lut_mask = 64'h00FF55550F0F3333;
defparam \regmem|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N33
cyclonev_lcell_comb \regmem|Mux3~4 (
// Equation(s):
// \regmem|Mux3~4_combout  = ( \regmem|Mux3~1_combout  & ( \regmem|Mux3~2_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|Mux3~0_combout )) # (\intMem|instruction [18]))) # (\intMem|instruction[19]~DUPLICATE_q  & ((!\intMem|instruction [18]) 
// # ((\regmem|Mux3~3_combout )))) ) ) ) # ( !\regmem|Mux3~1_combout  & ( \regmem|Mux3~2_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|Mux3~0_combout )) # (\intMem|instruction [18]))) # (\intMem|instruction[19]~DUPLICATE_q  & 
// (\intMem|instruction [18] & (\regmem|Mux3~3_combout ))) ) ) ) # ( \regmem|Mux3~1_combout  & ( !\regmem|Mux3~2_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (!\intMem|instruction [18] & ((\regmem|Mux3~0_combout )))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & ((!\intMem|instruction [18]) # ((\regmem|Mux3~3_combout )))) ) ) ) # ( !\regmem|Mux3~1_combout  & ( !\regmem|Mux3~2_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (!\intMem|instruction [18] & 
// ((\regmem|Mux3~0_combout )))) # (\intMem|instruction[19]~DUPLICATE_q  & (\intMem|instruction [18] & (\regmem|Mux3~3_combout ))) ) ) )

	.dataa(!\intMem|instruction[19]~DUPLICATE_q ),
	.datab(!\intMem|instruction [18]),
	.datac(!\regmem|Mux3~3_combout ),
	.datad(!\regmem|Mux3~0_combout ),
	.datae(!\regmem|Mux3~1_combout ),
	.dataf(!\regmem|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux3~4 .extended_lut = "off";
defparam \regmem|Mux3~4 .lut_mask = 64'h018945CD23AB67EF;
defparam \regmem|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y9_N32
dffeas \regmem|regMemory[9][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N26
dffeas \regmem|regMemory[11][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N17
dffeas \regmem|regMemory[10][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N39
cyclonev_lcell_comb \regmem|Mux3~5 (
// Equation(s):
// \regmem|Mux3~5_combout  = ( \regmem|regMemory[10][28]~q  & ( \regmem|regMemory[8][28]~q  & ( (!\intMem|instruction [16]) # ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[9][28]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & 
// ((\regmem|regMemory[11][28]~q )))) ) ) ) # ( !\regmem|regMemory[10][28]~q  & ( \regmem|regMemory[8][28]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (((!\intMem|instruction [16])) # (\regmem|regMemory[9][28]~q ))) # (\intMem|instruction[17]~DUPLICATE_q 
//  & (((\regmem|regMemory[11][28]~q  & \intMem|instruction [16])))) ) ) ) # ( \regmem|regMemory[10][28]~q  & ( !\regmem|regMemory[8][28]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[9][28]~q  & ((\intMem|instruction [16])))) # 
// (\intMem|instruction[17]~DUPLICATE_q  & (((!\intMem|instruction [16]) # (\regmem|regMemory[11][28]~q )))) ) ) ) # ( !\regmem|regMemory[10][28]~q  & ( !\regmem|regMemory[8][28]~q  & ( (\intMem|instruction [16] & ((!\intMem|instruction[17]~DUPLICATE_q  & 
// (\regmem|regMemory[9][28]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[11][28]~q ))))) ) ) )

	.dataa(!\regmem|regMemory[9][28]~q ),
	.datab(!\regmem|regMemory[11][28]~q ),
	.datac(!\intMem|instruction[17]~DUPLICATE_q ),
	.datad(!\intMem|instruction [16]),
	.datae(!\regmem|regMemory[10][28]~q ),
	.dataf(!\regmem|regMemory[8][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux3~5 .extended_lut = "off";
defparam \regmem|Mux3~5 .lut_mask = 64'h00530F53F053FF53;
defparam \regmem|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N50
dffeas \regmem|regMemory[2][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N8
dffeas \regmem|regMemory[1][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N2
dffeas \regmem|regMemory[3][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N18
cyclonev_lcell_comb \regmem|Mux3~6 (
// Equation(s):
// \regmem|Mux3~6_combout  = ( \regmem|regMemory[3][28]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[2][28]~q  & (\intMem|instruction[17]~DUPLICATE_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory[1][28]~q ) # 
// (\intMem|instruction[17]~DUPLICATE_q )))) ) ) # ( !\regmem|regMemory[3][28]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[2][28]~q  & (\intMem|instruction[17]~DUPLICATE_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (((!\intMem|instruction[17]~DUPLICATE_q  & \regmem|regMemory[1][28]~q )))) ) )

	.dataa(!\regmem|regMemory[2][28]~q ),
	.datab(!\intMem|instruction[16]~DUPLICATE_q ),
	.datac(!\intMem|instruction[17]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[1][28]~q ),
	.datae(!\regmem|regMemory[3][28]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux3~6 .extended_lut = "off";
defparam \regmem|Mux3~6 .lut_mask = 64'h0434073704340737;
defparam \regmem|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N38
dffeas \regmem|regMemory[7][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N14
dffeas \regmem|regMemory[5][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N27
cyclonev_lcell_comb \regmem|regMemory[4][28]~feeder (
// Equation(s):
// \regmem|regMemory[4][28]~feeder_combout  = ( \memToRegMux|Mux28~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[4][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[4][28]~feeder .extended_lut = "off";
defparam \regmem|regMemory[4][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[4][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N29
dffeas \regmem|regMemory[4][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[4][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N6
cyclonev_lcell_comb \regmem|regMemory[6][28]~feeder (
// Equation(s):
// \regmem|regMemory[6][28]~feeder_combout  = ( \memToRegMux|Mux28~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[6][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[6][28]~feeder .extended_lut = "off";
defparam \regmem|regMemory[6][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[6][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N8
dffeas \regmem|regMemory[6][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[6][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N39
cyclonev_lcell_comb \regmem|Mux3~8 (
// Equation(s):
// \regmem|Mux3~8_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[7][28]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[5][28]~q  ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[6][28]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[4][28]~q  ) ) )

	.dataa(!\regmem|regMemory[7][28]~q ),
	.datab(!\regmem|regMemory[5][28]~q ),
	.datac(!\regmem|regMemory[4][28]~q ),
	.datad(!\regmem|regMemory[6][28]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux3~8 .extended_lut = "off";
defparam \regmem|Mux3~8 .lut_mask = 64'h0F0F00FF33335555;
defparam \regmem|Mux3~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N8
dffeas \regmem|regMemory[13][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N5
dffeas \regmem|regMemory[12][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N2
dffeas \regmem|regMemory[15][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N29
dffeas \regmem|regMemory[14][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N54
cyclonev_lcell_comb \regmem|Mux3~7 (
// Equation(s):
// \regmem|Mux3~7_combout  = ( \intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[15][28]~q  ) ) ) # ( !\intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[14][28]~q  ) ) ) # ( 
// \intMem|instruction [16] & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[13][28]~q  ) ) ) # ( !\intMem|instruction [16] & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[12][28]~q  ) ) )

	.dataa(!\regmem|regMemory[13][28]~q ),
	.datab(!\regmem|regMemory[12][28]~q ),
	.datac(!\regmem|regMemory[15][28]~q ),
	.datad(!\regmem|regMemory[14][28]~q ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux3~7 .extended_lut = "off";
defparam \regmem|Mux3~7 .lut_mask = 64'h3333555500FF0F0F;
defparam \regmem|Mux3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N18
cyclonev_lcell_comb \regmem|Mux3~9 (
// Equation(s):
// \regmem|Mux3~9_combout  = ( \regmem|Mux3~8_combout  & ( \regmem|Mux3~7_combout  & ( ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux3~6_combout ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux3~5_combout ))) # (\intMem|instruction [18]) ) 
// ) ) # ( !\regmem|Mux3~8_combout  & ( \regmem|Mux3~7_combout  & ( (!\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux3~6_combout ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux3~5_combout )))) # 
// (\intMem|instruction [18] & (\intMem|instruction[19]~DUPLICATE_q )) ) ) ) # ( \regmem|Mux3~8_combout  & ( !\regmem|Mux3~7_combout  & ( (!\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux3~6_combout ))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux3~5_combout )))) # (\intMem|instruction [18] & (!\intMem|instruction[19]~DUPLICATE_q )) ) ) ) # ( !\regmem|Mux3~8_combout  & ( !\regmem|Mux3~7_combout  & ( (!\intMem|instruction [18] & 
// ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux3~6_combout ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux3~5_combout )))) ) ) )

	.dataa(!\intMem|instruction [18]),
	.datab(!\intMem|instruction[19]~DUPLICATE_q ),
	.datac(!\regmem|Mux3~5_combout ),
	.datad(!\regmem|Mux3~6_combout ),
	.datae(!\regmem|Mux3~8_combout ),
	.dataf(!\regmem|Mux3~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux3~9 .extended_lut = "off";
defparam \regmem|Mux3~9 .lut_mask = 64'h028A46CE139B57DF;
defparam \regmem|Mux3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N0
cyclonev_lcell_comb \ulaIn1|Mux28~0 (
// Equation(s):
// \ulaIn1|Mux28~0_combout  = ( \regmem|Mux3~4_combout  & ( \regmem|Mux3~9_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\intMem|instruction [15]))) ) ) ) # ( !\regmem|Mux3~4_combout  & ( \regmem|Mux3~9_combout  & ( (!\control|in1Mux [1] & 
// ((!\control|in1Mux [0] & (!\intMem|instruction [20])) # (\control|in1Mux [0] & ((\intMem|instruction [15]))))) ) ) ) # ( \regmem|Mux3~4_combout  & ( !\regmem|Mux3~9_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0] & (\intMem|instruction [20])) 
// # (\control|in1Mux [0] & ((\intMem|instruction [15]))))) ) ) ) # ( !\regmem|Mux3~4_combout  & ( !\regmem|Mux3~9_combout  & ( (\control|in1Mux [0] & (\intMem|instruction [15] & !\control|in1Mux [1])) ) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(!\intMem|instruction [20]),
	.datac(!\intMem|instruction [15]),
	.datad(!\control|in1Mux [1]),
	.datae(!\regmem|Mux3~4_combout ),
	.dataf(!\regmem|Mux3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux28~0 .extended_lut = "off";
defparam \ulaIn1|Mux28~0 .lut_mask = 64'h050027008D00AF00;
defparam \ulaIn1|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N54
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[28] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [28] = ( \ulaIn1|ulaIn1MuxOut [28] & ( (!\ulaIn1|Mux32~0_combout ) # (\ulaIn1|Mux28~0_combout ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [28] & ( (\ulaIn1|Mux28~0_combout  & \ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux28~0_combout ),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(gnd),
	.datae(!\ulaIn1|ulaIn1MuxOut [28]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[28] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[28] .lut_mask = 64'h0303F3F30303F3F3;
defparam \ulaIn1|ulaIn1MuxOut[28] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N14
dffeas \intMem|instruction[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pc|PC_out [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [7]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[7] .is_wysiwyg = "true";
defparam \intMem|instruction[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N8
dffeas \regmem|regMemory[14][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N14
dffeas \regmem|regMemory[12][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N47
dffeas \regmem|regMemory[13][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N42
cyclonev_lcell_comb \regmem|Mux30~7 (
// Equation(s):
// \regmem|Mux30~7_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[15][1]~q  & ( (\regmem|regMemory[14][1]~q ) # (\intMem|instruction[16]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[15][1]~q  & 
// ( (!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[12][1]~q )) # (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[13][1]~q ))) ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\regmem|regMemory[15][1]~q  & ( 
// (!\intMem|instruction[16]~DUPLICATE_q  & \regmem|regMemory[14][1]~q ) ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\regmem|regMemory[15][1]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[12][1]~q )) # 
// (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[13][1]~q ))) ) ) )

	.dataa(!\intMem|instruction[16]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[14][1]~q ),
	.datac(!\regmem|regMemory[12][1]~q ),
	.datad(!\regmem|regMemory[13][1]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[15][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux30~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux30~7 .extended_lut = "off";
defparam \regmem|Mux30~7 .lut_mask = 64'h0A5F22220A5F7777;
defparam \regmem|Mux30~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N36
cyclonev_lcell_comb \regmem|regMemory[3][1]~feeder (
// Equation(s):
// \regmem|regMemory[3][1]~feeder_combout  = \memToRegMux|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memToRegMux|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[3][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[3][1]~feeder .extended_lut = "off";
defparam \regmem|regMemory[3][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N38
dffeas \regmem|regMemory[3][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \regmem|regMemory[1][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N30
cyclonev_lcell_comb \regmem|regMemory[2][1]~feeder (
// Equation(s):
// \regmem|regMemory[2][1]~feeder_combout  = ( \memToRegMux|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[2][1]~feeder .extended_lut = "off";
defparam \regmem|regMemory[2][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N32
dffeas \regmem|regMemory[2][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N9
cyclonev_lcell_comb \regmem|Mux30~6 (
// Equation(s):
// \regmem|Mux30~6_combout  = ( \intMem|instruction [17] & ( \intMem|instruction [16] & ( \regmem|regMemory[3][1]~q  ) ) ) # ( !\intMem|instruction [17] & ( \intMem|instruction [16] & ( \regmem|regMemory[1][1]~q  ) ) ) # ( \intMem|instruction [17] & ( 
// !\intMem|instruction [16] & ( \regmem|regMemory[2][1]~q  ) ) )

	.dataa(!\regmem|regMemory[3][1]~q ),
	.datab(gnd),
	.datac(!\regmem|regMemory[1][1]~q ),
	.datad(!\regmem|regMemory[2][1]~q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux30~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux30~6 .extended_lut = "off";
defparam \regmem|Mux30~6 .lut_mask = 64'h000000FF0F0F5555;
defparam \regmem|Mux30~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N56
dffeas \regmem|regMemory[7][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N54
cyclonev_lcell_comb \regmem|regMemory[6][1]~feeder (
// Equation(s):
// \regmem|regMemory[6][1]~feeder_combout  = ( \memToRegMux|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[6][1]~feeder .extended_lut = "off";
defparam \regmem|regMemory[6][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y13_N56
dffeas \regmem|regMemory[6][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N19
dffeas \regmem|regMemory[5][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N58
dffeas \regmem|regMemory[4][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N36
cyclonev_lcell_comb \regmem|Mux30~8 (
// Equation(s):
// \regmem|Mux30~8_combout  = ( \regmem|regMemory[5][1]~q  & ( \regmem|regMemory[4][1]~q  & ( (!\intMem|instruction [17]) # ((!\intMem|instruction [16] & ((\regmem|regMemory[6][1]~q ))) # (\intMem|instruction [16] & (\regmem|regMemory[7][1]~q ))) ) ) ) # ( 
// !\regmem|regMemory[5][1]~q  & ( \regmem|regMemory[4][1]~q  & ( (!\intMem|instruction [16] & (((!\intMem|instruction [17]) # (\regmem|regMemory[6][1]~q )))) # (\intMem|instruction [16] & (\regmem|regMemory[7][1]~q  & (\intMem|instruction [17]))) ) ) ) # ( 
// \regmem|regMemory[5][1]~q  & ( !\regmem|regMemory[4][1]~q  & ( (!\intMem|instruction [16] & (((\intMem|instruction [17] & \regmem|regMemory[6][1]~q )))) # (\intMem|instruction [16] & (((!\intMem|instruction [17])) # (\regmem|regMemory[7][1]~q ))) ) ) ) # 
// ( !\regmem|regMemory[5][1]~q  & ( !\regmem|regMemory[4][1]~q  & ( (\intMem|instruction [17] & ((!\intMem|instruction [16] & ((\regmem|regMemory[6][1]~q ))) # (\intMem|instruction [16] & (\regmem|regMemory[7][1]~q )))) ) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\regmem|regMemory[7][1]~q ),
	.datac(!\intMem|instruction [17]),
	.datad(!\regmem|regMemory[6][1]~q ),
	.datae(!\regmem|regMemory[5][1]~q ),
	.dataf(!\regmem|regMemory[4][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux30~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux30~8 .extended_lut = "off";
defparam \regmem|Mux30~8 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \regmem|Mux30~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N26
dffeas \regmem|regMemory[10][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N14
dffeas \regmem|regMemory[8][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N23
dffeas \regmem|regMemory[9][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N56
dffeas \regmem|regMemory[11][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N33
cyclonev_lcell_comb \regmem|Mux30~5 (
// Equation(s):
// \regmem|Mux30~5_combout  = ( \intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[11][1]~q  ) ) ) # ( !\intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[10][1]~q  ) ) ) # ( 
// \intMem|instruction [16] & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[9][1]~q  ) ) ) # ( !\intMem|instruction [16] & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[8][1]~q  ) ) )

	.dataa(!\regmem|regMemory[10][1]~q ),
	.datab(!\regmem|regMemory[8][1]~q ),
	.datac(!\regmem|regMemory[9][1]~q ),
	.datad(!\regmem|regMemory[11][1]~q ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux30~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux30~5 .extended_lut = "off";
defparam \regmem|Mux30~5 .lut_mask = 64'h33330F0F555500FF;
defparam \regmem|Mux30~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N18
cyclonev_lcell_comb \regmem|Mux30~9 (
// Equation(s):
// \regmem|Mux30~9_combout  = ( \regmem|Mux30~8_combout  & ( \regmem|Mux30~5_combout  & ( (!\intMem|instruction [18] & (((\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|Mux30~6_combout )))) # (\intMem|instruction [18] & 
// (((!\intMem|instruction[19]~DUPLICATE_q )) # (\regmem|Mux30~7_combout ))) ) ) ) # ( !\regmem|Mux30~8_combout  & ( \regmem|Mux30~5_combout  & ( (!\intMem|instruction [18] & (((\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|Mux30~6_combout )))) # 
// (\intMem|instruction [18] & (\regmem|Mux30~7_combout  & ((\intMem|instruction[19]~DUPLICATE_q )))) ) ) ) # ( \regmem|Mux30~8_combout  & ( !\regmem|Mux30~5_combout  & ( (!\intMem|instruction [18] & (((\regmem|Mux30~6_combout  & 
// !\intMem|instruction[19]~DUPLICATE_q )))) # (\intMem|instruction [18] & (((!\intMem|instruction[19]~DUPLICATE_q )) # (\regmem|Mux30~7_combout ))) ) ) ) # ( !\regmem|Mux30~8_combout  & ( !\regmem|Mux30~5_combout  & ( (!\intMem|instruction [18] & 
// (((\regmem|Mux30~6_combout  & !\intMem|instruction[19]~DUPLICATE_q )))) # (\intMem|instruction [18] & (\regmem|Mux30~7_combout  & ((\intMem|instruction[19]~DUPLICATE_q )))) ) ) )

	.dataa(!\intMem|instruction [18]),
	.datab(!\regmem|Mux30~7_combout ),
	.datac(!\regmem|Mux30~6_combout ),
	.datad(!\intMem|instruction[19]~DUPLICATE_q ),
	.datae(!\regmem|Mux30~8_combout ),
	.dataf(!\regmem|Mux30~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux30~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux30~9 .extended_lut = "off";
defparam \regmem|Mux30~9 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \regmem|Mux30~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N24
cyclonev_lcell_comb \regmem|regMemory[16][1]~feeder (
// Equation(s):
// \regmem|regMemory[16][1]~feeder_combout  = ( \memToRegMux|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[16][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[16][1]~feeder .extended_lut = "off";
defparam \regmem|regMemory[16][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[16][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N26
dffeas \regmem|regMemory[16][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[16][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N59
dffeas \regmem|regMemory[24][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N24
cyclonev_lcell_comb \regmem|regMemory[20][1]~feeder (
// Equation(s):
// \regmem|regMemory[20][1]~feeder_combout  = ( \memToRegMux|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[20][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[20][1]~feeder .extended_lut = "off";
defparam \regmem|regMemory[20][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[20][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N26
dffeas \regmem|regMemory[20][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[20][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N38
dffeas \regmem|regMemory[28][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N54
cyclonev_lcell_comb \regmem|Mux30~0 (
// Equation(s):
// \regmem|Mux30~0_combout  = ( \regmem|regMemory[20][1]~q  & ( \regmem|regMemory[28][1]~q  & ( ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[16][1]~q )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[24][1]~q )))) # 
// (\intMem|instruction [18]) ) ) ) # ( !\regmem|regMemory[20][1]~q  & ( \regmem|regMemory[28][1]~q  & ( (!\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[16][1]~q )) # (\intMem|instruction[19]~DUPLICATE_q  & 
// ((\regmem|regMemory[24][1]~q ))))) # (\intMem|instruction [18] & (((\intMem|instruction[19]~DUPLICATE_q )))) ) ) ) # ( \regmem|regMemory[20][1]~q  & ( !\regmem|regMemory[28][1]~q  & ( (!\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & 
// (\regmem|regMemory[16][1]~q )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[24][1]~q ))))) # (\intMem|instruction [18] & (((!\intMem|instruction[19]~DUPLICATE_q )))) ) ) ) # ( !\regmem|regMemory[20][1]~q  & ( !\regmem|regMemory[28][1]~q  
// & ( (!\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[16][1]~q )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[24][1]~q ))))) ) ) )

	.dataa(!\regmem|regMemory[16][1]~q ),
	.datab(!\intMem|instruction [18]),
	.datac(!\regmem|regMemory[24][1]~q ),
	.datad(!\intMem|instruction[19]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[20][1]~q ),
	.dataf(!\regmem|regMemory[28][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux30~0 .extended_lut = "off";
defparam \regmem|Mux30~0 .lut_mask = 64'h440C770C443F773F;
defparam \regmem|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N2
dffeas \regmem|regMemory[19][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y9_N32
dffeas \regmem|regMemory[31][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N5
dffeas \regmem|regMemory[27][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N0
cyclonev_lcell_comb \regmem|regMemory[23][1]~feeder (
// Equation(s):
// \regmem|regMemory[23][1]~feeder_combout  = ( \memToRegMux|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[23][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[23][1]~feeder .extended_lut = "off";
defparam \regmem|regMemory[23][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[23][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N2
dffeas \regmem|regMemory[23][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[23][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N27
cyclonev_lcell_comb \regmem|Mux30~3 (
// Equation(s):
// \regmem|Mux30~3_combout  = ( \regmem|regMemory[23][1]~q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction [18] & ((\regmem|regMemory[27][1]~q ))) # (\intMem|instruction [18] & (\regmem|regMemory[31][1]~q )) ) ) ) # ( 
// !\regmem|regMemory[23][1]~q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction [18] & ((\regmem|regMemory[27][1]~q ))) # (\intMem|instruction [18] & (\regmem|regMemory[31][1]~q )) ) ) ) # ( \regmem|regMemory[23][1]~q  & ( 
// !\intMem|instruction[19]~DUPLICATE_q  & ( (\intMem|instruction [18]) # (\regmem|regMemory[19][1]~q ) ) ) ) # ( !\regmem|regMemory[23][1]~q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( (\regmem|regMemory[19][1]~q  & !\intMem|instruction [18]) ) ) )

	.dataa(!\regmem|regMemory[19][1]~q ),
	.datab(!\regmem|regMemory[31][1]~q ),
	.datac(!\intMem|instruction [18]),
	.datad(!\regmem|regMemory[27][1]~q ),
	.datae(!\regmem|regMemory[23][1]~q ),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux30~3 .extended_lut = "off";
defparam \regmem|Mux30~3 .lut_mask = 64'h50505F5F03F303F3;
defparam \regmem|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N26
dffeas \regmem|regMemory[17][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N8
dffeas \regmem|regMemory[29][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N38
dffeas \regmem|regMemory[21][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N5
dffeas \regmem|regMemory[25][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N51
cyclonev_lcell_comb \regmem|Mux30~1 (
// Equation(s):
// \regmem|Mux30~1_combout  = ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[25][1]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q ) # (\regmem|regMemory[29][1]~q ) ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[25][1]~q  & 
// ( (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[17][1]~q )) # (\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[21][1]~q ))) ) ) ) # ( \intMem|instruction[19]~DUPLICATE_q  & ( !\regmem|regMemory[25][1]~q  & ( 
// (\regmem|regMemory[29][1]~q  & \intMem|instruction[18]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( !\regmem|regMemory[25][1]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[17][1]~q )) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[21][1]~q ))) ) ) )

	.dataa(!\regmem|regMemory[17][1]~q ),
	.datab(!\regmem|regMemory[29][1]~q ),
	.datac(!\intMem|instruction[18]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[21][1]~q ),
	.datae(!\intMem|instruction[19]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[25][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux30~1 .extended_lut = "off";
defparam \regmem|Mux30~1 .lut_mask = 64'h505F0303505FF3F3;
defparam \regmem|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N2
dffeas \regmem|regMemory[22][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N28
dffeas \regmem|regMemory[18][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N6
cyclonev_lcell_comb \regmem|regMemory[26][1]~feeder (
// Equation(s):
// \regmem|regMemory[26][1]~feeder_combout  = ( \memToRegMux|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[26][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[26][1]~feeder .extended_lut = "off";
defparam \regmem|regMemory[26][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[26][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N8
dffeas \regmem|regMemory[26][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[26][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N47
dffeas \regmem|regMemory[30][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N3
cyclonev_lcell_comb \regmem|Mux30~2 (
// Equation(s):
// \regmem|Mux30~2_combout  = ( \regmem|regMemory[26][1]~q  & ( \regmem|regMemory[30][1]~q  & ( ((!\intMem|instruction [18] & ((\regmem|regMemory[18][1]~q ))) # (\intMem|instruction [18] & (\regmem|regMemory[22][1]~q ))) # 
// (\intMem|instruction[19]~DUPLICATE_q ) ) ) ) # ( !\regmem|regMemory[26][1]~q  & ( \regmem|regMemory[30][1]~q  & ( (!\intMem|instruction [18] & (((!\intMem|instruction[19]~DUPLICATE_q  & \regmem|regMemory[18][1]~q )))) # (\intMem|instruction [18] & 
// (((\intMem|instruction[19]~DUPLICATE_q )) # (\regmem|regMemory[22][1]~q ))) ) ) ) # ( \regmem|regMemory[26][1]~q  & ( !\regmem|regMemory[30][1]~q  & ( (!\intMem|instruction [18] & (((\regmem|regMemory[18][1]~q ) # (\intMem|instruction[19]~DUPLICATE_q )))) 
// # (\intMem|instruction [18] & (\regmem|regMemory[22][1]~q  & (!\intMem|instruction[19]~DUPLICATE_q ))) ) ) ) # ( !\regmem|regMemory[26][1]~q  & ( !\regmem|regMemory[30][1]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((!\intMem|instruction [18] & 
// ((\regmem|regMemory[18][1]~q ))) # (\intMem|instruction [18] & (\regmem|regMemory[22][1]~q )))) ) ) )

	.dataa(!\regmem|regMemory[22][1]~q ),
	.datab(!\intMem|instruction [18]),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[18][1]~q ),
	.datae(!\regmem|regMemory[26][1]~q ),
	.dataf(!\regmem|regMemory[30][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux30~2 .extended_lut = "off";
defparam \regmem|Mux30~2 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \regmem|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N33
cyclonev_lcell_comb \regmem|Mux30~4 (
// Equation(s):
// \regmem|Mux30~4_combout  = ( \regmem|Mux30~1_combout  & ( \regmem|Mux30~2_combout  & ( (!\intMem|instruction [16] & (((\regmem|Mux30~0_combout )) # (\intMem|instruction [17]))) # (\intMem|instruction [16] & ((!\intMem|instruction [17]) # 
// ((\regmem|Mux30~3_combout )))) ) ) ) # ( !\regmem|Mux30~1_combout  & ( \regmem|Mux30~2_combout  & ( (!\intMem|instruction [16] & (((\regmem|Mux30~0_combout )) # (\intMem|instruction [17]))) # (\intMem|instruction [16] & (\intMem|instruction [17] & 
// ((\regmem|Mux30~3_combout )))) ) ) ) # ( \regmem|Mux30~1_combout  & ( !\regmem|Mux30~2_combout  & ( (!\intMem|instruction [16] & (!\intMem|instruction [17] & (\regmem|Mux30~0_combout ))) # (\intMem|instruction [16] & ((!\intMem|instruction [17]) # 
// ((\regmem|Mux30~3_combout )))) ) ) ) # ( !\regmem|Mux30~1_combout  & ( !\regmem|Mux30~2_combout  & ( (!\intMem|instruction [16] & (!\intMem|instruction [17] & (\regmem|Mux30~0_combout ))) # (\intMem|instruction [16] & (\intMem|instruction [17] & 
// ((\regmem|Mux30~3_combout )))) ) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\intMem|instruction [17]),
	.datac(!\regmem|Mux30~0_combout ),
	.datad(!\regmem|Mux30~3_combout ),
	.datae(!\regmem|Mux30~1_combout ),
	.dataf(!\regmem|Mux30~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux30~4 .extended_lut = "off";
defparam \regmem|Mux30~4 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \regmem|Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N12
cyclonev_lcell_comb \ulaIn1|Mux1~0 (
// Equation(s):
// \ulaIn1|Mux1~0_combout  = ( \intMem|instruction [20] & ( \regmem|Mux30~4_combout  & ( ((!\control|in1Mux [1] & !\control|in1Mux [0])) # (\intMem|instruction [1]) ) ) ) # ( !\intMem|instruction [20] & ( \regmem|Mux30~4_combout  & ( (!\control|in1Mux [1] & 
// ((!\control|in1Mux [0] & ((\regmem|Mux30~9_combout ))) # (\control|in1Mux [0] & (\intMem|instruction [1])))) # (\control|in1Mux [1] & (\intMem|instruction [1])) ) ) ) # ( \intMem|instruction [20] & ( !\regmem|Mux30~4_combout  & ( (\intMem|instruction [1] 
// & ((\control|in1Mux [0]) # (\control|in1Mux [1]))) ) ) ) # ( !\intMem|instruction [20] & ( !\regmem|Mux30~4_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0] & ((\regmem|Mux30~9_combout ))) # (\control|in1Mux [0] & (\intMem|instruction [1])))) # 
// (\control|in1Mux [1] & (\intMem|instruction [1])) ) ) )

	.dataa(!\intMem|instruction [1]),
	.datab(!\control|in1Mux [1]),
	.datac(!\regmem|Mux30~9_combout ),
	.datad(!\control|in1Mux [0]),
	.datae(!\intMem|instruction [20]),
	.dataf(!\regmem|Mux30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux1~0 .extended_lut = "off";
defparam \ulaIn1|Mux1~0 .lut_mask = 64'h1D5511551D55DD55;
defparam \ulaIn1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N48
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[1] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [1] = ( \ulaIn1|Mux1~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [1]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux1~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [1]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[1] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[1] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N57
cyclonev_lcell_comb \regmem|Mux62~5 (
// Equation(s):
// \regmem|Mux62~5_combout  = ( \regmem|regMemory[7][1]~q  & ( \regmem|regMemory[6][1]~q  & ( ((!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[4][1]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[5][1]~q ))) # 
// (\intMem|instruction [22]) ) ) ) # ( !\regmem|regMemory[7][1]~q  & ( \regmem|regMemory[6][1]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (((\intMem|instruction [22]) # (\regmem|regMemory[4][1]~q )))) # (\intMem|instruction[21]~DUPLICATE_q  & 
// (\regmem|regMemory[5][1]~q  & ((!\intMem|instruction [22])))) ) ) ) # ( \regmem|regMemory[7][1]~q  & ( !\regmem|regMemory[6][1]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (((\regmem|regMemory[4][1]~q  & !\intMem|instruction [22])))) # 
// (\intMem|instruction[21]~DUPLICATE_q  & (((\intMem|instruction [22])) # (\regmem|regMemory[5][1]~q ))) ) ) ) # ( !\regmem|regMemory[7][1]~q  & ( !\regmem|regMemory[6][1]~q  & ( (!\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & 
// ((\regmem|regMemory[4][1]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[5][1]~q )))) ) ) )

	.dataa(!\regmem|regMemory[5][1]~q ),
	.datab(!\intMem|instruction[21]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[4][1]~q ),
	.datad(!\intMem|instruction [22]),
	.datae(!\regmem|regMemory[7][1]~q ),
	.dataf(!\regmem|regMemory[6][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux62~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux62~5 .extended_lut = "off";
defparam \regmem|Mux62~5 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \regmem|Mux62~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N51
cyclonev_lcell_comb \regmem|Mux62~6 (
// Equation(s):
// \regmem|Mux62~6_combout  = ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( (!\intMem|instruction [22] & ((\regmem|regMemory[1][1]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[3][1]~q )) ) ) ) # ( 
// !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( (\intMem|instruction [22] & \regmem|regMemory[2][1]~q ) ) ) )

	.dataa(!\regmem|regMemory[3][1]~q ),
	.datab(!\regmem|regMemory[1][1]~q ),
	.datac(!\intMem|instruction [22]),
	.datad(!\regmem|regMemory[2][1]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux62~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux62~6 .extended_lut = "off";
defparam \regmem|Mux62~6 .lut_mask = 64'h000F000035350000;
defparam \regmem|Mux62~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N30
cyclonev_lcell_comb \regmem|Mux62~7 (
// Equation(s):
// \regmem|Mux62~7_combout  = ( \regmem|Mux62~6_combout  & ( (!\intMem|instruction [24] & !\intMem|instruction[25]~DUPLICATE_q ) ) ) # ( !\regmem|Mux62~6_combout  & ( (!\intMem|instruction [24] & (!\intMem|instruction[25]~DUPLICATE_q  & 
// (\intMem|instruction[23]~DUPLICATE_q  & \regmem|Mux62~5_combout ))) ) )

	.dataa(!\intMem|instruction [24]),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\intMem|instruction[23]~DUPLICATE_q ),
	.datad(!\regmem|Mux62~5_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux62~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux62~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux62~7 .extended_lut = "off";
defparam \regmem|Mux62~7 .lut_mask = 64'h0008000888888888;
defparam \regmem|Mux62~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N15
cyclonev_lcell_comb \regmem|Mux62~1 (
// Equation(s):
// \regmem|Mux62~1_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[29][1]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[25][1]~q  ) ) ) # ( \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[21][1]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[17][1]~q  ) ) )

	.dataa(!\regmem|regMemory[17][1]~q ),
	.datab(!\regmem|regMemory[29][1]~q ),
	.datac(!\regmem|regMemory[25][1]~q ),
	.datad(!\regmem|regMemory[21][1]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux62~1 .extended_lut = "off";
defparam \regmem|Mux62~1 .lut_mask = 64'h555500FF0F0F3333;
defparam \regmem|Mux62~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N57
cyclonev_lcell_comb \regmem|Mux62~2 (
// Equation(s):
// \regmem|Mux62~2_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[22][1]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q ) # (\regmem|regMemory[30][1]~q ) ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[22][1]~q  & 
// ( (!\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[18][1]~q )) # (\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[26][1]~q ))) ) ) ) # ( \intMem|instruction[23]~DUPLICATE_q  & ( !\regmem|regMemory[22][1]~q  & ( 
// (\regmem|regMemory[30][1]~q  & \intMem|instruction[24]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\regmem|regMemory[22][1]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[18][1]~q )) # 
// (\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[26][1]~q ))) ) ) )

	.dataa(!\regmem|regMemory[18][1]~q ),
	.datab(!\regmem|regMemory[26][1]~q ),
	.datac(!\regmem|regMemory[30][1]~q ),
	.datad(!\intMem|instruction[24]~DUPLICATE_q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[22][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux62~2 .extended_lut = "off";
defparam \regmem|Mux62~2 .lut_mask = 64'h5533000F5533FF0F;
defparam \regmem|Mux62~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N33
cyclonev_lcell_comb \regmem|Mux62~3 (
// Equation(s):
// \regmem|Mux62~3_combout  = ( \intMem|instruction[24]~DUPLICATE_q  & ( \intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[31][1]~q  ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( \intMem|instruction[23]~DUPLICATE_q  & ( 
// \regmem|regMemory[23][1]~q  ) ) ) # ( \intMem|instruction[24]~DUPLICATE_q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[27][1]~q  ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( 
// \regmem|regMemory[19][1]~q  ) ) )

	.dataa(!\regmem|regMemory[19][1]~q ),
	.datab(!\regmem|regMemory[31][1]~q ),
	.datac(!\regmem|regMemory[23][1]~q ),
	.datad(!\regmem|regMemory[27][1]~q ),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux62~3 .extended_lut = "off";
defparam \regmem|Mux62~3 .lut_mask = 64'h555500FF0F0F3333;
defparam \regmem|Mux62~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N48
cyclonev_lcell_comb \regmem|Mux62~0 (
// Equation(s):
// \regmem|Mux62~0_combout  = ( \regmem|regMemory[16][1]~q  & ( \regmem|regMemory[20][1]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q ) # ((!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[24][1]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & 
// ((\regmem|regMemory[28][1]~q )))) ) ) ) # ( !\regmem|regMemory[16][1]~q  & ( \regmem|regMemory[20][1]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[24][1]~q  & ((\intMem|instruction[24]~DUPLICATE_q )))) # 
// (\intMem|instruction[23]~DUPLICATE_q  & (((!\intMem|instruction[24]~DUPLICATE_q ) # (\regmem|regMemory[28][1]~q )))) ) ) ) # ( \regmem|regMemory[16][1]~q  & ( !\regmem|regMemory[20][1]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & 
// (((!\intMem|instruction[24]~DUPLICATE_q )) # (\regmem|regMemory[24][1]~q ))) # (\intMem|instruction[23]~DUPLICATE_q  & (((\regmem|regMemory[28][1]~q  & \intMem|instruction[24]~DUPLICATE_q )))) ) ) ) # ( !\regmem|regMemory[16][1]~q  & ( 
// !\regmem|regMemory[20][1]~q  & ( (\intMem|instruction[24]~DUPLICATE_q  & ((!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[24][1]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[28][1]~q ))))) ) ) )

	.dataa(!\regmem|regMemory[24][1]~q ),
	.datab(!\intMem|instruction[23]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[28][1]~q ),
	.datad(!\intMem|instruction[24]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[16][1]~q ),
	.dataf(!\regmem|regMemory[20][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux62~0 .extended_lut = "off";
defparam \regmem|Mux62~0 .lut_mask = 64'h0047CC473347FF47;
defparam \regmem|Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N48
cyclonev_lcell_comb \regmem|Mux62~4 (
// Equation(s):
// \regmem|Mux62~4_combout  = ( \regmem|Mux62~3_combout  & ( \regmem|Mux62~0_combout  & ( (!\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q ) # ((\regmem|Mux62~1_combout )))) # (\intMem|instruction [22] & (((\regmem|Mux62~2_combout )) # 
// (\intMem|instruction[21]~DUPLICATE_q ))) ) ) ) # ( !\regmem|Mux62~3_combout  & ( \regmem|Mux62~0_combout  & ( (!\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q ) # ((\regmem|Mux62~1_combout )))) # (\intMem|instruction [22] & 
// (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux62~2_combout )))) ) ) ) # ( \regmem|Mux62~3_combout  & ( !\regmem|Mux62~0_combout  & ( (!\intMem|instruction [22] & (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux62~1_combout ))) # 
// (\intMem|instruction [22] & (((\regmem|Mux62~2_combout )) # (\intMem|instruction[21]~DUPLICATE_q ))) ) ) ) # ( !\regmem|Mux62~3_combout  & ( !\regmem|Mux62~0_combout  & ( (!\intMem|instruction [22] & (\intMem|instruction[21]~DUPLICATE_q  & 
// (\regmem|Mux62~1_combout ))) # (\intMem|instruction [22] & (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux62~2_combout )))) ) ) )

	.dataa(!\intMem|instruction [22]),
	.datab(!\intMem|instruction[21]~DUPLICATE_q ),
	.datac(!\regmem|Mux62~1_combout ),
	.datad(!\regmem|Mux62~2_combout ),
	.datae(!\regmem|Mux62~3_combout ),
	.dataf(!\regmem|Mux62~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux62~4 .extended_lut = "off";
defparam \regmem|Mux62~4 .lut_mask = 64'h024613578ACE9BDF;
defparam \regmem|Mux62~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N12
cyclonev_lcell_comb \regmem|Mux62~11 (
// Equation(s):
// \regmem|Mux62~11_combout  = ( \regmem|Mux62~10_combout  ) # ( !\regmem|Mux62~10_combout  & ( ((\intMem|instruction[25]~DUPLICATE_q  & \regmem|Mux62~4_combout )) # (\regmem|Mux62~7_combout ) ) )

	.dataa(!\regmem|Mux62~7_combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux62~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|Mux62~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux62~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux62~11 .extended_lut = "off";
defparam \regmem|Mux62~11 .lut_mask = 64'h57575757FFFFFFFF;
defparam \regmem|Mux62~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N6
cyclonev_lcell_comb \regmem|Mux63~11 (
// Equation(s):
// \regmem|Mux63~11_combout  = ( \regmem|Mux63~7_combout  ) # ( !\regmem|Mux63~7_combout  & ( ((\intMem|instruction[25]~DUPLICATE_q  & \regmem|Mux63~4_combout )) # (\regmem|Mux63~10_combout ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux63~10_combout ),
	.datad(!\regmem|Mux63~4_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux63~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux63~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux63~11 .extended_lut = "off";
defparam \regmem|Mux63~11 .lut_mask = 64'h0F3F0F3FFFFFFFFF;
defparam \regmem|Mux63~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N30
cyclonev_lcell_comb \ula|Add0~148 (
// Equation(s):
// \ula|Add0~148_cout  = CARRY(( \control|aluOp [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ula|Add0~148_cout ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~148 .extended_lut = "off";
defparam \ula|Add0~148 .lut_mask = 64'h0000000000000F0F;
defparam \ula|Add0~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N33
cyclonev_lcell_comb \ula|Add0~7 (
// Equation(s):
// \ula|Add0~7_sumout  = SUM(( (!\control|in2Mux~combout  & ((\regmem|Mux63~11_combout ))) # (\control|in2Mux~combout  & (\intMem|instruction [6])) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [0]) ) + ( \ula|Add0~148_cout  ))
// \ula|Add0~8  = CARRY(( (!\control|in2Mux~combout  & ((\regmem|Mux63~11_combout ))) # (\control|in2Mux~combout  & (\intMem|instruction [6])) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [0]) ) + ( \ula|Add0~148_cout  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\intMem|instruction [6]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|Mux63~11_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [0]),
	.datag(gnd),
	.cin(\ula|Add0~148_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~7_sumout ),
	.cout(\ula|Add0~8 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~7 .extended_lut = "off";
defparam \ula|Add0~7 .lut_mask = 64'h0000AA55000003F3;
defparam \ula|Add0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N36
cyclonev_lcell_comb \ula|Add0~12 (
// Equation(s):
// \ula|Add0~12_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [1]) ) + ( (!\control|in2Mux~combout  & ((\regmem|Mux62~11_combout ))) # (\control|in2Mux~combout  & (\intMem|instruction [7])) ) + ( \ula|Add0~8  ))
// \ula|Add0~13  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [1]) ) + ( (!\control|in2Mux~combout  & ((\regmem|Mux62~11_combout ))) # (\control|in2Mux~combout  & (\intMem|instruction [7])) ) + ( \ula|Add0~8  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\intMem|instruction [7]),
	.datad(!\ulaIn1|ulaIn1MuxOut [1]),
	.datae(gnd),
	.dataf(!\regmem|Mux62~11_combout ),
	.datag(gnd),
	.cin(\ula|Add0~8 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~12_sumout ),
	.cout(\ula|Add0~13 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~12 .extended_lut = "off";
defparam \ula|Add0~12 .lut_mask = 64'h0000FC30000055AA;
defparam \ula|Add0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N56
dffeas \regmem|regMemory[30][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N44
dffeas \regmem|regMemory[22][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N51
cyclonev_lcell_comb \regmem|regMemory[18][5]~feeder (
// Equation(s):
// \regmem|regMemory[18][5]~feeder_combout  = \memToRegMux|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memToRegMux|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[18][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[18][5]~feeder .extended_lut = "off";
defparam \regmem|regMemory[18][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory[18][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N52
dffeas \regmem|regMemory[18][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[18][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N2
dffeas \regmem|regMemory[26][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N39
cyclonev_lcell_comb \regmem|Mux58~2 (
// Equation(s):
// \regmem|Mux58~2_combout  = ( \intMem|instruction [23] & ( \intMem|instruction [24] & ( \regmem|regMemory[30][5]~q  ) ) ) # ( !\intMem|instruction [23] & ( \intMem|instruction [24] & ( \regmem|regMemory[26][5]~q  ) ) ) # ( \intMem|instruction [23] & ( 
// !\intMem|instruction [24] & ( \regmem|regMemory[22][5]~q  ) ) ) # ( !\intMem|instruction [23] & ( !\intMem|instruction [24] & ( \regmem|regMemory[18][5]~q  ) ) )

	.dataa(!\regmem|regMemory[30][5]~q ),
	.datab(!\regmem|regMemory[22][5]~q ),
	.datac(!\regmem|regMemory[18][5]~q ),
	.datad(!\regmem|regMemory[26][5]~q ),
	.datae(!\intMem|instruction [23]),
	.dataf(!\intMem|instruction [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux58~2 .extended_lut = "off";
defparam \regmem|Mux58~2 .lut_mask = 64'h0F0F333300FF5555;
defparam \regmem|Mux58~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N2
dffeas \regmem|regMemory[17][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N8
dffeas \regmem|regMemory[25][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N41
dffeas \regmem|regMemory[29][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N14
dffeas \regmem|regMemory[21][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N9
cyclonev_lcell_comb \regmem|Mux58~1 (
// Equation(s):
// \regmem|Mux58~1_combout  = ( \intMem|instruction [24] & ( \intMem|instruction [23] & ( \regmem|regMemory[29][5]~q  ) ) ) # ( !\intMem|instruction [24] & ( \intMem|instruction [23] & ( \regmem|regMemory[21][5]~q  ) ) ) # ( \intMem|instruction [24] & ( 
// !\intMem|instruction [23] & ( \regmem|regMemory[25][5]~q  ) ) ) # ( !\intMem|instruction [24] & ( !\intMem|instruction [23] & ( \regmem|regMemory[17][5]~q  ) ) )

	.dataa(!\regmem|regMemory[17][5]~q ),
	.datab(!\regmem|regMemory[25][5]~q ),
	.datac(!\regmem|regMemory[29][5]~q ),
	.datad(!\regmem|regMemory[21][5]~q ),
	.datae(!\intMem|instruction [24]),
	.dataf(!\intMem|instruction [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux58~1 .extended_lut = "off";
defparam \regmem|Mux58~1 .lut_mask = 64'h5555333300FF0F0F;
defparam \regmem|Mux58~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N54
cyclonev_lcell_comb \regmem|regMemory[24][5]~feeder (
// Equation(s):
// \regmem|regMemory[24][5]~feeder_combout  = ( \memToRegMux|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[24][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[24][5]~feeder .extended_lut = "off";
defparam \regmem|regMemory[24][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[24][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N56
dffeas \regmem|regMemory[24][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[24][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N20
dffeas \regmem|regMemory[16][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N8
dffeas \regmem|regMemory[20][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N21
cyclonev_lcell_comb \regmem|regMemory[28][5]~feeder (
// Equation(s):
// \regmem|regMemory[28][5]~feeder_combout  = ( \memToRegMux|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[28][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[28][5]~feeder .extended_lut = "off";
defparam \regmem|regMemory[28][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[28][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N23
dffeas \regmem|regMemory[28][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[28][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N9
cyclonev_lcell_comb \regmem|Mux58~0 (
// Equation(s):
// \regmem|Mux58~0_combout  = ( \intMem|instruction [24] & ( \intMem|instruction [23] & ( \regmem|regMemory[28][5]~q  ) ) ) # ( !\intMem|instruction [24] & ( \intMem|instruction [23] & ( \regmem|regMemory[20][5]~q  ) ) ) # ( \intMem|instruction [24] & ( 
// !\intMem|instruction [23] & ( \regmem|regMemory[24][5]~q  ) ) ) # ( !\intMem|instruction [24] & ( !\intMem|instruction [23] & ( \regmem|regMemory[16][5]~q  ) ) )

	.dataa(!\regmem|regMemory[24][5]~q ),
	.datab(!\regmem|regMemory[16][5]~q ),
	.datac(!\regmem|regMemory[20][5]~q ),
	.datad(!\regmem|regMemory[28][5]~q ),
	.datae(!\intMem|instruction [24]),
	.dataf(!\intMem|instruction [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux58~0 .extended_lut = "off";
defparam \regmem|Mux58~0 .lut_mask = 64'h333355550F0F00FF;
defparam \regmem|Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N56
dffeas \regmem|regMemory[23][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N33
cyclonev_lcell_comb \regmem|regMemory[27][5]~feeder (
// Equation(s):
// \regmem|regMemory[27][5]~feeder_combout  = ( \memToRegMux|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[27][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[27][5]~feeder .extended_lut = "off";
defparam \regmem|regMemory[27][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[27][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N35
dffeas \regmem|regMemory[27][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[27][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N26
dffeas \regmem|regMemory[31][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N27
cyclonev_lcell_comb \regmem|regMemory[19][5]~feeder (
// Equation(s):
// \regmem|regMemory[19][5]~feeder_combout  = \memToRegMux|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memToRegMux|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[19][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[19][5]~feeder .extended_lut = "off";
defparam \regmem|regMemory[19][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory[19][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y11_N29
dffeas \regmem|regMemory[19][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[19][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N33
cyclonev_lcell_comb \regmem|Mux58~3 (
// Equation(s):
// \regmem|Mux58~3_combout  = ( \regmem|regMemory[19][5]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[27][5]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[31][5]~q ))) ) ) ) 
// # ( !\regmem|regMemory[19][5]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[27][5]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[31][5]~q ))) ) ) ) # ( 
// \regmem|regMemory[19][5]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[23][5]~q ) ) ) ) # ( !\regmem|regMemory[19][5]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( 
// (\regmem|regMemory[23][5]~q  & \intMem|instruction[23]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[23][5]~q ),
	.datab(!\regmem|regMemory[27][5]~q ),
	.datac(!\intMem|instruction[23]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[31][5]~q ),
	.datae(!\regmem|regMemory[19][5]~q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux58~3 .extended_lut = "off";
defparam \regmem|Mux58~3 .lut_mask = 64'h0505F5F5303F303F;
defparam \regmem|Mux58~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N15
cyclonev_lcell_comb \regmem|Mux58~4 (
// Equation(s):
// \regmem|Mux58~4_combout  = ( \regmem|Mux58~0_combout  & ( \regmem|Mux58~3_combout  & ( (!\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q ) # ((\regmem|Mux58~1_combout )))) # (\intMem|instruction [22] & (((\regmem|Mux58~2_combout )) # 
// (\intMem|instruction[21]~DUPLICATE_q ))) ) ) ) # ( !\regmem|Mux58~0_combout  & ( \regmem|Mux58~3_combout  & ( (!\intMem|instruction [22] & (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux58~1_combout )))) # (\intMem|instruction [22] & 
// (((\regmem|Mux58~2_combout )) # (\intMem|instruction[21]~DUPLICATE_q ))) ) ) ) # ( \regmem|Mux58~0_combout  & ( !\regmem|Mux58~3_combout  & ( (!\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q ) # ((\regmem|Mux58~1_combout )))) # 
// (\intMem|instruction [22] & (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux58~2_combout ))) ) ) ) # ( !\regmem|Mux58~0_combout  & ( !\regmem|Mux58~3_combout  & ( (!\intMem|instruction [22] & (\intMem|instruction[21]~DUPLICATE_q  & 
// ((\regmem|Mux58~1_combout )))) # (\intMem|instruction [22] & (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux58~2_combout ))) ) ) )

	.dataa(!\intMem|instruction [22]),
	.datab(!\intMem|instruction[21]~DUPLICATE_q ),
	.datac(!\regmem|Mux58~2_combout ),
	.datad(!\regmem|Mux58~1_combout ),
	.datae(!\regmem|Mux58~0_combout ),
	.dataf(!\regmem|Mux58~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux58~4 .extended_lut = "off";
defparam \regmem|Mux58~4 .lut_mask = 64'h04268CAE15379DBF;
defparam \regmem|Mux58~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N29
dffeas \regmem|regMemory[2][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N8
dffeas \regmem|regMemory[1][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N59
dffeas \regmem|regMemory[3][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N42
cyclonev_lcell_comb \regmem|Mux58~8 (
// Equation(s):
// \regmem|Mux58~8_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( \regmem|regMemory[3][5]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( 
// \regmem|regMemory[2][5]~q  ) ) ) # ( \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction[22]~DUPLICATE_q  & ( \regmem|regMemory[1][5]~q  ) ) )

	.dataa(!\regmem|regMemory[2][5]~q ),
	.datab(!\regmem|regMemory[1][5]~q ),
	.datac(gnd),
	.datad(!\regmem|regMemory[3][5]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux58~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux58~8 .extended_lut = "off";
defparam \regmem|Mux58~8 .lut_mask = 64'h00003333555500FF;
defparam \regmem|Mux58~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N26
dffeas \regmem|regMemory[13][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N32
dffeas \regmem|regMemory[12][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y9_N36
cyclonev_lcell_comb \regmem|regMemory[15][5]~feeder (
// Equation(s):
// \regmem|regMemory[15][5]~feeder_combout  = ( \memToRegMux|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[15][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[15][5]~feeder .extended_lut = "off";
defparam \regmem|regMemory[15][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[15][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N38
dffeas \regmem|regMemory[15][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[15][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N36
cyclonev_lcell_comb \regmem|regMemory[14][5]~feeder (
// Equation(s):
// \regmem|regMemory[14][5]~feeder_combout  = ( \memToRegMux|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[14][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[14][5]~feeder .extended_lut = "off";
defparam \regmem|regMemory[14][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[14][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N38
dffeas \regmem|regMemory[14][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[14][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N27
cyclonev_lcell_comb \regmem|Mux58~6 (
// Equation(s):
// \regmem|Mux58~6_combout  = ( \regmem|regMemory[14][5]~q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( (!\intMem|instruction [22] & (\regmem|regMemory[13][5]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[15][5]~q ))) ) ) ) # ( 
// !\regmem|regMemory[14][5]~q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( (!\intMem|instruction [22] & (\regmem|regMemory[13][5]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[15][5]~q ))) ) ) ) # ( \regmem|regMemory[14][5]~q  & ( 
// !\intMem|instruction[21]~DUPLICATE_q  & ( (\intMem|instruction [22]) # (\regmem|regMemory[12][5]~q ) ) ) ) # ( !\regmem|regMemory[14][5]~q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( (\regmem|regMemory[12][5]~q  & !\intMem|instruction [22]) ) ) )

	.dataa(!\regmem|regMemory[13][5]~q ),
	.datab(!\regmem|regMemory[12][5]~q ),
	.datac(!\regmem|regMemory[15][5]~q ),
	.datad(!\intMem|instruction [22]),
	.datae(!\regmem|regMemory[14][5]~q ),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux58~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux58~6 .extended_lut = "off";
defparam \regmem|Mux58~6 .lut_mask = 64'h330033FF550F550F;
defparam \regmem|Mux58~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N20
dffeas \regmem|regMemory[8][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N44
dffeas \regmem|regMemory[9][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N12
cyclonev_lcell_comb \regmem|regMemory[10][5]~feeder (
// Equation(s):
// \regmem|regMemory[10][5]~feeder_combout  = \memToRegMux|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memToRegMux|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[10][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[10][5]~feeder .extended_lut = "off";
defparam \regmem|regMemory[10][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory[10][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y9_N14
dffeas \regmem|regMemory[10][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[10][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N42
cyclonev_lcell_comb \regmem|regMemory[11][5]~feeder (
// Equation(s):
// \regmem|regMemory[11][5]~feeder_combout  = \memToRegMux|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memToRegMux|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[11][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[11][5]~feeder .extended_lut = "off";
defparam \regmem|regMemory[11][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory[11][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y9_N44
dffeas \regmem|regMemory[11][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[11][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N45
cyclonev_lcell_comb \regmem|Mux58~5 (
// Equation(s):
// \regmem|Mux58~5_combout  = ( \regmem|regMemory[11][5]~q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( (\intMem|instruction[22]~DUPLICATE_q ) # (\regmem|regMemory[9][5]~q ) ) ) ) # ( !\regmem|regMemory[11][5]~q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( 
// (\regmem|regMemory[9][5]~q  & !\intMem|instruction[22]~DUPLICATE_q ) ) ) ) # ( \regmem|regMemory[11][5]~q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( (!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|regMemory[8][5]~q )) # 
// (\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|regMemory[10][5]~q ))) ) ) ) # ( !\regmem|regMemory[11][5]~q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( (!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|regMemory[8][5]~q )) # 
// (\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|regMemory[10][5]~q ))) ) ) )

	.dataa(!\regmem|regMemory[8][5]~q ),
	.datab(!\regmem|regMemory[9][5]~q ),
	.datac(!\regmem|regMemory[10][5]~q ),
	.datad(!\intMem|instruction[22]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[11][5]~q ),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux58~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux58~5 .extended_lut = "off";
defparam \regmem|Mux58~5 .lut_mask = 64'h550F550F330033FF;
defparam \regmem|Mux58~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N38
dffeas \regmem|regMemory[7][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N59
dffeas \regmem|regMemory[4][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N21
cyclonev_lcell_comb \regmem|regMemory[6][5]~feeder (
// Equation(s):
// \regmem|regMemory[6][5]~feeder_combout  = \memToRegMux|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memToRegMux|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[6][5]~feeder .extended_lut = "off";
defparam \regmem|regMemory[6][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y11_N23
dffeas \regmem|regMemory[6][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N51
cyclonev_lcell_comb \regmem|Mux58~7 (
// Equation(s):
// \regmem|Mux58~7_combout  = ( \regmem|regMemory[6][5]~q  & ( \intMem|instruction [21] & ( (!\intMem|instruction [22] & ((\regmem|regMemory[5][5]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[7][5]~q )) ) ) ) # ( !\regmem|regMemory[6][5]~q  & ( 
// \intMem|instruction [21] & ( (!\intMem|instruction [22] & ((\regmem|regMemory[5][5]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[7][5]~q )) ) ) ) # ( \regmem|regMemory[6][5]~q  & ( !\intMem|instruction [21] & ( (\intMem|instruction [22]) # 
// (\regmem|regMemory[4][5]~q ) ) ) ) # ( !\regmem|regMemory[6][5]~q  & ( !\intMem|instruction [21] & ( (\regmem|regMemory[4][5]~q  & !\intMem|instruction [22]) ) ) )

	.dataa(!\regmem|regMemory[7][5]~q ),
	.datab(!\regmem|regMemory[4][5]~q ),
	.datac(!\regmem|regMemory[5][5]~q ),
	.datad(!\intMem|instruction [22]),
	.datae(!\regmem|regMemory[6][5]~q ),
	.dataf(!\intMem|instruction [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux58~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux58~7 .extended_lut = "off";
defparam \regmem|Mux58~7 .lut_mask = 64'h330033FF0F550F55;
defparam \regmem|Mux58~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N33
cyclonev_lcell_comb \regmem|Mux58~9 (
// Equation(s):
// \regmem|Mux58~9_combout  = ( \regmem|Mux58~5_combout  & ( \regmem|Mux58~7_combout  & ( (!\intMem|instruction [23] & (((\regmem|Mux58~8_combout )) # (\intMem|instruction [24]))) # (\intMem|instruction [23] & ((!\intMem|instruction [24]) # 
// ((\regmem|Mux58~6_combout )))) ) ) ) # ( !\regmem|Mux58~5_combout  & ( \regmem|Mux58~7_combout  & ( (!\intMem|instruction [23] & (!\intMem|instruction [24] & (\regmem|Mux58~8_combout ))) # (\intMem|instruction [23] & ((!\intMem|instruction [24]) # 
// ((\regmem|Mux58~6_combout )))) ) ) ) # ( \regmem|Mux58~5_combout  & ( !\regmem|Mux58~7_combout  & ( (!\intMem|instruction [23] & (((\regmem|Mux58~8_combout )) # (\intMem|instruction [24]))) # (\intMem|instruction [23] & (\intMem|instruction [24] & 
// ((\regmem|Mux58~6_combout )))) ) ) ) # ( !\regmem|Mux58~5_combout  & ( !\regmem|Mux58~7_combout  & ( (!\intMem|instruction [23] & (!\intMem|instruction [24] & (\regmem|Mux58~8_combout ))) # (\intMem|instruction [23] & (\intMem|instruction [24] & 
// ((\regmem|Mux58~6_combout )))) ) ) )

	.dataa(!\intMem|instruction [23]),
	.datab(!\intMem|instruction [24]),
	.datac(!\regmem|Mux58~8_combout ),
	.datad(!\regmem|Mux58~6_combout ),
	.datae(!\regmem|Mux58~5_combout ),
	.dataf(!\regmem|Mux58~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux58~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux58~9 .extended_lut = "off";
defparam \regmem|Mux58~9 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \regmem|Mux58~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N57
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[5]~5 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[5]~5_combout  = ( \regmem|Mux58~9_combout  & ( (!\control|in2Mux~combout  & ((!\intMem|instruction [25]) # (\regmem|Mux58~4_combout ))) ) ) # ( !\regmem|Mux58~9_combout  & ( (\regmem|Mux58~4_combout  & (!\control|in2Mux~combout  & 
// \intMem|instruction [25])) ) )

	.dataa(!\regmem|Mux58~4_combout ),
	.datab(gnd),
	.datac(!\control|in2Mux~combout ),
	.datad(!\intMem|instruction [25]),
	.datae(gnd),
	.dataf(!\regmem|Mux58~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[5]~5 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[5]~5 .lut_mask = 64'h00500050F050F050;
defparam \ulaIn2|ulaIn2MuxOut[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N45
cyclonev_lcell_comb \ula|Mux26~3 (
// Equation(s):
// \ula|Mux26~3_combout  = ( \ulaIn2|ulaIn2MuxOut[5]~5_combout  & ( !\control|aluOp [1] $ (((!\control|aluOp [0] & !\ulaIn1|ulaIn1MuxOut [5]))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[5]~5_combout  & ( (!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [5] & \control|aluOp 
// [1])) # (\control|aluOp [0] & (!\ulaIn1|ulaIn1MuxOut [5] $ (!\control|aluOp [1]))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\ulaIn1|ulaIn1MuxOut [5]),
	.datac(!\control|aluOp [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux26~3 .extended_lut = "off";
defparam \ula|Mux26~3 .lut_mask = 64'h1616161678787878;
defparam \ula|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N20
dffeas \regmem|regMemory[5][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \regmem|regMemory[7][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N15
cyclonev_lcell_comb \regmem|regMemory[6][11]~feeder (
// Equation(s):
// \regmem|regMemory[6][11]~feeder_combout  = ( \memToRegMux|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[6][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[6][11]~feeder .extended_lut = "off";
defparam \regmem|regMemory[6][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[6][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \regmem|regMemory[6][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N54
cyclonev_lcell_comb \regmem|regMemory[4][11]~feeder (
// Equation(s):
// \regmem|regMemory[4][11]~feeder_combout  = ( \memToRegMux|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[4][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[4][11]~feeder .extended_lut = "off";
defparam \regmem|regMemory[4][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[4][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N56
dffeas \regmem|regMemory[4][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N21
cyclonev_lcell_comb \regmem|Mux52~7 (
// Equation(s):
// \regmem|Mux52~7_combout  = ( \intMem|instruction [22] & ( \regmem|regMemory[4][11]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[6][11]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[7][11]~q )) ) ) ) # ( 
// !\intMem|instruction [22] & ( \regmem|regMemory[4][11]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q ) # (\regmem|regMemory[5][11]~q ) ) ) ) # ( \intMem|instruction [22] & ( !\regmem|regMemory[4][11]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & 
// ((\regmem|regMemory[6][11]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[7][11]~q )) ) ) ) # ( !\intMem|instruction [22] & ( !\regmem|regMemory[4][11]~q  & ( (\regmem|regMemory[5][11]~q  & \intMem|instruction[21]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[5][11]~q ),
	.datab(!\regmem|regMemory[7][11]~q ),
	.datac(!\regmem|regMemory[6][11]~q ),
	.datad(!\intMem|instruction[21]~DUPLICATE_q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\regmem|regMemory[4][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux52~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux52~7 .extended_lut = "off";
defparam \regmem|Mux52~7 .lut_mask = 64'h00550F33FF550F33;
defparam \regmem|Mux52~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N37
dffeas \regmem|regMemory[14][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N16
dffeas \regmem|regMemory[12][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N20
dffeas \regmem|regMemory[13][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N30
cyclonev_lcell_comb \regmem|regMemory[15][11]~feeder (
// Equation(s):
// \regmem|regMemory[15][11]~feeder_combout  = \memToRegMux|Mux11~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux11~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[15][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[15][11]~feeder .extended_lut = "off";
defparam \regmem|regMemory[15][11]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[15][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N32
dffeas \regmem|regMemory[15][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[15][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N21
cyclonev_lcell_comb \regmem|Mux52~6 (
// Equation(s):
// \regmem|Mux52~6_combout  = ( \intMem|instruction[22]~DUPLICATE_q  & ( \regmem|regMemory[15][11]~q  & ( (\regmem|regMemory[14][11]~q ) # (\intMem|instruction[21]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction[22]~DUPLICATE_q  & ( \regmem|regMemory[15][11]~q  
// & ( (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[12][11]~q )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[13][11]~q ))) ) ) ) # ( \intMem|instruction[22]~DUPLICATE_q  & ( !\regmem|regMemory[15][11]~q  & ( 
// (!\intMem|instruction[21]~DUPLICATE_q  & \regmem|regMemory[14][11]~q ) ) ) ) # ( !\intMem|instruction[22]~DUPLICATE_q  & ( !\regmem|regMemory[15][11]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[12][11]~q )) # 
// (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[13][11]~q ))) ) ) )

	.dataa(!\intMem|instruction[21]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[14][11]~q ),
	.datac(!\regmem|regMemory[12][11]~q ),
	.datad(!\regmem|regMemory[13][11]~q ),
	.datae(!\intMem|instruction[22]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[15][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux52~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux52~6 .extended_lut = "off";
defparam \regmem|Mux52~6 .lut_mask = 64'h0A5F22220A5F7777;
defparam \regmem|Mux52~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N26
dffeas \regmem|regMemory[3][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N41
dffeas \regmem|regMemory[2][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N32
dffeas \regmem|regMemory[1][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N3
cyclonev_lcell_comb \regmem|Mux52~8 (
// Equation(s):
// \regmem|Mux52~8_combout  = ( \intMem|instruction[22]~DUPLICATE_q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[2][11]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[3][11]~q )) ) ) # ( 
// !\intMem|instruction[22]~DUPLICATE_q  & ( (\regmem|regMemory[1][11]~q  & \intMem|instruction[21]~DUPLICATE_q ) ) )

	.dataa(!\regmem|regMemory[3][11]~q ),
	.datab(!\regmem|regMemory[2][11]~q ),
	.datac(!\regmem|regMemory[1][11]~q ),
	.datad(!\intMem|instruction[21]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\intMem|instruction[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux52~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux52~8 .extended_lut = "off";
defparam \regmem|Mux52~8 .lut_mask = 64'h000F000F33553355;
defparam \regmem|Mux52~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N20
dffeas \regmem|regMemory[11][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N14
dffeas \regmem|regMemory[9][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N38
dffeas \regmem|regMemory[8][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N26
dffeas \regmem|regMemory[10][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N15
cyclonev_lcell_comb \regmem|Mux52~5 (
// Equation(s):
// \regmem|Mux52~5_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[10][11]~q  & ( (!\intMem|instruction [22] & ((\regmem|regMemory[9][11]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[11][11]~q )) ) ) ) # ( 
// !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[10][11]~q  & ( (\regmem|regMemory[8][11]~q ) # (\intMem|instruction [22]) ) ) ) # ( \intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[10][11]~q  & ( (!\intMem|instruction [22] & 
// ((\regmem|regMemory[9][11]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[11][11]~q )) ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[10][11]~q  & ( (!\intMem|instruction [22] & \regmem|regMemory[8][11]~q ) ) ) )

	.dataa(!\regmem|regMemory[11][11]~q ),
	.datab(!\regmem|regMemory[9][11]~q ),
	.datac(!\intMem|instruction [22]),
	.datad(!\regmem|regMemory[8][11]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[10][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux52~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux52~5 .extended_lut = "off";
defparam \regmem|Mux52~5 .lut_mask = 64'h00F035350FFF3535;
defparam \regmem|Mux52~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N48
cyclonev_lcell_comb \regmem|Mux52~9 (
// Equation(s):
// \regmem|Mux52~9_combout  = ( \regmem|Mux52~8_combout  & ( \regmem|Mux52~5_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q ) # ((!\intMem|instruction [24] & (\regmem|Mux52~7_combout )) # (\intMem|instruction [24] & ((\regmem|Mux52~6_combout )))) ) ) ) # 
// ( !\regmem|Mux52~8_combout  & ( \regmem|Mux52~5_combout  & ( (!\intMem|instruction [24] & (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux52~7_combout ))) # (\intMem|instruction [24] & ((!\intMem|instruction[23]~DUPLICATE_q ) # 
// ((\regmem|Mux52~6_combout )))) ) ) ) # ( \regmem|Mux52~8_combout  & ( !\regmem|Mux52~5_combout  & ( (!\intMem|instruction [24] & ((!\intMem|instruction[23]~DUPLICATE_q ) # ((\regmem|Mux52~7_combout )))) # (\intMem|instruction [24] & 
// (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux52~6_combout )))) ) ) ) # ( !\regmem|Mux52~8_combout  & ( !\regmem|Mux52~5_combout  & ( (\intMem|instruction[23]~DUPLICATE_q  & ((!\intMem|instruction [24] & (\regmem|Mux52~7_combout )) # 
// (\intMem|instruction [24] & ((\regmem|Mux52~6_combout ))))) ) ) )

	.dataa(!\intMem|instruction [24]),
	.datab(!\intMem|instruction[23]~DUPLICATE_q ),
	.datac(!\regmem|Mux52~7_combout ),
	.datad(!\regmem|Mux52~6_combout ),
	.datae(!\regmem|Mux52~8_combout ),
	.dataf(!\regmem|Mux52~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux52~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux52~9 .extended_lut = "off";
defparam \regmem|Mux52~9 .lut_mask = 64'h02138A9B4657CEDF;
defparam \regmem|Mux52~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N50
dffeas \regmem|regMemory[24][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N8
dffeas \regmem|regMemory[27][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N47
dffeas \regmem|regMemory[26][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N38
dffeas \regmem|regMemory[25][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N36
cyclonev_lcell_comb \regmem|Mux52~1 (
// Equation(s):
// \regmem|Mux52~1_combout  = ( \regmem|regMemory[25][11]~q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[26][11]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[27][11]~q )) ) ) 
// ) # ( !\regmem|regMemory[25][11]~q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[26][11]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[27][11]~q )) ) ) ) # ( 
// \regmem|regMemory[25][11]~q  & ( !\intMem|instruction[22]~DUPLICATE_q  & ( (\intMem|instruction[21]~DUPLICATE_q ) # (\regmem|regMemory[24][11]~q ) ) ) ) # ( !\regmem|regMemory[25][11]~q  & ( !\intMem|instruction[22]~DUPLICATE_q  & ( 
// (\regmem|regMemory[24][11]~q  & !\intMem|instruction[21]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[24][11]~q ),
	.datab(!\regmem|regMemory[27][11]~q ),
	.datac(!\intMem|instruction[21]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[26][11]~q ),
	.datae(!\regmem|regMemory[25][11]~q ),
	.dataf(!\intMem|instruction[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux52~1 .extended_lut = "off";
defparam \regmem|Mux52~1 .lut_mask = 64'h50505F5F03F303F3;
defparam \regmem|Mux52~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N54
cyclonev_lcell_comb \regmem|regMemory[21][11]~feeder (
// Equation(s):
// \regmem|regMemory[21][11]~feeder_combout  = ( \memToRegMux|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[21][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[21][11]~feeder .extended_lut = "off";
defparam \regmem|regMemory[21][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[21][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N56
dffeas \regmem|regMemory[21][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[21][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N39
cyclonev_lcell_comb \regmem|regMemory[23][11]~feeder (
// Equation(s):
// \regmem|regMemory[23][11]~feeder_combout  = ( \memToRegMux|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[23][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[23][11]~feeder .extended_lut = "off";
defparam \regmem|regMemory[23][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[23][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N41
dffeas \regmem|regMemory[23][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[23][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y10_N12
cyclonev_lcell_comb \regmem|regMemory[22][11]~feeder (
// Equation(s):
// \regmem|regMemory[22][11]~feeder_combout  = ( \memToRegMux|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[22][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[22][11]~feeder .extended_lut = "off";
defparam \regmem|regMemory[22][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[22][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y10_N14
dffeas \regmem|regMemory[22][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[22][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N38
dffeas \regmem|regMemory[20][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N0
cyclonev_lcell_comb \regmem|Mux52~2 (
// Equation(s):
// \regmem|Mux52~2_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[23][11]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[22][11]~q  ) ) ) # ( 
// \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[21][11]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[20][11]~q  ) ) )

	.dataa(!\regmem|regMemory[21][11]~q ),
	.datab(!\regmem|regMemory[23][11]~q ),
	.datac(!\regmem|regMemory[22][11]~q ),
	.datad(!\regmem|regMemory[20][11]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux52~2 .extended_lut = "off";
defparam \regmem|Mux52~2 .lut_mask = 64'h00FF55550F0F3333;
defparam \regmem|Mux52~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N8
dffeas \regmem|regMemory[17][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N38
dffeas \regmem|regMemory[19][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N50
dffeas \regmem|regMemory[16][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N57
cyclonev_lcell_comb \regmem|regMemory[18][11]~feeder (
// Equation(s):
// \regmem|regMemory[18][11]~feeder_combout  = ( \memToRegMux|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[18][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[18][11]~feeder .extended_lut = "off";
defparam \regmem|regMemory[18][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[18][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N59
dffeas \regmem|regMemory[18][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[18][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N9
cyclonev_lcell_comb \regmem|Mux52~0 (
// Equation(s):
// \regmem|Mux52~0_combout  = ( \regmem|regMemory[16][11]~q  & ( \regmem|regMemory[18][11]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q ) # ((!\intMem|instruction [22] & (\regmem|regMemory[17][11]~q )) # (\intMem|instruction [22] & 
// ((\regmem|regMemory[19][11]~q )))) ) ) ) # ( !\regmem|regMemory[16][11]~q  & ( \regmem|regMemory[18][11]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (\intMem|instruction [22])) # (\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction [22] & 
// (\regmem|regMemory[17][11]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[19][11]~q ))))) ) ) ) # ( \regmem|regMemory[16][11]~q  & ( !\regmem|regMemory[18][11]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (!\intMem|instruction [22])) # 
// (\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction [22] & (\regmem|regMemory[17][11]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[19][11]~q ))))) ) ) ) # ( !\regmem|regMemory[16][11]~q  & ( !\regmem|regMemory[18][11]~q  & ( 
// (\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction [22] & (\regmem|regMemory[17][11]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[19][11]~q ))))) ) ) )

	.dataa(!\intMem|instruction[21]~DUPLICATE_q ),
	.datab(!\intMem|instruction [22]),
	.datac(!\regmem|regMemory[17][11]~q ),
	.datad(!\regmem|regMemory[19][11]~q ),
	.datae(!\regmem|regMemory[16][11]~q ),
	.dataf(!\regmem|regMemory[18][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux52~0 .extended_lut = "off";
defparam \regmem|Mux52~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \regmem|Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N14
dffeas \regmem|regMemory[31][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N11
dffeas \regmem|regMemory[30][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N26
dffeas \regmem|regMemory[28][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N45
cyclonev_lcell_comb \regmem|Mux52~3 (
// Equation(s):
// \regmem|Mux52~3_combout  = ( \regmem|regMemory[30][11]~q  & ( \regmem|regMemory[28][11]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q ) # ((!\intMem|instruction [22] & (\regmem|regMemory[29][11]~q )) # (\intMem|instruction [22] & 
// ((\regmem|regMemory[31][11]~q )))) ) ) ) # ( !\regmem|regMemory[30][11]~q  & ( \regmem|regMemory[28][11]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (((!\intMem|instruction [22])))) # (\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction [22] 
// & (\regmem|regMemory[29][11]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[31][11]~q ))))) ) ) ) # ( \regmem|regMemory[30][11]~q  & ( !\regmem|regMemory[28][11]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (((\intMem|instruction [22])))) # 
// (\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction [22] & (\regmem|regMemory[29][11]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[31][11]~q ))))) ) ) ) # ( !\regmem|regMemory[30][11]~q  & ( !\regmem|regMemory[28][11]~q  & ( 
// (\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction [22] & (\regmem|regMemory[29][11]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[31][11]~q ))))) ) ) )

	.dataa(!\regmem|regMemory[29][11]~q ),
	.datab(!\intMem|instruction[21]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[31][11]~q ),
	.datad(!\intMem|instruction [22]),
	.datae(!\regmem|regMemory[30][11]~q ),
	.dataf(!\regmem|regMemory[28][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux52~3 .extended_lut = "off";
defparam \regmem|Mux52~3 .lut_mask = 64'h110311CFDD03DDCF;
defparam \regmem|Mux52~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N51
cyclonev_lcell_comb \regmem|Mux52~4 (
// Equation(s):
// \regmem|Mux52~4_combout  = ( \regmem|Mux52~0_combout  & ( \regmem|Mux52~3_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (((!\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|Mux52~2_combout )))) # (\intMem|instruction[24]~DUPLICATE_q  & 
// (((\intMem|instruction[23]~DUPLICATE_q )) # (\regmem|Mux52~1_combout ))) ) ) ) # ( !\regmem|Mux52~0_combout  & ( \regmem|Mux52~3_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (((\regmem|Mux52~2_combout  & \intMem|instruction[23]~DUPLICATE_q )))) # 
// (\intMem|instruction[24]~DUPLICATE_q  & (((\intMem|instruction[23]~DUPLICATE_q )) # (\regmem|Mux52~1_combout ))) ) ) ) # ( \regmem|Mux52~0_combout  & ( !\regmem|Mux52~3_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q  & 
// (((!\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|Mux52~2_combout )))) # (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|Mux52~1_combout  & ((!\intMem|instruction[23]~DUPLICATE_q )))) ) ) ) # ( !\regmem|Mux52~0_combout  & ( !\regmem|Mux52~3_combout  & 
// ( (!\intMem|instruction[24]~DUPLICATE_q  & (((\regmem|Mux52~2_combout  & \intMem|instruction[23]~DUPLICATE_q )))) # (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|Mux52~1_combout  & ((!\intMem|instruction[23]~DUPLICATE_q )))) ) ) )

	.dataa(!\regmem|Mux52~1_combout ),
	.datab(!\intMem|instruction[24]~DUPLICATE_q ),
	.datac(!\regmem|Mux52~2_combout ),
	.datad(!\intMem|instruction[23]~DUPLICATE_q ),
	.datae(!\regmem|Mux52~0_combout ),
	.dataf(!\regmem|Mux52~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux52~4 .extended_lut = "off";
defparam \regmem|Mux52~4 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \regmem|Mux52~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N36
cyclonev_lcell_comb \regmem|Mux52~10 (
// Equation(s):
// \regmem|Mux52~10_combout  = ( \regmem|Mux52~4_combout  & ( (\regmem|Mux52~9_combout ) # (\intMem|instruction[25]~DUPLICATE_q ) ) ) # ( !\regmem|Mux52~4_combout  & ( (!\intMem|instruction[25]~DUPLICATE_q  & \regmem|Mux52~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction[25]~DUPLICATE_q ),
	.datad(!\regmem|Mux52~9_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux52~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux52~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux52~10 .extended_lut = "off";
defparam \regmem|Mux52~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \regmem|Mux52~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N42
cyclonev_lcell_comb \ula|Mux31~5 (
// Equation(s):
// \ula|Mux31~5_combout  = ( \regmem|Mux52~10_combout  & ( (!\control|in2Mux~combout  & (!\control|aluOp [1] $ (((!\control|aluOp [0] & !\ulaIn1|ulaIn1MuxOut [11]))))) # (\control|in2Mux~combout  & ((!\control|aluOp [1] & (\control|aluOp [0] & 
// \ulaIn1|ulaIn1MuxOut [11])) # (\control|aluOp [1] & (!\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [11]))))) ) ) # ( !\regmem|Mux52~10_combout  & ( (!\control|aluOp [1] & (\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [11])) # (\control|aluOp [1] & 
// (!\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [11]))) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [1]),
	.datac(!\control|aluOp [0]),
	.datad(!\ulaIn1|ulaIn1MuxOut [11]),
	.datae(gnd),
	.dataf(!\regmem|Mux52~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~5 .extended_lut = "off";
defparam \ula|Mux31~5 .lut_mask = 64'h033C033C299C299C;
defparam \ula|Mux31~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N44
dffeas \regmem|regMemory[31][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N11
dffeas \regmem|regMemory[29][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N17
dffeas \regmem|regMemory[30][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y9_N9
cyclonev_lcell_comb \regmem|regMemory[28][30]~feeder (
// Equation(s):
// \regmem|regMemory[28][30]~feeder_combout  = \memToRegMux|Mux30~0_combout 

	.dataa(!\memToRegMux|Mux30~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[28][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[28][30]~feeder .extended_lut = "off";
defparam \regmem|regMemory[28][30]~feeder .lut_mask = 64'h5555555555555555;
defparam \regmem|regMemory[28][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N11
dffeas \regmem|regMemory[28][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[28][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N51
cyclonev_lcell_comb \regmem|Mux1~3 (
// Equation(s):
// \regmem|Mux1~3_combout  = ( \regmem|regMemory[28][30]~q  & ( \intMem|instruction [16] & ( (!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[29][30]~q ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[31][30]~q )) ) ) ) # ( 
// !\regmem|regMemory[28][30]~q  & ( \intMem|instruction [16] & ( (!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[29][30]~q ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[31][30]~q )) ) ) ) # ( \regmem|regMemory[28][30]~q  & ( 
// !\intMem|instruction [16] & ( (!\intMem|instruction[17]~DUPLICATE_q ) # (\regmem|regMemory[30][30]~q ) ) ) ) # ( !\regmem|regMemory[28][30]~q  & ( !\intMem|instruction [16] & ( (\intMem|instruction[17]~DUPLICATE_q  & \regmem|regMemory[30][30]~q ) ) ) )

	.dataa(!\intMem|instruction[17]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[31][30]~q ),
	.datac(!\regmem|regMemory[29][30]~q ),
	.datad(!\regmem|regMemory[30][30]~q ),
	.datae(!\regmem|regMemory[28][30]~q ),
	.dataf(!\intMem|instruction [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux1~3 .extended_lut = "off";
defparam \regmem|Mux1~3 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \regmem|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N56
dffeas \regmem|regMemory[19][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N29
dffeas \regmem|regMemory[16][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N3
cyclonev_lcell_comb \regmem|regMemory[17][30]~feeder (
// Equation(s):
// \regmem|regMemory[17][30]~feeder_combout  = \memToRegMux|Mux30~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux30~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[17][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[17][30]~feeder .extended_lut = "off";
defparam \regmem|regMemory[17][30]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[17][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N5
dffeas \regmem|regMemory[17][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[17][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N25
dffeas \regmem|regMemory[18][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N57
cyclonev_lcell_comb \regmem|Mux1~0 (
// Equation(s):
// \regmem|Mux1~0_combout  = ( \regmem|regMemory[17][30]~q  & ( \regmem|regMemory[18][30]~q  & ( (!\intMem|instruction [17] & (((\intMem|instruction [16]) # (\regmem|regMemory[16][30]~q )))) # (\intMem|instruction [17] & (((!\intMem|instruction [16])) # 
// (\regmem|regMemory[19][30]~q ))) ) ) ) # ( !\regmem|regMemory[17][30]~q  & ( \regmem|regMemory[18][30]~q  & ( (!\intMem|instruction [17] & (((\regmem|regMemory[16][30]~q  & !\intMem|instruction [16])))) # (\intMem|instruction [17] & 
// (((!\intMem|instruction [16])) # (\regmem|regMemory[19][30]~q ))) ) ) ) # ( \regmem|regMemory[17][30]~q  & ( !\regmem|regMemory[18][30]~q  & ( (!\intMem|instruction [17] & (((\intMem|instruction [16]) # (\regmem|regMemory[16][30]~q )))) # 
// (\intMem|instruction [17] & (\regmem|regMemory[19][30]~q  & ((\intMem|instruction [16])))) ) ) ) # ( !\regmem|regMemory[17][30]~q  & ( !\regmem|regMemory[18][30]~q  & ( (!\intMem|instruction [17] & (((\regmem|regMemory[16][30]~q  & !\intMem|instruction 
// [16])))) # (\intMem|instruction [17] & (\regmem|regMemory[19][30]~q  & ((\intMem|instruction [16])))) ) ) )

	.dataa(!\regmem|regMemory[19][30]~q ),
	.datab(!\intMem|instruction [17]),
	.datac(!\regmem|regMemory[16][30]~q ),
	.datad(!\intMem|instruction [16]),
	.datae(!\regmem|regMemory[17][30]~q ),
	.dataf(!\regmem|regMemory[18][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux1~0 .extended_lut = "off";
defparam \regmem|Mux1~0 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \regmem|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N26
dffeas \regmem|regMemory[23][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N41
dffeas \regmem|regMemory[20][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N29
dffeas \regmem|regMemory[22][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N45
cyclonev_lcell_comb \regmem|regMemory[21][30]~feeder (
// Equation(s):
// \regmem|regMemory[21][30]~feeder_combout  = ( \memToRegMux|Mux30~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[21][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[21][30]~feeder .extended_lut = "off";
defparam \regmem|regMemory[21][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[21][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N47
dffeas \regmem|regMemory[21][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[21][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N27
cyclonev_lcell_comb \regmem|Mux1~2 (
// Equation(s):
// \regmem|Mux1~2_combout  = ( \regmem|regMemory[22][30]~q  & ( \regmem|regMemory[21][30]~q  & ( (!\intMem|instruction [16] & (((\regmem|regMemory[20][30]~q ) # (\intMem|instruction [17])))) # (\intMem|instruction [16] & (((!\intMem|instruction [17])) # 
// (\regmem|regMemory[23][30]~q ))) ) ) ) # ( !\regmem|regMemory[22][30]~q  & ( \regmem|regMemory[21][30]~q  & ( (!\intMem|instruction [16] & (((!\intMem|instruction [17] & \regmem|regMemory[20][30]~q )))) # (\intMem|instruction [16] & 
// (((!\intMem|instruction [17])) # (\regmem|regMemory[23][30]~q ))) ) ) ) # ( \regmem|regMemory[22][30]~q  & ( !\regmem|regMemory[21][30]~q  & ( (!\intMem|instruction [16] & (((\regmem|regMemory[20][30]~q ) # (\intMem|instruction [17])))) # 
// (\intMem|instruction [16] & (\regmem|regMemory[23][30]~q  & (\intMem|instruction [17]))) ) ) ) # ( !\regmem|regMemory[22][30]~q  & ( !\regmem|regMemory[21][30]~q  & ( (!\intMem|instruction [16] & (((!\intMem|instruction [17] & \regmem|regMemory[20][30]~q 
// )))) # (\intMem|instruction [16] & (\regmem|regMemory[23][30]~q  & (\intMem|instruction [17]))) ) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\regmem|regMemory[23][30]~q ),
	.datac(!\intMem|instruction [17]),
	.datad(!\regmem|regMemory[20][30]~q ),
	.datae(!\regmem|regMemory[22][30]~q ),
	.dataf(!\regmem|regMemory[21][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux1~2 .extended_lut = "off";
defparam \regmem|Mux1~2 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \regmem|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N50
dffeas \regmem|regMemory[25][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N2
dffeas \regmem|regMemory[27][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N32
dffeas \regmem|regMemory[24][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N56
dffeas \regmem|regMemory[26][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y11_N45
cyclonev_lcell_comb \regmem|Mux1~1 (
// Equation(s):
// \regmem|Mux1~1_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[26][30]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[25][30]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[27][30]~q ))) ) ) 
// ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[26][30]~q  & ( (\regmem|regMemory[24][30]~q ) # (\intMem|instruction[17]~DUPLICATE_q ) ) ) ) # ( \intMem|instruction[16]~DUPLICATE_q  & ( !\regmem|regMemory[26][30]~q  & ( 
// (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[25][30]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[27][30]~q ))) ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( !\regmem|regMemory[26][30]~q  & ( 
// (!\intMem|instruction[17]~DUPLICATE_q  & \regmem|regMemory[24][30]~q ) ) ) )

	.dataa(!\regmem|regMemory[25][30]~q ),
	.datab(!\regmem|regMemory[27][30]~q ),
	.datac(!\intMem|instruction[17]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[24][30]~q ),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[26][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux1~1 .extended_lut = "off";
defparam \regmem|Mux1~1 .lut_mask = 64'h00F053530FFF5353;
defparam \regmem|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N30
cyclonev_lcell_comb \regmem|Mux1~4 (
// Equation(s):
// \regmem|Mux1~4_combout  = ( \regmem|Mux1~2_combout  & ( \regmem|Mux1~1_combout  & ( (!\intMem|instruction [18] & (((\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|Mux1~0_combout )))) # (\intMem|instruction [18] & (((!\intMem|instruction[19]~DUPLICATE_q 
// )) # (\regmem|Mux1~3_combout ))) ) ) ) # ( !\regmem|Mux1~2_combout  & ( \regmem|Mux1~1_combout  & ( (!\intMem|instruction [18] & (((\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|Mux1~0_combout )))) # (\intMem|instruction [18] & (\regmem|Mux1~3_combout  
// & ((\intMem|instruction[19]~DUPLICATE_q )))) ) ) ) # ( \regmem|Mux1~2_combout  & ( !\regmem|Mux1~1_combout  & ( (!\intMem|instruction [18] & (((\regmem|Mux1~0_combout  & !\intMem|instruction[19]~DUPLICATE_q )))) # (\intMem|instruction [18] & 
// (((!\intMem|instruction[19]~DUPLICATE_q )) # (\regmem|Mux1~3_combout ))) ) ) ) # ( !\regmem|Mux1~2_combout  & ( !\regmem|Mux1~1_combout  & ( (!\intMem|instruction [18] & (((\regmem|Mux1~0_combout  & !\intMem|instruction[19]~DUPLICATE_q )))) # 
// (\intMem|instruction [18] & (\regmem|Mux1~3_combout  & ((\intMem|instruction[19]~DUPLICATE_q )))) ) ) )

	.dataa(!\regmem|Mux1~3_combout ),
	.datab(!\regmem|Mux1~0_combout ),
	.datac(!\intMem|instruction [18]),
	.datad(!\intMem|instruction[19]~DUPLICATE_q ),
	.datae(!\regmem|Mux1~2_combout ),
	.dataf(!\regmem|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux1~4 .extended_lut = "off";
defparam \regmem|Mux1~4 .lut_mask = 64'h30053F0530F53FF5;
defparam \regmem|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N26
dffeas \regmem|regMemory[7][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N11
dffeas \regmem|regMemory[6][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N20
dffeas \regmem|regMemory[5][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N54
cyclonev_lcell_comb \regmem|Mux1~8 (
// Equation(s):
// \regmem|Mux1~8_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[7][30]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[5][30]~q  ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[6][30]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[4][30]~q  ) ) )

	.dataa(!\regmem|regMemory[7][30]~q ),
	.datab(!\regmem|regMemory[4][30]~q ),
	.datac(!\regmem|regMemory[6][30]~q ),
	.datad(!\regmem|regMemory[5][30]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux1~8 .extended_lut = "off";
defparam \regmem|Mux1~8 .lut_mask = 64'h33330F0F00FF5555;
defparam \regmem|Mux1~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y9_N53
dffeas \regmem|regMemory[10][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N32
dffeas \regmem|regMemory[11][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N8
dffeas \regmem|regMemory[9][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N35
dffeas \regmem|regMemory[8][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N33
cyclonev_lcell_comb \regmem|Mux1~5 (
// Equation(s):
// \regmem|Mux1~5_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[8][30]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[9][30]~q ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[11][30]~q )) ) ) ) 
// # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[8][30]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q ) # (\regmem|regMemory[10][30]~q ) ) ) ) # ( \intMem|instruction[16]~DUPLICATE_q  & ( !\regmem|regMemory[8][30]~q  & ( 
// (!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[9][30]~q ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[11][30]~q )) ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( !\regmem|regMemory[8][30]~q  & ( 
// (\regmem|regMemory[10][30]~q  & \intMem|instruction[17]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[10][30]~q ),
	.datab(!\regmem|regMemory[11][30]~q ),
	.datac(!\intMem|instruction[17]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[9][30]~q ),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[8][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux1~5 .extended_lut = "off";
defparam \regmem|Mux1~5 .lut_mask = 64'h050503F3F5F503F3;
defparam \regmem|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N29
dffeas \regmem|regMemory[12][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N41
dffeas \regmem|regMemory[14][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N20
dffeas \regmem|regMemory[13][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N38
dffeas \regmem|regMemory[15][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N51
cyclonev_lcell_comb \regmem|Mux1~7 (
// Equation(s):
// \regmem|Mux1~7_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[15][30]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[13][30]~q  ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[14][30]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[12][30]~q  ) ) )

	.dataa(!\regmem|regMemory[12][30]~q ),
	.datab(!\regmem|regMemory[14][30]~q ),
	.datac(!\regmem|regMemory[13][30]~q ),
	.datad(!\regmem|regMemory[15][30]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux1~7 .extended_lut = "off";
defparam \regmem|Mux1~7 .lut_mask = 64'h555533330F0F00FF;
defparam \regmem|Mux1~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N5
dffeas \regmem|regMemory[3][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N14
dffeas \regmem|regMemory[2][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N23
dffeas \regmem|regMemory[1][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N48
cyclonev_lcell_comb \regmem|Mux1~6 (
// Equation(s):
// \regmem|Mux1~6_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[1][30]~q ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[3][30]~q )) ) ) # ( 
// !\intMem|instruction[16]~DUPLICATE_q  & ( (\regmem|regMemory[2][30]~q  & \intMem|instruction[17]~DUPLICATE_q ) ) )

	.dataa(!\regmem|regMemory[3][30]~q ),
	.datab(!\regmem|regMemory[2][30]~q ),
	.datac(!\regmem|regMemory[1][30]~q ),
	.datad(!\intMem|instruction[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux1~6 .extended_lut = "off";
defparam \regmem|Mux1~6 .lut_mask = 64'h003300330F550F55;
defparam \regmem|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N12
cyclonev_lcell_comb \regmem|Mux1~9 (
// Equation(s):
// \regmem|Mux1~9_combout  = ( \regmem|Mux1~7_combout  & ( \regmem|Mux1~6_combout  & ( (!\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q ) # ((\regmem|Mux1~5_combout )))) # (\intMem|instruction [18] & (((\regmem|Mux1~8_combout )) # 
// (\intMem|instruction[19]~DUPLICATE_q ))) ) ) ) # ( !\regmem|Mux1~7_combout  & ( \regmem|Mux1~6_combout  & ( (!\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q ) # ((\regmem|Mux1~5_combout )))) # (\intMem|instruction [18] & 
// (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux1~8_combout ))) ) ) ) # ( \regmem|Mux1~7_combout  & ( !\regmem|Mux1~6_combout  & ( (!\intMem|instruction [18] & (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux1~5_combout )))) # 
// (\intMem|instruction [18] & (((\regmem|Mux1~8_combout )) # (\intMem|instruction[19]~DUPLICATE_q ))) ) ) ) # ( !\regmem|Mux1~7_combout  & ( !\regmem|Mux1~6_combout  & ( (!\intMem|instruction [18] & (\intMem|instruction[19]~DUPLICATE_q  & 
// ((\regmem|Mux1~5_combout )))) # (\intMem|instruction [18] & (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux1~8_combout ))) ) ) )

	.dataa(!\intMem|instruction [18]),
	.datab(!\intMem|instruction[19]~DUPLICATE_q ),
	.datac(!\regmem|Mux1~8_combout ),
	.datad(!\regmem|Mux1~5_combout ),
	.datae(!\regmem|Mux1~7_combout ),
	.dataf(!\regmem|Mux1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux1~9 .extended_lut = "off";
defparam \regmem|Mux1~9 .lut_mask = 64'h042615378CAE9DBF;
defparam \regmem|Mux1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N18
cyclonev_lcell_comb \ulaIn1|Mux30~0 (
// Equation(s):
// \ulaIn1|Mux30~0_combout  = ( !\control|in1Mux [1] & ( \regmem|Mux1~9_combout  & ( (!\control|in1Mux [0] & ((!\intMem|instruction [20]) # ((\regmem|Mux1~4_combout )))) # (\control|in1Mux [0] & (((\intMem|instruction [15])))) ) ) ) # ( !\control|in1Mux [1] 
// & ( !\regmem|Mux1~9_combout  & ( (!\control|in1Mux [0] & (\intMem|instruction [20] & ((\regmem|Mux1~4_combout )))) # (\control|in1Mux [0] & (((\intMem|instruction [15])))) ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(!\control|in1Mux [0]),
	.datac(!\intMem|instruction [15]),
	.datad(!\regmem|Mux1~4_combout ),
	.datae(!\control|in1Mux [1]),
	.dataf(!\regmem|Mux1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux30~0 .extended_lut = "off";
defparam \ulaIn1|Mux30~0 .lut_mask = 64'h034700008BCF0000;
defparam \ulaIn1|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y14_N21
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[30] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [30] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux30~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux30~0_combout  & ( \ulaIn1|ulaIn1MuxOut [30] ) ) ) # ( !\ulaIn1|Mux32~0_combout  & ( !\ulaIn1|Mux30~0_combout  & ( 
// \ulaIn1|ulaIn1MuxOut [30] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [30]),
	.datae(!\ulaIn1|Mux32~0_combout ),
	.dataf(!\ulaIn1|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[30] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[30] .lut_mask = 64'h00FF000000FFFFFF;
defparam \ulaIn1|ulaIn1MuxOut[30] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N57
cyclonev_lcell_comb \ula|ShiftRight0~29 (
// Equation(s):
// \ula|ShiftRight0~29_combout  = ( \ulaIn1|ulaIn1MuxOut [27] & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [28]) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [27] & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & \ulaIn1|ulaIn1MuxOut [28]) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [27] & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [30])) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [29]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [27] & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [30])) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [29]))) ) ) 
// )

	.dataa(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [30]),
	.datac(!\ulaIn1|ulaIn1MuxOut [28]),
	.datad(!\ulaIn1|ulaIn1MuxOut [29]),
	.datae(!\ulaIn1|ulaIn1MuxOut [27]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~29 .extended_lut = "off";
defparam \ula|ShiftRight0~29 .lut_mask = 64'h227722770A0A5F5F;
defparam \ula|ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N9
cyclonev_lcell_comb \ula|ShiftRight1~4 (
// Equation(s):
// \ula|ShiftRight1~4_combout  = ( \regmem|Mux62~11_combout  & ( \ulaIn1|ulaIn1MuxOut [31] & ( (\control|in2Mux~combout  & (!\intMem|instruction[7]~DUPLICATE_q  & !\intMem|instruction [6])) ) ) ) # ( !\regmem|Mux62~11_combout  & ( \ulaIn1|ulaIn1MuxOut [31] & 
// ( (!\control|in2Mux~combout  & (((!\regmem|Mux63~11_combout )))) # (\control|in2Mux~combout  & (!\intMem|instruction[7]~DUPLICATE_q  & ((!\intMem|instruction [6])))) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\intMem|instruction[7]~DUPLICATE_q ),
	.datac(!\regmem|Mux63~11_combout ),
	.datad(!\intMem|instruction [6]),
	.datae(!\regmem|Mux62~11_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~4 .extended_lut = "off";
defparam \ula|ShiftRight1~4 .lut_mask = 64'h00000000E4A04400;
defparam \ula|ShiftRight1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N42
cyclonev_lcell_comb \ula|ShiftRight1~20 (
// Equation(s):
// \ula|ShiftRight1~20_combout  = ( \ula|ShiftRight1~4_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~29_combout )))) ) ) # ( !\ula|ShiftRight1~4_combout  & 
// ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ula|ShiftRight0~29_combout ))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(!\ula|ShiftRight0~29_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~20 .extended_lut = "off";
defparam \ula|ShiftRight1~20 .lut_mask = 64'h0001000110111011;
defparam \ula|ShiftRight1~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N1
dffeas \intMem|instruction[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [4]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[4] .is_wysiwyg = "true";
defparam \intMem|instruction[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N29
dffeas \regmem|regMemory[8][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N14
dffeas \regmem|regMemory[11][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N26
dffeas \regmem|regMemory[10][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N2
dffeas \regmem|regMemory[9][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N27
cyclonev_lcell_comb \regmem|Mux27~5 (
// Equation(s):
// \regmem|Mux27~5_combout  = ( \regmem|regMemory[9][4]~q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[10][4]~q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[11][4]~q )) ) ) ) # 
// ( !\regmem|regMemory[9][4]~q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[10][4]~q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[11][4]~q )) ) ) ) # ( 
// \regmem|regMemory[9][4]~q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( (\intMem|instruction[16]~DUPLICATE_q ) # (\regmem|regMemory[8][4]~q ) ) ) ) # ( !\regmem|regMemory[9][4]~q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( (\regmem|regMemory[8][4]~q  
// & !\intMem|instruction[16]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[8][4]~q ),
	.datab(!\intMem|instruction[16]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[11][4]~q ),
	.datad(!\regmem|regMemory[10][4]~q ),
	.datae(!\regmem|regMemory[9][4]~q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux27~5 .extended_lut = "off";
defparam \regmem|Mux27~5 .lut_mask = 64'h4444777703CF03CF;
defparam \regmem|Mux27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N42
cyclonev_lcell_comb \regmem|regMemory[1][4]~feeder (
// Equation(s):
// \regmem|regMemory[1][4]~feeder_combout  = ( \memToRegMux|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[1][4]~feeder .extended_lut = "off";
defparam \regmem|regMemory[1][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N44
dffeas \regmem|regMemory[1][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N24
cyclonev_lcell_comb \regmem|regMemory[3][4]~feeder (
// Equation(s):
// \regmem|regMemory[3][4]~feeder_combout  = ( \memToRegMux|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[3][4]~feeder .extended_lut = "off";
defparam \regmem|regMemory[3][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N26
dffeas \regmem|regMemory[3][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N11
dffeas \regmem|regMemory[2][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N6
cyclonev_lcell_comb \regmem|Mux27~6 (
// Equation(s):
// \regmem|Mux27~6_combout  = ( \intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[3][4]~q  ) ) ) # ( !\intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[2][4]~q  ) ) ) # ( 
// \intMem|instruction [16] & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[1][4]~q  ) ) )

	.dataa(gnd),
	.datab(!\regmem|regMemory[1][4]~q ),
	.datac(!\regmem|regMemory[3][4]~q ),
	.datad(!\regmem|regMemory[2][4]~q ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux27~6 .extended_lut = "off";
defparam \regmem|Mux27~6 .lut_mask = 64'h0000333300FF0F0F;
defparam \regmem|Mux27~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N26
dffeas \regmem|regMemory[13][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N59
dffeas \regmem|regMemory[12][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N29
dffeas \regmem|regMemory[15][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\memToRegMux|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N44
dffeas \regmem|regMemory[14][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N45
cyclonev_lcell_comb \regmem|Mux27~7 (
// Equation(s):
// \regmem|Mux27~7_combout  = ( \regmem|regMemory[15][4]~q  & ( \regmem|regMemory[14][4]~q  & ( ((!\intMem|instruction [16] & ((\regmem|regMemory[12][4]~q ))) # (\intMem|instruction [16] & (\regmem|regMemory[13][4]~q ))) # (\intMem|instruction [17]) ) ) ) # 
// ( !\regmem|regMemory[15][4]~q  & ( \regmem|regMemory[14][4]~q  & ( (!\intMem|instruction [16] & (((\intMem|instruction [17]) # (\regmem|regMemory[12][4]~q )))) # (\intMem|instruction [16] & (\regmem|regMemory[13][4]~q  & ((!\intMem|instruction [17])))) ) 
// ) ) # ( \regmem|regMemory[15][4]~q  & ( !\regmem|regMemory[14][4]~q  & ( (!\intMem|instruction [16] & (((\regmem|regMemory[12][4]~q  & !\intMem|instruction [17])))) # (\intMem|instruction [16] & (((\intMem|instruction [17])) # (\regmem|regMemory[13][4]~q 
// ))) ) ) ) # ( !\regmem|regMemory[15][4]~q  & ( !\regmem|regMemory[14][4]~q  & ( (!\intMem|instruction [17] & ((!\intMem|instruction [16] & ((\regmem|regMemory[12][4]~q ))) # (\intMem|instruction [16] & (\regmem|regMemory[13][4]~q )))) ) ) )

	.dataa(!\regmem|regMemory[13][4]~q ),
	.datab(!\intMem|instruction [16]),
	.datac(!\regmem|regMemory[12][4]~q ),
	.datad(!\intMem|instruction [17]),
	.datae(!\regmem|regMemory[15][4]~q ),
	.dataf(!\regmem|regMemory[14][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux27~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux27~7 .extended_lut = "off";
defparam \regmem|Mux27~7 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \regmem|Mux27~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N27
cyclonev_lcell_comb \regmem|regMemory[6][4]~feeder (
// Equation(s):
// \regmem|regMemory[6][4]~feeder_combout  = ( \memToRegMux|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[6][4]~feeder .extended_lut = "off";
defparam \regmem|regMemory[6][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \regmem|regMemory[6][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N54
cyclonev_lcell_comb \regmem|regMemory[4][4]~feeder (
// Equation(s):
// \regmem|regMemory[4][4]~feeder_combout  = ( \memToRegMux|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[4][4]~feeder .extended_lut = "off";
defparam \regmem|regMemory[4][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N56
dffeas \regmem|regMemory[4][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N32
dffeas \regmem|regMemory[7][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N2
dffeas \regmem|regMemory[5][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N54
cyclonev_lcell_comb \regmem|Mux27~8 (
// Equation(s):
// \regmem|Mux27~8_combout  = ( \regmem|regMemory[7][4]~q  & ( \regmem|regMemory[5][4]~q  & ( ((!\intMem|instruction [17] & ((\regmem|regMemory[4][4]~q ))) # (\intMem|instruction [17] & (\regmem|regMemory[6][4]~q ))) # (\intMem|instruction [16]) ) ) ) # ( 
// !\regmem|regMemory[7][4]~q  & ( \regmem|regMemory[5][4]~q  & ( (!\intMem|instruction [16] & ((!\intMem|instruction [17] & ((\regmem|regMemory[4][4]~q ))) # (\intMem|instruction [17] & (\regmem|regMemory[6][4]~q )))) # (\intMem|instruction [16] & 
// (((!\intMem|instruction [17])))) ) ) ) # ( \regmem|regMemory[7][4]~q  & ( !\regmem|regMemory[5][4]~q  & ( (!\intMem|instruction [16] & ((!\intMem|instruction [17] & ((\regmem|regMemory[4][4]~q ))) # (\intMem|instruction [17] & (\regmem|regMemory[6][4]~q 
// )))) # (\intMem|instruction [16] & (((\intMem|instruction [17])))) ) ) ) # ( !\regmem|regMemory[7][4]~q  & ( !\regmem|regMemory[5][4]~q  & ( (!\intMem|instruction [16] & ((!\intMem|instruction [17] & ((\regmem|regMemory[4][4]~q ))) # (\intMem|instruction 
// [17] & (\regmem|regMemory[6][4]~q )))) ) ) )

	.dataa(!\regmem|regMemory[6][4]~q ),
	.datab(!\regmem|regMemory[4][4]~q ),
	.datac(!\intMem|instruction [16]),
	.datad(!\intMem|instruction [17]),
	.datae(!\regmem|regMemory[7][4]~q ),
	.dataf(!\regmem|regMemory[5][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux27~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux27~8 .extended_lut = "off";
defparam \regmem|Mux27~8 .lut_mask = 64'h3050305F3F503F5F;
defparam \regmem|Mux27~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N54
cyclonev_lcell_comb \regmem|Mux27~9 (
// Equation(s):
// \regmem|Mux27~9_combout  = ( \regmem|Mux27~7_combout  & ( \regmem|Mux27~8_combout  & ( ((!\intMem|instruction [19] & ((\regmem|Mux27~6_combout ))) # (\intMem|instruction [19] & (\regmem|Mux27~5_combout ))) # (\intMem|instruction[18]~DUPLICATE_q ) ) ) ) # 
// ( !\regmem|Mux27~7_combout  & ( \regmem|Mux27~8_combout  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [19] & ((\regmem|Mux27~6_combout ))) # (\intMem|instruction [19] & (\regmem|Mux27~5_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (!\intMem|instruction [19])) ) ) ) # ( \regmem|Mux27~7_combout  & ( !\regmem|Mux27~8_combout  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [19] & ((\regmem|Mux27~6_combout ))) # 
// (\intMem|instruction [19] & (\regmem|Mux27~5_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & (\intMem|instruction [19])) ) ) ) # ( !\regmem|Mux27~7_combout  & ( !\regmem|Mux27~8_combout  & ( (!\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\intMem|instruction [19] & ((\regmem|Mux27~6_combout ))) # (\intMem|instruction [19] & (\regmem|Mux27~5_combout )))) ) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\intMem|instruction [19]),
	.datac(!\regmem|Mux27~5_combout ),
	.datad(!\regmem|Mux27~6_combout ),
	.datae(!\regmem|Mux27~7_combout ),
	.dataf(!\regmem|Mux27~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux27~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux27~9 .extended_lut = "off";
defparam \regmem|Mux27~9 .lut_mask = 64'h028A139B46CE57DF;
defparam \regmem|Mux27~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N35
dffeas \regmem|regMemory[25][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N56
dffeas \regmem|regMemory[29][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N36
cyclonev_lcell_comb \regmem|regMemory[17][4]~feeder (
// Equation(s):
// \regmem|regMemory[17][4]~feeder_combout  = ( \memToRegMux|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[17][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[17][4]~feeder .extended_lut = "off";
defparam \regmem|regMemory[17][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[17][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N38
dffeas \regmem|regMemory[17][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[17][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N19
dffeas \regmem|regMemory[21][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N18
cyclonev_lcell_comb \regmem|Mux27~1 (
// Equation(s):
// \regmem|Mux27~1_combout  = ( \regmem|regMemory[21][4]~q  & ( \intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[29][4]~q ) ) ) ) # ( !\regmem|regMemory[21][4]~q  & ( \intMem|instruction[18]~DUPLICATE_q  & 
// ( (\intMem|instruction[19]~DUPLICATE_q  & \regmem|regMemory[29][4]~q ) ) ) ) # ( \regmem|regMemory[21][4]~q  & ( !\intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[17][4]~q ))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[25][4]~q )) ) ) ) # ( !\regmem|regMemory[21][4]~q  & ( !\intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[17][4]~q ))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[25][4]~q )) ) ) )

	.dataa(!\regmem|regMemory[25][4]~q ),
	.datab(!\intMem|instruction[19]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[29][4]~q ),
	.datad(!\regmem|regMemory[17][4]~q ),
	.datae(!\regmem|regMemory[21][4]~q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux27~1 .extended_lut = "off";
defparam \regmem|Mux27~1 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \regmem|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N14
dffeas \regmem|regMemory[23][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N29
dffeas \regmem|regMemory[19][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N23
dffeas \regmem|regMemory[27][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N21
cyclonev_lcell_comb \regmem|Mux27~3 (
// Equation(s):
// \regmem|Mux27~3_combout  = ( \regmem|regMemory[19][4]~q  & ( \regmem|regMemory[27][4]~q  & ( (!\intMem|instruction [18]) # ((!\intMem|instruction [19] & ((\regmem|regMemory[23][4]~q ))) # (\intMem|instruction [19] & (\regmem|regMemory[31][4]~q ))) ) ) ) # 
// ( !\regmem|regMemory[19][4]~q  & ( \regmem|regMemory[27][4]~q  & ( (!\intMem|instruction [19] & (((\intMem|instruction [18] & \regmem|regMemory[23][4]~q )))) # (\intMem|instruction [19] & (((!\intMem|instruction [18])) # (\regmem|regMemory[31][4]~q ))) ) 
// ) ) # ( \regmem|regMemory[19][4]~q  & ( !\regmem|regMemory[27][4]~q  & ( (!\intMem|instruction [19] & (((!\intMem|instruction [18]) # (\regmem|regMemory[23][4]~q )))) # (\intMem|instruction [19] & (\regmem|regMemory[31][4]~q  & (\intMem|instruction 
// [18]))) ) ) ) # ( !\regmem|regMemory[19][4]~q  & ( !\regmem|regMemory[27][4]~q  & ( (\intMem|instruction [18] & ((!\intMem|instruction [19] & ((\regmem|regMemory[23][4]~q ))) # (\intMem|instruction [19] & (\regmem|regMemory[31][4]~q )))) ) ) )

	.dataa(!\intMem|instruction [19]),
	.datab(!\regmem|regMemory[31][4]~q ),
	.datac(!\intMem|instruction [18]),
	.datad(!\regmem|regMemory[23][4]~q ),
	.datae(!\regmem|regMemory[19][4]~q ),
	.dataf(!\regmem|regMemory[27][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux27~3 .extended_lut = "off";
defparam \regmem|Mux27~3 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \regmem|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N0
cyclonev_lcell_comb \regmem|regMemory[20][4]~feeder (
// Equation(s):
// \regmem|regMemory[20][4]~feeder_combout  = ( \memToRegMux|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[20][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[20][4]~feeder .extended_lut = "off";
defparam \regmem|regMemory[20][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[20][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N2
dffeas \regmem|regMemory[20][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[20][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N6
cyclonev_lcell_comb \regmem|regMemory[16][4]~feeder (
// Equation(s):
// \regmem|regMemory[16][4]~feeder_combout  = ( \memToRegMux|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[16][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[16][4]~feeder .extended_lut = "off";
defparam \regmem|regMemory[16][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[16][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N8
dffeas \regmem|regMemory[16][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[16][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N21
cyclonev_lcell_comb \regmem|regMemory[28][4]~feeder (
// Equation(s):
// \regmem|regMemory[28][4]~feeder_combout  = ( \memToRegMux|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[28][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[28][4]~feeder .extended_lut = "off";
defparam \regmem|regMemory[28][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[28][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N23
dffeas \regmem|regMemory[28][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[28][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N28
dffeas \regmem|regMemory[24][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N54
cyclonev_lcell_comb \regmem|Mux27~0 (
// Equation(s):
// \regmem|Mux27~0_combout  = ( \regmem|regMemory[24][4]~q  & ( \intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[20][4]~q )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[28][4]~q ))) ) ) ) 
// # ( !\regmem|regMemory[24][4]~q  & ( \intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[20][4]~q )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[28][4]~q ))) ) ) ) # ( 
// \regmem|regMemory[24][4]~q  & ( !\intMem|instruction[18]~DUPLICATE_q  & ( (\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[16][4]~q ) ) ) ) # ( !\regmem|regMemory[24][4]~q  & ( !\intMem|instruction[18]~DUPLICATE_q  & ( 
// (\regmem|regMemory[16][4]~q  & !\intMem|instruction[19]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[20][4]~q ),
	.datab(!\regmem|regMemory[16][4]~q ),
	.datac(!\regmem|regMemory[28][4]~q ),
	.datad(!\intMem|instruction[19]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[24][4]~q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux27~0 .extended_lut = "off";
defparam \regmem|Mux27~0 .lut_mask = 64'h330033FF550F550F;
defparam \regmem|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N54
cyclonev_lcell_comb \regmem|regMemory[30][4]~feeder (
// Equation(s):
// \regmem|regMemory[30][4]~feeder_combout  = ( \memToRegMux|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[30][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[30][4]~feeder .extended_lut = "off";
defparam \regmem|regMemory[30][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[30][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N56
dffeas \regmem|regMemory[30][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[30][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N42
cyclonev_lcell_comb \regmem|regMemory[22][4]~feeder (
// Equation(s):
// \regmem|regMemory[22][4]~feeder_combout  = ( \memToRegMux|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[22][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[22][4]~feeder .extended_lut = "off";
defparam \regmem|regMemory[22][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[22][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N44
dffeas \regmem|regMemory[22][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[22][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N15
cyclonev_lcell_comb \regmem|regMemory[18][4]~feeder (
// Equation(s):
// \regmem|regMemory[18][4]~feeder_combout  = ( \memToRegMux|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[18][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[18][4]~feeder .extended_lut = "off";
defparam \regmem|regMemory[18][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[18][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N17
dffeas \regmem|regMemory[18][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[18][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N50
dffeas \regmem|regMemory[26][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N51
cyclonev_lcell_comb \regmem|Mux27~2 (
// Equation(s):
// \regmem|Mux27~2_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[30][4]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[26][4]~q  ) ) ) # ( \intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[22][4]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[18][4]~q  ) ) )

	.dataa(!\regmem|regMemory[30][4]~q ),
	.datab(!\regmem|regMemory[22][4]~q ),
	.datac(!\regmem|regMemory[18][4]~q ),
	.datad(!\regmem|regMemory[26][4]~q ),
	.datae(!\intMem|instruction[18]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux27~2 .extended_lut = "off";
defparam \regmem|Mux27~2 .lut_mask = 64'h0F0F333300FF5555;
defparam \regmem|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N48
cyclonev_lcell_comb \regmem|Mux27~4 (
// Equation(s):
// \regmem|Mux27~4_combout  = ( \regmem|Mux27~0_combout  & ( \regmem|Mux27~2_combout  & ( (!\intMem|instruction [16]) # ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux27~1_combout )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux27~3_combout 
// )))) ) ) ) # ( !\regmem|Mux27~0_combout  & ( \regmem|Mux27~2_combout  & ( (!\intMem|instruction [16] & (((\intMem|instruction[17]~DUPLICATE_q )))) # (\intMem|instruction [16] & ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux27~1_combout )) # 
// (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux27~3_combout ))))) ) ) ) # ( \regmem|Mux27~0_combout  & ( !\regmem|Mux27~2_combout  & ( (!\intMem|instruction [16] & (((!\intMem|instruction[17]~DUPLICATE_q )))) # (\intMem|instruction [16] & 
// ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux27~1_combout )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux27~3_combout ))))) ) ) ) # ( !\regmem|Mux27~0_combout  & ( !\regmem|Mux27~2_combout  & ( (\intMem|instruction [16] & 
// ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux27~1_combout )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux27~3_combout ))))) ) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\regmem|Mux27~1_combout ),
	.datac(!\intMem|instruction[17]~DUPLICATE_q ),
	.datad(!\regmem|Mux27~3_combout ),
	.datae(!\regmem|Mux27~0_combout ),
	.dataf(!\regmem|Mux27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux27~4 .extended_lut = "off";
defparam \regmem|Mux27~4 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \regmem|Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N0
cyclonev_lcell_comb \ulaIn1|Mux4~0 (
// Equation(s):
// \ulaIn1|Mux4~0_combout  = ( \regmem|Mux27~9_combout  & ( \regmem|Mux27~4_combout  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\intMem|instruction [4]) ) ) ) # ( !\regmem|Mux27~9_combout  & ( \regmem|Mux27~4_combout  & ( (!\control|in1Mux [0] & 
// ((!\control|in1Mux [1] & (\intMem|instruction [20])) # (\control|in1Mux [1] & ((\intMem|instruction [4]))))) # (\control|in1Mux [0] & (((\intMem|instruction [4])))) ) ) ) # ( \regmem|Mux27~9_combout  & ( !\regmem|Mux27~4_combout  & ( (!\control|in1Mux [0] 
// & ((!\control|in1Mux [1] & (!\intMem|instruction [20])) # (\control|in1Mux [1] & ((\intMem|instruction [4]))))) # (\control|in1Mux [0] & (((\intMem|instruction [4])))) ) ) ) # ( !\regmem|Mux27~9_combout  & ( !\regmem|Mux27~4_combout  & ( 
// (\intMem|instruction [4] & ((\control|in1Mux [1]) # (\control|in1Mux [0]))) ) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(!\intMem|instruction [20]),
	.datac(!\intMem|instruction [4]),
	.datad(!\control|in1Mux [1]),
	.datae(!\regmem|Mux27~9_combout ),
	.dataf(!\regmem|Mux27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux4~0 .extended_lut = "off";
defparam \ulaIn1|Mux4~0 .lut_mask = 64'h050F8D0F270FAF0F;
defparam \ulaIn1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N18
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[4] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [4] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux4~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) )

	.dataa(!\ulaIn1|Mux4~0_combout ),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[4] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[4] .lut_mask = 64'h0F0F0F0F55555555;
defparam \ulaIn1|ulaIn1MuxOut[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N12
cyclonev_lcell_comb \ula|ShiftLeft0~22 (
// Equation(s):
// \ula|ShiftLeft0~22_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [2] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [1] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [3]),
	.datab(!\ulaIn1|ulaIn1MuxOut [4]),
	.datac(!\ulaIn1|ulaIn1MuxOut [2]),
	.datad(!\ulaIn1|ulaIn1MuxOut [1]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~22 .extended_lut = "off";
defparam \ula|ShiftLeft0~22 .lut_mask = 64'h00FF55550F0F3333;
defparam \ula|ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N6
cyclonev_lcell_comb \ula|ShiftLeft0~21 (
// Equation(s):
// \ula|ShiftLeft0~21_combout  = ( \regmem|Mux62~11_combout  & ( \ulaIn1|ulaIn1MuxOut [0] & ( (\control|in2Mux~combout  & (!\intMem|instruction[7]~DUPLICATE_q  & !\intMem|instruction [6])) ) ) ) # ( !\regmem|Mux62~11_combout  & ( \ulaIn1|ulaIn1MuxOut [0] & ( 
// (!\control|in2Mux~combout  & (((!\regmem|Mux63~11_combout )))) # (\control|in2Mux~combout  & (!\intMem|instruction[7]~DUPLICATE_q  & (!\intMem|instruction [6]))) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\intMem|instruction[7]~DUPLICATE_q ),
	.datac(!\intMem|instruction [6]),
	.datad(!\regmem|Mux63~11_combout ),
	.datae(!\regmem|Mux62~11_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~21 .extended_lut = "off";
defparam \ula|ShiftLeft0~21 .lut_mask = 64'h00000000EA404040;
defparam \ula|ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N48
cyclonev_lcell_comb \ula|ShiftLeft0~23 (
// Equation(s):
// \ula|ShiftLeft0~23_combout  = ( \ula|ShiftLeft0~21_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftLeft0~22_combout ))) ) ) # ( !\ula|ShiftLeft0~21_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftLeft0~22_combout )) ) )

	.dataa(gnd),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ula|ShiftLeft0~22_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~23 .extended_lut = "off";
defparam \ula|ShiftLeft0~23 .lut_mask = 64'h000300030C0F0C0F;
defparam \ula|ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N0
cyclonev_lcell_comb \ula|Mux3~0 (
// Equation(s):
// \ula|Mux3~0_combout  = ( !\ula|ShiftLeft0~14_combout  & ( \ula|ShiftLeft0~13_combout  & ( (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ula|ShiftLeft0~6_combout  & (!\control|aluOp [0] $ (\control|aluOp [1])))) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\ula|ShiftLeft0~6_combout ),
	.datae(!\ula|ShiftLeft0~14_combout ),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~0 .extended_lut = "off";
defparam \ula|Mux3~0 .lut_mask = 64'h0000000000090000;
defparam \ula|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N24
cyclonev_lcell_comb \ula|Mux11~13 (
// Equation(s):
// \ula|Mux11~13_combout  = ( \ula|ShiftLeft0~23_combout  & ( \ula|Mux3~0_combout  ) ) # ( !\ula|ShiftLeft0~23_combout  & ( \ula|Mux3~0_combout  & ( (\ula|Mux5~0_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( \ula|ShiftLeft0~23_combout  & ( 
// !\ula|Mux3~0_combout  & ( (\ula|Mux5~0_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( !\ula|ShiftLeft0~23_combout  & ( !\ula|Mux3~0_combout  & ( (\ula|Mux5~0_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) ) )

	.dataa(gnd),
	.datab(!\ula|Mux5~0_combout ),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ula|ShiftLeft0~23_combout ),
	.dataf(!\ula|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~13 .extended_lut = "off";
defparam \ula|Mux11~13 .lut_mask = 64'h003300330033FFFF;
defparam \ula|Mux11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N18
cyclonev_lcell_comb \ula|Mux3~1 (
// Equation(s):
// \ula|Mux3~1_combout  = ( !\ula|ShiftLeft0~14_combout  & ( \ula|ShiftLeft0~13_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ula|ShiftLeft0~6_combout  & (!\control|aluOp [0] $ (\control|aluOp [1])))) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\ula|ShiftLeft0~6_combout ),
	.datae(!\ula|ShiftLeft0~14_combout ),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~1 .extended_lut = "off";
defparam \ula|Mux3~1 .lut_mask = 64'h0000000000900000;
defparam \ula|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N26
dffeas \regmem|regMemory[9][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N47
dffeas \regmem|regMemory[8][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N11
dffeas \regmem|regMemory[11][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N14
dffeas \regmem|regMemory[10][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N27
cyclonev_lcell_comb \regmem|Mux51~5 (
// Equation(s):
// \regmem|Mux51~5_combout  = ( \intMem|instruction [22] & ( \regmem|regMemory[10][12]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q ) # (\regmem|regMemory[11][12]~q ) ) ) ) # ( !\intMem|instruction [22] & ( \regmem|regMemory[10][12]~q  & ( 
// (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[8][12]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[9][12]~q )) ) ) ) # ( \intMem|instruction [22] & ( !\regmem|regMemory[10][12]~q  & ( (\regmem|regMemory[11][12]~q  & 
// \intMem|instruction[21]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction [22] & ( !\regmem|regMemory[10][12]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[8][12]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[9][12]~q 
// )) ) ) )

	.dataa(!\regmem|regMemory[9][12]~q ),
	.datab(!\regmem|regMemory[8][12]~q ),
	.datac(!\regmem|regMemory[11][12]~q ),
	.datad(!\intMem|instruction[21]~DUPLICATE_q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\regmem|regMemory[10][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux51~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux51~5 .extended_lut = "off";
defparam \regmem|Mux51~5 .lut_mask = 64'h3355000F3355FF0F;
defparam \regmem|Mux51~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N20
dffeas \regmem|regMemory[2][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N38
dffeas \regmem|regMemory[3][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N39
cyclonev_lcell_comb \regmem|Mux51~8 (
// Equation(s):
// \regmem|Mux51~8_combout  = ( \regmem|regMemory[1][12]~q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( (!\intMem|instruction [22]) # (\regmem|regMemory[3][12]~q ) ) ) ) # ( !\regmem|regMemory[1][12]~q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( 
// (\intMem|instruction [22] & \regmem|regMemory[3][12]~q ) ) ) ) # ( \regmem|regMemory[1][12]~q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( (\regmem|regMemory[2][12]~q  & \intMem|instruction [22]) ) ) ) # ( !\regmem|regMemory[1][12]~q  & ( 
// !\intMem|instruction[21]~DUPLICATE_q  & ( (\regmem|regMemory[2][12]~q  & \intMem|instruction [22]) ) ) )

	.dataa(!\regmem|regMemory[2][12]~q ),
	.datab(gnd),
	.datac(!\intMem|instruction [22]),
	.datad(!\regmem|regMemory[3][12]~q ),
	.datae(!\regmem|regMemory[1][12]~q ),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux51~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux51~8 .extended_lut = "off";
defparam \regmem|Mux51~8 .lut_mask = 64'h05050505000FF0FF;
defparam \regmem|Mux51~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N26
dffeas \regmem|regMemory[5][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N44
dffeas \regmem|regMemory[7][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N23
dffeas \regmem|regMemory[4][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N27
cyclonev_lcell_comb \regmem|regMemory[6][12]~feeder (
// Equation(s):
// \regmem|regMemory[6][12]~feeder_combout  = ( \memToRegMux|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[6][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[6][12]~feeder .extended_lut = "off";
defparam \regmem|regMemory[6][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[6][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \regmem|regMemory[6][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N27
cyclonev_lcell_comb \regmem|Mux51~7 (
// Equation(s):
// \regmem|Mux51~7_combout  = ( \intMem|instruction [21] & ( \regmem|regMemory[6][12]~q  & ( (!\intMem|instruction [22] & (\regmem|regMemory[5][12]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[7][12]~q ))) ) ) ) # ( !\intMem|instruction [21] & ( 
// \regmem|regMemory[6][12]~q  & ( (\regmem|regMemory[4][12]~q ) # (\intMem|instruction [22]) ) ) ) # ( \intMem|instruction [21] & ( !\regmem|regMemory[6][12]~q  & ( (!\intMem|instruction [22] & (\regmem|regMemory[5][12]~q )) # (\intMem|instruction [22] & 
// ((\regmem|regMemory[7][12]~q ))) ) ) ) # ( !\intMem|instruction [21] & ( !\regmem|regMemory[6][12]~q  & ( (!\intMem|instruction [22] & \regmem|regMemory[4][12]~q ) ) ) )

	.dataa(!\regmem|regMemory[5][12]~q ),
	.datab(!\regmem|regMemory[7][12]~q ),
	.datac(!\intMem|instruction [22]),
	.datad(!\regmem|regMemory[4][12]~q ),
	.datae(!\intMem|instruction [21]),
	.dataf(!\regmem|regMemory[6][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux51~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux51~7 .extended_lut = "off";
defparam \regmem|Mux51~7 .lut_mask = 64'h00F053530FFF5353;
defparam \regmem|Mux51~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N5
dffeas \regmem|regMemory[12][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N39
cyclonev_lcell_comb \regmem|regMemory[14][12]~feeder (
// Equation(s):
// \regmem|regMemory[14][12]~feeder_combout  = \memToRegMux|Mux12~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux12~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[14][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[14][12]~feeder .extended_lut = "off";
defparam \regmem|regMemory[14][12]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[14][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N41
dffeas \regmem|regMemory[14][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[14][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N44
dffeas \regmem|regMemory[13][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N12
cyclonev_lcell_comb \regmem|regMemory[15][12]~feeder (
// Equation(s):
// \regmem|regMemory[15][12]~feeder_combout  = ( \memToRegMux|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[15][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[15][12]~feeder .extended_lut = "off";
defparam \regmem|regMemory[15][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[15][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N14
dffeas \regmem|regMemory[15][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[15][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N54
cyclonev_lcell_comb \regmem|Mux51~6 (
// Equation(s):
// \regmem|Mux51~6_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[15][12]~q  & ( (\regmem|regMemory[13][12]~q ) # (\intMem|instruction[22]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[15][12]~q  
// & ( (!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|regMemory[12][12]~q )) # (\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|regMemory[14][12]~q ))) ) ) ) # ( \intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[15][12]~q  & ( 
// (!\intMem|instruction[22]~DUPLICATE_q  & \regmem|regMemory[13][12]~q ) ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[15][12]~q  & ( (!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|regMemory[12][12]~q )) # 
// (\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|regMemory[14][12]~q ))) ) ) )

	.dataa(!\regmem|regMemory[12][12]~q ),
	.datab(!\regmem|regMemory[14][12]~q ),
	.datac(!\intMem|instruction[22]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[13][12]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[15][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux51~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux51~6 .extended_lut = "off";
defparam \regmem|Mux51~6 .lut_mask = 64'h535300F053530FFF;
defparam \regmem|Mux51~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N48
cyclonev_lcell_comb \regmem|Mux51~9 (
// Equation(s):
// \regmem|Mux51~9_combout  = ( \regmem|Mux51~7_combout  & ( \regmem|Mux51~6_combout  & ( ((!\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|Mux51~8_combout ))) # (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|Mux51~5_combout ))) # (\intMem|instruction 
// [23]) ) ) ) # ( !\regmem|Mux51~7_combout  & ( \regmem|Mux51~6_combout  & ( (!\intMem|instruction [23] & ((!\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|Mux51~8_combout ))) # (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|Mux51~5_combout )))) # 
// (\intMem|instruction [23] & (((\intMem|instruction[24]~DUPLICATE_q )))) ) ) ) # ( \regmem|Mux51~7_combout  & ( !\regmem|Mux51~6_combout  & ( (!\intMem|instruction [23] & ((!\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|Mux51~8_combout ))) # 
// (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|Mux51~5_combout )))) # (\intMem|instruction [23] & (((!\intMem|instruction[24]~DUPLICATE_q )))) ) ) ) # ( !\regmem|Mux51~7_combout  & ( !\regmem|Mux51~6_combout  & ( (!\intMem|instruction [23] & 
// ((!\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|Mux51~8_combout ))) # (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|Mux51~5_combout )))) ) ) )

	.dataa(!\regmem|Mux51~5_combout ),
	.datab(!\intMem|instruction [23]),
	.datac(!\regmem|Mux51~8_combout ),
	.datad(!\intMem|instruction[24]~DUPLICATE_q ),
	.datae(!\regmem|Mux51~7_combout ),
	.dataf(!\regmem|Mux51~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux51~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux51~9 .extended_lut = "off";
defparam \regmem|Mux51~9 .lut_mask = 64'h0C443F440C773F77;
defparam \regmem|Mux51~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N41
dffeas \regmem|regMemory[21][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N54
cyclonev_lcell_comb \regmem|regMemory[17][12]~feeder (
// Equation(s):
// \regmem|regMemory[17][12]~feeder_combout  = \memToRegMux|Mux12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memToRegMux|Mux12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[17][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[17][12]~feeder .extended_lut = "off";
defparam \regmem|regMemory[17][12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory[17][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N56
dffeas \regmem|regMemory[17][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[17][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N32
dffeas \regmem|regMemory[25][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N44
dffeas \regmem|regMemory[29][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N3
cyclonev_lcell_comb \regmem|Mux51~1 (
// Equation(s):
// \regmem|Mux51~1_combout  = ( \regmem|regMemory[29][12]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[25][12]~q ) ) ) ) # ( !\regmem|regMemory[29][12]~q  & ( \intMem|instruction[24]~DUPLICATE_q  
// & ( (\regmem|regMemory[25][12]~q  & !\intMem|instruction[23]~DUPLICATE_q ) ) ) ) # ( \regmem|regMemory[29][12]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[17][12]~q ))) # 
// (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[21][12]~q )) ) ) ) # ( !\regmem|regMemory[29][12]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[17][12]~q ))) # 
// (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[21][12]~q )) ) ) )

	.dataa(!\regmem|regMemory[21][12]~q ),
	.datab(!\regmem|regMemory[17][12]~q ),
	.datac(!\regmem|regMemory[25][12]~q ),
	.datad(!\intMem|instruction[23]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[29][12]~q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux51~1 .extended_lut = "off";
defparam \regmem|Mux51~1 .lut_mask = 64'h335533550F000FFF;
defparam \regmem|Mux51~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N57
cyclonev_lcell_comb \regmem|regMemory[18][12]~feeder (
// Equation(s):
// \regmem|regMemory[18][12]~feeder_combout  = ( \memToRegMux|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[18][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[18][12]~feeder .extended_lut = "off";
defparam \regmem|regMemory[18][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[18][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N58
dffeas \regmem|regMemory[18][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[18][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N8
dffeas \regmem|regMemory[26][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N48
cyclonev_lcell_comb \regmem|regMemory[22][12]~feeder (
// Equation(s):
// \regmem|regMemory[22][12]~feeder_combout  = ( \memToRegMux|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[22][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[22][12]~feeder .extended_lut = "off";
defparam \regmem|regMemory[22][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[22][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N50
dffeas \regmem|regMemory[22][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[22][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N14
dffeas \regmem|regMemory[30][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N9
cyclonev_lcell_comb \regmem|Mux51~2 (
// Equation(s):
// \regmem|Mux51~2_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[30][12]~q  & ( (\regmem|regMemory[22][12]~q ) # (\intMem|instruction[24]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[30][12]~q  
// & ( (!\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[18][12]~q )) # (\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[26][12]~q ))) ) ) ) # ( \intMem|instruction[23]~DUPLICATE_q  & ( !\regmem|regMemory[30][12]~q  & ( 
// (!\intMem|instruction[24]~DUPLICATE_q  & \regmem|regMemory[22][12]~q ) ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\regmem|regMemory[30][12]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[18][12]~q )) # 
// (\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[26][12]~q ))) ) ) )

	.dataa(!\regmem|regMemory[18][12]~q ),
	.datab(!\regmem|regMemory[26][12]~q ),
	.datac(!\intMem|instruction[24]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[22][12]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[30][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux51~2 .extended_lut = "off";
defparam \regmem|Mux51~2 .lut_mask = 64'h535300F053530FFF;
defparam \regmem|Mux51~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N38
dffeas \regmem|regMemory[28][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N17
dffeas \regmem|regMemory[24][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N3
cyclonev_lcell_comb \regmem|regMemory[16][12]~feeder (
// Equation(s):
// \regmem|regMemory[16][12]~feeder_combout  = ( \memToRegMux|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[16][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[16][12]~feeder .extended_lut = "off";
defparam \regmem|regMemory[16][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[16][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N5
dffeas \regmem|regMemory[16][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[16][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N8
dffeas \regmem|regMemory[20][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N12
cyclonev_lcell_comb \regmem|Mux51~0 (
// Equation(s):
// \regmem|Mux51~0_combout  = ( \intMem|instruction[24]~DUPLICATE_q  & ( \intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[28][12]~q  ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( \intMem|instruction[23]~DUPLICATE_q  & ( 
// \regmem|regMemory[20][12]~q  ) ) ) # ( \intMem|instruction[24]~DUPLICATE_q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[24][12]~q  ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( 
// \regmem|regMemory[16][12]~q  ) ) )

	.dataa(!\regmem|regMemory[28][12]~q ),
	.datab(!\regmem|regMemory[24][12]~q ),
	.datac(!\regmem|regMemory[16][12]~q ),
	.datad(!\regmem|regMemory[20][12]~q ),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux51~0 .extended_lut = "off";
defparam \regmem|Mux51~0 .lut_mask = 64'h0F0F333300FF5555;
defparam \regmem|Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N24
cyclonev_lcell_comb \regmem|regMemory[27][12]~feeder (
// Equation(s):
// \regmem|regMemory[27][12]~feeder_combout  = ( \memToRegMux|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[27][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[27][12]~feeder .extended_lut = "off";
defparam \regmem|regMemory[27][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[27][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N26
dffeas \regmem|regMemory[27][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[27][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N57
cyclonev_lcell_comb \regmem|regMemory[23][12]~feeder (
// Equation(s):
// \regmem|regMemory[23][12]~feeder_combout  = ( \memToRegMux|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[23][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[23][12]~feeder .extended_lut = "off";
defparam \regmem|regMemory[23][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[23][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N59
dffeas \regmem|regMemory[23][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[23][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N0
cyclonev_lcell_comb \regmem|regMemory[31][12]~feeder (
// Equation(s):
// \regmem|regMemory[31][12]~feeder_combout  = ( \memToRegMux|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[31][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[31][12]~feeder .extended_lut = "off";
defparam \regmem|regMemory[31][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[31][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N2
dffeas \regmem|regMemory[31][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[31][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N24
cyclonev_lcell_comb \regmem|regMemory[19][12]~feeder (
// Equation(s):
// \regmem|regMemory[19][12]~feeder_combout  = ( \memToRegMux|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[19][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[19][12]~feeder .extended_lut = "off";
defparam \regmem|regMemory[19][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[19][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y14_N26
dffeas \regmem|regMemory[19][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[19][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N12
cyclonev_lcell_comb \regmem|Mux51~3 (
// Equation(s):
// \regmem|Mux51~3_combout  = ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[19][12]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[27][12]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[31][12]~q ))) ) ) 
// ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[19][12]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[23][12]~q ) ) ) ) # ( \intMem|instruction[24]~DUPLICATE_q  & ( !\regmem|regMemory[19][12]~q  & ( 
// (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[27][12]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[31][12]~q ))) ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( !\regmem|regMemory[19][12]~q  & ( 
// (\regmem|regMemory[23][12]~q  & \intMem|instruction[23]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[27][12]~q ),
	.datab(!\regmem|regMemory[23][12]~q ),
	.datac(!\regmem|regMemory[31][12]~q ),
	.datad(!\intMem|instruction[23]~DUPLICATE_q ),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[19][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux51~3 .extended_lut = "off";
defparam \regmem|Mux51~3 .lut_mask = 64'h0033550FFF33550F;
defparam \regmem|Mux51~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N57
cyclonev_lcell_comb \regmem|Mux51~4 (
// Equation(s):
// \regmem|Mux51~4_combout  = ( \regmem|Mux51~0_combout  & ( \regmem|Mux51~3_combout  & ( (!\intMem|instruction[22]~DUPLICATE_q  & (((!\intMem|instruction [21])) # (\regmem|Mux51~1_combout ))) # (\intMem|instruction[22]~DUPLICATE_q  & 
// (((\regmem|Mux51~2_combout ) # (\intMem|instruction [21])))) ) ) ) # ( !\regmem|Mux51~0_combout  & ( \regmem|Mux51~3_combout  & ( (!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|Mux51~1_combout  & (\intMem|instruction [21]))) # 
// (\intMem|instruction[22]~DUPLICATE_q  & (((\regmem|Mux51~2_combout ) # (\intMem|instruction [21])))) ) ) ) # ( \regmem|Mux51~0_combout  & ( !\regmem|Mux51~3_combout  & ( (!\intMem|instruction[22]~DUPLICATE_q  & (((!\intMem|instruction [21])) # 
// (\regmem|Mux51~1_combout ))) # (\intMem|instruction[22]~DUPLICATE_q  & (((!\intMem|instruction [21] & \regmem|Mux51~2_combout )))) ) ) ) # ( !\regmem|Mux51~0_combout  & ( !\regmem|Mux51~3_combout  & ( (!\intMem|instruction[22]~DUPLICATE_q  & 
// (\regmem|Mux51~1_combout  & (\intMem|instruction [21]))) # (\intMem|instruction[22]~DUPLICATE_q  & (((!\intMem|instruction [21] & \regmem|Mux51~2_combout )))) ) ) )

	.dataa(!\regmem|Mux51~1_combout ),
	.datab(!\intMem|instruction[22]~DUPLICATE_q ),
	.datac(!\intMem|instruction [21]),
	.datad(!\regmem|Mux51~2_combout ),
	.datae(!\regmem|Mux51~0_combout ),
	.dataf(!\regmem|Mux51~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux51~4 .extended_lut = "off";
defparam \regmem|Mux51~4 .lut_mask = 64'h0434C4F40737C7F7;
defparam \regmem|Mux51~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N57
cyclonev_lcell_comb \regmem|Mux51~10 (
// Equation(s):
// \regmem|Mux51~10_combout  = ( \regmem|Mux51~4_combout  & ( (\regmem|Mux51~9_combout ) # (\intMem|instruction[25]~DUPLICATE_q ) ) ) # ( !\regmem|Mux51~4_combout  & ( (!\intMem|instruction[25]~DUPLICATE_q  & \regmem|Mux51~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction[25]~DUPLICATE_q ),
	.datad(!\regmem|Mux51~9_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux51~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux51~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux51~10 .extended_lut = "off";
defparam \regmem|Mux51~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \regmem|Mux51~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N57
cyclonev_lcell_comb \ula|Mux19~3 (
// Equation(s):
// \ula|Mux19~3_combout  = ( \regmem|Mux51~10_combout  & ( (!\control|aluOp [0] & ((!\ulaIn1|ulaIn1MuxOut [12] & (\control|aluOp [1] & !\control|in2Mux~combout )) # (\ulaIn1|ulaIn1MuxOut [12] & (!\control|aluOp [1] $ (\control|in2Mux~combout ))))) # 
// (\control|aluOp [0] & (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [12] & \control|in2Mux~combout ))))) ) ) # ( !\regmem|Mux51~10_combout  & ( (!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [12] & \control|aluOp [1])) # (\control|aluOp [0] & 
// (!\ulaIn1|ulaIn1MuxOut [12] $ (!\control|aluOp [1]))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\ulaIn1|ulaIn1MuxOut [12]),
	.datac(!\control|aluOp [1]),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux51~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux19~3 .extended_lut = "off";
defparam \ula|Mux19~3 .lut_mask = 64'h1616161678167816;
defparam \ula|Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N12
cyclonev_lcell_comb \ula|Add0~157 (
// Equation(s):
// \ula|Add0~157_combout  = ( \ulaIn1|ulaIn1MuxOut [12] & ( !\control|aluOp [0] ) ) # ( !\ulaIn1|ulaIn1MuxOut [12] & ( \control|aluOp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~157 .extended_lut = "off";
defparam \ula|Add0~157 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ula|Add0~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N0
cyclonev_lcell_comb \ula|Add0~156 (
// Equation(s):
// \ula|Add0~156_combout  = ( \ulaIn1|ulaIn1MuxOut [11] & ( !\control|aluOp [0] ) ) # ( !\ulaIn1|ulaIn1MuxOut [11] & ( \control|aluOp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~156 .extended_lut = "off";
defparam \ula|Add0~156 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ula|Add0~156 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N26
dffeas \regmem|regMemory[27][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N33
cyclonev_lcell_comb \regmem|regMemory[31][10]~feeder (
// Equation(s):
// \regmem|regMemory[31][10]~feeder_combout  = ( \memToRegMux|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[31][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[31][10]~feeder .extended_lut = "off";
defparam \regmem|regMemory[31][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[31][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N35
dffeas \regmem|regMemory[31][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[31][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N36
cyclonev_lcell_comb \regmem|regMemory[23][10]~feeder (
// Equation(s):
// \regmem|regMemory[23][10]~feeder_combout  = ( \memToRegMux|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[23][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[23][10]~feeder .extended_lut = "off";
defparam \regmem|regMemory[23][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[23][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N38
dffeas \regmem|regMemory[23][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[23][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N38
dffeas \regmem|regMemory[19][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N27
cyclonev_lcell_comb \regmem|Mux53~3 (
// Equation(s):
// \regmem|Mux53~3_combout  = ( \regmem|regMemory[23][10]~q  & ( \regmem|regMemory[19][10]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q ) # ((!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[27][10]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & 
// ((\regmem|regMemory[31][10]~q )))) ) ) ) # ( !\regmem|regMemory[23][10]~q  & ( \regmem|regMemory[19][10]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (((!\intMem|instruction[24]~DUPLICATE_q )) # (\regmem|regMemory[27][10]~q ))) # 
// (\intMem|instruction[23]~DUPLICATE_q  & (((\intMem|instruction[24]~DUPLICATE_q  & \regmem|regMemory[31][10]~q )))) ) ) ) # ( \regmem|regMemory[23][10]~q  & ( !\regmem|regMemory[19][10]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & 
// (\regmem|regMemory[27][10]~q  & (\intMem|instruction[24]~DUPLICATE_q ))) # (\intMem|instruction[23]~DUPLICATE_q  & (((!\intMem|instruction[24]~DUPLICATE_q ) # (\regmem|regMemory[31][10]~q )))) ) ) ) # ( !\regmem|regMemory[23][10]~q  & ( 
// !\regmem|regMemory[19][10]~q  & ( (\intMem|instruction[24]~DUPLICATE_q  & ((!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[27][10]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[31][10]~q ))))) ) ) )

	.dataa(!\intMem|instruction[23]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[27][10]~q ),
	.datac(!\intMem|instruction[24]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[31][10]~q ),
	.datae(!\regmem|regMemory[23][10]~q ),
	.dataf(!\regmem|regMemory[19][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux53~3 .extended_lut = "off";
defparam \regmem|Mux53~3 .lut_mask = 64'h02075257A2A7F2F7;
defparam \regmem|Mux53~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N50
dffeas \regmem|regMemory[24][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N8
dffeas \regmem|regMemory[28][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N53
dffeas \regmem|regMemory[20][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N47
dffeas \regmem|regMemory[16][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N51
cyclonev_lcell_comb \regmem|Mux53~0 (
// Equation(s):
// \regmem|Mux53~0_combout  = ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[16][10]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[24][10]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[28][10]~q ))) ) ) 
// ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[16][10]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[20][10]~q ) ) ) ) # ( \intMem|instruction[24]~DUPLICATE_q  & ( !\regmem|regMemory[16][10]~q  & ( 
// (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[24][10]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[28][10]~q ))) ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( !\regmem|regMemory[16][10]~q  & ( 
// (\regmem|regMemory[20][10]~q  & \intMem|instruction[23]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[24][10]~q ),
	.datab(!\regmem|regMemory[28][10]~q ),
	.datac(!\regmem|regMemory[20][10]~q ),
	.datad(!\intMem|instruction[23]~DUPLICATE_q ),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[16][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux53~0 .extended_lut = "off";
defparam \regmem|Mux53~0 .lut_mask = 64'h000F5533FF0F5533;
defparam \regmem|Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N23
dffeas \regmem|regMemory[18][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N44
dffeas \regmem|regMemory[30][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N2
dffeas \regmem|regMemory[26][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N56
dffeas \regmem|regMemory[22][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N3
cyclonev_lcell_comb \regmem|Mux53~2 (
// Equation(s):
// \regmem|Mux53~2_combout  = ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[22][10]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[26][10]~q ))) # (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[30][10]~q )) ) ) 
// ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[22][10]~q  & ( (\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[18][10]~q ) ) ) ) # ( \intMem|instruction[24]~DUPLICATE_q  & ( !\regmem|regMemory[22][10]~q  & ( 
// (!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[26][10]~q ))) # (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[30][10]~q )) ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( !\regmem|regMemory[22][10]~q  & ( 
// (\regmem|regMemory[18][10]~q  & !\intMem|instruction[23]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[18][10]~q ),
	.datab(!\regmem|regMemory[30][10]~q ),
	.datac(!\intMem|instruction[23]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[26][10]~q ),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[22][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux53~2 .extended_lut = "off";
defparam \regmem|Mux53~2 .lut_mask = 64'h505003F35F5F03F3;
defparam \regmem|Mux53~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N38
dffeas \regmem|regMemory[29][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N14
dffeas \regmem|regMemory[21][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N50
dffeas \regmem|regMemory[25][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N11
dffeas \regmem|regMemory[17][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N48
cyclonev_lcell_comb \regmem|Mux53~1 (
// Equation(s):
// \regmem|Mux53~1_combout  = ( \regmem|regMemory[25][10]~q  & ( \regmem|regMemory[17][10]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q ) # ((!\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[21][10]~q ))) # (\intMem|instruction[24]~DUPLICATE_q  & 
// (\regmem|regMemory[29][10]~q ))) ) ) ) # ( !\regmem|regMemory[25][10]~q  & ( \regmem|regMemory[17][10]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (((!\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[21][10]~q )))) # 
// (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[29][10]~q  & (\intMem|instruction[23]~DUPLICATE_q ))) ) ) ) # ( \regmem|regMemory[25][10]~q  & ( !\regmem|regMemory[17][10]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q  & 
// (((\intMem|instruction[23]~DUPLICATE_q  & \regmem|regMemory[21][10]~q )))) # (\intMem|instruction[24]~DUPLICATE_q  & (((!\intMem|instruction[23]~DUPLICATE_q )) # (\regmem|regMemory[29][10]~q ))) ) ) ) # ( !\regmem|regMemory[25][10]~q  & ( 
// !\regmem|regMemory[17][10]~q  & ( (\intMem|instruction[23]~DUPLICATE_q  & ((!\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[21][10]~q ))) # (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[29][10]~q )))) ) ) )

	.dataa(!\regmem|regMemory[29][10]~q ),
	.datab(!\intMem|instruction[24]~DUPLICATE_q ),
	.datac(!\intMem|instruction[23]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[21][10]~q ),
	.datae(!\regmem|regMemory[25][10]~q ),
	.dataf(!\regmem|regMemory[17][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux53~1 .extended_lut = "off";
defparam \regmem|Mux53~1 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \regmem|Mux53~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N42
cyclonev_lcell_comb \regmem|Mux53~4 (
// Equation(s):
// \regmem|Mux53~4_combout  = ( \regmem|Mux53~2_combout  & ( \regmem|Mux53~1_combout  & ( (!\intMem|instruction [22] & (((\intMem|instruction [21]) # (\regmem|Mux53~0_combout )))) # (\intMem|instruction [22] & (((!\intMem|instruction [21])) # 
// (\regmem|Mux53~3_combout ))) ) ) ) # ( !\regmem|Mux53~2_combout  & ( \regmem|Mux53~1_combout  & ( (!\intMem|instruction [22] & (((\intMem|instruction [21]) # (\regmem|Mux53~0_combout )))) # (\intMem|instruction [22] & (\regmem|Mux53~3_combout  & 
// ((\intMem|instruction [21])))) ) ) ) # ( \regmem|Mux53~2_combout  & ( !\regmem|Mux53~1_combout  & ( (!\intMem|instruction [22] & (((\regmem|Mux53~0_combout  & !\intMem|instruction [21])))) # (\intMem|instruction [22] & (((!\intMem|instruction [21])) # 
// (\regmem|Mux53~3_combout ))) ) ) ) # ( !\regmem|Mux53~2_combout  & ( !\regmem|Mux53~1_combout  & ( (!\intMem|instruction [22] & (((\regmem|Mux53~0_combout  & !\intMem|instruction [21])))) # (\intMem|instruction [22] & (\regmem|Mux53~3_combout  & 
// ((\intMem|instruction [21])))) ) ) )

	.dataa(!\intMem|instruction [22]),
	.datab(!\regmem|Mux53~3_combout ),
	.datac(!\regmem|Mux53~0_combout ),
	.datad(!\intMem|instruction [21]),
	.datae(!\regmem|Mux53~2_combout ),
	.dataf(!\regmem|Mux53~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux53~4 .extended_lut = "off";
defparam \regmem|Mux53~4 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \regmem|Mux53~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N54
cyclonev_lcell_comb \ula|Add0~155 (
// Equation(s):
// \ula|Add0~155_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [10] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [10]),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~155 .extended_lut = "off";
defparam \ula|Add0~155 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \ula|Add0~155 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N8
dffeas \regmem|regMemory[1][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N29
dffeas \regmem|regMemory[3][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N11
dffeas \regmem|regMemory[2][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N42
cyclonev_lcell_comb \regmem|Mux53~8 (
// Equation(s):
// \regmem|Mux53~8_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( \regmem|regMemory[3][10]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( 
// \regmem|regMemory[2][10]~q  ) ) ) # ( \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction[22]~DUPLICATE_q  & ( \regmem|regMemory[1][10]~q  ) ) )

	.dataa(gnd),
	.datab(!\regmem|regMemory[1][10]~q ),
	.datac(!\regmem|regMemory[3][10]~q ),
	.datad(!\regmem|regMemory[2][10]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux53~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux53~8 .extended_lut = "off";
defparam \regmem|Mux53~8 .lut_mask = 64'h0000333300FF0F0F;
defparam \regmem|Mux53~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N56
dffeas \regmem|regMemory[9][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N29
dffeas \regmem|regMemory[10][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N53
dffeas \regmem|regMemory[8][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N2
dffeas \regmem|regMemory[11][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N57
cyclonev_lcell_comb \regmem|Mux53~5 (
// Equation(s):
// \regmem|Mux53~5_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[11][10]~q  & ( (\intMem|instruction [22]) # (\regmem|regMemory[9][10]~q ) ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[11][10]~q  & ( 
// (!\intMem|instruction [22] & ((\regmem|regMemory[8][10]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[10][10]~q )) ) ) ) # ( \intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[11][10]~q  & ( (\regmem|regMemory[9][10]~q  & 
// !\intMem|instruction [22]) ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[11][10]~q  & ( (!\intMem|instruction [22] & ((\regmem|regMemory[8][10]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[10][10]~q )) ) ) )

	.dataa(!\regmem|regMemory[9][10]~q ),
	.datab(!\regmem|regMemory[10][10]~q ),
	.datac(!\intMem|instruction [22]),
	.datad(!\regmem|regMemory[8][10]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[11][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux53~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux53~5 .extended_lut = "off";
defparam \regmem|Mux53~5 .lut_mask = 64'h03F3505003F35F5F;
defparam \regmem|Mux53~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N2
dffeas \regmem|regMemory[4][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N11
dffeas \regmem|regMemory[5][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N50
dffeas \regmem|regMemory[7][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N56
dffeas \regmem|regMemory[6][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N6
cyclonev_lcell_comb \regmem|Mux53~7 (
// Equation(s):
// \regmem|Mux53~7_combout  = ( \regmem|regMemory[6][10]~q  & ( \intMem|instruction [21] & ( (!\intMem|instruction [22] & (\regmem|regMemory[5][10]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[7][10]~q ))) ) ) ) # ( !\regmem|regMemory[6][10]~q  & ( 
// \intMem|instruction [21] & ( (!\intMem|instruction [22] & (\regmem|regMemory[5][10]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[7][10]~q ))) ) ) ) # ( \regmem|regMemory[6][10]~q  & ( !\intMem|instruction [21] & ( (\intMem|instruction [22]) # 
// (\regmem|regMemory[4][10]~q ) ) ) ) # ( !\regmem|regMemory[6][10]~q  & ( !\intMem|instruction [21] & ( (\regmem|regMemory[4][10]~q  & !\intMem|instruction [22]) ) ) )

	.dataa(!\regmem|regMemory[4][10]~q ),
	.datab(!\regmem|regMemory[5][10]~q ),
	.datac(!\regmem|regMemory[7][10]~q ),
	.datad(!\intMem|instruction [22]),
	.datae(!\regmem|regMemory[6][10]~q ),
	.dataf(!\intMem|instruction [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux53~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux53~7 .extended_lut = "off";
defparam \regmem|Mux53~7 .lut_mask = 64'h550055FF330F330F;
defparam \regmem|Mux53~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N59
dffeas \regmem|regMemory[14][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N14
dffeas \regmem|regMemory[15][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N32
dffeas \regmem|regMemory[12][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N27
cyclonev_lcell_comb \regmem|Mux53~6 (
// Equation(s):
// \regmem|Mux53~6_combout  = ( \regmem|regMemory[15][10]~q  & ( \regmem|regMemory[12][10]~q  & ( (!\intMem|instruction[22]~DUPLICATE_q  & (((!\intMem|instruction[21]~DUPLICATE_q ) # (\regmem|regMemory[13][10]~q )))) # (\intMem|instruction[22]~DUPLICATE_q  & 
// (((\intMem|instruction[21]~DUPLICATE_q )) # (\regmem|regMemory[14][10]~q ))) ) ) ) # ( !\regmem|regMemory[15][10]~q  & ( \regmem|regMemory[12][10]~q  & ( (!\intMem|instruction[22]~DUPLICATE_q  & (((!\intMem|instruction[21]~DUPLICATE_q ) # 
// (\regmem|regMemory[13][10]~q )))) # (\intMem|instruction[22]~DUPLICATE_q  & (\regmem|regMemory[14][10]~q  & (!\intMem|instruction[21]~DUPLICATE_q ))) ) ) ) # ( \regmem|regMemory[15][10]~q  & ( !\regmem|regMemory[12][10]~q  & ( 
// (!\intMem|instruction[22]~DUPLICATE_q  & (((\intMem|instruction[21]~DUPLICATE_q  & \regmem|regMemory[13][10]~q )))) # (\intMem|instruction[22]~DUPLICATE_q  & (((\intMem|instruction[21]~DUPLICATE_q )) # (\regmem|regMemory[14][10]~q ))) ) ) ) # ( 
// !\regmem|regMemory[15][10]~q  & ( !\regmem|regMemory[12][10]~q  & ( (!\intMem|instruction[22]~DUPLICATE_q  & (((\intMem|instruction[21]~DUPLICATE_q  & \regmem|regMemory[13][10]~q )))) # (\intMem|instruction[22]~DUPLICATE_q  & (\regmem|regMemory[14][10]~q  
// & (!\intMem|instruction[21]~DUPLICATE_q ))) ) ) )

	.dataa(!\intMem|instruction[22]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[14][10]~q ),
	.datac(!\intMem|instruction[21]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[13][10]~q ),
	.datae(!\regmem|regMemory[15][10]~q ),
	.dataf(!\regmem|regMemory[12][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux53~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux53~6 .extended_lut = "off";
defparam \regmem|Mux53~6 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \regmem|Mux53~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N39
cyclonev_lcell_comb \regmem|Mux53~9 (
// Equation(s):
// \regmem|Mux53~9_combout  = ( \regmem|Mux53~7_combout  & ( \regmem|Mux53~6_combout  & ( ((!\intMem|instruction [24] & (\regmem|Mux53~8_combout )) # (\intMem|instruction [24] & ((\regmem|Mux53~5_combout )))) # (\intMem|instruction[23]~DUPLICATE_q ) ) ) ) # 
// ( !\regmem|Mux53~7_combout  & ( \regmem|Mux53~6_combout  & ( (!\intMem|instruction [24] & (\regmem|Mux53~8_combout  & ((!\intMem|instruction[23]~DUPLICATE_q )))) # (\intMem|instruction [24] & (((\intMem|instruction[23]~DUPLICATE_q ) # 
// (\regmem|Mux53~5_combout )))) ) ) ) # ( \regmem|Mux53~7_combout  & ( !\regmem|Mux53~6_combout  & ( (!\intMem|instruction [24] & (((\intMem|instruction[23]~DUPLICATE_q )) # (\regmem|Mux53~8_combout ))) # (\intMem|instruction [24] & 
// (((\regmem|Mux53~5_combout  & !\intMem|instruction[23]~DUPLICATE_q )))) ) ) ) # ( !\regmem|Mux53~7_combout  & ( !\regmem|Mux53~6_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((!\intMem|instruction [24] & (\regmem|Mux53~8_combout )) # 
// (\intMem|instruction [24] & ((\regmem|Mux53~5_combout ))))) ) ) )

	.dataa(!\intMem|instruction [24]),
	.datab(!\regmem|Mux53~8_combout ),
	.datac(!\regmem|Mux53~5_combout ),
	.datad(!\intMem|instruction[23]~DUPLICATE_q ),
	.datae(!\regmem|Mux53~7_combout ),
	.dataf(!\regmem|Mux53~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux53~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux53~9 .extended_lut = "off";
defparam \regmem|Mux53~9 .lut_mask = 64'h270027AA275527FF;
defparam \regmem|Mux53~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N26
dffeas \regmem|regMemory[29][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N14
dffeas \regmem|regMemory[17][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N20
dffeas \regmem|regMemory[21][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N41
dffeas \regmem|regMemory[25][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N54
cyclonev_lcell_comb \regmem|Mux22~1 (
// Equation(s):
// \regmem|Mux22~1_combout  = ( \intMem|instruction[19]~DUPLICATE_q  & ( \intMem|instruction [18] & ( \regmem|regMemory[29][9]~q  ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( \intMem|instruction [18] & ( \regmem|regMemory[21][9]~q  ) ) ) # ( 
// \intMem|instruction[19]~DUPLICATE_q  & ( !\intMem|instruction [18] & ( \regmem|regMemory[25][9]~q  ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( !\intMem|instruction [18] & ( \regmem|regMemory[17][9]~q  ) ) )

	.dataa(!\regmem|regMemory[29][9]~q ),
	.datab(!\regmem|regMemory[17][9]~q ),
	.datac(!\regmem|regMemory[21][9]~q ),
	.datad(!\regmem|regMemory[25][9]~q ),
	.datae(!\intMem|instruction[19]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux22~1 .extended_lut = "off";
defparam \regmem|Mux22~1 .lut_mask = 64'h333300FF0F0F5555;
defparam \regmem|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N17
dffeas \regmem|regMemory[28][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N44
dffeas \regmem|regMemory[20][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N0
cyclonev_lcell_comb \regmem|regMemory[16][9]~feeder (
// Equation(s):
// \regmem|regMemory[16][9]~feeder_combout  = ( \memToRegMux|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[16][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[16][9]~feeder .extended_lut = "off";
defparam \regmem|regMemory[16][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[16][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N2
dffeas \regmem|regMemory[16][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[16][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N42
cyclonev_lcell_comb \regmem|Mux22~0 (
// Equation(s):
// \regmem|Mux22~0_combout  = ( \intMem|instruction [18] & ( \regmem|regMemory[24][9]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[20][9]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[28][9]~q )) ) ) ) # ( 
// !\intMem|instruction [18] & ( \regmem|regMemory[24][9]~q  & ( (\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[16][9]~q ) ) ) ) # ( \intMem|instruction [18] & ( !\regmem|regMemory[24][9]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & 
// ((\regmem|regMemory[20][9]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[28][9]~q )) ) ) ) # ( !\intMem|instruction [18] & ( !\regmem|regMemory[24][9]~q  & ( (\regmem|regMemory[16][9]~q  & !\intMem|instruction[19]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[28][9]~q ),
	.datab(!\regmem|regMemory[20][9]~q ),
	.datac(!\regmem|regMemory[16][9]~q ),
	.datad(!\intMem|instruction[19]~DUPLICATE_q ),
	.datae(!\intMem|instruction [18]),
	.dataf(!\regmem|regMemory[24][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux22~0 .extended_lut = "off";
defparam \regmem|Mux22~0 .lut_mask = 64'h0F0033550FFF3355;
defparam \regmem|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N41
dffeas \regmem|regMemory[18][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N32
dffeas \regmem|regMemory[30][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N44
dffeas \regmem|regMemory[26][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N6
cyclonev_lcell_comb \regmem|regMemory[22][9]~feeder (
// Equation(s):
// \regmem|regMemory[22][9]~feeder_combout  = ( \memToRegMux|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[22][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[22][9]~feeder .extended_lut = "off";
defparam \regmem|regMemory[22][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[22][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N8
dffeas \regmem|regMemory[22][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[22][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N6
cyclonev_lcell_comb \regmem|Mux22~2 (
// Equation(s):
// \regmem|Mux22~2_combout  = ( \regmem|regMemory[26][9]~q  & ( \regmem|regMemory[22][9]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[19]~DUPLICATE_q )) # (\regmem|regMemory[18][9]~q ))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[30][9]~q )))) ) ) ) # ( !\regmem|regMemory[26][9]~q  & ( \regmem|regMemory[22][9]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[18][9]~q  & 
// ((!\intMem|instruction[19]~DUPLICATE_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[30][9]~q )))) ) ) ) # ( \regmem|regMemory[26][9]~q  & ( !\regmem|regMemory[22][9]~q  & ( 
// (!\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[19]~DUPLICATE_q )) # (\regmem|regMemory[18][9]~q ))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory[30][9]~q  & \intMem|instruction[19]~DUPLICATE_q )))) ) ) ) # ( 
// !\regmem|regMemory[26][9]~q  & ( !\regmem|regMemory[22][9]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[18][9]~q  & ((!\intMem|instruction[19]~DUPLICATE_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory[30][9]~q  
// & \intMem|instruction[19]~DUPLICATE_q )))) ) ) )

	.dataa(!\regmem|regMemory[18][9]~q ),
	.datab(!\regmem|regMemory[30][9]~q ),
	.datac(!\intMem|instruction[18]~DUPLICATE_q ),
	.datad(!\intMem|instruction[19]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[26][9]~q ),
	.dataf(!\regmem|regMemory[22][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux22~2 .extended_lut = "off";
defparam \regmem|Mux22~2 .lut_mask = 64'h500350F35F035FF3;
defparam \regmem|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N26
dffeas \regmem|regMemory[27][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N20
dffeas \regmem|regMemory[19][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N20
dffeas \regmem|regMemory[31][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N2
dffeas \regmem|regMemory[23][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N27
cyclonev_lcell_comb \regmem|Mux22~3 (
// Equation(s):
// \regmem|Mux22~3_combout  = ( \regmem|regMemory[31][9]~q  & ( \regmem|regMemory[23][9]~q  & ( ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[19][9]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[27][9]~q ))) # 
// (\intMem|instruction [18]) ) ) ) # ( !\regmem|regMemory[31][9]~q  & ( \regmem|regMemory[23][9]~q  & ( (!\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[19][9]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & 
// (\regmem|regMemory[27][9]~q )))) # (\intMem|instruction [18] & (((!\intMem|instruction[19]~DUPLICATE_q )))) ) ) ) # ( \regmem|regMemory[31][9]~q  & ( !\regmem|regMemory[23][9]~q  & ( (!\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & 
// ((\regmem|regMemory[19][9]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[27][9]~q )))) # (\intMem|instruction [18] & (((\intMem|instruction[19]~DUPLICATE_q )))) ) ) ) # ( !\regmem|regMemory[31][9]~q  & ( !\regmem|regMemory[23][9]~q  & 
// ( (!\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[19][9]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[27][9]~q )))) ) ) )

	.dataa(!\regmem|regMemory[27][9]~q ),
	.datab(!\intMem|instruction [18]),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[19][9]~q ),
	.datae(!\regmem|regMemory[31][9]~q ),
	.dataf(!\regmem|regMemory[23][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux22~3 .extended_lut = "off";
defparam \regmem|Mux22~3 .lut_mask = 64'h04C407C734F437F7;
defparam \regmem|Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N33
cyclonev_lcell_comb \regmem|Mux22~4 (
// Equation(s):
// \regmem|Mux22~4_combout  = ( \regmem|Mux22~2_combout  & ( \regmem|Mux22~3_combout  & ( ((!\intMem|instruction [16] & ((\regmem|Mux22~0_combout ))) # (\intMem|instruction [16] & (\regmem|Mux22~1_combout ))) # (\intMem|instruction [17]) ) ) ) # ( 
// !\regmem|Mux22~2_combout  & ( \regmem|Mux22~3_combout  & ( (!\intMem|instruction [16] & (((\regmem|Mux22~0_combout  & !\intMem|instruction [17])))) # (\intMem|instruction [16] & (((\intMem|instruction [17])) # (\regmem|Mux22~1_combout ))) ) ) ) # ( 
// \regmem|Mux22~2_combout  & ( !\regmem|Mux22~3_combout  & ( (!\intMem|instruction [16] & (((\intMem|instruction [17]) # (\regmem|Mux22~0_combout )))) # (\intMem|instruction [16] & (\regmem|Mux22~1_combout  & ((!\intMem|instruction [17])))) ) ) ) # ( 
// !\regmem|Mux22~2_combout  & ( !\regmem|Mux22~3_combout  & ( (!\intMem|instruction [17] & ((!\intMem|instruction [16] & ((\regmem|Mux22~0_combout ))) # (\intMem|instruction [16] & (\regmem|Mux22~1_combout )))) ) ) )

	.dataa(!\regmem|Mux22~1_combout ),
	.datab(!\intMem|instruction [16]),
	.datac(!\regmem|Mux22~0_combout ),
	.datad(!\intMem|instruction [17]),
	.datae(!\regmem|Mux22~2_combout ),
	.dataf(!\regmem|Mux22~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux22~4 .extended_lut = "off";
defparam \regmem|Mux22~4 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \regmem|Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N5
dffeas \regmem|regMemory[3][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N8
dffeas \regmem|regMemory[2][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N50
dffeas \regmem|regMemory[1][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N51
cyclonev_lcell_comb \regmem|Mux22~6 (
// Equation(s):
// \regmem|Mux22~6_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[3][9]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[1][9]~q  ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[2][9]~q  ) ) )

	.dataa(!\regmem|regMemory[3][9]~q ),
	.datab(gnd),
	.datac(!\regmem|regMemory[2][9]~q ),
	.datad(!\regmem|regMemory[1][9]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux22~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux22~6 .extended_lut = "off";
defparam \regmem|Mux22~6 .lut_mask = 64'h00000F0F00FF5555;
defparam \regmem|Mux22~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N8
dffeas \regmem|regMemory[10][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N17
dffeas \regmem|regMemory[9][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N9
cyclonev_lcell_comb \regmem|regMemory[8][9]~feeder (
// Equation(s):
// \regmem|regMemory[8][9]~feeder_combout  = ( \memToRegMux|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[8][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[8][9]~feeder .extended_lut = "off";
defparam \regmem|regMemory[8][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[8][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N11
dffeas \regmem|regMemory[8][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[8][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N23
dffeas \regmem|regMemory[11][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N12
cyclonev_lcell_comb \regmem|Mux22~5 (
// Equation(s):
// \regmem|Mux22~5_combout  = ( \regmem|regMemory[8][9]~q  & ( \regmem|regMemory[11][9]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (((!\intMem|instruction [16]) # (\regmem|regMemory[9][9]~q )))) # (\intMem|instruction[17]~DUPLICATE_q  & 
// (((\intMem|instruction [16])) # (\regmem|regMemory[10][9]~q ))) ) ) ) # ( !\regmem|regMemory[8][9]~q  & ( \regmem|regMemory[11][9]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (((\intMem|instruction [16] & \regmem|regMemory[9][9]~q )))) # 
// (\intMem|instruction[17]~DUPLICATE_q  & (((\intMem|instruction [16])) # (\regmem|regMemory[10][9]~q ))) ) ) ) # ( \regmem|regMemory[8][9]~q  & ( !\regmem|regMemory[11][9]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (((!\intMem|instruction [16]) # 
// (\regmem|regMemory[9][9]~q )))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[10][9]~q  & (!\intMem|instruction [16]))) ) ) ) # ( !\regmem|regMemory[8][9]~q  & ( !\regmem|regMemory[11][9]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & 
// (((\intMem|instruction [16] & \regmem|regMemory[9][9]~q )))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[10][9]~q  & (!\intMem|instruction [16]))) ) ) )

	.dataa(!\intMem|instruction[17]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[10][9]~q ),
	.datac(!\intMem|instruction [16]),
	.datad(!\regmem|regMemory[9][9]~q ),
	.datae(!\regmem|regMemory[8][9]~q ),
	.dataf(!\regmem|regMemory[11][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux22~5 .extended_lut = "off";
defparam \regmem|Mux22~5 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \regmem|Mux22~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N17
dffeas \regmem|regMemory[14][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N44
dffeas \regmem|regMemory[15][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N12
cyclonev_lcell_comb \regmem|regMemory[12][9]~feeder (
// Equation(s):
// \regmem|regMemory[12][9]~feeder_combout  = ( \memToRegMux|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[12][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[12][9]~feeder .extended_lut = "off";
defparam \regmem|regMemory[12][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[12][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N13
dffeas \regmem|regMemory[12][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[12][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N23
dffeas \regmem|regMemory[13][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N33
cyclonev_lcell_comb \regmem|Mux22~7 (
// Equation(s):
// \regmem|Mux22~7_combout  = ( \regmem|regMemory[12][9]~q  & ( \regmem|regMemory[13][9]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q ) # ((!\intMem|instruction [16] & (\regmem|regMemory[14][9]~q )) # (\intMem|instruction [16] & ((\regmem|regMemory[15][9]~q 
// )))) ) ) ) # ( !\regmem|regMemory[12][9]~q  & ( \regmem|regMemory[13][9]~q  & ( (!\intMem|instruction [16] & (\regmem|regMemory[14][9]~q  & ((\intMem|instruction[17]~DUPLICATE_q )))) # (\intMem|instruction [16] & (((!\intMem|instruction[17]~DUPLICATE_q ) 
// # (\regmem|regMemory[15][9]~q )))) ) ) ) # ( \regmem|regMemory[12][9]~q  & ( !\regmem|regMemory[13][9]~q  & ( (!\intMem|instruction [16] & (((!\intMem|instruction[17]~DUPLICATE_q )) # (\regmem|regMemory[14][9]~q ))) # (\intMem|instruction [16] & 
// (((\regmem|regMemory[15][9]~q  & \intMem|instruction[17]~DUPLICATE_q )))) ) ) ) # ( !\regmem|regMemory[12][9]~q  & ( !\regmem|regMemory[13][9]~q  & ( (\intMem|instruction[17]~DUPLICATE_q  & ((!\intMem|instruction [16] & (\regmem|regMemory[14][9]~q )) # 
// (\intMem|instruction [16] & ((\regmem|regMemory[15][9]~q ))))) ) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\regmem|regMemory[14][9]~q ),
	.datac(!\regmem|regMemory[15][9]~q ),
	.datad(!\intMem|instruction[17]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[12][9]~q ),
	.dataf(!\regmem|regMemory[13][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux22~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux22~7 .extended_lut = "off";
defparam \regmem|Mux22~7 .lut_mask = 64'h0027AA275527FF27;
defparam \regmem|Mux22~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N39
cyclonev_lcell_comb \regmem|regMemory[6][9]~feeder (
// Equation(s):
// \regmem|regMemory[6][9]~feeder_combout  = ( \memToRegMux|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[6][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[6][9]~feeder .extended_lut = "off";
defparam \regmem|regMemory[6][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[6][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N41
dffeas \regmem|regMemory[6][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N32
dffeas \regmem|regMemory[5][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N8
dffeas \regmem|regMemory[7][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N17
dffeas \regmem|regMemory[4][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N48
cyclonev_lcell_comb \regmem|Mux22~8 (
// Equation(s):
// \regmem|Mux22~8_combout  = ( \intMem|instruction [16] & ( \regmem|regMemory[4][9]~q  & ( (!\intMem|instruction [17] & (\regmem|regMemory[5][9]~q )) # (\intMem|instruction [17] & ((\regmem|regMemory[7][9]~q ))) ) ) ) # ( !\intMem|instruction [16] & ( 
// \regmem|regMemory[4][9]~q  & ( (!\intMem|instruction [17]) # (\regmem|regMemory[6][9]~q ) ) ) ) # ( \intMem|instruction [16] & ( !\regmem|regMemory[4][9]~q  & ( (!\intMem|instruction [17] & (\regmem|regMemory[5][9]~q )) # (\intMem|instruction [17] & 
// ((\regmem|regMemory[7][9]~q ))) ) ) ) # ( !\intMem|instruction [16] & ( !\regmem|regMemory[4][9]~q  & ( (\intMem|instruction [17] & \regmem|regMemory[6][9]~q ) ) ) )

	.dataa(!\intMem|instruction [17]),
	.datab(!\regmem|regMemory[6][9]~q ),
	.datac(!\regmem|regMemory[5][9]~q ),
	.datad(!\regmem|regMemory[7][9]~q ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\regmem|regMemory[4][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux22~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux22~8 .extended_lut = "off";
defparam \regmem|Mux22~8 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \regmem|Mux22~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N42
cyclonev_lcell_comb \regmem|Mux22~9 (
// Equation(s):
// \regmem|Mux22~9_combout  = ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|Mux22~8_combout  & ( (!\intMem|instruction [18] & (\regmem|Mux22~5_combout )) # (\intMem|instruction [18] & ((\regmem|Mux22~7_combout ))) ) ) ) # ( 
// !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|Mux22~8_combout  & ( (\intMem|instruction [18]) # (\regmem|Mux22~6_combout ) ) ) ) # ( \intMem|instruction[19]~DUPLICATE_q  & ( !\regmem|Mux22~8_combout  & ( (!\intMem|instruction [18] & 
// (\regmem|Mux22~5_combout )) # (\intMem|instruction [18] & ((\regmem|Mux22~7_combout ))) ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( !\regmem|Mux22~8_combout  & ( (\regmem|Mux22~6_combout  & !\intMem|instruction [18]) ) ) )

	.dataa(!\regmem|Mux22~6_combout ),
	.datab(!\regmem|Mux22~5_combout ),
	.datac(!\regmem|Mux22~7_combout ),
	.datad(!\intMem|instruction [18]),
	.datae(!\intMem|instruction[19]~DUPLICATE_q ),
	.dataf(!\regmem|Mux22~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux22~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux22~9 .extended_lut = "off";
defparam \regmem|Mux22~9 .lut_mask = 64'h5500330F55FF330F;
defparam \regmem|Mux22~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N48
cyclonev_lcell_comb \ulaIn1|Mux9~0 (
// Equation(s):
// \ulaIn1|Mux9~0_combout  = ( \regmem|Mux22~4_combout  & ( \regmem|Mux22~9_combout  & ( ((!\control|in1Mux [1] & !\control|in1Mux [0])) # (\intMem|instruction [8]) ) ) ) # ( !\regmem|Mux22~4_combout  & ( \regmem|Mux22~9_combout  & ( (!\control|in1Mux [1] & 
// ((!\control|in1Mux [0] & (!\intMem|instruction [20])) # (\control|in1Mux [0] & ((\intMem|instruction [8]))))) # (\control|in1Mux [1] & (((\intMem|instruction [8])))) ) ) ) # ( \regmem|Mux22~4_combout  & ( !\regmem|Mux22~9_combout  & ( (!\control|in1Mux 
// [1] & ((!\control|in1Mux [0] & (\intMem|instruction [20])) # (\control|in1Mux [0] & ((\intMem|instruction [8]))))) # (\control|in1Mux [1] & (((\intMem|instruction [8])))) ) ) ) # ( !\regmem|Mux22~4_combout  & ( !\regmem|Mux22~9_combout  & ( 
// (\intMem|instruction [8] & ((\control|in1Mux [0]) # (\control|in1Mux [1]))) ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(!\intMem|instruction [8]),
	.datac(!\control|in1Mux [1]),
	.datad(!\control|in1Mux [0]),
	.datae(!\regmem|Mux22~4_combout ),
	.dataf(!\regmem|Mux22~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux9~0 .extended_lut = "off";
defparam \ulaIn1|Mux9~0 .lut_mask = 64'h03335333A333F333;
defparam \ulaIn1|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N30
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[9] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [9] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux9~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux9~0_combout ),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [9]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[9] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[9] .lut_mask = 64'h00FF00FF33333333;
defparam \ulaIn1|ulaIn1MuxOut[9] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N45
cyclonev_lcell_comb \regmem|Mux54~6 (
// Equation(s):
// \regmem|Mux54~6_combout  = ( \intMem|instruction [22] & ( \regmem|regMemory[13][9]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[14][9]~q )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[15][9]~q ))) ) ) ) # ( 
// !\intMem|instruction [22] & ( \regmem|regMemory[13][9]~q  & ( (\intMem|instruction[21]~DUPLICATE_q ) # (\regmem|regMemory[12][9]~q ) ) ) ) # ( \intMem|instruction [22] & ( !\regmem|regMemory[13][9]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & 
// (\regmem|regMemory[14][9]~q )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[15][9]~q ))) ) ) ) # ( !\intMem|instruction [22] & ( !\regmem|regMemory[13][9]~q  & ( (\regmem|regMemory[12][9]~q  & !\intMem|instruction[21]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[14][9]~q ),
	.datab(!\regmem|regMemory[15][9]~q ),
	.datac(!\regmem|regMemory[12][9]~q ),
	.datad(!\intMem|instruction[21]~DUPLICATE_q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\regmem|regMemory[13][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux54~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux54~6 .extended_lut = "off";
defparam \regmem|Mux54~6 .lut_mask = 64'h0F0055330FFF5533;
defparam \regmem|Mux54~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N9
cyclonev_lcell_comb \regmem|Mux54~7 (
// Equation(s):
// \regmem|Mux54~7_combout  = ( \regmem|regMemory[4][9]~q  & ( \regmem|regMemory[6][9]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q ) # ((!\intMem|instruction [22] & (\regmem|regMemory[5][9]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[7][9]~q )))) 
// ) ) ) # ( !\regmem|regMemory[4][9]~q  & ( \regmem|regMemory[6][9]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (((\intMem|instruction [22])))) # (\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction [22] & (\regmem|regMemory[5][9]~q )) # 
// (\intMem|instruction [22] & ((\regmem|regMemory[7][9]~q ))))) ) ) ) # ( \regmem|regMemory[4][9]~q  & ( !\regmem|regMemory[6][9]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (((!\intMem|instruction [22])))) # (\intMem|instruction[21]~DUPLICATE_q  & 
// ((!\intMem|instruction [22] & (\regmem|regMemory[5][9]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[7][9]~q ))))) ) ) ) # ( !\regmem|regMemory[4][9]~q  & ( !\regmem|regMemory[6][9]~q  & ( (\intMem|instruction[21]~DUPLICATE_q  & 
// ((!\intMem|instruction [22] & (\regmem|regMemory[5][9]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[7][9]~q ))))) ) ) )

	.dataa(!\intMem|instruction[21]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[5][9]~q ),
	.datac(!\regmem|regMemory[7][9]~q ),
	.datad(!\intMem|instruction [22]),
	.datae(!\regmem|regMemory[4][9]~q ),
	.dataf(!\regmem|regMemory[6][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux54~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux54~7 .extended_lut = "off";
defparam \regmem|Mux54~7 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \regmem|Mux54~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N18
cyclonev_lcell_comb \regmem|Mux54~8 (
// Equation(s):
// \regmem|Mux54~8_combout  = ( \regmem|regMemory[2][9]~q  & ( (!\intMem|instruction [22] & (\intMem|instruction [21] & (\regmem|regMemory[1][9]~q ))) # (\intMem|instruction [22] & ((!\intMem|instruction [21]) # ((\regmem|regMemory[3][9]~q )))) ) ) # ( 
// !\regmem|regMemory[2][9]~q  & ( (\intMem|instruction [21] & ((!\intMem|instruction [22] & (\regmem|regMemory[1][9]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[3][9]~q ))))) ) )

	.dataa(!\intMem|instruction [22]),
	.datab(!\intMem|instruction [21]),
	.datac(!\regmem|regMemory[1][9]~q ),
	.datad(!\regmem|regMemory[3][9]~q ),
	.datae(gnd),
	.dataf(!\regmem|regMemory[2][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux54~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux54~8 .extended_lut = "off";
defparam \regmem|Mux54~8 .lut_mask = 64'h0213021346574657;
defparam \regmem|Mux54~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N3
cyclonev_lcell_comb \regmem|Mux54~5 (
// Equation(s):
// \regmem|Mux54~5_combout  = ( \intMem|instruction [22] & ( \regmem|regMemory[10][9]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q ) # (\regmem|regMemory[11][9]~q ) ) ) ) # ( !\intMem|instruction [22] & ( \regmem|regMemory[10][9]~q  & ( 
// (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[8][9]~q )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[9][9]~q ))) ) ) ) # ( \intMem|instruction [22] & ( !\regmem|regMemory[10][9]~q  & ( (\regmem|regMemory[11][9]~q  & 
// \intMem|instruction[21]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction [22] & ( !\regmem|regMemory[10][9]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[8][9]~q )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[9][9]~q ))) 
// ) ) )

	.dataa(!\regmem|regMemory[11][9]~q ),
	.datab(!\regmem|regMemory[8][9]~q ),
	.datac(!\regmem|regMemory[9][9]~q ),
	.datad(!\intMem|instruction[21]~DUPLICATE_q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\regmem|regMemory[10][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux54~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux54~5 .extended_lut = "off";
defparam \regmem|Mux54~5 .lut_mask = 64'h330F0055330FFF55;
defparam \regmem|Mux54~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N27
cyclonev_lcell_comb \regmem|Mux54~9 (
// Equation(s):
// \regmem|Mux54~9_combout  = ( \regmem|Mux54~8_combout  & ( \regmem|Mux54~5_combout  & ( (!\intMem|instruction [23]) # ((!\intMem|instruction [24] & ((\regmem|Mux54~7_combout ))) # (\intMem|instruction [24] & (\regmem|Mux54~6_combout ))) ) ) ) # ( 
// !\regmem|Mux54~8_combout  & ( \regmem|Mux54~5_combout  & ( (!\intMem|instruction [23] & (((\intMem|instruction [24])))) # (\intMem|instruction [23] & ((!\intMem|instruction [24] & ((\regmem|Mux54~7_combout ))) # (\intMem|instruction [24] & 
// (\regmem|Mux54~6_combout )))) ) ) ) # ( \regmem|Mux54~8_combout  & ( !\regmem|Mux54~5_combout  & ( (!\intMem|instruction [23] & (((!\intMem|instruction [24])))) # (\intMem|instruction [23] & ((!\intMem|instruction [24] & ((\regmem|Mux54~7_combout ))) # 
// (\intMem|instruction [24] & (\regmem|Mux54~6_combout )))) ) ) ) # ( !\regmem|Mux54~8_combout  & ( !\regmem|Mux54~5_combout  & ( (\intMem|instruction [23] & ((!\intMem|instruction [24] & ((\regmem|Mux54~7_combout ))) # (\intMem|instruction [24] & 
// (\regmem|Mux54~6_combout )))) ) ) )

	.dataa(!\intMem|instruction [23]),
	.datab(!\regmem|Mux54~6_combout ),
	.datac(!\regmem|Mux54~7_combout ),
	.datad(!\intMem|instruction [24]),
	.datae(!\regmem|Mux54~8_combout ),
	.dataf(!\regmem|Mux54~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux54~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux54~9 .extended_lut = "off";
defparam \regmem|Mux54~9 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \regmem|Mux54~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N24
cyclonev_lcell_comb \regmem|Mux54~10 (
// Equation(s):
// \regmem|Mux54~10_combout  = ( \regmem|Mux54~9_combout  & ( (!\intMem|instruction[25]~DUPLICATE_q ) # (\regmem|Mux54~4_combout ) ) ) # ( !\regmem|Mux54~9_combout  & ( (\regmem|Mux54~4_combout  & \intMem|instruction[25]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regmem|Mux54~4_combout ),
	.datad(!\intMem|instruction[25]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regmem|Mux54~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux54~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux54~10 .extended_lut = "off";
defparam \regmem|Mux54~10 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \regmem|Mux54~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N6
cyclonev_lcell_comb \ula|Mux22~15 (
// Equation(s):
// \ula|Mux22~15_combout  = ( !\control|aluOp [2] & ( (!\ulaIn1|ulaIn1MuxOut [9] & ((!\control|aluOp [1] & (!\control|in2Mux~combout  & (\control|aluOp [0] & \regmem|Mux54~10_combout ))) # (\control|aluOp [1] & (!\control|aluOp [0] $ 
// (((!\regmem|Mux54~10_combout ) # (\control|in2Mux~combout ))))))) # (\ulaIn1|ulaIn1MuxOut [9] & (!\control|aluOp [1] $ (((!\control|aluOp [0] & ((!\regmem|Mux54~10_combout ) # (\control|in2Mux~combout ))))))) ) ) # ( \control|aluOp [2] & ( 
// ((!\control|aluOp [1] & (\ula|LessThan0~63_combout  & (!\control|aluOp [0])))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [9]),
	.datab(!\control|aluOp [1]),
	.datac(!\ula|LessThan0~63_combout ),
	.datad(!\control|aluOp [0]),
	.datae(!\control|aluOp [2]),
	.dataf(!\regmem|Mux54~10_combout ),
	.datag(!\control|in2Mux~combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~15 .extended_lut = "on";
defparam \ula|Mux22~15 .lut_mask = 64'h11660C0061C60C00;
defparam \ula|Mux22~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N20
dffeas \regmem|regMemory[24][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N6
cyclonev_lcell_comb \regmem|regMemory[28][15]~feeder (
// Equation(s):
// \regmem|regMemory[28][15]~feeder_combout  = ( \memToRegMux|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[28][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[28][15]~feeder .extended_lut = "off";
defparam \regmem|regMemory[28][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[28][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y14_N8
dffeas \regmem|regMemory[28][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[28][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N35
dffeas \regmem|regMemory[16][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N24
cyclonev_lcell_comb \regmem|regMemory[20][15]~feeder (
// Equation(s):
// \regmem|regMemory[20][15]~feeder_combout  = ( \memToRegMux|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[20][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[20][15]~feeder .extended_lut = "off";
defparam \regmem|regMemory[20][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[20][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N26
dffeas \regmem|regMemory[20][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[20][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N21
cyclonev_lcell_comb \regmem|Mux48~0 (
// Equation(s):
// \regmem|Mux48~0_combout  = ( \regmem|regMemory[20][15]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction [23] & (\regmem|regMemory[24][15]~q )) # (\intMem|instruction [23] & ((\regmem|regMemory[28][15]~q ))) ) ) ) # ( 
// !\regmem|regMemory[20][15]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction [23] & (\regmem|regMemory[24][15]~q )) # (\intMem|instruction [23] & ((\regmem|regMemory[28][15]~q ))) ) ) ) # ( \regmem|regMemory[20][15]~q  & ( 
// !\intMem|instruction[24]~DUPLICATE_q  & ( (\intMem|instruction [23]) # (\regmem|regMemory[16][15]~q ) ) ) ) # ( !\regmem|regMemory[20][15]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( (\regmem|regMemory[16][15]~q  & !\intMem|instruction [23]) ) ) )

	.dataa(!\regmem|regMemory[24][15]~q ),
	.datab(!\regmem|regMemory[28][15]~q ),
	.datac(!\regmem|regMemory[16][15]~q ),
	.datad(!\intMem|instruction [23]),
	.datae(!\regmem|regMemory[20][15]~q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux48~0 .extended_lut = "off";
defparam \regmem|Mux48~0 .lut_mask = 64'h0F000FFF55335533;
defparam \regmem|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N26
dffeas \regmem|regMemory[27][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N8
dffeas \regmem|regMemory[31][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N12
cyclonev_lcell_comb \regmem|regMemory[19][15]~feeder (
// Equation(s):
// \regmem|regMemory[19][15]~feeder_combout  = ( \memToRegMux|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[19][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[19][15]~feeder .extended_lut = "off";
defparam \regmem|regMemory[19][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[19][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y14_N14
dffeas \regmem|regMemory[19][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[19][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N42
cyclonev_lcell_comb \regmem|regMemory[23][15]~feeder (
// Equation(s):
// \regmem|regMemory[23][15]~feeder_combout  = ( \memToRegMux|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[23][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[23][15]~feeder .extended_lut = "off";
defparam \regmem|regMemory[23][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[23][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N44
dffeas \regmem|regMemory[23][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[23][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N27
cyclonev_lcell_comb \regmem|Mux48~3 (
// Equation(s):
// \regmem|Mux48~3_combout  = ( \regmem|regMemory[23][15]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction [23] & (\regmem|regMemory[27][15]~q )) # (\intMem|instruction [23] & ((\regmem|regMemory[31][15]~q ))) ) ) ) # ( 
// !\regmem|regMemory[23][15]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction [23] & (\regmem|regMemory[27][15]~q )) # (\intMem|instruction [23] & ((\regmem|regMemory[31][15]~q ))) ) ) ) # ( \regmem|regMemory[23][15]~q  & ( 
// !\intMem|instruction[24]~DUPLICATE_q  & ( (\intMem|instruction [23]) # (\regmem|regMemory[19][15]~q ) ) ) ) # ( !\regmem|regMemory[23][15]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( (\regmem|regMemory[19][15]~q  & !\intMem|instruction [23]) ) ) )

	.dataa(!\regmem|regMemory[27][15]~q ),
	.datab(!\regmem|regMemory[31][15]~q ),
	.datac(!\regmem|regMemory[19][15]~q ),
	.datad(!\intMem|instruction [23]),
	.datae(!\regmem|regMemory[23][15]~q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux48~3 .extended_lut = "off";
defparam \regmem|Mux48~3 .lut_mask = 64'h0F000FFF55335533;
defparam \regmem|Mux48~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N20
dffeas \regmem|regMemory[25][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N31
dffeas \regmem|regMemory[17][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N26
dffeas \regmem|regMemory[29][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N33
cyclonev_lcell_comb \regmem|regMemory[21][15]~feeder (
// Equation(s):
// \regmem|regMemory[21][15]~feeder_combout  = ( \memToRegMux|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[21][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[21][15]~feeder .extended_lut = "off";
defparam \regmem|regMemory[21][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[21][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N35
dffeas \regmem|regMemory[21][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[21][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N21
cyclonev_lcell_comb \regmem|Mux48~1 (
// Equation(s):
// \regmem|Mux48~1_combout  = ( \intMem|instruction [24] & ( \regmem|regMemory[21][15]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[25][15]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[29][15]~q ))) ) ) ) # ( 
// !\intMem|instruction [24] & ( \regmem|regMemory[21][15]~q  & ( (\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[17][15]~q ) ) ) ) # ( \intMem|instruction [24] & ( !\regmem|regMemory[21][15]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & 
// (\regmem|regMemory[25][15]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[29][15]~q ))) ) ) ) # ( !\intMem|instruction [24] & ( !\regmem|regMemory[21][15]~q  & ( (\regmem|regMemory[17][15]~q  & !\intMem|instruction[23]~DUPLICATE_q ) ) 
// ) )

	.dataa(!\regmem|regMemory[25][15]~q ),
	.datab(!\regmem|regMemory[17][15]~q ),
	.datac(!\intMem|instruction[23]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[29][15]~q ),
	.datae(!\intMem|instruction [24]),
	.dataf(!\regmem|regMemory[21][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux48~1 .extended_lut = "off";
defparam \regmem|Mux48~1 .lut_mask = 64'h3030505F3F3F505F;
defparam \regmem|Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N33
cyclonev_lcell_comb \regmem|regMemory[18][15]~feeder (
// Equation(s):
// \regmem|regMemory[18][15]~feeder_combout  = \memToRegMux|Mux15~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux15~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[18][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[18][15]~feeder .extended_lut = "off";
defparam \regmem|regMemory[18][15]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[18][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N34
dffeas \regmem|regMemory[18][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[18][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N8
dffeas \regmem|regMemory[30][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N14
dffeas \regmem|regMemory[26][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N48
cyclonev_lcell_comb \regmem|regMemory[22][15]~feeder (
// Equation(s):
// \regmem|regMemory[22][15]~feeder_combout  = ( \memToRegMux|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[22][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[22][15]~feeder .extended_lut = "off";
defparam \regmem|regMemory[22][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[22][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N50
dffeas \regmem|regMemory[22][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[22][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N9
cyclonev_lcell_comb \regmem|Mux48~2 (
// Equation(s):
// \regmem|Mux48~2_combout  = ( \intMem|instruction [23] & ( \intMem|instruction [24] & ( \regmem|regMemory[30][15]~q  ) ) ) # ( !\intMem|instruction [23] & ( \intMem|instruction [24] & ( \regmem|regMemory[26][15]~q  ) ) ) # ( \intMem|instruction [23] & ( 
// !\intMem|instruction [24] & ( \regmem|regMemory[22][15]~q  ) ) ) # ( !\intMem|instruction [23] & ( !\intMem|instruction [24] & ( \regmem|regMemory[18][15]~q  ) ) )

	.dataa(!\regmem|regMemory[18][15]~q ),
	.datab(!\regmem|regMemory[30][15]~q ),
	.datac(!\regmem|regMemory[26][15]~q ),
	.datad(!\regmem|regMemory[22][15]~q ),
	.datae(!\intMem|instruction [23]),
	.dataf(!\intMem|instruction [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux48~2 .extended_lut = "off";
defparam \regmem|Mux48~2 .lut_mask = 64'h555500FF0F0F3333;
defparam \regmem|Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N42
cyclonev_lcell_comb \regmem|Mux48~4 (
// Equation(s):
// \regmem|Mux48~4_combout  = ( \regmem|Mux48~1_combout  & ( \regmem|Mux48~2_combout  & ( (!\intMem|instruction [21] & (((\intMem|instruction [22])) # (\regmem|Mux48~0_combout ))) # (\intMem|instruction [21] & (((!\intMem|instruction [22]) # 
// (\regmem|Mux48~3_combout )))) ) ) ) # ( !\regmem|Mux48~1_combout  & ( \regmem|Mux48~2_combout  & ( (!\intMem|instruction [21] & (((\intMem|instruction [22])) # (\regmem|Mux48~0_combout ))) # (\intMem|instruction [21] & (((\regmem|Mux48~3_combout  & 
// \intMem|instruction [22])))) ) ) ) # ( \regmem|Mux48~1_combout  & ( !\regmem|Mux48~2_combout  & ( (!\intMem|instruction [21] & (\regmem|Mux48~0_combout  & ((!\intMem|instruction [22])))) # (\intMem|instruction [21] & (((!\intMem|instruction [22]) # 
// (\regmem|Mux48~3_combout )))) ) ) ) # ( !\regmem|Mux48~1_combout  & ( !\regmem|Mux48~2_combout  & ( (!\intMem|instruction [21] & (\regmem|Mux48~0_combout  & ((!\intMem|instruction [22])))) # (\intMem|instruction [21] & (((\regmem|Mux48~3_combout  & 
// \intMem|instruction [22])))) ) ) )

	.dataa(!\intMem|instruction [21]),
	.datab(!\regmem|Mux48~0_combout ),
	.datac(!\regmem|Mux48~3_combout ),
	.datad(!\intMem|instruction [22]),
	.datae(!\regmem|Mux48~1_combout ),
	.dataf(!\regmem|Mux48~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux48~4 .extended_lut = "off";
defparam \regmem|Mux48~4 .lut_mask = 64'h2205770522AF77AF;
defparam \regmem|Mux48~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N5
dffeas \regmem|regMemory[9][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N11
dffeas \regmem|regMemory[8][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N22
dffeas \regmem|regMemory[10][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N32
dffeas \regmem|regMemory[11][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N0
cyclonev_lcell_comb \regmem|Mux48~5 (
// Equation(s):
// \regmem|Mux48~5_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[11][15]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[10][15]~q  ) ) ) # ( 
// \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[9][15]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[8][15]~q  ) ) )

	.dataa(!\regmem|regMemory[9][15]~q ),
	.datab(!\regmem|regMemory[8][15]~q ),
	.datac(!\regmem|regMemory[10][15]~q ),
	.datad(!\regmem|regMemory[11][15]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux48~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux48~5 .extended_lut = "off";
defparam \regmem|Mux48~5 .lut_mask = 64'h333355550F0F00FF;
defparam \regmem|Mux48~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N44
dffeas \regmem|regMemory[13][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N35
dffeas \regmem|regMemory[14][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N38
dffeas \regmem|regMemory[15][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N54
cyclonev_lcell_comb \regmem|regMemory[12][15]~feeder (
// Equation(s):
// \regmem|regMemory[12][15]~feeder_combout  = ( \memToRegMux|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[12][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[12][15]~feeder .extended_lut = "off";
defparam \regmem|regMemory[12][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[12][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y14_N56
dffeas \regmem|regMemory[12][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[12][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N45
cyclonev_lcell_comb \regmem|Mux48~6 (
// Equation(s):
// \regmem|Mux48~6_combout  = ( \regmem|regMemory[15][15]~q  & ( \regmem|regMemory[12][15]~q  & ( (!\intMem|instruction [21] & ((!\intMem|instruction [22]) # ((\regmem|regMemory[14][15]~q )))) # (\intMem|instruction [21] & (((\regmem|regMemory[13][15]~q )) # 
// (\intMem|instruction [22]))) ) ) ) # ( !\regmem|regMemory[15][15]~q  & ( \regmem|regMemory[12][15]~q  & ( (!\intMem|instruction [21] & ((!\intMem|instruction [22]) # ((\regmem|regMemory[14][15]~q )))) # (\intMem|instruction [21] & (!\intMem|instruction 
// [22] & (\regmem|regMemory[13][15]~q ))) ) ) ) # ( \regmem|regMemory[15][15]~q  & ( !\regmem|regMemory[12][15]~q  & ( (!\intMem|instruction [21] & (\intMem|instruction [22] & ((\regmem|regMemory[14][15]~q )))) # (\intMem|instruction [21] & 
// (((\regmem|regMemory[13][15]~q )) # (\intMem|instruction [22]))) ) ) ) # ( !\regmem|regMemory[15][15]~q  & ( !\regmem|regMemory[12][15]~q  & ( (!\intMem|instruction [21] & (\intMem|instruction [22] & ((\regmem|regMemory[14][15]~q )))) # 
// (\intMem|instruction [21] & (!\intMem|instruction [22] & (\regmem|regMemory[13][15]~q ))) ) ) )

	.dataa(!\intMem|instruction [21]),
	.datab(!\intMem|instruction [22]),
	.datac(!\regmem|regMemory[13][15]~q ),
	.datad(!\regmem|regMemory[14][15]~q ),
	.datae(!\regmem|regMemory[15][15]~q ),
	.dataf(!\regmem|regMemory[12][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux48~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux48~6 .extended_lut = "off";
defparam \regmem|Mux48~6 .lut_mask = 64'h042615378CAE9DBF;
defparam \regmem|Mux48~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N56
dffeas \regmem|regMemory[7][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N47
dffeas \regmem|regMemory[5][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \regmem|regMemory[6][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y14_N9
cyclonev_lcell_comb \regmem|regMemory[4][15]~feeder (
// Equation(s):
// \regmem|regMemory[4][15]~feeder_combout  = ( \memToRegMux|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[4][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[4][15]~feeder .extended_lut = "off";
defparam \regmem|regMemory[4][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[4][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y14_N11
dffeas \regmem|regMemory[4][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[4][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N48
cyclonev_lcell_comb \regmem|Mux48~7 (
// Equation(s):
// \regmem|Mux48~7_combout  = ( \intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[7][15]~q  ) ) ) # ( !\intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[5][15]~q  ) ) ) # ( 
// \intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[6][15]~q  ) ) ) # ( !\intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[4][15]~q  ) ) )

	.dataa(!\regmem|regMemory[7][15]~q ),
	.datab(!\regmem|regMemory[5][15]~q ),
	.datac(!\regmem|regMemory[6][15]~q ),
	.datad(!\regmem|regMemory[4][15]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux48~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux48~7 .extended_lut = "off";
defparam \regmem|Mux48~7 .lut_mask = 64'h00FF0F0F33335555;
defparam \regmem|Mux48~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N48
cyclonev_lcell_comb \regmem|regMemory[2][15]~feeder (
// Equation(s):
// \regmem|regMemory[2][15]~feeder_combout  = ( \memToRegMux|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[2][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[2][15]~feeder .extended_lut = "off";
defparam \regmem|regMemory[2][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[2][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N50
dffeas \regmem|regMemory[2][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N47
dffeas \regmem|regMemory[1][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N24
cyclonev_lcell_comb \regmem|Mux48~8 (
// Equation(s):
// \regmem|Mux48~8_combout  = ( \intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[3][15]~q  ) ) ) # ( !\intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[1][15]~q  ) ) ) # ( 
// \intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[2][15]~q  ) ) )

	.dataa(!\regmem|regMemory[2][15]~q ),
	.datab(gnd),
	.datac(!\regmem|regMemory[1][15]~q ),
	.datad(!\regmem|regMemory[3][15]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux48~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux48~8 .extended_lut = "off";
defparam \regmem|Mux48~8 .lut_mask = 64'h000055550F0F00FF;
defparam \regmem|Mux48~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N12
cyclonev_lcell_comb \regmem|Mux48~9 (
// Equation(s):
// \regmem|Mux48~9_combout  = ( \regmem|Mux48~7_combout  & ( \regmem|Mux48~8_combout  & ( (!\intMem|instruction [24]) # ((!\intMem|instruction [23] & (\regmem|Mux48~5_combout )) # (\intMem|instruction [23] & ((\regmem|Mux48~6_combout )))) ) ) ) # ( 
// !\regmem|Mux48~7_combout  & ( \regmem|Mux48~8_combout  & ( (!\intMem|instruction [24] & (!\intMem|instruction [23])) # (\intMem|instruction [24] & ((!\intMem|instruction [23] & (\regmem|Mux48~5_combout )) # (\intMem|instruction [23] & 
// ((\regmem|Mux48~6_combout ))))) ) ) ) # ( \regmem|Mux48~7_combout  & ( !\regmem|Mux48~8_combout  & ( (!\intMem|instruction [24] & (\intMem|instruction [23])) # (\intMem|instruction [24] & ((!\intMem|instruction [23] & (\regmem|Mux48~5_combout )) # 
// (\intMem|instruction [23] & ((\regmem|Mux48~6_combout ))))) ) ) ) # ( !\regmem|Mux48~7_combout  & ( !\regmem|Mux48~8_combout  & ( (\intMem|instruction [24] & ((!\intMem|instruction [23] & (\regmem|Mux48~5_combout )) # (\intMem|instruction [23] & 
// ((\regmem|Mux48~6_combout ))))) ) ) )

	.dataa(!\intMem|instruction [24]),
	.datab(!\intMem|instruction [23]),
	.datac(!\regmem|Mux48~5_combout ),
	.datad(!\regmem|Mux48~6_combout ),
	.datae(!\regmem|Mux48~7_combout ),
	.dataf(!\regmem|Mux48~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux48~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux48~9 .extended_lut = "off";
defparam \regmem|Mux48~9 .lut_mask = 64'h041526378C9DAEBF;
defparam \regmem|Mux48~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N0
cyclonev_lcell_comb \regmem|Mux48~10 (
// Equation(s):
// \regmem|Mux48~10_combout  = ( \regmem|Mux48~9_combout  & ( (!\intMem|instruction [25]) # (\regmem|Mux48~4_combout ) ) ) # ( !\regmem|Mux48~9_combout  & ( (\regmem|Mux48~4_combout  & \intMem|instruction [25]) ) )

	.dataa(gnd),
	.datab(!\regmem|Mux48~4_combout ),
	.datac(gnd),
	.datad(!\intMem|instruction [25]),
	.datae(gnd),
	.dataf(!\regmem|Mux48~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux48~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux48~10 .extended_lut = "off";
defparam \regmem|Mux48~10 .lut_mask = 64'h00330033FF33FF33;
defparam \regmem|Mux48~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N54
cyclonev_lcell_comb \ula|Mux31~6 (
// Equation(s):
// \ula|Mux31~6_combout  = ( \regmem|Mux48~10_combout  & ( (!\control|aluOp [0] & ((!\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [15] $ (!\control|aluOp [1]))) # (\control|in2Mux~combout  & (\ulaIn1|ulaIn1MuxOut [15] & \control|aluOp [1])))) # 
// (\control|aluOp [0] & (!\control|aluOp [1] $ (((\control|in2Mux~combout  & !\ulaIn1|ulaIn1MuxOut [15]))))) ) ) # ( !\regmem|Mux48~10_combout  & ( (!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [15] & \control|aluOp [1])) # (\control|aluOp [0] & 
// (!\ulaIn1|ulaIn1MuxOut [15] $ (!\control|aluOp [1]))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [15]),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\regmem|Mux48~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~6 .extended_lut = "off";
defparam \ula|Mux31~6 .lut_mask = 64'h055A055A4D924D92;
defparam \ula|Mux31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N15
cyclonev_lcell_comb \ula|ShiftLeft0~20 (
// Equation(s):
// \ula|ShiftLeft0~20_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [1] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [2] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [0] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [3]),
	.datab(!\ulaIn1|ulaIn1MuxOut [2]),
	.datac(!\ulaIn1|ulaIn1MuxOut [0]),
	.datad(!\ulaIn1|ulaIn1MuxOut [1]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~20 .extended_lut = "off";
defparam \ula|ShiftLeft0~20 .lut_mask = 64'h0F0F333300FF5555;
defparam \ula|ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N48
cyclonev_lcell_comb \regmem|regMemory[24][14]~feeder (
// Equation(s):
// \regmem|regMemory[24][14]~feeder_combout  = ( \memToRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[24][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[24][14]~feeder .extended_lut = "off";
defparam \regmem|regMemory[24][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[24][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N50
dffeas \regmem|regMemory[24][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[24][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N20
dffeas \regmem|regMemory[20][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N5
dffeas \regmem|regMemory[16][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N54
cyclonev_lcell_comb \regmem|regMemory[28][14]~feeder (
// Equation(s):
// \regmem|regMemory[28][14]~feeder_combout  = ( \memToRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[28][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[28][14]~feeder .extended_lut = "off";
defparam \regmem|regMemory[28][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[28][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N56
dffeas \regmem|regMemory[28][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[28][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N3
cyclonev_lcell_comb \regmem|Mux49~0 (
// Equation(s):
// \regmem|Mux49~0_combout  = ( \intMem|instruction[24]~DUPLICATE_q  & ( \intMem|instruction [23] & ( \regmem|regMemory[28][14]~q  ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( \intMem|instruction [23] & ( \regmem|regMemory[20][14]~q  ) ) ) # ( 
// \intMem|instruction[24]~DUPLICATE_q  & ( !\intMem|instruction [23] & ( \regmem|regMemory[24][14]~q  ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( !\intMem|instruction [23] & ( \regmem|regMemory[16][14]~q  ) ) )

	.dataa(!\regmem|regMemory[24][14]~q ),
	.datab(!\regmem|regMemory[20][14]~q ),
	.datac(!\regmem|regMemory[16][14]~q ),
	.datad(!\regmem|regMemory[28][14]~q ),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux49~0 .extended_lut = "off";
defparam \regmem|Mux49~0 .lut_mask = 64'h0F0F5555333300FF;
defparam \regmem|Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N23
dffeas \regmem|regMemory[17][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N15
cyclonev_lcell_comb \regmem|regMemory[29][14]~feeder (
// Equation(s):
// \regmem|regMemory[29][14]~feeder_combout  = ( \memToRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[29][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[29][14]~feeder .extended_lut = "off";
defparam \regmem|regMemory[29][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[29][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N17
dffeas \regmem|regMemory[29][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[29][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N17
dffeas \regmem|regMemory[25][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N56
dffeas \regmem|regMemory[21][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N57
cyclonev_lcell_comb \regmem|Mux49~1 (
// Equation(s):
// \regmem|Mux49~1_combout  = ( \regmem|regMemory[21][14]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction [23] & ((\regmem|regMemory[25][14]~q ))) # (\intMem|instruction [23] & (\regmem|regMemory[29][14]~q )) ) ) ) # ( 
// !\regmem|regMemory[21][14]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction [23] & ((\regmem|regMemory[25][14]~q ))) # (\intMem|instruction [23] & (\regmem|regMemory[29][14]~q )) ) ) ) # ( \regmem|regMemory[21][14]~q  & ( 
// !\intMem|instruction[24]~DUPLICATE_q  & ( (\intMem|instruction [23]) # (\regmem|regMemory[17][14]~q ) ) ) ) # ( !\regmem|regMemory[21][14]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( (\regmem|regMemory[17][14]~q  & !\intMem|instruction [23]) ) ) )

	.dataa(!\regmem|regMemory[17][14]~q ),
	.datab(!\regmem|regMemory[29][14]~q ),
	.datac(!\intMem|instruction [23]),
	.datad(!\regmem|regMemory[25][14]~q ),
	.datae(!\regmem|regMemory[21][14]~q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux49~1 .extended_lut = "off";
defparam \regmem|Mux49~1 .lut_mask = 64'h50505F5F03F303F3;
defparam \regmem|Mux49~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N24
cyclonev_lcell_comb \regmem|regMemory[31][14]~feeder (
// Equation(s):
// \regmem|regMemory[31][14]~feeder_combout  = ( \memToRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[31][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[31][14]~feeder .extended_lut = "off";
defparam \regmem|regMemory[31][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[31][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N26
dffeas \regmem|regMemory[31][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[31][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N18
cyclonev_lcell_comb \regmem|regMemory[23][14]~feeder (
// Equation(s):
// \regmem|regMemory[23][14]~feeder_combout  = ( \memToRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[23][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[23][14]~feeder .extended_lut = "off";
defparam \regmem|regMemory[23][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[23][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N19
dffeas \regmem|regMemory[23][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[23][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N3
cyclonev_lcell_comb \regmem|regMemory[27][14]~feeder (
// Equation(s):
// \regmem|regMemory[27][14]~feeder_combout  = ( \memToRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[27][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[27][14]~feeder .extended_lut = "off";
defparam \regmem|regMemory[27][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[27][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N5
dffeas \regmem|regMemory[27][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[27][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N34
dffeas \regmem|regMemory[19][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N6
cyclonev_lcell_comb \regmem|Mux49~3 (
// Equation(s):
// \regmem|Mux49~3_combout  = ( \regmem|regMemory[27][14]~q  & ( \regmem|regMemory[19][14]~q  & ( (!\intMem|instruction [23]) # ((!\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[23][14]~q ))) # (\intMem|instruction[24]~DUPLICATE_q  & 
// (\regmem|regMemory[31][14]~q ))) ) ) ) # ( !\regmem|regMemory[27][14]~q  & ( \regmem|regMemory[19][14]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (((!\intMem|instruction [23]) # (\regmem|regMemory[23][14]~q )))) # (\intMem|instruction[24]~DUPLICATE_q 
//  & (\regmem|regMemory[31][14]~q  & ((\intMem|instruction [23])))) ) ) ) # ( \regmem|regMemory[27][14]~q  & ( !\regmem|regMemory[19][14]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (((\regmem|regMemory[23][14]~q  & \intMem|instruction [23])))) # 
// (\intMem|instruction[24]~DUPLICATE_q  & (((!\intMem|instruction [23])) # (\regmem|regMemory[31][14]~q ))) ) ) ) # ( !\regmem|regMemory[27][14]~q  & ( !\regmem|regMemory[19][14]~q  & ( (\intMem|instruction [23] & ((!\intMem|instruction[24]~DUPLICATE_q  & 
// ((\regmem|regMemory[23][14]~q ))) # (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[31][14]~q )))) ) ) )

	.dataa(!\regmem|regMemory[31][14]~q ),
	.datab(!\regmem|regMemory[23][14]~q ),
	.datac(!\intMem|instruction[24]~DUPLICATE_q ),
	.datad(!\intMem|instruction [23]),
	.datae(!\regmem|regMemory[27][14]~q ),
	.dataf(!\regmem|regMemory[19][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux49~3 .extended_lut = "off";
defparam \regmem|Mux49~3 .lut_mask = 64'h00350F35F035FF35;
defparam \regmem|Mux49~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N41
dffeas \regmem|regMemory[18][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N50
dffeas \regmem|regMemory[30][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N14
dffeas \regmem|regMemory[26][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N36
cyclonev_lcell_comb \regmem|Mux49~2 (
// Equation(s):
// \regmem|Mux49~2_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[30][14]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[26][14]~q  ) ) ) # ( \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[22][14]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[18][14]~q  ) ) )

	.dataa(!\regmem|regMemory[22][14]~q ),
	.datab(!\regmem|regMemory[18][14]~q ),
	.datac(!\regmem|regMemory[30][14]~q ),
	.datad(!\regmem|regMemory[26][14]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux49~2 .extended_lut = "off";
defparam \regmem|Mux49~2 .lut_mask = 64'h3333555500FF0F0F;
defparam \regmem|Mux49~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N30
cyclonev_lcell_comb \regmem|Mux49~4 (
// Equation(s):
// \regmem|Mux49~4_combout  = ( \regmem|Mux49~3_combout  & ( \regmem|Mux49~2_combout  & ( ((!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux49~0_combout )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux49~1_combout )))) # (\intMem|instruction 
// [22]) ) ) ) # ( !\regmem|Mux49~3_combout  & ( \regmem|Mux49~2_combout  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (((\intMem|instruction [22])) # (\regmem|Mux49~0_combout ))) # (\intMem|instruction[21]~DUPLICATE_q  & (((!\intMem|instruction [22] & 
// \regmem|Mux49~1_combout )))) ) ) ) # ( \regmem|Mux49~3_combout  & ( !\regmem|Mux49~2_combout  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux49~0_combout  & (!\intMem|instruction [22]))) # (\intMem|instruction[21]~DUPLICATE_q  & 
// (((\regmem|Mux49~1_combout ) # (\intMem|instruction [22])))) ) ) ) # ( !\regmem|Mux49~3_combout  & ( !\regmem|Mux49~2_combout  & ( (!\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux49~0_combout )) # 
// (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux49~1_combout ))))) ) ) )

	.dataa(!\regmem|Mux49~0_combout ),
	.datab(!\intMem|instruction[21]~DUPLICATE_q ),
	.datac(!\intMem|instruction [22]),
	.datad(!\regmem|Mux49~1_combout ),
	.datae(!\regmem|Mux49~3_combout ),
	.dataf(!\regmem|Mux49~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux49~4 .extended_lut = "off";
defparam \regmem|Mux49~4 .lut_mask = 64'h407043734C7C4F7F;
defparam \regmem|Mux49~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N50
dffeas \regmem|regMemory[3][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N44
dffeas \regmem|regMemory[1][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N47
dffeas \regmem|regMemory[2][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N15
cyclonev_lcell_comb \regmem|Mux49~8 (
// Equation(s):
// \regmem|Mux49~8_combout  = ( \intMem|instruction[22]~DUPLICATE_q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[2][14]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[3][14]~q )) ) ) # ( 
// !\intMem|instruction[22]~DUPLICATE_q  & ( (\regmem|regMemory[1][14]~q  & \intMem|instruction[21]~DUPLICATE_q ) ) )

	.dataa(!\regmem|regMemory[3][14]~q ),
	.datab(!\regmem|regMemory[1][14]~q ),
	.datac(!\intMem|instruction[21]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[2][14]~q ),
	.datae(gnd),
	.dataf(!\intMem|instruction[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux49~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux49~8 .extended_lut = "off";
defparam \regmem|Mux49~8 .lut_mask = 64'h0303030305F505F5;
defparam \regmem|Mux49~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N11
dffeas \regmem|regMemory[14][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N15
cyclonev_lcell_comb \regmem|regMemory[13][14]~feeder (
// Equation(s):
// \regmem|regMemory[13][14]~feeder_combout  = ( \memToRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[13][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[13][14]~feeder .extended_lut = "off";
defparam \regmem|regMemory[13][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[13][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y11_N17
dffeas \regmem|regMemory[13][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[13][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N3
cyclonev_lcell_comb \regmem|regMemory[12][14]~feeder (
// Equation(s):
// \regmem|regMemory[12][14]~feeder_combout  = ( \memToRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[12][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[12][14]~feeder .extended_lut = "off";
defparam \regmem|regMemory[12][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[12][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N5
dffeas \regmem|regMemory[12][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[12][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N29
dffeas \regmem|regMemory[15][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N57
cyclonev_lcell_comb \regmem|Mux49~6 (
// Equation(s):
// \regmem|Mux49~6_combout  = ( \regmem|regMemory[15][14]~q  & ( \intMem|instruction [21] & ( (\intMem|instruction[22]~DUPLICATE_q ) # (\regmem|regMemory[13][14]~q ) ) ) ) # ( !\regmem|regMemory[15][14]~q  & ( \intMem|instruction [21] & ( 
// (\regmem|regMemory[13][14]~q  & !\intMem|instruction[22]~DUPLICATE_q ) ) ) ) # ( \regmem|regMemory[15][14]~q  & ( !\intMem|instruction [21] & ( (!\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|regMemory[12][14]~q ))) # 
// (\intMem|instruction[22]~DUPLICATE_q  & (\regmem|regMemory[14][14]~q )) ) ) ) # ( !\regmem|regMemory[15][14]~q  & ( !\intMem|instruction [21] & ( (!\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|regMemory[12][14]~q ))) # 
// (\intMem|instruction[22]~DUPLICATE_q  & (\regmem|regMemory[14][14]~q )) ) ) )

	.dataa(!\regmem|regMemory[14][14]~q ),
	.datab(!\regmem|regMemory[13][14]~q ),
	.datac(!\regmem|regMemory[12][14]~q ),
	.datad(!\intMem|instruction[22]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[15][14]~q ),
	.dataf(!\intMem|instruction [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux49~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux49~6 .extended_lut = "off";
defparam \regmem|Mux49~6 .lut_mask = 64'h0F550F55330033FF;
defparam \regmem|Mux49~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y12_N48
cyclonev_lcell_comb \regmem|regMemory[6][14]~feeder (
// Equation(s):
// \regmem|regMemory[6][14]~feeder_combout  = ( \memToRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[6][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[6][14]~feeder .extended_lut = "off";
defparam \regmem|regMemory[6][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[6][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y12_N50
dffeas \regmem|regMemory[6][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[6][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y12_N42
cyclonev_lcell_comb \regmem|regMemory[5][14]~feeder (
// Equation(s):
// \regmem|regMemory[5][14]~feeder_combout  = ( \memToRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[5][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[5][14]~feeder .extended_lut = "off";
defparam \regmem|regMemory[5][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[5][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y12_N44
dffeas \regmem|regMemory[5][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y12_N39
cyclonev_lcell_comb \regmem|regMemory[7][14]~feeder (
// Equation(s):
// \regmem|regMemory[7][14]~feeder_combout  = ( \memToRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[7][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[7][14]~feeder .extended_lut = "off";
defparam \regmem|regMemory[7][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[7][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y12_N41
dffeas \regmem|regMemory[7][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[7][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N47
dffeas \regmem|regMemory[4][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y12_N21
cyclonev_lcell_comb \regmem|Mux49~7 (
// Equation(s):
// \regmem|Mux49~7_combout  = ( \regmem|regMemory[4][14]~q  & ( \intMem|instruction [22] & ( (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[6][14]~q )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[7][14]~q ))) ) ) ) # ( 
// !\regmem|regMemory[4][14]~q  & ( \intMem|instruction [22] & ( (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[6][14]~q )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[7][14]~q ))) ) ) ) # ( \regmem|regMemory[4][14]~q  & ( 
// !\intMem|instruction [22] & ( (!\intMem|instruction[21]~DUPLICATE_q ) # (\regmem|regMemory[5][14]~q ) ) ) ) # ( !\regmem|regMemory[4][14]~q  & ( !\intMem|instruction [22] & ( (\regmem|regMemory[5][14]~q  & \intMem|instruction[21]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[6][14]~q ),
	.datab(!\regmem|regMemory[5][14]~q ),
	.datac(!\regmem|regMemory[7][14]~q ),
	.datad(!\intMem|instruction[21]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[4][14]~q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux49~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux49~7 .extended_lut = "off";
defparam \regmem|Mux49~7 .lut_mask = 64'h0033FF33550F550F;
defparam \regmem|Mux49~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y13_N0
cyclonev_lcell_comb \regmem|regMemory[11][14]~feeder (
// Equation(s):
// \regmem|regMemory[11][14]~feeder_combout  = ( \memToRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[11][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[11][14]~feeder .extended_lut = "off";
defparam \regmem|regMemory[11][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[11][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y13_N2
dffeas \regmem|regMemory[11][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[11][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y13_N51
cyclonev_lcell_comb \regmem|regMemory[10][14]~feeder (
// Equation(s):
// \regmem|regMemory[10][14]~feeder_combout  = ( \memToRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[10][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[10][14]~feeder .extended_lut = "off";
defparam \regmem|regMemory[10][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[10][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y13_N52
dffeas \regmem|regMemory[10][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[10][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y13_N42
cyclonev_lcell_comb \regmem|regMemory[9][14]~feeder (
// Equation(s):
// \regmem|regMemory[9][14]~feeder_combout  = ( \memToRegMux|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[9][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[9][14]~feeder .extended_lut = "off";
defparam \regmem|regMemory[9][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[9][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y13_N44
dffeas \regmem|regMemory[9][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[9][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N47
dffeas \regmem|regMemory[8][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y13_N27
cyclonev_lcell_comb \regmem|Mux49~5 (
// Equation(s):
// \regmem|Mux49~5_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[11][14]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[10][14]~q  ) ) ) # ( 
// \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[9][14]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[8][14]~q  ) ) )

	.dataa(!\regmem|regMemory[11][14]~q ),
	.datab(!\regmem|regMemory[10][14]~q ),
	.datac(!\regmem|regMemory[9][14]~q ),
	.datad(!\regmem|regMemory[8][14]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux49~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux49~5 .extended_lut = "off";
defparam \regmem|Mux49~5 .lut_mask = 64'h00FF0F0F33335555;
defparam \regmem|Mux49~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N18
cyclonev_lcell_comb \regmem|Mux49~9 (
// Equation(s):
// \regmem|Mux49~9_combout  = ( \regmem|Mux49~7_combout  & ( \regmem|Mux49~5_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (((\intMem|instruction [24])) # (\regmem|Mux49~8_combout ))) # (\intMem|instruction[23]~DUPLICATE_q  & (((!\intMem|instruction 
// [24]) # (\regmem|Mux49~6_combout )))) ) ) ) # ( !\regmem|Mux49~7_combout  & ( \regmem|Mux49~5_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (((\intMem|instruction [24])) # (\regmem|Mux49~8_combout ))) # (\intMem|instruction[23]~DUPLICATE_q  & 
// (((\intMem|instruction [24] & \regmem|Mux49~6_combout )))) ) ) ) # ( \regmem|Mux49~7_combout  & ( !\regmem|Mux49~5_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux49~8_combout  & (!\intMem|instruction [24]))) # 
// (\intMem|instruction[23]~DUPLICATE_q  & (((!\intMem|instruction [24]) # (\regmem|Mux49~6_combout )))) ) ) ) # ( !\regmem|Mux49~7_combout  & ( !\regmem|Mux49~5_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux49~8_combout  & 
// (!\intMem|instruction [24]))) # (\intMem|instruction[23]~DUPLICATE_q  & (((\intMem|instruction [24] & \regmem|Mux49~6_combout )))) ) ) )

	.dataa(!\intMem|instruction[23]~DUPLICATE_q ),
	.datab(!\regmem|Mux49~8_combout ),
	.datac(!\intMem|instruction [24]),
	.datad(!\regmem|Mux49~6_combout ),
	.datae(!\regmem|Mux49~7_combout ),
	.dataf(!\regmem|Mux49~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux49~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux49~9 .extended_lut = "off";
defparam \regmem|Mux49~9 .lut_mask = 64'h202570752A2F7A7F;
defparam \regmem|Mux49~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N54
cyclonev_lcell_comb \regmem|Mux49~10 (
// Equation(s):
// \regmem|Mux49~10_combout  = ( \regmem|Mux49~9_combout  & ( (!\intMem|instruction [25]) # (\regmem|Mux49~4_combout ) ) ) # ( !\regmem|Mux49~9_combout  & ( (\intMem|instruction [25] & \regmem|Mux49~4_combout ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction [25]),
	.datac(!\regmem|Mux49~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|Mux49~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux49~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux49~10 .extended_lut = "off";
defparam \regmem|Mux49~10 .lut_mask = 64'h03030303CFCFCFCF;
defparam \regmem|Mux49~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N24
cyclonev_lcell_comb \ula|Mux17~3 (
// Equation(s):
// \ula|Mux17~3_combout  = ( !\control|aluOp [2] & ( \control|aluOp [1] & ( (!\ulaIn1|ulaIn1MuxOut [14] & (!\control|aluOp [0] $ (((!\regmem|Mux49~10_combout ) # (\control|in2Mux~combout ))))) # (\ulaIn1|ulaIn1MuxOut [14] & (!\control|aluOp [0] & 
// ((!\regmem|Mux49~10_combout ) # (\control|in2Mux~combout )))) ) ) ) # ( !\control|aluOp [2] & ( !\control|aluOp [1] & ( (!\ulaIn1|ulaIn1MuxOut [14] & (\regmem|Mux49~10_combout  & (\control|aluOp [0] & !\control|in2Mux~combout ))) # (\ulaIn1|ulaIn1MuxOut 
// [14] & (((\regmem|Mux49~10_combout  & !\control|in2Mux~combout )) # (\control|aluOp [0]))) ) ) )

	.dataa(!\regmem|Mux49~10_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [14]),
	.datac(!\control|aluOp [0]),
	.datad(!\control|in2Mux~combout ),
	.datae(!\control|aluOp [2]),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux17~3 .extended_lut = "off";
defparam \ula|Mux17~3 .lut_mask = 64'h17030000683C0000;
defparam \ula|Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N21
cyclonev_lcell_comb \ula|ShiftRight1~23 (
// Equation(s):
// \ula|ShiftRight1~23_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [31])) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  
// & ((\ulaIn1|ulaIn1MuxOut [30]))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ulaIn1|ulaIn1MuxOut [30]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~23 .extended_lut = "off";
defparam \ula|ShiftRight1~23 .lut_mask = 64'h0000000000000027;
defparam \ula|ShiftRight1~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N29
dffeas \regmem|regMemory[3][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N35
dffeas \regmem|regMemory[1][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N47
dffeas \regmem|regMemory[2][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N0
cyclonev_lcell_comb \regmem|Mux38~8 (
// Equation(s):
// \regmem|Mux38~8_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( (!\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|regMemory[1][25]~q ))) # (\intMem|instruction[22]~DUPLICATE_q  & (\regmem|regMemory[3][25]~q )) ) ) # ( 
// !\intMem|instruction[21]~DUPLICATE_q  & ( (\intMem|instruction[22]~DUPLICATE_q  & \regmem|regMemory[2][25]~q ) ) )

	.dataa(!\regmem|regMemory[3][25]~q ),
	.datab(!\intMem|instruction[22]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[1][25]~q ),
	.datad(!\regmem|regMemory[2][25]~q ),
	.datae(gnd),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux38~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux38~8 .extended_lut = "off";
defparam \regmem|Mux38~8 .lut_mask = 64'h003300331D1D1D1D;
defparam \regmem|Mux38~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y9_N38
dffeas \regmem|regMemory[9][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N53
dffeas \regmem|regMemory[11][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N26
dffeas \regmem|regMemory[10][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N29
dffeas \regmem|regMemory[8][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N39
cyclonev_lcell_comb \regmem|Mux38~5 (
// Equation(s):
// \regmem|Mux38~5_combout  = ( \regmem|regMemory[8][25]~q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( (!\intMem|instruction [22] & (\regmem|regMemory[9][25]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[11][25]~q ))) ) ) ) # ( 
// !\regmem|regMemory[8][25]~q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( (!\intMem|instruction [22] & (\regmem|regMemory[9][25]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[11][25]~q ))) ) ) ) # ( \regmem|regMemory[8][25]~q  & ( 
// !\intMem|instruction[21]~DUPLICATE_q  & ( (!\intMem|instruction [22]) # (\regmem|regMemory[10][25]~q ) ) ) ) # ( !\regmem|regMemory[8][25]~q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( (\intMem|instruction [22] & \regmem|regMemory[10][25]~q ) ) ) )

	.dataa(!\regmem|regMemory[9][25]~q ),
	.datab(!\regmem|regMemory[11][25]~q ),
	.datac(!\intMem|instruction [22]),
	.datad(!\regmem|regMemory[10][25]~q ),
	.datae(!\regmem|regMemory[8][25]~q ),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux38~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux38~5 .extended_lut = "off";
defparam \regmem|Mux38~5 .lut_mask = 64'h000FF0FF53535353;
defparam \regmem|Mux38~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N56
dffeas \regmem|regMemory[5][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N33
cyclonev_lcell_comb \regmem|regMemory[6][25]~feeder (
// Equation(s):
// \regmem|regMemory[6][25]~feeder_combout  = ( \memToRegMux|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[6][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[6][25]~feeder .extended_lut = "off";
defparam \regmem|regMemory[6][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[6][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N35
dffeas \regmem|regMemory[6][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[6][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N53
dffeas \regmem|regMemory[4][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N32
dffeas \regmem|regMemory[7][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N57
cyclonev_lcell_comb \regmem|Mux38~7 (
// Equation(s):
// \regmem|Mux38~7_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[7][25]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[6][25]~q  ) ) ) # ( 
// \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[5][25]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[4][25]~q  ) ) )

	.dataa(!\regmem|regMemory[5][25]~q ),
	.datab(!\regmem|regMemory[6][25]~q ),
	.datac(!\regmem|regMemory[4][25]~q ),
	.datad(!\regmem|regMemory[7][25]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux38~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux38~7 .extended_lut = "off";
defparam \regmem|Mux38~7 .lut_mask = 64'h0F0F5555333300FF;
defparam \regmem|Mux38~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N4
dffeas \regmem|regMemory[14][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N8
dffeas \regmem|regMemory[13][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N3
cyclonev_lcell_comb \regmem|regMemory[15][25]~feeder (
// Equation(s):
// \regmem|regMemory[15][25]~feeder_combout  = ( \memToRegMux|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[15][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[15][25]~feeder .extended_lut = "off";
defparam \regmem|regMemory[15][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[15][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N5
dffeas \regmem|regMemory[15][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[15][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N17
dffeas \regmem|regMemory[12][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N9
cyclonev_lcell_comb \regmem|Mux38~6 (
// Equation(s):
// \regmem|Mux38~6_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[15][25]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[14][25]~q  ) ) ) # ( 
// \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[13][25]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[12][25]~q  ) ) )

	.dataa(!\regmem|regMemory[14][25]~q ),
	.datab(!\regmem|regMemory[13][25]~q ),
	.datac(!\regmem|regMemory[15][25]~q ),
	.datad(!\regmem|regMemory[12][25]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux38~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux38~6 .extended_lut = "off";
defparam \regmem|Mux38~6 .lut_mask = 64'h00FF333355550F0F;
defparam \regmem|Mux38~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N0
cyclonev_lcell_comb \regmem|Mux38~9 (
// Equation(s):
// \regmem|Mux38~9_combout  = ( \regmem|Mux38~7_combout  & ( \regmem|Mux38~6_combout  & ( ((!\intMem|instruction [24] & (\regmem|Mux38~8_combout )) # (\intMem|instruction [24] & ((\regmem|Mux38~5_combout )))) # (\intMem|instruction [23]) ) ) ) # ( 
// !\regmem|Mux38~7_combout  & ( \regmem|Mux38~6_combout  & ( (!\intMem|instruction [23] & ((!\intMem|instruction [24] & (\regmem|Mux38~8_combout )) # (\intMem|instruction [24] & ((\regmem|Mux38~5_combout ))))) # (\intMem|instruction [23] & 
// (((\intMem|instruction [24])))) ) ) ) # ( \regmem|Mux38~7_combout  & ( !\regmem|Mux38~6_combout  & ( (!\intMem|instruction [23] & ((!\intMem|instruction [24] & (\regmem|Mux38~8_combout )) # (\intMem|instruction [24] & ((\regmem|Mux38~5_combout ))))) # 
// (\intMem|instruction [23] & (((!\intMem|instruction [24])))) ) ) ) # ( !\regmem|Mux38~7_combout  & ( !\regmem|Mux38~6_combout  & ( (!\intMem|instruction [23] & ((!\intMem|instruction [24] & (\regmem|Mux38~8_combout )) # (\intMem|instruction [24] & 
// ((\regmem|Mux38~5_combout ))))) ) ) )

	.dataa(!\regmem|Mux38~8_combout ),
	.datab(!\intMem|instruction [23]),
	.datac(!\regmem|Mux38~5_combout ),
	.datad(!\intMem|instruction [24]),
	.datae(!\regmem|Mux38~7_combout ),
	.dataf(!\regmem|Mux38~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux38~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux38~9 .extended_lut = "off";
defparam \regmem|Mux38~9 .lut_mask = 64'h440C770C443F773F;
defparam \regmem|Mux38~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y12_N50
dffeas \regmem|regMemory[27][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y12_N57
cyclonev_lcell_comb \regmem|regMemory[31][25]~feeder (
// Equation(s):
// \regmem|regMemory[31][25]~feeder_combout  = ( \memToRegMux|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[31][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[31][25]~feeder .extended_lut = "off";
defparam \regmem|regMemory[31][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[31][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y12_N59
dffeas \regmem|regMemory[31][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[31][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N11
dffeas \regmem|regMemory[23][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N38
dffeas \regmem|regMemory[19][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y12_N51
cyclonev_lcell_comb \regmem|Mux38~3 (
// Equation(s):
// \regmem|Mux38~3_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction [24] & ( \regmem|regMemory[31][25]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction [24] & ( \regmem|regMemory[27][25]~q  ) ) ) # ( 
// \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction [24] & ( \regmem|regMemory[23][25]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction [24] & ( \regmem|regMemory[19][25]~q  ) ) )

	.dataa(!\regmem|regMemory[27][25]~q ),
	.datab(!\regmem|regMemory[31][25]~q ),
	.datac(!\regmem|regMemory[23][25]~q ),
	.datad(!\regmem|regMemory[19][25]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux38~3 .extended_lut = "off";
defparam \regmem|Mux38~3 .lut_mask = 64'h00FF0F0F55553333;
defparam \regmem|Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y10_N56
dffeas \regmem|regMemory[17][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N8
dffeas \regmem|regMemory[25][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N56
dffeas \regmem|regMemory[29][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N26
dffeas \regmem|regMemory[21][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N33
cyclonev_lcell_comb \regmem|Mux38~1 (
// Equation(s):
// \regmem|Mux38~1_combout  = ( \intMem|instruction [24] & ( \intMem|instruction [23] & ( \regmem|regMemory[29][25]~q  ) ) ) # ( !\intMem|instruction [24] & ( \intMem|instruction [23] & ( \regmem|regMemory[21][25]~q  ) ) ) # ( \intMem|instruction [24] & ( 
// !\intMem|instruction [23] & ( \regmem|regMemory[25][25]~q  ) ) ) # ( !\intMem|instruction [24] & ( !\intMem|instruction [23] & ( \regmem|regMemory[17][25]~q  ) ) )

	.dataa(!\regmem|regMemory[17][25]~q ),
	.datab(!\regmem|regMemory[25][25]~q ),
	.datac(!\regmem|regMemory[29][25]~q ),
	.datad(!\regmem|regMemory[21][25]~q ),
	.datae(!\intMem|instruction [24]),
	.dataf(!\intMem|instruction [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux38~1 .extended_lut = "off";
defparam \regmem|Mux38~1 .lut_mask = 64'h5555333300FF0F0F;
defparam \regmem|Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N41
dffeas \regmem|regMemory[22][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N39
cyclonev_lcell_comb \regmem|regMemory[18][25]~feeder (
// Equation(s):
// \regmem|regMemory[18][25]~feeder_combout  = ( \memToRegMux|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[18][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[18][25]~feeder .extended_lut = "off";
defparam \regmem|regMemory[18][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[18][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N40
dffeas \regmem|regMemory[18][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[18][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N59
dffeas \regmem|regMemory[30][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N23
dffeas \regmem|regMemory[26][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N3
cyclonev_lcell_comb \regmem|Mux38~2 (
// Equation(s):
// \regmem|Mux38~2_combout  = ( \intMem|instruction [23] & ( \intMem|instruction [24] & ( \regmem|regMemory[30][25]~q  ) ) ) # ( !\intMem|instruction [23] & ( \intMem|instruction [24] & ( \regmem|regMemory[26][25]~q  ) ) ) # ( \intMem|instruction [23] & ( 
// !\intMem|instruction [24] & ( \regmem|regMemory[22][25]~q  ) ) ) # ( !\intMem|instruction [23] & ( !\intMem|instruction [24] & ( \regmem|regMemory[18][25]~q  ) ) )

	.dataa(!\regmem|regMemory[22][25]~q ),
	.datab(!\regmem|regMemory[18][25]~q ),
	.datac(!\regmem|regMemory[30][25]~q ),
	.datad(!\regmem|regMemory[26][25]~q ),
	.datae(!\intMem|instruction [23]),
	.dataf(!\intMem|instruction [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux38~2 .extended_lut = "off";
defparam \regmem|Mux38~2 .lut_mask = 64'h3333555500FF0F0F;
defparam \regmem|Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y11_N14
dffeas \regmem|regMemory[24][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N44
dffeas \regmem|regMemory[28][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N10
dffeas \regmem|regMemory[16][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y11_N15
cyclonev_lcell_comb \regmem|Mux38~0 (
// Equation(s):
// \regmem|Mux38~0_combout  = ( \intMem|instruction [24] & ( \regmem|regMemory[16][25]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[24][25]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[28][25]~q ))) ) ) ) # ( 
// !\intMem|instruction [24] & ( \regmem|regMemory[16][25]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[20][25]~q ) ) ) ) # ( \intMem|instruction [24] & ( !\regmem|regMemory[16][25]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & 
// (\regmem|regMemory[24][25]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[28][25]~q ))) ) ) ) # ( !\intMem|instruction [24] & ( !\regmem|regMemory[16][25]~q  & ( (\regmem|regMemory[20][25]~q  & \intMem|instruction[23]~DUPLICATE_q ) ) ) 
// )

	.dataa(!\regmem|regMemory[20][25]~q ),
	.datab(!\regmem|regMemory[24][25]~q ),
	.datac(!\regmem|regMemory[28][25]~q ),
	.datad(!\intMem|instruction[23]~DUPLICATE_q ),
	.datae(!\intMem|instruction [24]),
	.dataf(!\regmem|regMemory[16][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux38~0 .extended_lut = "off";
defparam \regmem|Mux38~0 .lut_mask = 64'h0055330FFF55330F;
defparam \regmem|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N54
cyclonev_lcell_comb \regmem|Mux38~4 (
// Equation(s):
// \regmem|Mux38~4_combout  = ( \regmem|Mux38~2_combout  & ( \regmem|Mux38~0_combout  & ( (!\intMem|instruction[21]~DUPLICATE_q ) # ((!\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|Mux38~1_combout ))) # (\intMem|instruction[22]~DUPLICATE_q  & 
// (\regmem|Mux38~3_combout ))) ) ) ) # ( !\regmem|Mux38~2_combout  & ( \regmem|Mux38~0_combout  & ( (!\intMem|instruction[22]~DUPLICATE_q  & ((!\intMem|instruction[21]~DUPLICATE_q ) # ((\regmem|Mux38~1_combout )))) # (\intMem|instruction[22]~DUPLICATE_q  & 
// (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux38~3_combout ))) ) ) ) # ( \regmem|Mux38~2_combout  & ( !\regmem|Mux38~0_combout  & ( (!\intMem|instruction[22]~DUPLICATE_q  & (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux38~1_combout )))) # 
// (\intMem|instruction[22]~DUPLICATE_q  & ((!\intMem|instruction[21]~DUPLICATE_q ) # ((\regmem|Mux38~3_combout )))) ) ) ) # ( !\regmem|Mux38~2_combout  & ( !\regmem|Mux38~0_combout  & ( (\intMem|instruction[21]~DUPLICATE_q  & 
// ((!\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|Mux38~1_combout ))) # (\intMem|instruction[22]~DUPLICATE_q  & (\regmem|Mux38~3_combout )))) ) ) )

	.dataa(!\intMem|instruction[22]~DUPLICATE_q ),
	.datab(!\intMem|instruction[21]~DUPLICATE_q ),
	.datac(!\regmem|Mux38~3_combout ),
	.datad(!\regmem|Mux38~1_combout ),
	.datae(!\regmem|Mux38~2_combout ),
	.dataf(!\regmem|Mux38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux38~4 .extended_lut = "off";
defparam \regmem|Mux38~4 .lut_mask = 64'h0123456789ABCDEF;
defparam \regmem|Mux38~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N33
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[25]~7 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[25]~7_combout  = ( \regmem|Mux38~4_combout  & ( !\control|in2Mux~combout  & ( (\regmem|Mux38~9_combout ) # (\intMem|instruction[25]~DUPLICATE_q ) ) ) ) # ( !\regmem|Mux38~4_combout  & ( !\control|in2Mux~combout  & ( 
// (!\intMem|instruction[25]~DUPLICATE_q  & \regmem|Mux38~9_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction[25]~DUPLICATE_q ),
	.datad(!\regmem|Mux38~9_combout ),
	.datae(!\regmem|Mux38~4_combout ),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[25]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[25]~7 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[25]~7 .lut_mask = 64'h00F00FFF00000000;
defparam \ulaIn2|ulaIn2MuxOut[25]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N18
cyclonev_lcell_comb \ula|Mux6~4 (
// Equation(s):
// \ula|Mux6~4_combout  = ( \control|aluOp [1] & ( \ulaIn2|ulaIn2MuxOut[25]~7_combout  & ( (!\control|aluOp [0] & ((!\control|aluOp [2] & ((!\ulaIn1|ulaIn1MuxOut [25]))) # (\control|aluOp [2] & (\ulaIn1|ulaIn1MuxOut [9])))) ) ) ) # ( !\control|aluOp [1] & ( 
// \ulaIn2|ulaIn2MuxOut[25]~7_combout  & ( (!\control|aluOp [2] & ((\control|aluOp [0]) # (\ulaIn1|ulaIn1MuxOut [25]))) ) ) ) # ( \control|aluOp [1] & ( !\ulaIn2|ulaIn2MuxOut[25]~7_combout  & ( (!\control|aluOp [2] & ((!\ulaIn1|ulaIn1MuxOut [25] $ 
// (!\control|aluOp [0])))) # (\control|aluOp [2] & (\ulaIn1|ulaIn1MuxOut [9] & ((!\control|aluOp [0])))) ) ) ) # ( !\control|aluOp [1] & ( !\ulaIn2|ulaIn2MuxOut[25]~7_combout  & ( (!\control|aluOp [2] & (\ulaIn1|ulaIn1MuxOut [25] & \control|aluOp [0])) ) ) 
// )

	.dataa(!\control|aluOp [2]),
	.datab(!\ulaIn1|ulaIn1MuxOut [9]),
	.datac(!\ulaIn1|ulaIn1MuxOut [25]),
	.datad(!\control|aluOp [0]),
	.datae(!\control|aluOp [1]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[25]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~4 .extended_lut = "off";
defparam \ula|Mux6~4 .lut_mask = 64'h000A1BA00AAAB100;
defparam \ula|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N30
cyclonev_lcell_comb \ula|Mux6~8 (
// Equation(s):
// \ula|Mux6~8_combout  = ( \ula|LessThan0~53_combout  & ( \ula|LessThan0~52_combout  & ( (!\ula|Mux14~0_combout  & !\ula|Mux6~4_combout ) ) ) ) # ( !\ula|LessThan0~53_combout  & ( \ula|LessThan0~52_combout  & ( (!\ula|Mux14~0_combout  & !\ula|Mux6~4_combout 
// ) ) ) ) # ( \ula|LessThan0~53_combout  & ( !\ula|LessThan0~52_combout  & ( (!\ula|Mux14~0_combout  & !\ula|Mux6~4_combout ) ) ) ) # ( !\ula|LessThan0~53_combout  & ( !\ula|LessThan0~52_combout  & ( (!\ula|Mux6~4_combout  & ((!\ula|LessThan0~54_combout ) # 
// (!\ula|Mux14~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\ula|LessThan0~54_combout ),
	.datac(!\ula|Mux14~0_combout ),
	.datad(!\ula|Mux6~4_combout ),
	.datae(!\ula|LessThan0~53_combout ),
	.dataf(!\ula|LessThan0~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~8 .extended_lut = "off";
defparam \ula|Mux6~8 .lut_mask = 64'hFC00F000F000F000;
defparam \ula|Mux6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N15
cyclonev_lcell_comb \regmem|Mux59~8 (
// Equation(s):
// \regmem|Mux59~8_combout  = ( \regmem|regMemory[10][4]~q  & ( \regmem|regMemory[8][4]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q ) # ((!\intMem|instruction [22] & (\regmem|regMemory[9][4]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[11][4]~q 
// )))) ) ) ) # ( !\regmem|regMemory[10][4]~q  & ( \regmem|regMemory[8][4]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (((!\intMem|instruction [22])))) # (\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction [22] & (\regmem|regMemory[9][4]~q )) 
// # (\intMem|instruction [22] & ((\regmem|regMemory[11][4]~q ))))) ) ) ) # ( \regmem|regMemory[10][4]~q  & ( !\regmem|regMemory[8][4]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (((\intMem|instruction [22])))) # (\intMem|instruction[21]~DUPLICATE_q  & 
// ((!\intMem|instruction [22] & (\regmem|regMemory[9][4]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[11][4]~q ))))) ) ) ) # ( !\regmem|regMemory[10][4]~q  & ( !\regmem|regMemory[8][4]~q  & ( (\intMem|instruction[21]~DUPLICATE_q  & 
// ((!\intMem|instruction [22] & (\regmem|regMemory[9][4]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[11][4]~q ))))) ) ) )

	.dataa(!\regmem|regMemory[9][4]~q ),
	.datab(!\intMem|instruction[21]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[11][4]~q ),
	.datad(!\intMem|instruction [22]),
	.datae(!\regmem|regMemory[10][4]~q ),
	.dataf(!\regmem|regMemory[8][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux59~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux59~8 .extended_lut = "off";
defparam \regmem|Mux59~8 .lut_mask = 64'h110311CFDD03DDCF;
defparam \regmem|Mux59~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N27
cyclonev_lcell_comb \regmem|Mux59~9 (
// Equation(s):
// \regmem|Mux59~9_combout  = ( \intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[15][4]~q  ) ) ) # ( !\intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[13][4]~q  ) ) ) # ( 
// \intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[14][4]~q  ) ) ) # ( !\intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[12][4]~q  ) ) )

	.dataa(!\regmem|regMemory[13][4]~q ),
	.datab(!\regmem|regMemory[12][4]~q ),
	.datac(!\regmem|regMemory[14][4]~q ),
	.datad(!\regmem|regMemory[15][4]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux59~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux59~9 .extended_lut = "off";
defparam \regmem|Mux59~9 .lut_mask = 64'h33330F0F555500FF;
defparam \regmem|Mux59~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N6
cyclonev_lcell_comb \regmem|Mux59~10 (
// Equation(s):
// \regmem|Mux59~10_combout  = ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|Mux59~9_combout  & ( (!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux59~8_combout ) # (\intMem|instruction[23]~DUPLICATE_q ))) ) ) ) # ( 
// \intMem|instruction[24]~DUPLICATE_q  & ( !\regmem|Mux59~9_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (!\intMem|instruction[25]~DUPLICATE_q  & \regmem|Mux59~8_combout )) ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction[23]~DUPLICATE_q ),
	.datac(!\intMem|instruction[25]~DUPLICATE_q ),
	.datad(!\regmem|Mux59~8_combout ),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\regmem|Mux59~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux59~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux59~10 .extended_lut = "off";
defparam \regmem|Mux59~10 .lut_mask = 64'h000000C0000030F0;
defparam \regmem|Mux59~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N33
cyclonev_lcell_comb \regmem|Mux59~5 (
// Equation(s):
// \regmem|Mux59~5_combout  = ( \intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[7][4]~q  ) ) ) # ( !\intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[5][4]~q  ) ) ) # ( 
// \intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[6][4]~q  ) ) ) # ( !\intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[4][4]~q  ) ) )

	.dataa(!\regmem|regMemory[5][4]~q ),
	.datab(!\regmem|regMemory[7][4]~q ),
	.datac(!\regmem|regMemory[6][4]~q ),
	.datad(!\regmem|regMemory[4][4]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux59~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux59~5 .extended_lut = "off";
defparam \regmem|Mux59~5 .lut_mask = 64'h00FF0F0F55553333;
defparam \regmem|Mux59~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N12
cyclonev_lcell_comb \regmem|Mux59~6 (
// Equation(s):
// \regmem|Mux59~6_combout  = ( \intMem|instruction [22] & ( !\intMem|instruction [23] & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[2][4]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[3][4]~q )) ) ) ) # ( 
// !\intMem|instruction [22] & ( !\intMem|instruction [23] & ( (\regmem|regMemory[1][4]~q  & \intMem|instruction[21]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[3][4]~q ),
	.datab(!\regmem|regMemory[1][4]~q ),
	.datac(!\intMem|instruction[21]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[2][4]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux59~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux59~6 .extended_lut = "off";
defparam \regmem|Mux59~6 .lut_mask = 64'h030305F500000000;
defparam \regmem|Mux59~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N3
cyclonev_lcell_comb \regmem|Mux59~7 (
// Equation(s):
// \regmem|Mux59~7_combout  = ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|Mux59~6_combout  & ( !\intMem|instruction [25] ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( !\regmem|Mux59~6_combout  & ( (!\intMem|instruction [25] & 
// (\intMem|instruction[23]~DUPLICATE_q  & \regmem|Mux59~5_combout )) ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction [25]),
	.datac(!\intMem|instruction[23]~DUPLICATE_q ),
	.datad(!\regmem|Mux59~5_combout ),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\regmem|Mux59~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux59~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux59~7 .extended_lut = "off";
defparam \regmem|Mux59~7 .lut_mask = 64'h000C0000CCCC0000;
defparam \regmem|Mux59~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N3
cyclonev_lcell_comb \regmem|Mux59~11 (
// Equation(s):
// \regmem|Mux59~11_combout  = ( \regmem|Mux59~4_combout  & ( ((\regmem|Mux59~7_combout ) # (\intMem|instruction[25]~DUPLICATE_q )) # (\regmem|Mux59~10_combout ) ) ) # ( !\regmem|Mux59~4_combout  & ( (\regmem|Mux59~7_combout ) # (\regmem|Mux59~10_combout ) ) 
// )

	.dataa(!\regmem|Mux59~10_combout ),
	.datab(gnd),
	.datac(!\intMem|instruction[25]~DUPLICATE_q ),
	.datad(!\regmem|Mux59~7_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux59~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux59~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux59~11 .extended_lut = "off";
defparam \regmem|Mux59~11 .lut_mask = 64'h55FF55FF5FFF5FFF;
defparam \regmem|Mux59~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N24
cyclonev_lcell_comb \ula|Mux5~1 (
// Equation(s):
// \ula|Mux5~1_combout  = ( \control|in2Mux~combout  & ( (!\intMem|instruction [10] & !\intMem|instruction [8]) ) ) # ( !\control|in2Mux~combout  & ( (!\regmem|Mux59~11_combout  & !\regmem|Mux60~11_combout ) ) )

	.dataa(!\regmem|Mux59~11_combout ),
	.datab(!\intMem|instruction [10]),
	.datac(!\intMem|instruction [8]),
	.datad(!\regmem|Mux60~11_combout ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~1 .extended_lut = "off";
defparam \ula|Mux5~1 .lut_mask = 64'hAA00AA00C0C0C0C0;
defparam \ula|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N30
cyclonev_lcell_comb \ula|Mux5~4 (
// Equation(s):
// \ula|Mux5~4_combout  = ( \ula|ShiftLeft0~13_combout  & ( (\ula|Mux30~6_combout  & (\ula|ShiftLeft0~6_combout  & (\ula|Mux5~1_combout  & !\ula|ShiftLeft0~14_combout ))) ) )

	.dataa(!\ula|Mux30~6_combout ),
	.datab(!\ula|ShiftLeft0~6_combout ),
	.datac(!\ula|Mux5~1_combout ),
	.datad(!\ula|ShiftLeft0~14_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~4 .extended_lut = "off";
defparam \ula|Mux5~4 .lut_mask = 64'h0000000001000100;
defparam \ula|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N24
cyclonev_lcell_comb \ula|ShiftRight0~11 (
// Equation(s):
// \ula|ShiftRight0~11_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [29])) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  
// & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [31])) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [30]))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [29]),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ulaIn1|ulaIn1MuxOut [30]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~11 .extended_lut = "off";
defparam \ula|ShiftRight0~11 .lut_mask = 64'h330F330F33553355;
defparam \ula|ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N39
cyclonev_lcell_comb \ula|ShiftRight1~12 (
// Equation(s):
// \ula|ShiftRight1~12_combout  = ( \ula|ShiftRight0~11_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~12_combout ) ) ) # ( !\ula|ShiftRight0~11_combout  & ( (\ula|ShiftRight0~12_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|ShiftRight0~12_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~12 .extended_lut = "off";
defparam \ula|ShiftRight1~12 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ula|ShiftRight1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N27
cyclonev_lcell_comb \ula|ShiftRight1~0 (
// Equation(s):
// \ula|ShiftRight1~0_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [29])) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & 
// ( (\ulaIn1|ulaIn1MuxOut [30] & \ulaIn2|ulaIn2MuxOut[1]~2_combout ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [29]),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ulaIn1|ulaIn1MuxOut [30]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~0 .extended_lut = "off";
defparam \ula|ShiftRight1~0 .lut_mask = 64'h000F000F33553355;
defparam \ula|ShiftRight1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N57
cyclonev_lcell_comb \ula|ShiftRight1~13 (
// Equation(s):
// \ula|ShiftRight1~13_combout  = ( \ula|ShiftRight0~12_combout  & ( (\ula|ShiftRight1~0_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) ) # ( !\ula|ShiftRight0~12_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ula|ShiftRight1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(!\ula|ShiftRight1~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~13 .extended_lut = "off";
defparam \ula|ShiftRight1~13 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ula|ShiftRight1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N42
cyclonev_lcell_comb \ula|ShiftLeft0~15 (
// Equation(s):
// \ula|ShiftLeft0~15_combout  = ( \ula|ShiftLeft0~13_combout  & ( (!\ula|ShiftLeft0~14_combout  & \ula|ShiftLeft0~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|ShiftLeft0~14_combout ),
	.datad(!\ula|ShiftLeft0~6_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~15 .extended_lut = "off";
defparam \ula|ShiftLeft0~15 .lut_mask = 64'h0000000000F000F0;
defparam \ula|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N6
cyclonev_lcell_comb \ula|Mux6~5 (
// Equation(s):
// \ula|Mux6~5_combout  = ( !\control|aluOp [0] & ( \ula|ShiftLeft0~15_combout  & ( (!\control|aluOp [2] & (\control|aluOp [1] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ulaIn2|ulaIn2MuxOut[3]~3_combout ))) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\control|aluOp [0]),
	.dataf(!\ula|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~5 .extended_lut = "off";
defparam \ula|Mux6~5 .lut_mask = 64'h0000000000200000;
defparam \ula|Mux6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N57
cyclonev_lcell_comb \ula|Mux6~6 (
// Equation(s):
// \ula|Mux6~6_combout  = ( \ula|Mux6~5_combout  & ( (!\control|aluOp [3] & ((!\ula|Mux5~4_combout  & (\ula|ShiftRight1~12_combout )) # (\ula|Mux5~4_combout  & ((\ula|ShiftRight1~13_combout ))))) ) ) # ( !\ula|Mux6~5_combout  & ( (!\control|aluOp [3] & 
// (\ula|Mux5~4_combout  & \ula|ShiftRight1~13_combout )) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux5~4_combout ),
	.datac(!\ula|ShiftRight1~12_combout ),
	.datad(!\ula|ShiftRight1~13_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~6 .extended_lut = "off";
defparam \ula|Mux6~6 .lut_mask = 64'h00220022082A082A;
defparam \ula|Mux6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N36
cyclonev_lcell_comb \ula|Mux6~0 (
// Equation(s):
// \ula|Mux6~0_combout  = ( \ula|ShiftLeft0~14_combout  & ( \ula|ShiftLeft0~13_combout  & ( !\control|aluOp [3] ) ) ) # ( !\ula|ShiftLeft0~14_combout  & ( \ula|ShiftLeft0~13_combout  & ( (!\control|aluOp [3] & ((!\ula|Mux30~6_combout ) # 
// ((!\ula|Mux5~1_combout ) # (!\ula|ShiftLeft0~6_combout )))) ) ) ) # ( \ula|ShiftLeft0~14_combout  & ( !\ula|ShiftLeft0~13_combout  & ( !\control|aluOp [3] ) ) ) # ( !\ula|ShiftLeft0~14_combout  & ( !\ula|ShiftLeft0~13_combout  & ( !\control|aluOp [3] ) ) 
// )

	.dataa(!\ula|Mux30~6_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux5~1_combout ),
	.datad(!\ula|ShiftLeft0~6_combout ),
	.datae(!\ula|ShiftLeft0~14_combout ),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~0 .extended_lut = "off";
defparam \ula|Mux6~0 .lut_mask = 64'hCCCCCCCCCCC8CCCC;
defparam \ula|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N42
cyclonev_lcell_comb \ula|Mux5~3 (
// Equation(s):
// \ula|Mux5~3_combout  = ( \control|aluOp [0] & ( \ula|ShiftLeft0~15_combout  & ( (\control|aluOp [2] & (((!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\control|aluOp [1]))) ) ) ) # ( !\control|aluOp [0] & ( 
// \ula|ShiftLeft0~15_combout  & ( (!\control|aluOp [2] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \control|aluOp [1]))) # (\control|aluOp [2] & (((!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ulaIn2|ulaIn2MuxOut[3]~3_combout )) 
// # (\control|aluOp [1]))) ) ) ) # ( \control|aluOp [0] & ( !\ula|ShiftLeft0~15_combout  & ( (\control|aluOp [2] & \control|aluOp [1]) ) ) ) # ( !\control|aluOp [0] & ( !\ula|ShiftLeft0~15_combout  & ( (\control|aluOp [2] & \control|aluOp [1]) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [1]),
	.datae(!\control|aluOp [0]),
	.dataf(!\ula|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~3 .extended_lut = "off";
defparam \ula|Mux5~3 .lut_mask = 64'h000F000F022F020F;
defparam \ula|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N24
cyclonev_lcell_comb \ula|Mux5~2 (
// Equation(s):
// \ula|Mux5~2_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \ula|ShiftLeft0~15_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\control|aluOp [1] & (!\control|aluOp [2] & !\control|aluOp [0]))) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & 
// (!\control|aluOp [1] & ((\control|aluOp [0]) # (\control|aluOp [2])))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \ula|ShiftLeft0~15_combout  & ( (!\control|aluOp [1] & ((\control|aluOp [0]) # (\control|aluOp [2]))) ) ) ) # ( 
// \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( !\ula|ShiftLeft0~15_combout  & ( (!\control|aluOp [1] & \control|aluOp [2]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( !\ula|ShiftLeft0~15_combout  & ( (!\control|aluOp [1] & \control|aluOp [2]) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\control|aluOp [1]),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [0]),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.dataf(!\ula|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~2 .extended_lut = "off";
defparam \ula|Mux5~2 .lut_mask = 64'h0C0C0C0C0CCC2444;
defparam \ula|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N9
cyclonev_lcell_comb \ula|Add0~170 (
// Equation(s):
// \ula|Add0~170_combout  = ( \ulaIn1|ulaIn1MuxOut [25] & ( !\control|aluOp [0] ) ) # ( !\ulaIn1|ulaIn1MuxOut [25] & ( \control|aluOp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~170 .extended_lut = "off";
defparam \ula|Add0~170 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ula|Add0~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N9
cyclonev_lcell_comb \ula|ShiftLeft0~24 (
// Equation(s):
// \ula|ShiftLeft0~24_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [2] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [3]),
	.datab(!\ulaIn1|ulaIn1MuxOut [4]),
	.datac(!\ulaIn1|ulaIn1MuxOut [5]),
	.datad(!\ulaIn1|ulaIn1MuxOut [2]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~24 .extended_lut = "off";
defparam \ula|ShiftLeft0~24 .lut_mask = 64'h00FF555533330F0F;
defparam \ula|ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N24
cyclonev_lcell_comb \ula|ShiftLeft0~32 (
// Equation(s):
// \ula|ShiftLeft0~32_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [6]),
	.datab(!\ulaIn1|ulaIn1MuxOut [9]),
	.datac(!\ulaIn1|ulaIn1MuxOut [8]),
	.datad(!\ulaIn1|ulaIn1MuxOut [7]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~32 .extended_lut = "off";
defparam \ula|ShiftLeft0~32 .lut_mask = 64'h555500FF0F0F3333;
defparam \ula|ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N30
cyclonev_lcell_comb \ula|ShiftLeft0~40 (
// Equation(s):
// \ula|ShiftLeft0~40_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [13] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [12] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [10]),
	.datab(!\ulaIn1|ulaIn1MuxOut [12]),
	.datac(!\ulaIn1|ulaIn1MuxOut [11]),
	.datad(!\ulaIn1|ulaIn1MuxOut [13]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~40 .extended_lut = "off";
defparam \ula|ShiftLeft0~40 .lut_mask = 64'h55550F0F333300FF;
defparam \ula|ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N18
cyclonev_lcell_comb \ula|ShiftLeft0~48 (
// Equation(s):
// \ula|ShiftLeft0~48_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [15] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [14] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [15]),
	.datab(!\ulaIn1|ulaIn1MuxOut [16]),
	.datac(!\ulaIn1|ulaIn1MuxOut [17]),
	.datad(!\ulaIn1|ulaIn1MuxOut [14]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~48 .extended_lut = "off";
defparam \ula|ShiftLeft0~48 .lut_mask = 64'h00FF555533330F0F;
defparam \ula|ShiftLeft0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N12
cyclonev_lcell_comb \ula|Mux14~1 (
// Equation(s):
// \ula|Mux14~1_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftLeft0~48_combout  & ( (\ula|ShiftLeft0~32_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftLeft0~48_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~24_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~40_combout ))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftLeft0~48_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftLeft0~32_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftLeft0~48_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~24_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~40_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ula|ShiftLeft0~24_combout ),
	.datac(!\ula|ShiftLeft0~32_combout ),
	.datad(!\ula|ShiftLeft0~40_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.dataf(!\ula|ShiftLeft0~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~1 .extended_lut = "off";
defparam \ula|Mux14~1 .lut_mask = 64'h22770A0A22775F5F;
defparam \ula|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N51
cyclonev_lcell_comb \ula|Mux14~2 (
// Equation(s):
// \ula|Mux14~2_combout  = ( \ula|Mux3~1_combout  & ( ((\ula|Mux5~0_combout  & \ulaIn1|ulaIn1MuxOut [31])) # (\ula|Mux14~1_combout ) ) ) # ( !\ula|Mux3~1_combout  & ( (\ula|Mux5~0_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) )

	.dataa(!\ula|Mux5~0_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|Mux14~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~2 .extended_lut = "off";
defparam \ula|Mux14~2 .lut_mask = 64'h111111111F1F1F1F;
defparam \ula|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N3
cyclonev_lcell_comb \ula|ShiftLeft0~18 (
// Equation(s):
// \ula|ShiftLeft0~18_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [1] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [0] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [1]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~18 .extended_lut = "off";
defparam \ula|ShiftLeft0~18 .lut_mask = 64'h00000000555500FF;
defparam \ula|ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N21
cyclonev_lcell_comb \ula|Mux11~3 (
// Equation(s):
// \ula|Mux11~3_combout  = ( \ula|ShiftLeft0~6_combout  & ( (\ula|Mux30~6_combout  & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\ula|ShiftLeft0~14_combout  & \ula|ShiftLeft0~13_combout ))) ) )

	.dataa(!\ula|Mux30~6_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|ShiftLeft0~14_combout ),
	.datad(!\ula|ShiftLeft0~13_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~3 .extended_lut = "off";
defparam \ula|Mux11~3 .lut_mask = 64'h0000000000400040;
defparam \ula|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N18
cyclonev_lcell_comb \ula|Mux2~0 (
// Equation(s):
// \ula|Mux2~0_combout  = ( !\ula|Mux11~3_combout  & ( (!\control|aluOp [3] & (\ula|Mux11~6_combout  & !\ula|Mux11~4_combout )) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux11~6_combout ),
	.datac(!\ula|Mux11~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~0 .extended_lut = "off";
defparam \ula|Mux2~0 .lut_mask = 64'h2020202000000000;
defparam \ula|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N47
dffeas \regmem|regMemory[17][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N15
cyclonev_lcell_comb \regmem|regMemory[21][17]~feeder (
// Equation(s):
// \regmem|regMemory[21][17]~feeder_combout  = ( \memToRegMux|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[21][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[21][17]~feeder .extended_lut = "off";
defparam \regmem|regMemory[21][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[21][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N17
dffeas \regmem|regMemory[21][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[21][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N38
dffeas \regmem|regMemory[29][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N57
cyclonev_lcell_comb \regmem|Mux46~1 (
// Equation(s):
// \regmem|Mux46~1_combout  = ( \intMem|instruction [24] & ( \intMem|instruction [23] & ( \regmem|regMemory[29][17]~q  ) ) ) # ( !\intMem|instruction [24] & ( \intMem|instruction [23] & ( \regmem|regMemory[21][17]~q  ) ) ) # ( \intMem|instruction [24] & ( 
// !\intMem|instruction [23] & ( \regmem|regMemory[25][17]~q  ) ) ) # ( !\intMem|instruction [24] & ( !\intMem|instruction [23] & ( \regmem|regMemory[17][17]~q  ) ) )

	.dataa(!\regmem|regMemory[25][17]~q ),
	.datab(!\regmem|regMemory[17][17]~q ),
	.datac(!\regmem|regMemory[21][17]~q ),
	.datad(!\regmem|regMemory[29][17]~q ),
	.datae(!\intMem|instruction [24]),
	.dataf(!\intMem|instruction [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux46~1 .extended_lut = "off";
defparam \regmem|Mux46~1 .lut_mask = 64'h333355550F0F00FF;
defparam \regmem|Mux46~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N32
dffeas \regmem|regMemory[31][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N40
dffeas \regmem|regMemory[19][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N2
dffeas \regmem|regMemory[27][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N57
cyclonev_lcell_comb \regmem|regMemory[23][17]~feeder (
// Equation(s):
// \regmem|regMemory[23][17]~feeder_combout  = ( \memToRegMux|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[23][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[23][17]~feeder .extended_lut = "off";
defparam \regmem|regMemory[23][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[23][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N58
dffeas \regmem|regMemory[23][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[23][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N3
cyclonev_lcell_comb \regmem|Mux46~3 (
// Equation(s):
// \regmem|Mux46~3_combout  = ( \regmem|regMemory[23][17]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction [23] & ((\regmem|regMemory[27][17]~q ))) # (\intMem|instruction [23] & (\regmem|regMemory[31][17]~q )) ) ) ) # ( 
// !\regmem|regMemory[23][17]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction [23] & ((\regmem|regMemory[27][17]~q ))) # (\intMem|instruction [23] & (\regmem|regMemory[31][17]~q )) ) ) ) # ( \regmem|regMemory[23][17]~q  & ( 
// !\intMem|instruction[24]~DUPLICATE_q  & ( (\regmem|regMemory[19][17]~q ) # (\intMem|instruction [23]) ) ) ) # ( !\regmem|regMemory[23][17]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction [23] & \regmem|regMemory[19][17]~q ) ) ) )

	.dataa(!\intMem|instruction [23]),
	.datab(!\regmem|regMemory[31][17]~q ),
	.datac(!\regmem|regMemory[19][17]~q ),
	.datad(!\regmem|regMemory[27][17]~q ),
	.datae(!\regmem|regMemory[23][17]~q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux46~3 .extended_lut = "off";
defparam \regmem|Mux46~3 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \regmem|Mux46~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N50
dffeas \regmem|regMemory[18][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N29
dffeas \regmem|regMemory[22][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N3
cyclonev_lcell_comb \regmem|regMemory[30][17]~feeder (
// Equation(s):
// \regmem|regMemory[30][17]~feeder_combout  = ( \memToRegMux|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[30][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[30][17]~feeder .extended_lut = "off";
defparam \regmem|regMemory[30][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[30][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N5
dffeas \regmem|regMemory[30][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[30][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N20
dffeas \regmem|regMemory[26][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N21
cyclonev_lcell_comb \regmem|Mux46~2 (
// Equation(s):
// \regmem|Mux46~2_combout  = ( \intMem|instruction [23] & ( \intMem|instruction [24] & ( \regmem|regMemory[30][17]~q  ) ) ) # ( !\intMem|instruction [23] & ( \intMem|instruction [24] & ( \regmem|regMemory[26][17]~q  ) ) ) # ( \intMem|instruction [23] & ( 
// !\intMem|instruction [24] & ( \regmem|regMemory[22][17]~q  ) ) ) # ( !\intMem|instruction [23] & ( !\intMem|instruction [24] & ( \regmem|regMemory[18][17]~q  ) ) )

	.dataa(!\regmem|regMemory[18][17]~q ),
	.datab(!\regmem|regMemory[22][17]~q ),
	.datac(!\regmem|regMemory[30][17]~q ),
	.datad(!\regmem|regMemory[26][17]~q ),
	.datae(!\intMem|instruction [23]),
	.dataf(!\intMem|instruction [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux46~2 .extended_lut = "off";
defparam \regmem|Mux46~2 .lut_mask = 64'h5555333300FF0F0F;
defparam \regmem|Mux46~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y11_N18
cyclonev_lcell_comb \regmem|regMemory[16][17]~feeder (
// Equation(s):
// \regmem|regMemory[16][17]~feeder_combout  = ( \memToRegMux|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[16][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[16][17]~feeder .extended_lut = "off";
defparam \regmem|regMemory[16][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[16][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y11_N20
dffeas \regmem|regMemory[16][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[16][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N32
dffeas \regmem|regMemory[28][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y11_N6
cyclonev_lcell_comb \regmem|regMemory[24][17]~feeder (
// Equation(s):
// \regmem|regMemory[24][17]~feeder_combout  = ( \memToRegMux|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[24][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[24][17]~feeder .extended_lut = "off";
defparam \regmem|regMemory[24][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[24][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y11_N8
dffeas \regmem|regMemory[24][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[24][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N27
cyclonev_lcell_comb \regmem|regMemory[20][17]~feeder (
// Equation(s):
// \regmem|regMemory[20][17]~feeder_combout  = ( \memToRegMux|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[20][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[20][17]~feeder .extended_lut = "off";
defparam \regmem|regMemory[20][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[20][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N29
dffeas \regmem|regMemory[20][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[20][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y11_N48
cyclonev_lcell_comb \regmem|Mux46~0 (
// Equation(s):
// \regmem|Mux46~0_combout  = ( \intMem|instruction [24] & ( \regmem|regMemory[20][17]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[24][17]~q ))) # (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[28][17]~q )) ) ) ) # ( 
// !\intMem|instruction [24] & ( \regmem|regMemory[20][17]~q  & ( (\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[16][17]~q ) ) ) ) # ( \intMem|instruction [24] & ( !\regmem|regMemory[20][17]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & 
// ((\regmem|regMemory[24][17]~q ))) # (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[28][17]~q )) ) ) ) # ( !\intMem|instruction [24] & ( !\regmem|regMemory[20][17]~q  & ( (\regmem|regMemory[16][17]~q  & !\intMem|instruction[23]~DUPLICATE_q ) ) 
// ) )

	.dataa(!\regmem|regMemory[16][17]~q ),
	.datab(!\regmem|regMemory[28][17]~q ),
	.datac(!\intMem|instruction[23]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[24][17]~q ),
	.datae(!\intMem|instruction [24]),
	.dataf(!\regmem|regMemory[20][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux46~0 .extended_lut = "off";
defparam \regmem|Mux46~0 .lut_mask = 64'h505003F35F5F03F3;
defparam \regmem|Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N27
cyclonev_lcell_comb \regmem|Mux46~4 (
// Equation(s):
// \regmem|Mux46~4_combout  = ( \regmem|Mux46~2_combout  & ( \regmem|Mux46~0_combout  & ( (!\intMem|instruction [21]) # ((!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|Mux46~1_combout )) # (\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|Mux46~3_combout 
// )))) ) ) ) # ( !\regmem|Mux46~2_combout  & ( \regmem|Mux46~0_combout  & ( (!\intMem|instruction[22]~DUPLICATE_q  & (((!\intMem|instruction [21])) # (\regmem|Mux46~1_combout ))) # (\intMem|instruction[22]~DUPLICATE_q  & (((\intMem|instruction [21] & 
// \regmem|Mux46~3_combout )))) ) ) ) # ( \regmem|Mux46~2_combout  & ( !\regmem|Mux46~0_combout  & ( (!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|Mux46~1_combout  & (\intMem|instruction [21]))) # (\intMem|instruction[22]~DUPLICATE_q  & 
// (((!\intMem|instruction [21]) # (\regmem|Mux46~3_combout )))) ) ) ) # ( !\regmem|Mux46~2_combout  & ( !\regmem|Mux46~0_combout  & ( (\intMem|instruction [21] & ((!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|Mux46~1_combout )) # 
// (\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|Mux46~3_combout ))))) ) ) )

	.dataa(!\intMem|instruction[22]~DUPLICATE_q ),
	.datab(!\regmem|Mux46~1_combout ),
	.datac(!\intMem|instruction [21]),
	.datad(!\regmem|Mux46~3_combout ),
	.datae(!\regmem|Mux46~2_combout ),
	.dataf(!\regmem|Mux46~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux46~4 .extended_lut = "off";
defparam \regmem|Mux46~4 .lut_mask = 64'h02075257A2A7F2F7;
defparam \regmem|Mux46~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N3
cyclonev_lcell_comb \ula|Add0~162 (
// Equation(s):
// \ula|Add0~162_combout  = ( \ulaIn1|ulaIn1MuxOut [17] & ( !\control|aluOp [0] ) ) # ( !\ulaIn1|ulaIn1MuxOut [17] & ( \control|aluOp [0] ) )

	.dataa(!\control|aluOp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~162 .extended_lut = "off";
defparam \ula|Add0~162 .lut_mask = 64'h55555555AAAAAAAA;
defparam \ula|Add0~162 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N5
dffeas \regmem|regMemory[14][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N32
dffeas \regmem|regMemory[13][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N41
dffeas \regmem|regMemory[12][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y13_N36
cyclonev_lcell_comb \regmem|regMemory[15][17]~feeder (
// Equation(s):
// \regmem|regMemory[15][17]~feeder_combout  = ( \memToRegMux|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[15][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[15][17]~feeder .extended_lut = "off";
defparam \regmem|regMemory[15][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[15][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y13_N38
dffeas \regmem|regMemory[15][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[15][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N33
cyclonev_lcell_comb \regmem|Mux46~6 (
// Equation(s):
// \regmem|Mux46~6_combout  = ( \regmem|regMemory[15][17]~q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( (\intMem|instruction [21]) # (\regmem|regMemory[14][17]~q ) ) ) ) # ( !\regmem|regMemory[15][17]~q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( 
// (\regmem|regMemory[14][17]~q  & !\intMem|instruction [21]) ) ) ) # ( \regmem|regMemory[15][17]~q  & ( !\intMem|instruction[22]~DUPLICATE_q  & ( (!\intMem|instruction [21] & ((\regmem|regMemory[12][17]~q ))) # (\intMem|instruction [21] & 
// (\regmem|regMemory[13][17]~q )) ) ) ) # ( !\regmem|regMemory[15][17]~q  & ( !\intMem|instruction[22]~DUPLICATE_q  & ( (!\intMem|instruction [21] & ((\regmem|regMemory[12][17]~q ))) # (\intMem|instruction [21] & (\regmem|regMemory[13][17]~q )) ) ) )

	.dataa(!\regmem|regMemory[14][17]~q ),
	.datab(!\regmem|regMemory[13][17]~q ),
	.datac(!\intMem|instruction [21]),
	.datad(!\regmem|regMemory[12][17]~q ),
	.datae(!\regmem|regMemory[15][17]~q ),
	.dataf(!\intMem|instruction[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux46~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux46~6 .extended_lut = "off";
defparam \regmem|Mux46~6 .lut_mask = 64'h03F303F350505F5F;
defparam \regmem|Mux46~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N51
cyclonev_lcell_comb \regmem|regMemory[2][17]~feeder (
// Equation(s):
// \regmem|regMemory[2][17]~feeder_combout  = \memToRegMux|Mux17~0_combout 

	.dataa(!\memToRegMux|Mux17~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[2][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[2][17]~feeder .extended_lut = "off";
defparam \regmem|regMemory[2][17]~feeder .lut_mask = 64'h5555555555555555;
defparam \regmem|regMemory[2][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N53
dffeas \regmem|regMemory[2][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[2][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N11
dffeas \regmem|regMemory[1][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N20
dffeas \regmem|regMemory[3][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N21
cyclonev_lcell_comb \regmem|Mux46~8 (
// Equation(s):
// \regmem|Mux46~8_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( \regmem|regMemory[3][17]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( 
// \regmem|regMemory[2][17]~q  ) ) ) # ( \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction[22]~DUPLICATE_q  & ( \regmem|regMemory[1][17]~q  ) ) )

	.dataa(!\regmem|regMemory[2][17]~q ),
	.datab(gnd),
	.datac(!\regmem|regMemory[1][17]~q ),
	.datad(!\regmem|regMemory[3][17]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux46~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux46~8 .extended_lut = "off";
defparam \regmem|Mux46~8 .lut_mask = 64'h00000F0F555500FF;
defparam \regmem|Mux46~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N44
dffeas \regmem|regMemory[7][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N26
dffeas \regmem|regMemory[6][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N39
cyclonev_lcell_comb \regmem|regMemory[4][17]~feeder (
// Equation(s):
// \regmem|regMemory[4][17]~feeder_combout  = ( \memToRegMux|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[4][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[4][17]~feeder .extended_lut = "off";
defparam \regmem|regMemory[4][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[4][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N41
dffeas \regmem|regMemory[4][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[4][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N20
dffeas \regmem|regMemory[5][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N21
cyclonev_lcell_comb \regmem|Mux46~7 (
// Equation(s):
// \regmem|Mux46~7_combout  = ( \intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[7][17]~q  ) ) ) # ( !\intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[5][17]~q  ) ) ) # ( 
// \intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[6][17]~q  ) ) ) # ( !\intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[4][17]~q  ) ) )

	.dataa(!\regmem|regMemory[7][17]~q ),
	.datab(!\regmem|regMemory[6][17]~q ),
	.datac(!\regmem|regMemory[4][17]~q ),
	.datad(!\regmem|regMemory[5][17]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux46~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux46~7 .extended_lut = "off";
defparam \regmem|Mux46~7 .lut_mask = 64'h0F0F333300FF5555;
defparam \regmem|Mux46~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y9_N38
dffeas \regmem|regMemory[11][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N42
cyclonev_lcell_comb \regmem|regMemory[10][17]~feeder (
// Equation(s):
// \regmem|regMemory[10][17]~feeder_combout  = \memToRegMux|Mux17~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux17~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[10][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[10][17]~feeder .extended_lut = "off";
defparam \regmem|regMemory[10][17]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[10][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y9_N44
dffeas \regmem|regMemory[10][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[10][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N18
cyclonev_lcell_comb \regmem|regMemory[8][17]~feeder (
// Equation(s):
// \regmem|regMemory[8][17]~feeder_combout  = ( \memToRegMux|Mux17~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[8][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[8][17]~feeder .extended_lut = "off";
defparam \regmem|regMemory[8][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[8][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N19
dffeas \regmem|regMemory[8][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[8][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N50
dffeas \regmem|regMemory[9][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N27
cyclonev_lcell_comb \regmem|Mux46~5 (
// Equation(s):
// \regmem|Mux46~5_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[11][17]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[10][17]~q  ) ) ) # ( 
// \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[9][17]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[8][17]~q  ) ) )

	.dataa(!\regmem|regMemory[11][17]~q ),
	.datab(!\regmem|regMemory[10][17]~q ),
	.datac(!\regmem|regMemory[8][17]~q ),
	.datad(!\regmem|regMemory[9][17]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux46~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux46~5 .extended_lut = "off";
defparam \regmem|Mux46~5 .lut_mask = 64'h0F0F00FF33335555;
defparam \regmem|Mux46~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N0
cyclonev_lcell_comb \regmem|Mux46~9 (
// Equation(s):
// \regmem|Mux46~9_combout  = ( \regmem|Mux46~7_combout  & ( \regmem|Mux46~5_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (((\regmem|Mux46~8_combout ) # (\intMem|instruction[23]~DUPLICATE_q )))) # (\intMem|instruction[24]~DUPLICATE_q  & 
// (((!\intMem|instruction[23]~DUPLICATE_q )) # (\regmem|Mux46~6_combout ))) ) ) ) # ( !\regmem|Mux46~7_combout  & ( \regmem|Mux46~5_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (((!\intMem|instruction[23]~DUPLICATE_q  & \regmem|Mux46~8_combout )))) 
// # (\intMem|instruction[24]~DUPLICATE_q  & (((!\intMem|instruction[23]~DUPLICATE_q )) # (\regmem|Mux46~6_combout ))) ) ) ) # ( \regmem|Mux46~7_combout  & ( !\regmem|Mux46~5_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (((\regmem|Mux46~8_combout ) 
// # (\intMem|instruction[23]~DUPLICATE_q )))) # (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|Mux46~6_combout  & (\intMem|instruction[23]~DUPLICATE_q ))) ) ) ) # ( !\regmem|Mux46~7_combout  & ( !\regmem|Mux46~5_combout  & ( 
// (!\intMem|instruction[24]~DUPLICATE_q  & (((!\intMem|instruction[23]~DUPLICATE_q  & \regmem|Mux46~8_combout )))) # (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|Mux46~6_combout  & (\intMem|instruction[23]~DUPLICATE_q ))) ) ) )

	.dataa(!\regmem|Mux46~6_combout ),
	.datab(!\intMem|instruction[24]~DUPLICATE_q ),
	.datac(!\intMem|instruction[23]~DUPLICATE_q ),
	.datad(!\regmem|Mux46~8_combout ),
	.datae(!\regmem|Mux46~7_combout ),
	.dataf(!\regmem|Mux46~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux46~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux46~9 .extended_lut = "off";
defparam \regmem|Mux46~9 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \regmem|Mux46~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N3
cyclonev_lcell_comb \ula|Add0~161 (
// Equation(s):
// \ula|Add0~161_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [16] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [16]),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~161 .extended_lut = "off";
defparam \ula|Add0~161 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \ula|Add0~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N9
cyclonev_lcell_comb \ula|Add0~160 (
// Equation(s):
// \ula|Add0~160_combout  = ( \ulaIn1|ulaIn1MuxOut [15] & ( !\control|aluOp [0] ) ) # ( !\ulaIn1|ulaIn1MuxOut [15] & ( \control|aluOp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~160 .extended_lut = "off";
defparam \ula|Add0~160 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \ula|Add0~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N21
cyclonev_lcell_comb \ula|Add0~159 (
// Equation(s):
// \ula|Add0~159_combout  = ( \ulaIn1|ulaIn1MuxOut [14] & ( !\control|aluOp [0] ) ) # ( !\ulaIn1|ulaIn1MuxOut [14] & ( \control|aluOp [0] ) )

	.dataa(!\control|aluOp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~159 .extended_lut = "off";
defparam \ula|Add0~159 .lut_mask = 64'h55555555AAAAAAAA;
defparam \ula|Add0~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N18
cyclonev_lcell_comb \ula|Add0~158 (
// Equation(s):
// \ula|Add0~158_combout  = ( \ulaIn1|ulaIn1MuxOut [13] & ( !\control|aluOp [0] ) ) # ( !\ulaIn1|ulaIn1MuxOut [13] & ( \control|aluOp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~158 .extended_lut = "off";
defparam \ula|Add0~158 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ula|Add0~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N39
cyclonev_lcell_comb \ula|Add0~63 (
// Equation(s):
// \ula|Add0~63_sumout  = SUM(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux51~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux51~4_combout )))) ) + ( \ula|Add0~157_combout  ) + ( \ula|Add0~59  ))
// \ula|Add0~64  = CARRY(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux51~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux51~4_combout )))) ) + ( \ula|Add0~157_combout  ) + ( \ula|Add0~59  ))

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux51~4_combout ),
	.datad(!\regmem|Mux51~9_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~157_combout ),
	.datag(gnd),
	.cin(\ula|Add0~59 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~63_sumout ),
	.cout(\ula|Add0~64 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~63 .extended_lut = "off";
defparam \ula|Add0~63 .lut_mask = 64'h0000FF000000048C;
defparam \ula|Add0~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N42
cyclonev_lcell_comb \ula|Add0~67 (
// Equation(s):
// \ula|Add0~67_sumout  = SUM(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux50~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux50~4_combout )))) ) + ( \ula|Add0~158_combout  ) + ( \ula|Add0~64  ))
// \ula|Add0~68  = CARRY(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux50~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux50~4_combout )))) ) + ( \ula|Add0~158_combout  ) + ( \ula|Add0~64  ))

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux50~4_combout ),
	.datad(!\regmem|Mux50~9_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~158_combout ),
	.datag(gnd),
	.cin(\ula|Add0~64 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~67_sumout ),
	.cout(\ula|Add0~68 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~67 .extended_lut = "off";
defparam \ula|Add0~67 .lut_mask = 64'h0000FF000000048C;
defparam \ula|Add0~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N45
cyclonev_lcell_comb \ula|Add0~71 (
// Equation(s):
// \ula|Add0~71_sumout  = SUM(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux49~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux49~4_combout )))) ) + ( \ula|Add0~159_combout  ) + ( \ula|Add0~68  ))
// \ula|Add0~72  = CARRY(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux49~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux49~4_combout )))) ) + ( \ula|Add0~159_combout  ) + ( \ula|Add0~68  ))

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux49~4_combout ),
	.datad(!\regmem|Mux49~9_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~159_combout ),
	.datag(gnd),
	.cin(\ula|Add0~68 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~71_sumout ),
	.cout(\ula|Add0~72 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~71 .extended_lut = "off";
defparam \ula|Add0~71 .lut_mask = 64'h0000FF000000048C;
defparam \ula|Add0~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N48
cyclonev_lcell_comb \ula|Add0~78 (
// Equation(s):
// \ula|Add0~78_sumout  = SUM(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux48~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux48~4_combout )))) ) + ( \ula|Add0~160_combout  ) + ( \ula|Add0~72  ))
// \ula|Add0~79  = CARRY(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux48~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux48~4_combout )))) ) + ( \ula|Add0~160_combout  ) + ( \ula|Add0~72  ))

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux48~4_combout ),
	.datad(!\regmem|Mux48~9_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~160_combout ),
	.datag(gnd),
	.cin(\ula|Add0~72 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~78_sumout ),
	.cout(\ula|Add0~79 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~78 .extended_lut = "off";
defparam \ula|Add0~78 .lut_mask = 64'h0000FF000000048C;
defparam \ula|Add0~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N51
cyclonev_lcell_comb \ula|Add0~83 (
// Equation(s):
// \ula|Add0~83_sumout  = SUM(( \ula|Add0~161_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux47~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux47~4_combout )))) ) + ( \ula|Add0~79  ))
// \ula|Add0~84  = CARRY(( \ula|Add0~161_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux47~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux47~4_combout )))) ) + ( \ula|Add0~79  ))

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux47~4_combout ),
	.datad(!\ula|Add0~161_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux47~9_combout ),
	.datag(gnd),
	.cin(\ula|Add0~79 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~83_sumout ),
	.cout(\ula|Add0~84 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~83 .extended_lut = "off";
defparam \ula|Add0~83 .lut_mask = 64'h0000FB73000000FF;
defparam \ula|Add0~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N54
cyclonev_lcell_comb \ula|Add0~87 (
// Equation(s):
// \ula|Add0~87_sumout  = SUM(( \ula|Add0~162_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux46~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux46~4_combout )))) ) + ( \ula|Add0~84  ))
// \ula|Add0~88  = CARRY(( \ula|Add0~162_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux46~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux46~4_combout )))) ) + ( \ula|Add0~84  ))

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux46~4_combout ),
	.datad(!\ula|Add0~162_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux46~9_combout ),
	.datag(gnd),
	.cin(\ula|Add0~84 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~87_sumout ),
	.cout(\ula|Add0~88 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~87 .extended_lut = "off";
defparam \ula|Add0~87 .lut_mask = 64'h0000FB73000000FF;
defparam \ula|Add0~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N54
cyclonev_lcell_comb \ula|Mux14~7 (
// Equation(s):
// \ula|Mux14~7_combout  = ( !\ula|Mux11~2_combout  & ( (((\ula|Add0~87_sumout  & ((\ula|Mux2~0_combout ))))) ) ) # ( \ula|Mux11~2_combout  & ( (\ula|Mux2~0_combout  & (((\ula|ShiftLeft0~18_combout  & (\ula|Mux3~0_combout  & \ula|ShiftRight0~10_combout ))) # 
// (\ula|Mux14~2_combout ))) ) )

	.dataa(!\ula|Mux14~2_combout ),
	.datab(!\ula|ShiftLeft0~18_combout ),
	.datac(!\ula|Mux3~0_combout ),
	.datad(!\ula|ShiftRight0~10_combout ),
	.datae(!\ula|Mux11~2_combout ),
	.dataf(!\ula|Mux2~0_combout ),
	.datag(!\ula|Add0~87_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~7 .extended_lut = "on";
defparam \ula|Mux14~7 .lut_mask = 64'h000000000F0F5557;
defparam \ula|Mux14~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N57
cyclonev_lcell_comb \ula|Mux8~2 (
// Equation(s):
// \ula|Mux8~2_combout  = ( \control|aluOp [3] & ( (!\control|aluOp [2]) # ((!\control|aluOp [0] & \control|aluOp [1])) ) )

	.dataa(!\control|aluOp [0]),
	.datab(gnd),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~2 .extended_lut = "off";
defparam \ula|Mux8~2 .lut_mask = 64'h00000000F0FAF0FA;
defparam \ula|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N45
cyclonev_lcell_comb \regmem|Mux46~10 (
// Equation(s):
// \regmem|Mux46~10_combout  = ( \regmem|Mux46~4_combout  & ( (\regmem|Mux46~9_combout ) # (\intMem|instruction [25]) ) ) # ( !\regmem|Mux46~4_combout  & ( (!\intMem|instruction [25] & \regmem|Mux46~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction [25]),
	.datad(!\regmem|Mux46~9_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux46~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux46~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux46~10 .extended_lut = "off";
defparam \regmem|Mux46~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \regmem|Mux46~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N57
cyclonev_lcell_comb \ula|Mux14~3 (
// Equation(s):
// \ula|Mux14~3_combout  = ( \control|aluOp [1] & ( (!\ulaIn1|ulaIn1MuxOut [17] & (!\control|aluOp [0] $ (((!\regmem|Mux46~10_combout ) # (\control|in2Mux~combout ))))) # (\ulaIn1|ulaIn1MuxOut [17] & (!\control|aluOp [0] & ((!\regmem|Mux46~10_combout ) # 
// (\control|in2Mux~combout )))) ) ) # ( !\control|aluOp [1] & ( (!\ulaIn1|ulaIn1MuxOut [17] & (!\control|in2Mux~combout  & (\regmem|Mux46~10_combout  & \control|aluOp [0]))) # (\ulaIn1|ulaIn1MuxOut [17] & (((!\control|in2Mux~combout  & 
// \regmem|Mux46~10_combout )) # (\control|aluOp [0]))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [17]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux46~10_combout ),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~3 .extended_lut = "off";
defparam \ula|Mux14~3 .lut_mask = 64'h045D045D59A259A2;
defparam \ula|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N33
cyclonev_lcell_comb \regmem|regMemory[24][21]~feeder (
// Equation(s):
// \regmem|regMemory[24][21]~feeder_combout  = \memToRegMux|Mux21~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memToRegMux|Mux21~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[24][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[24][21]~feeder .extended_lut = "off";
defparam \regmem|regMemory[24][21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory[24][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N35
dffeas \regmem|regMemory[24][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[24][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N14
dffeas \regmem|regMemory[28][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N3
cyclonev_lcell_comb \regmem|regMemory[16][21]~feeder (
// Equation(s):
// \regmem|regMemory[16][21]~feeder_combout  = ( \memToRegMux|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[16][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[16][21]~feeder .extended_lut = "off";
defparam \regmem|regMemory[16][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[16][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N5
dffeas \regmem|regMemory[16][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[16][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N2
dffeas \regmem|regMemory[20][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N15
cyclonev_lcell_comb \regmem|Mux10~0 (
// Equation(s):
// \regmem|Mux10~0_combout  = ( \regmem|regMemory[16][21]~q  & ( \regmem|regMemory[20][21]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q ) # ((!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[24][21]~q )) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((\regmem|regMemory[28][21]~q )))) ) ) ) # ( !\regmem|regMemory[16][21]~q  & ( \regmem|regMemory[20][21]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[24][21]~q  & ((\intMem|instruction[19]~DUPLICATE_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[28][21]~q )))) ) ) ) # ( \regmem|regMemory[16][21]~q  & ( !\regmem|regMemory[20][21]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\intMem|instruction[19]~DUPLICATE_q )) # (\regmem|regMemory[24][21]~q ))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory[28][21]~q  & \intMem|instruction[19]~DUPLICATE_q )))) ) ) ) # ( !\regmem|regMemory[16][21]~q  & ( 
// !\regmem|regMemory[20][21]~q  & ( (\intMem|instruction[19]~DUPLICATE_q  & ((!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[24][21]~q )) # (\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[28][21]~q ))))) ) ) )

	.dataa(!\regmem|regMemory[24][21]~q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[28][21]~q ),
	.datad(!\intMem|instruction[19]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[16][21]~q ),
	.dataf(!\regmem|regMemory[20][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux10~0 .extended_lut = "off";
defparam \regmem|Mux10~0 .lut_mask = 64'h0047CC473347FF47;
defparam \regmem|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N23
dffeas \regmem|regMemory[21][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N11
dffeas \regmem|regMemory[29][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \regmem|regMemory[17][21]~feeder (
// Equation(s):
// \regmem|regMemory[17][21]~feeder_combout  = ( \memToRegMux|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[17][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[17][21]~feeder .extended_lut = "off";
defparam \regmem|regMemory[17][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[17][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N2
dffeas \regmem|regMemory[17][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[17][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N26
dffeas \regmem|regMemory[25][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N3
cyclonev_lcell_comb \regmem|Mux10~1 (
// Equation(s):
// \regmem|Mux10~1_combout  = ( \regmem|regMemory[17][21]~q  & ( \regmem|regMemory[25][21]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q ) # ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[21][21]~q )) # (\intMem|instruction[19]~DUPLICATE_q  & 
// ((\regmem|regMemory[29][21]~q )))) ) ) ) # ( !\regmem|regMemory[17][21]~q  & ( \regmem|regMemory[25][21]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[21][21]~q  & ((\intMem|instruction[18]~DUPLICATE_q )))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction[18]~DUPLICATE_q ) # (\regmem|regMemory[29][21]~q )))) ) ) ) # ( \regmem|regMemory[17][21]~q  & ( !\regmem|regMemory[25][21]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & 
// (((!\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory[21][21]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|regMemory[29][21]~q  & \intMem|instruction[18]~DUPLICATE_q )))) ) ) ) # ( !\regmem|regMemory[17][21]~q  & ( 
// !\regmem|regMemory[25][21]~q  & ( (\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[21][21]~q )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[29][21]~q ))))) ) ) )

	.dataa(!\regmem|regMemory[21][21]~q ),
	.datab(!\regmem|regMemory[29][21]~q ),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[17][21]~q ),
	.dataf(!\regmem|regMemory[25][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux10~1 .extended_lut = "off";
defparam \regmem|Mux10~1 .lut_mask = 64'h0053F0530F53FF53;
defparam \regmem|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N35
dffeas \regmem|regMemory[23][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N18
cyclonev_lcell_comb \regmem|regMemory[27][21]~feeder (
// Equation(s):
// \regmem|regMemory[27][21]~feeder_combout  = \memToRegMux|Mux21~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux21~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[27][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[27][21]~feeder .extended_lut = "off";
defparam \regmem|regMemory[27][21]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[27][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N20
dffeas \regmem|regMemory[27][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[27][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N50
dffeas \regmem|regMemory[31][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N15
cyclonev_lcell_comb \regmem|regMemory[19][21]~feeder (
// Equation(s):
// \regmem|regMemory[19][21]~feeder_combout  = ( \memToRegMux|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[19][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[19][21]~feeder .extended_lut = "off";
defparam \regmem|regMemory[19][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[19][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N17
dffeas \regmem|regMemory[19][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[19][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N30
cyclonev_lcell_comb \regmem|Mux10~3 (
// Equation(s):
// \regmem|Mux10~3_combout  = ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[19][21]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[27][21]~q )) # (\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[31][21]~q ))) ) ) 
// ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[19][21]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q ) # (\regmem|regMemory[23][21]~q ) ) ) ) # ( \intMem|instruction[19]~DUPLICATE_q  & ( !\regmem|regMemory[19][21]~q  & ( 
// (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[27][21]~q )) # (\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[31][21]~q ))) ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( !\regmem|regMemory[19][21]~q  & ( 
// (\regmem|regMemory[23][21]~q  & \intMem|instruction[18]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[23][21]~q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[27][21]~q ),
	.datad(!\regmem|regMemory[31][21]~q ),
	.datae(!\intMem|instruction[19]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[19][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux10~3 .extended_lut = "off";
defparam \regmem|Mux10~3 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \regmem|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N9
cyclonev_lcell_comb \regmem|regMemory[22][21]~feeder (
// Equation(s):
// \regmem|regMemory[22][21]~feeder_combout  = ( \memToRegMux|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[22][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[22][21]~feeder .extended_lut = "off";
defparam \regmem|regMemory[22][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[22][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N11
dffeas \regmem|regMemory[22][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[22][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N12
cyclonev_lcell_comb \regmem|regMemory[26][21]~feeder (
// Equation(s):
// \regmem|regMemory[26][21]~feeder_combout  = ( \memToRegMux|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[26][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[26][21]~feeder .extended_lut = "off";
defparam \regmem|regMemory[26][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[26][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N14
dffeas \regmem|regMemory[26][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[26][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N17
dffeas \regmem|regMemory[30][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N26
dffeas \regmem|regMemory[18][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N36
cyclonev_lcell_comb \regmem|Mux10~2 (
// Equation(s):
// \regmem|Mux10~2_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[30][21]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[26][21]~q  ) ) ) # ( \intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[22][21]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[18][21]~q  ) ) )

	.dataa(!\regmem|regMemory[22][21]~q ),
	.datab(!\regmem|regMemory[26][21]~q ),
	.datac(!\regmem|regMemory[30][21]~q ),
	.datad(!\regmem|regMemory[18][21]~q ),
	.datae(!\intMem|instruction[18]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux10~2 .extended_lut = "off";
defparam \regmem|Mux10~2 .lut_mask = 64'h00FF555533330F0F;
defparam \regmem|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N21
cyclonev_lcell_comb \regmem|Mux10~4 (
// Equation(s):
// \regmem|Mux10~4_combout  = ( \regmem|Mux10~3_combout  & ( \regmem|Mux10~2_combout  & ( ((!\intMem|instruction [16] & (\regmem|Mux10~0_combout )) # (\intMem|instruction [16] & ((\regmem|Mux10~1_combout )))) # (\intMem|instruction[17]~DUPLICATE_q ) ) ) ) # 
// ( !\regmem|Mux10~3_combout  & ( \regmem|Mux10~2_combout  & ( (!\intMem|instruction[17]~DUPLICATE_q  & ((!\intMem|instruction [16] & (\regmem|Mux10~0_combout )) # (\intMem|instruction [16] & ((\regmem|Mux10~1_combout ))))) # 
// (\intMem|instruction[17]~DUPLICATE_q  & (!\intMem|instruction [16])) ) ) ) # ( \regmem|Mux10~3_combout  & ( !\regmem|Mux10~2_combout  & ( (!\intMem|instruction[17]~DUPLICATE_q  & ((!\intMem|instruction [16] & (\regmem|Mux10~0_combout )) # 
// (\intMem|instruction [16] & ((\regmem|Mux10~1_combout ))))) # (\intMem|instruction[17]~DUPLICATE_q  & (\intMem|instruction [16])) ) ) ) # ( !\regmem|Mux10~3_combout  & ( !\regmem|Mux10~2_combout  & ( (!\intMem|instruction[17]~DUPLICATE_q  & 
// ((!\intMem|instruction [16] & (\regmem|Mux10~0_combout )) # (\intMem|instruction [16] & ((\regmem|Mux10~1_combout ))))) ) ) )

	.dataa(!\intMem|instruction[17]~DUPLICATE_q ),
	.datab(!\intMem|instruction [16]),
	.datac(!\regmem|Mux10~0_combout ),
	.datad(!\regmem|Mux10~1_combout ),
	.datae(!\regmem|Mux10~3_combout ),
	.dataf(!\regmem|Mux10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux10~4 .extended_lut = "off";
defparam \regmem|Mux10~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \regmem|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N56
dffeas \regmem|regMemory[1][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N27
cyclonev_lcell_comb \regmem|regMemory[2][21]~feeder (
// Equation(s):
// \regmem|regMemory[2][21]~feeder_combout  = ( \memToRegMux|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[2][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[2][21]~feeder .extended_lut = "off";
defparam \regmem|regMemory[2][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[2][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N29
dffeas \regmem|regMemory[2][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[2][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N15
cyclonev_lcell_comb \regmem|Mux10~6 (
// Equation(s):
// \regmem|Mux10~6_combout  = ( \regmem|regMemory[3][21]~q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( (\regmem|regMemory[2][21]~q ) # (\intMem|instruction [16]) ) ) ) # ( !\regmem|regMemory[3][21]~q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( 
// (!\intMem|instruction [16] & \regmem|regMemory[2][21]~q ) ) ) ) # ( \regmem|regMemory[3][21]~q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( (\regmem|regMemory[1][21]~q  & \intMem|instruction [16]) ) ) ) # ( !\regmem|regMemory[3][21]~q  & ( 
// !\intMem|instruction[17]~DUPLICATE_q  & ( (\regmem|regMemory[1][21]~q  & \intMem|instruction [16]) ) ) )

	.dataa(!\regmem|regMemory[1][21]~q ),
	.datab(gnd),
	.datac(!\intMem|instruction [16]),
	.datad(!\regmem|regMemory[2][21]~q ),
	.datae(!\regmem|regMemory[3][21]~q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux10~6 .extended_lut = "off";
defparam \regmem|Mux10~6 .lut_mask = 64'h0505050500F00FFF;
defparam \regmem|Mux10~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N3
cyclonev_lcell_comb \regmem|regMemory[12][21]~feeder (
// Equation(s):
// \regmem|regMemory[12][21]~feeder_combout  = ( \memToRegMux|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[12][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[12][21]~feeder .extended_lut = "off";
defparam \regmem|regMemory[12][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[12][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N4
dffeas \regmem|regMemory[12][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[12][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N44
dffeas \regmem|regMemory[15][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N38
dffeas \regmem|regMemory[14][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N45
cyclonev_lcell_comb \regmem|regMemory[13][21]~feeder (
// Equation(s):
// \regmem|regMemory[13][21]~feeder_combout  = ( \memToRegMux|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[13][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[13][21]~feeder .extended_lut = "off";
defparam \regmem|regMemory[13][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[13][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N47
dffeas \regmem|regMemory[13][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[13][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N15
cyclonev_lcell_comb \regmem|Mux10~7 (
// Equation(s):
// \regmem|Mux10~7_combout  = ( \regmem|regMemory[13][21]~q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[14][21]~q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[15][21]~q )) ) ) 
// ) # ( !\regmem|regMemory[13][21]~q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[14][21]~q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[15][21]~q )) ) ) ) # ( 
// \regmem|regMemory[13][21]~q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( (\intMem|instruction[16]~DUPLICATE_q ) # (\regmem|regMemory[12][21]~q ) ) ) ) # ( !\regmem|regMemory[13][21]~q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( 
// (\regmem|regMemory[12][21]~q  & !\intMem|instruction[16]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[12][21]~q ),
	.datab(!\regmem|regMemory[15][21]~q ),
	.datac(!\intMem|instruction[16]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[14][21]~q ),
	.datae(!\regmem|regMemory[13][21]~q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux10~7 .extended_lut = "off";
defparam \regmem|Mux10~7 .lut_mask = 64'h50505F5F03F303F3;
defparam \regmem|Mux10~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N24
cyclonev_lcell_comb \regmem|regMemory[8][21]~feeder (
// Equation(s):
// \regmem|regMemory[8][21]~feeder_combout  = ( \memToRegMux|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[8][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[8][21]~feeder .extended_lut = "off";
defparam \regmem|regMemory[8][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[8][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N26
dffeas \regmem|regMemory[8][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[8][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N17
dffeas \regmem|regMemory[11][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N33
cyclonev_lcell_comb \regmem|regMemory[9][21]~feeder (
// Equation(s):
// \regmem|regMemory[9][21]~feeder_combout  = ( \memToRegMux|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[9][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[9][21]~feeder .extended_lut = "off";
defparam \regmem|regMemory[9][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[9][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N35
dffeas \regmem|regMemory[9][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[9][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N33
cyclonev_lcell_comb \regmem|regMemory[10][21]~feeder (
// Equation(s):
// \regmem|regMemory[10][21]~feeder_combout  = ( \memToRegMux|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[10][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[10][21]~feeder .extended_lut = "off";
defparam \regmem|regMemory[10][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[10][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N35
dffeas \regmem|regMemory[10][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[10][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N9
cyclonev_lcell_comb \regmem|Mux10~5 (
// Equation(s):
// \regmem|Mux10~5_combout  = ( \intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[11][21]~q  ) ) ) # ( !\intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[10][21]~q  ) ) ) # ( 
// \intMem|instruction [16] & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[9][21]~q  ) ) ) # ( !\intMem|instruction [16] & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[8][21]~q  ) ) )

	.dataa(!\regmem|regMemory[8][21]~q ),
	.datab(!\regmem|regMemory[11][21]~q ),
	.datac(!\regmem|regMemory[9][21]~q ),
	.datad(!\regmem|regMemory[10][21]~q ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux10~5 .extended_lut = "off";
defparam \regmem|Mux10~5 .lut_mask = 64'h55550F0F00FF3333;
defparam \regmem|Mux10~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y13_N5
dffeas \regmem|regMemory[6][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N32
dffeas \regmem|regMemory[5][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N41
dffeas \regmem|regMemory[7][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N34
dffeas \regmem|regMemory[4][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N45
cyclonev_lcell_comb \regmem|Mux10~8 (
// Equation(s):
// \regmem|Mux10~8_combout  = ( \intMem|instruction [17] & ( \regmem|regMemory[4][21]~q  & ( (!\intMem|instruction [16] & (\regmem|regMemory[6][21]~q )) # (\intMem|instruction [16] & ((\regmem|regMemory[7][21]~q ))) ) ) ) # ( !\intMem|instruction [17] & ( 
// \regmem|regMemory[4][21]~q  & ( (!\intMem|instruction [16]) # (\regmem|regMemory[5][21]~q ) ) ) ) # ( \intMem|instruction [17] & ( !\regmem|regMemory[4][21]~q  & ( (!\intMem|instruction [16] & (\regmem|regMemory[6][21]~q )) # (\intMem|instruction [16] & 
// ((\regmem|regMemory[7][21]~q ))) ) ) ) # ( !\intMem|instruction [17] & ( !\regmem|regMemory[4][21]~q  & ( (\regmem|regMemory[5][21]~q  & \intMem|instruction [16]) ) ) )

	.dataa(!\regmem|regMemory[6][21]~q ),
	.datab(!\regmem|regMemory[5][21]~q ),
	.datac(!\regmem|regMemory[7][21]~q ),
	.datad(!\intMem|instruction [16]),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory[4][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux10~8 .extended_lut = "off";
defparam \regmem|Mux10~8 .lut_mask = 64'h0033550FFF33550F;
defparam \regmem|Mux10~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N36
cyclonev_lcell_comb \regmem|Mux10~9 (
// Equation(s):
// \regmem|Mux10~9_combout  = ( \regmem|Mux10~5_combout  & ( \regmem|Mux10~8_combout  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[19]~DUPLICATE_q )) # (\regmem|Mux10~6_combout ))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|Mux10~7_combout )))) ) ) ) # ( !\regmem|Mux10~5_combout  & ( \regmem|Mux10~8_combout  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|Mux10~6_combout  & (!\intMem|instruction[19]~DUPLICATE_q ))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|Mux10~7_combout )))) ) ) ) # ( \regmem|Mux10~5_combout  & ( !\regmem|Mux10~8_combout  & ( (!\intMem|instruction[18]~DUPLICATE_q  & 
// (((\intMem|instruction[19]~DUPLICATE_q )) # (\regmem|Mux10~6_combout ))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[19]~DUPLICATE_q  & \regmem|Mux10~7_combout )))) ) ) ) # ( !\regmem|Mux10~5_combout  & ( !\regmem|Mux10~8_combout  & ( 
// (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|Mux10~6_combout  & (!\intMem|instruction[19]~DUPLICATE_q ))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[19]~DUPLICATE_q  & \regmem|Mux10~7_combout )))) ) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|Mux10~6_combout ),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\regmem|Mux10~7_combout ),
	.datae(!\regmem|Mux10~5_combout ),
	.dataf(!\regmem|Mux10~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux10~9 .extended_lut = "off";
defparam \regmem|Mux10~9 .lut_mask = 64'h20252A2F70757A7F;
defparam \regmem|Mux10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N15
cyclonev_lcell_comb \ulaIn1|Mux21~0 (
// Equation(s):
// \ulaIn1|Mux21~0_combout  = ( \regmem|Mux10~4_combout  & ( \regmem|Mux10~9_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\intMem|instruction [15]))) ) ) ) # ( !\regmem|Mux10~4_combout  & ( \regmem|Mux10~9_combout  & ( (!\control|in1Mux 
// [1] & ((!\control|in1Mux [0] & (!\intMem|instruction [20])) # (\control|in1Mux [0] & ((\intMem|instruction [15]))))) ) ) ) # ( \regmem|Mux10~4_combout  & ( !\regmem|Mux10~9_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0] & (\intMem|instruction 
// [20])) # (\control|in1Mux [0] & ((\intMem|instruction [15]))))) ) ) ) # ( !\regmem|Mux10~4_combout  & ( !\regmem|Mux10~9_combout  & ( (\control|in1Mux [0] & (!\control|in1Mux [1] & \intMem|instruction [15])) ) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(!\intMem|instruction [20]),
	.datac(!\control|in1Mux [1]),
	.datad(!\intMem|instruction [15]),
	.datae(!\regmem|Mux10~4_combout ),
	.dataf(!\regmem|Mux10~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux21~0 .extended_lut = "off";
defparam \ulaIn1|Mux21~0 .lut_mask = 64'h0050207080D0A0F0;
defparam \ulaIn1|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N15
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[21] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [21] = ( \ulaIn1|Mux21~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [21]) ) ) # ( !\ulaIn1|Mux21~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [21] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [21]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[21] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[21] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[21] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N24
cyclonev_lcell_comb \ula|ShiftRight0~19 (
// Equation(s):
// \ula|ShiftRight0~19_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [30] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~19 .extended_lut = "off";
defparam \ula|ShiftRight0~19 .lut_mask = 64'h00FF00FF00FF5555;
defparam \ula|ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N21
cyclonev_lcell_comb \ula|ShiftRight1~15 (
// Equation(s):
// \ula|ShiftRight1~15_combout  = ( \ula|ShiftRight0~19_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~20_combout ) ) ) # ( !\ula|ShiftRight0~19_combout  & ( (\ula|ShiftRight0~20_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|ShiftRight0~20_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~15 .extended_lut = "off";
defparam \ula|ShiftRight1~15 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ula|ShiftRight1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N6
cyclonev_lcell_comb \ula|ShiftRight1~2 (
// Equation(s):
// \ula|ShiftRight1~2_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [30])) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [30]),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~2 .extended_lut = "off";
defparam \ula|ShiftRight1~2 .lut_mask = 64'h0000000005F505F5;
defparam \ula|ShiftRight1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N3
cyclonev_lcell_comb \ula|ShiftRight1~16 (
// Equation(s):
// \ula|ShiftRight1~16_combout  = ( \ula|ShiftRight1~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~20_combout ) ) ) # ( !\ula|ShiftRight1~2_combout  & ( (\ula|ShiftRight0~20_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|ShiftRight0~20_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~16 .extended_lut = "off";
defparam \ula|ShiftRight1~16 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ula|ShiftRight1~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N47
dffeas \regmem|regMemory[11][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N14
dffeas \regmem|regMemory[8][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N40
dffeas \regmem|regMemory[10][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N39
cyclonev_lcell_comb \regmem|Mux37~5 (
// Equation(s):
// \regmem|Mux37~5_combout  = ( \regmem|regMemory[8][26]~q  & ( \regmem|regMemory[10][26]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q ) # ((!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|regMemory[9][26]~q )) # (\intMem|instruction[22]~DUPLICATE_q  & 
// ((\regmem|regMemory[11][26]~q )))) ) ) ) # ( !\regmem|regMemory[8][26]~q  & ( \regmem|regMemory[10][26]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (((\intMem|instruction[22]~DUPLICATE_q )))) # (\intMem|instruction[21]~DUPLICATE_q  & 
// ((!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|regMemory[9][26]~q )) # (\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|regMemory[11][26]~q ))))) ) ) ) # ( \regmem|regMemory[8][26]~q  & ( !\regmem|regMemory[10][26]~q  & ( 
// (!\intMem|instruction[21]~DUPLICATE_q  & (((!\intMem|instruction[22]~DUPLICATE_q )))) # (\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|regMemory[9][26]~q )) # (\intMem|instruction[22]~DUPLICATE_q  & 
// ((\regmem|regMemory[11][26]~q ))))) ) ) ) # ( !\regmem|regMemory[8][26]~q  & ( !\regmem|regMemory[10][26]~q  & ( (\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|regMemory[9][26]~q )) # 
// (\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|regMemory[11][26]~q ))))) ) ) )

	.dataa(!\regmem|regMemory[9][26]~q ),
	.datab(!\regmem|regMemory[11][26]~q ),
	.datac(!\intMem|instruction[21]~DUPLICATE_q ),
	.datad(!\intMem|instruction[22]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[8][26]~q ),
	.dataf(!\regmem|regMemory[10][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux37~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux37~5 .extended_lut = "off";
defparam \regmem|Mux37~5 .lut_mask = 64'h0503F50305F3F5F3;
defparam \regmem|Mux37~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N20
dffeas \regmem|regMemory[5][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N43
dffeas \regmem|regMemory[4][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N26
dffeas \regmem|regMemory[7][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N7
dffeas \regmem|regMemory[6][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N21
cyclonev_lcell_comb \regmem|Mux37~7 (
// Equation(s):
// \regmem|Mux37~7_combout  = ( \regmem|regMemory[7][26]~q  & ( \regmem|regMemory[6][26]~q  & ( ((!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[4][26]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[5][26]~q ))) # 
// (\intMem|instruction[22]~DUPLICATE_q ) ) ) ) # ( !\regmem|regMemory[7][26]~q  & ( \regmem|regMemory[6][26]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (((\intMem|instruction[22]~DUPLICATE_q ) # (\regmem|regMemory[4][26]~q )))) # 
// (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[5][26]~q  & ((!\intMem|instruction[22]~DUPLICATE_q )))) ) ) ) # ( \regmem|regMemory[7][26]~q  & ( !\regmem|regMemory[6][26]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & 
// (((\regmem|regMemory[4][26]~q  & !\intMem|instruction[22]~DUPLICATE_q )))) # (\intMem|instruction[21]~DUPLICATE_q  & (((\intMem|instruction[22]~DUPLICATE_q )) # (\regmem|regMemory[5][26]~q ))) ) ) ) # ( !\regmem|regMemory[7][26]~q  & ( 
// !\regmem|regMemory[6][26]~q  & ( (!\intMem|instruction[22]~DUPLICATE_q  & ((!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[4][26]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[5][26]~q )))) ) ) )

	.dataa(!\regmem|regMemory[5][26]~q ),
	.datab(!\regmem|regMemory[4][26]~q ),
	.datac(!\intMem|instruction[21]~DUPLICATE_q ),
	.datad(!\intMem|instruction[22]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[7][26]~q ),
	.dataf(!\regmem|regMemory[6][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux37~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux37~7 .extended_lut = "off";
defparam \regmem|Mux37~7 .lut_mask = 64'h3500350F35F035FF;
defparam \regmem|Mux37~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N50
dffeas \regmem|regMemory[3][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N38
dffeas \regmem|regMemory[2][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N14
dffeas \regmem|regMemory[1][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N54
cyclonev_lcell_comb \regmem|Mux37~8 (
// Equation(s):
// \regmem|Mux37~8_combout  = ( \intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[3][26]~q  ) ) ) # ( !\intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[1][26]~q  ) ) ) # ( 
// \intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[2][26]~q  ) ) )

	.dataa(!\regmem|regMemory[3][26]~q ),
	.datab(gnd),
	.datac(!\regmem|regMemory[2][26]~q ),
	.datad(!\regmem|regMemory[1][26]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux37~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux37~8 .extended_lut = "off";
defparam \regmem|Mux37~8 .lut_mask = 64'h00000F0F00FF5555;
defparam \regmem|Mux37~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N54
cyclonev_lcell_comb \regmem|regMemory[14][26]~feeder (
// Equation(s):
// \regmem|regMemory[14][26]~feeder_combout  = ( \memToRegMux|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[14][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[14][26]~feeder .extended_lut = "off";
defparam \regmem|regMemory[14][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[14][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N56
dffeas \regmem|regMemory[14][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[14][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N42
cyclonev_lcell_comb \regmem|regMemory[12][26]~feeder (
// Equation(s):
// \regmem|regMemory[12][26]~feeder_combout  = ( \memToRegMux|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[12][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[12][26]~feeder .extended_lut = "off";
defparam \regmem|regMemory[12][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[12][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N44
dffeas \regmem|regMemory[12][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[12][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N50
dffeas \regmem|regMemory[13][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N26
dffeas \regmem|regMemory[15][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N51
cyclonev_lcell_comb \regmem|Mux37~6 (
// Equation(s):
// \regmem|Mux37~6_combout  = ( \regmem|regMemory[15][26]~q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( (\intMem|instruction [22]) # (\regmem|regMemory[13][26]~q ) ) ) ) # ( !\regmem|regMemory[15][26]~q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( 
// (\regmem|regMemory[13][26]~q  & !\intMem|instruction [22]) ) ) ) # ( \regmem|regMemory[15][26]~q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( (!\intMem|instruction [22] & ((\regmem|regMemory[12][26]~q ))) # (\intMem|instruction [22] & 
// (\regmem|regMemory[14][26]~q )) ) ) ) # ( !\regmem|regMemory[15][26]~q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( (!\intMem|instruction [22] & ((\regmem|regMemory[12][26]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[14][26]~q )) ) ) )

	.dataa(!\regmem|regMemory[14][26]~q ),
	.datab(!\regmem|regMemory[12][26]~q ),
	.datac(!\regmem|regMemory[13][26]~q ),
	.datad(!\intMem|instruction [22]),
	.datae(!\regmem|regMemory[15][26]~q ),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux37~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux37~6 .extended_lut = "off";
defparam \regmem|Mux37~6 .lut_mask = 64'h335533550F000FFF;
defparam \regmem|Mux37~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N48
cyclonev_lcell_comb \regmem|Mux37~9 (
// Equation(s):
// \regmem|Mux37~9_combout  = ( \regmem|Mux37~8_combout  & ( \regmem|Mux37~6_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (((!\intMem|instruction [24])) # (\regmem|Mux37~5_combout ))) # (\intMem|instruction[23]~DUPLICATE_q  & (((\intMem|instruction 
// [24]) # (\regmem|Mux37~7_combout )))) ) ) ) # ( !\regmem|Mux37~8_combout  & ( \regmem|Mux37~6_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux37~5_combout  & ((\intMem|instruction [24])))) # (\intMem|instruction[23]~DUPLICATE_q  & 
// (((\intMem|instruction [24]) # (\regmem|Mux37~7_combout )))) ) ) ) # ( \regmem|Mux37~8_combout  & ( !\regmem|Mux37~6_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (((!\intMem|instruction [24])) # (\regmem|Mux37~5_combout ))) # 
// (\intMem|instruction[23]~DUPLICATE_q  & (((\regmem|Mux37~7_combout  & !\intMem|instruction [24])))) ) ) ) # ( !\regmem|Mux37~8_combout  & ( !\regmem|Mux37~6_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux37~5_combout  & 
// ((\intMem|instruction [24])))) # (\intMem|instruction[23]~DUPLICATE_q  & (((\regmem|Mux37~7_combout  & !\intMem|instruction [24])))) ) ) )

	.dataa(!\intMem|instruction[23]~DUPLICATE_q ),
	.datab(!\regmem|Mux37~5_combout ),
	.datac(!\regmem|Mux37~7_combout ),
	.datad(!\intMem|instruction [24]),
	.datae(!\regmem|Mux37~8_combout ),
	.dataf(!\regmem|Mux37~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux37~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux37~9 .extended_lut = "off";
defparam \regmem|Mux37~9 .lut_mask = 64'h0522AF220577AF77;
defparam \regmem|Mux37~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N38
dffeas \regmem|regMemory[24][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \regmem|regMemory[20][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N47
dffeas \regmem|regMemory[16][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y10_N23
dffeas \regmem|regMemory[28][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N6
cyclonev_lcell_comb \regmem|Mux37~0 (
// Equation(s):
// \regmem|Mux37~0_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[28][26]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[24][26]~q  ) ) ) # ( \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[20][26]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[16][26]~q  ) ) )

	.dataa(!\regmem|regMemory[24][26]~q ),
	.datab(!\regmem|regMemory[20][26]~q ),
	.datac(!\regmem|regMemory[16][26]~q ),
	.datad(!\regmem|regMemory[28][26]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux37~0 .extended_lut = "off";
defparam \regmem|Mux37~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \regmem|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N35
dffeas \regmem|regMemory[18][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N12
cyclonev_lcell_comb \regmem|regMemory[26][26]~feeder (
// Equation(s):
// \regmem|regMemory[26][26]~feeder_combout  = ( \memToRegMux|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[26][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[26][26]~feeder .extended_lut = "off";
defparam \regmem|regMemory[26][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[26][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N14
dffeas \regmem|regMemory[26][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[26][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y11_N33
cyclonev_lcell_comb \regmem|regMemory[30][26]~feeder (
// Equation(s):
// \regmem|regMemory[30][26]~feeder_combout  = ( \memToRegMux|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[30][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[30][26]~feeder .extended_lut = "off";
defparam \regmem|regMemory[30][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[30][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y11_N35
dffeas \regmem|regMemory[30][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[30][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N30
cyclonev_lcell_comb \regmem|regMemory[22][26]~feeder (
// Equation(s):
// \regmem|regMemory[22][26]~feeder_combout  = ( \memToRegMux|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[22][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[22][26]~feeder .extended_lut = "off";
defparam \regmem|regMemory[22][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[22][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N31
dffeas \regmem|regMemory[22][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[22][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N45
cyclonev_lcell_comb \regmem|Mux37~2 (
// Equation(s):
// \regmem|Mux37~2_combout  = ( \intMem|instruction [24] & ( \intMem|instruction [23] & ( \regmem|regMemory[30][26]~q  ) ) ) # ( !\intMem|instruction [24] & ( \intMem|instruction [23] & ( \regmem|regMemory[22][26]~q  ) ) ) # ( \intMem|instruction [24] & ( 
// !\intMem|instruction [23] & ( \regmem|regMemory[26][26]~q  ) ) ) # ( !\intMem|instruction [24] & ( !\intMem|instruction [23] & ( \regmem|regMemory[18][26]~q  ) ) )

	.dataa(!\regmem|regMemory[18][26]~q ),
	.datab(!\regmem|regMemory[26][26]~q ),
	.datac(!\regmem|regMemory[30][26]~q ),
	.datad(!\regmem|regMemory[22][26]~q ),
	.datae(!\intMem|instruction [24]),
	.dataf(!\intMem|instruction [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux37~2 .extended_lut = "off";
defparam \regmem|Mux37~2 .lut_mask = 64'h5555333300FF0F0F;
defparam \regmem|Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y10_N2
dffeas \regmem|regMemory[25][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N57
cyclonev_lcell_comb \regmem|regMemory[17][26]~feeder (
// Equation(s):
// \regmem|regMemory[17][26]~feeder_combout  = ( \memToRegMux|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[17][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[17][26]~feeder .extended_lut = "off";
defparam \regmem|regMemory[17][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[17][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y10_N59
dffeas \regmem|regMemory[17][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[17][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y11_N24
cyclonev_lcell_comb \regmem|regMemory[29][26]~feeder (
// Equation(s):
// \regmem|regMemory[29][26]~feeder_combout  = ( \memToRegMux|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[29][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[29][26]~feeder .extended_lut = "off";
defparam \regmem|regMemory[29][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[29][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y11_N25
dffeas \regmem|regMemory[29][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[29][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N36
cyclonev_lcell_comb \regmem|regMemory[21][26]~feeder (
// Equation(s):
// \regmem|regMemory[21][26]~feeder_combout  = ( \memToRegMux|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[21][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[21][26]~feeder .extended_lut = "off";
defparam \regmem|regMemory[21][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[21][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y10_N38
dffeas \regmem|regMemory[21][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[21][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N3
cyclonev_lcell_comb \regmem|Mux37~1 (
// Equation(s):
// \regmem|Mux37~1_combout  = ( \intMem|instruction [24] & ( \intMem|instruction [23] & ( \regmem|regMemory[29][26]~q  ) ) ) # ( !\intMem|instruction [24] & ( \intMem|instruction [23] & ( \regmem|regMemory[21][26]~q  ) ) ) # ( \intMem|instruction [24] & ( 
// !\intMem|instruction [23] & ( \regmem|regMemory[25][26]~q  ) ) ) # ( !\intMem|instruction [24] & ( !\intMem|instruction [23] & ( \regmem|regMemory[17][26]~q  ) ) )

	.dataa(!\regmem|regMemory[25][26]~q ),
	.datab(!\regmem|regMemory[17][26]~q ),
	.datac(!\regmem|regMemory[29][26]~q ),
	.datad(!\regmem|regMemory[21][26]~q ),
	.datae(!\intMem|instruction [24]),
	.dataf(!\intMem|instruction [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux37~1 .extended_lut = "off";
defparam \regmem|Mux37~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \regmem|Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N57
cyclonev_lcell_comb \regmem|regMemory[23][26]~feeder (
// Equation(s):
// \regmem|regMemory[23][26]~feeder_combout  = ( \memToRegMux|Mux26~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[23][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[23][26]~feeder .extended_lut = "off";
defparam \regmem|regMemory[23][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[23][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y11_N59
dffeas \regmem|regMemory[23][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[23][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N14
dffeas \regmem|regMemory[19][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N8
dffeas \regmem|regMemory[27][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N38
dffeas \regmem|regMemory[31][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N9
cyclonev_lcell_comb \regmem|Mux37~3 (
// Equation(s):
// \regmem|Mux37~3_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction [24] & ( \regmem|regMemory[31][26]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction [24] & ( \regmem|regMemory[27][26]~q  ) ) ) # ( 
// \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction [24] & ( \regmem|regMemory[23][26]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction [24] & ( \regmem|regMemory[19][26]~q  ) ) )

	.dataa(!\regmem|regMemory[23][26]~q ),
	.datab(!\regmem|regMemory[19][26]~q ),
	.datac(!\regmem|regMemory[27][26]~q ),
	.datad(!\regmem|regMemory[31][26]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux37~3 .extended_lut = "off";
defparam \regmem|Mux37~3 .lut_mask = 64'h333355550F0F00FF;
defparam \regmem|Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N42
cyclonev_lcell_comb \regmem|Mux37~4 (
// Equation(s):
// \regmem|Mux37~4_combout  = ( \regmem|Mux37~1_combout  & ( \regmem|Mux37~3_combout  & ( ((!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|Mux37~0_combout )) # (\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|Mux37~2_combout )))) # 
// (\intMem|instruction[21]~DUPLICATE_q ) ) ) ) # ( !\regmem|Mux37~1_combout  & ( \regmem|Mux37~3_combout  & ( (!\intMem|instruction[22]~DUPLICATE_q  & (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux37~0_combout ))) # 
// (\intMem|instruction[22]~DUPLICATE_q  & (((\regmem|Mux37~2_combout )) # (\intMem|instruction[21]~DUPLICATE_q ))) ) ) ) # ( \regmem|Mux37~1_combout  & ( !\regmem|Mux37~3_combout  & ( (!\intMem|instruction[22]~DUPLICATE_q  & (((\regmem|Mux37~0_combout )) # 
// (\intMem|instruction[21]~DUPLICATE_q ))) # (\intMem|instruction[22]~DUPLICATE_q  & (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux37~2_combout )))) ) ) ) # ( !\regmem|Mux37~1_combout  & ( !\regmem|Mux37~3_combout  & ( 
// (!\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|Mux37~0_combout )) # (\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|Mux37~2_combout ))))) ) ) )

	.dataa(!\intMem|instruction[22]~DUPLICATE_q ),
	.datab(!\intMem|instruction[21]~DUPLICATE_q ),
	.datac(!\regmem|Mux37~0_combout ),
	.datad(!\regmem|Mux37~2_combout ),
	.datae(!\regmem|Mux37~1_combout ),
	.dataf(!\regmem|Mux37~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux37~4 .extended_lut = "off";
defparam \regmem|Mux37~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regmem|Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N24
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[26]~12 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[26]~12_combout  = ( \regmem|Mux37~9_combout  & ( \regmem|Mux37~4_combout  & ( !\control|in2Mux~combout  ) ) ) # ( !\regmem|Mux37~9_combout  & ( \regmem|Mux37~4_combout  & ( (\intMem|instruction [25] & !\control|in2Mux~combout ) ) ) ) 
// # ( \regmem|Mux37~9_combout  & ( !\regmem|Mux37~4_combout  & ( (!\intMem|instruction [25] & !\control|in2Mux~combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction [25]),
	.datad(!\control|in2Mux~combout ),
	.datae(!\regmem|Mux37~9_combout ),
	.dataf(!\regmem|Mux37~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[26]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[26]~12 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[26]~12 .lut_mask = 64'h0000F0000F00FF00;
defparam \ulaIn2|ulaIn2MuxOut[26]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N30
cyclonev_lcell_comb \ula|Mux5~8 (
// Equation(s):
// \ula|Mux5~8_combout  = ( \ulaIn1|ulaIn1MuxOut [10] & ( \ulaIn2|ulaIn2MuxOut[26]~12_combout  & ( (!\control|aluOp [1] & (((\ulaIn1|ulaIn1MuxOut [26])) # (\control|aluOp [0]))) # (\control|aluOp [1] & (((!\control|aluOp [0] & !\ulaIn1|ulaIn1MuxOut [26])) # 
// (\control|aluOp [2]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [10] & ( \ulaIn2|ulaIn2MuxOut[26]~12_combout  & ( (!\control|aluOp [0] & ((!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [26])) # (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [26] & !\control|aluOp 
// [2])))) # (\control|aluOp [0] & (!\control|aluOp [1] & ((!\control|aluOp [2])))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [10] & ( !\ulaIn2|ulaIn2MuxOut[26]~12_combout  & ( (!\control|aluOp [0] & (\control|aluOp [1] & ((\control|aluOp [2]) # (\ulaIn1|ulaIn1MuxOut 
// [26])))) # (\control|aluOp [0] & ((!\control|aluOp [1] $ (!\ulaIn1|ulaIn1MuxOut [26])) # (\control|aluOp [2]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [10] & ( !\ulaIn2|ulaIn2MuxOut[26]~12_combout  & ( (!\control|aluOp [2] & ((!\control|aluOp [0] & 
// (\control|aluOp [1] & \ulaIn1|ulaIn1MuxOut [26])) # (\control|aluOp [0] & (!\control|aluOp [1] $ (!\ulaIn1|ulaIn1MuxOut [26]))))) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn1|ulaIn1MuxOut [26]),
	.datad(!\control|aluOp [2]),
	.datae(!\ulaIn1|ulaIn1MuxOut [10]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[26]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~8 .extended_lut = "off";
defparam \ula|Mux5~8 .lut_mask = 64'h160016776C086C7F;
defparam \ula|Mux5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N54
cyclonev_lcell_comb \ula|Mux5~9 (
// Equation(s):
// \ula|Mux5~9_combout  = ( \ula|Mux5~8_combout  & ( ((!\control|aluOp [3] & (\ula|Mux5~4_combout  & \ula|ShiftRight1~16_combout ))) # (\ula|Mux8~2_combout ) ) ) # ( !\ula|Mux5~8_combout  & ( (!\control|aluOp [3] & (\ula|Mux5~4_combout  & 
// \ula|ShiftRight1~16_combout )) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux5~4_combout ),
	.datac(!\ula|Mux8~2_combout ),
	.datad(!\ula|ShiftRight1~16_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux5~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~9 .extended_lut = "off";
defparam \ula|Mux5~9 .lut_mask = 64'h002200220F2F0F2F;
defparam \ula|Mux5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N51
cyclonev_lcell_comb \ula|Mux5~10 (
// Equation(s):
// \ula|Mux5~10_combout  = ( \ula|Mux6~5_combout  & ( (!\ula|Mux5~9_combout  & ((!\ula|Mux6~0_combout ) # (!\ula|ShiftRight1~15_combout ))) ) ) # ( !\ula|Mux6~5_combout  & ( !\ula|Mux5~9_combout  ) )

	.dataa(!\ula|Mux6~0_combout ),
	.datab(gnd),
	.datac(!\ula|ShiftRight1~15_combout ),
	.datad(!\ula|Mux5~9_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~10 .extended_lut = "off";
defparam \ula|Mux5~10 .lut_mask = 64'hFF00FF00FA00FA00;
defparam \ula|Mux5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N15
cyclonev_lcell_comb \ula|ShiftRight1~6 (
// Equation(s):
// \ula|ShiftRight1~6_combout  = ( \regmem|Mux61~11_combout  & ( (!\control|in2Mux~combout  & !\regmem|Mux60~11_combout ) ) ) # ( !\regmem|Mux61~11_combout  & ( (!\control|in2Mux~combout  & \regmem|Mux60~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|Mux60~11_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux61~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~6 .extended_lut = "off";
defparam \ula|ShiftRight1~6 .lut_mask = 64'h00F000F0F000F000;
defparam \ula|ShiftRight1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N39
cyclonev_lcell_comb \ula|ShiftLeft0~19 (
// Equation(s):
// \ula|ShiftLeft0~19_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [2] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [0] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [1] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [0]),
	.datab(!\ulaIn1|ulaIn1MuxOut [1]),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [2]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~19 .extended_lut = "off";
defparam \ula|ShiftLeft0~19 .lut_mask = 64'h00003333555500FF;
defparam \ula|ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N0
cyclonev_lcell_comb \ula|ShiftLeft0~26 (
// Equation(s):
// \ula|ShiftLeft0~26_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [5] & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [4]))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [6])) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [5] & ( (\ulaIn2|ulaIn2MuxOut[1]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [3]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [5] & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [4]))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [6])) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [5] & ( (\ulaIn1|ulaIn1MuxOut [3] & !\ulaIn2|ulaIn2MuxOut[1]~2_combout ) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [3]),
	.datab(!\ulaIn1|ulaIn1MuxOut [6]),
	.datac(!\ulaIn1|ulaIn1MuxOut [4]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~26 .extended_lut = "off";
defparam \ula|ShiftLeft0~26 .lut_mask = 64'h55000F3355FF0F33;
defparam \ula|ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N57
cyclonev_lcell_comb \ula|ShiftLeft0~34 (
// Equation(s):
// \ula|ShiftLeft0~34_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [7]),
	.datab(!\ulaIn1|ulaIn1MuxOut [8]),
	.datac(!\ulaIn1|ulaIn1MuxOut [10]),
	.datad(!\ulaIn1|ulaIn1MuxOut [9]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~34 .extended_lut = "off";
defparam \ula|ShiftLeft0~34 .lut_mask = 64'h555500FF33330F0F;
defparam \ula|ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N45
cyclonev_lcell_comb \ula|ShiftLeft0~35 (
// Equation(s):
// \ula|ShiftLeft0~35_combout  = ( \ula|ShiftLeft0~26_combout  & ( \ula|ShiftLeft0~34_combout  & ( ((\ula|ShiftRight1~6_combout  & \ula|ShiftLeft0~19_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) ) # ( !\ula|ShiftLeft0~26_combout  & ( 
// \ula|ShiftLeft0~34_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight1~6_combout  & \ula|ShiftLeft0~19_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (!\ula|ShiftRight1~6_combout )) ) ) ) # ( \ula|ShiftLeft0~26_combout  & ( 
// !\ula|ShiftLeft0~34_combout  & ( (\ula|ShiftRight1~6_combout  & ((\ula|ShiftLeft0~19_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) ) ) ) # ( !\ula|ShiftLeft0~26_combout  & ( !\ula|ShiftLeft0~34_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (\ula|ShiftRight1~6_combout  & \ula|ShiftLeft0~19_combout )) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(gnd),
	.datac(!\ula|ShiftRight1~6_combout ),
	.datad(!\ula|ShiftLeft0~19_combout ),
	.datae(!\ula|ShiftLeft0~26_combout ),
	.dataf(!\ula|ShiftLeft0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~35 .extended_lut = "off";
defparam \ula|ShiftLeft0~35 .lut_mask = 64'h000A050F505A555F;
defparam \ula|ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N30
cyclonev_lcell_comb \ula|Mux11~9 (
// Equation(s):
// \ula|Mux11~9_combout  = ( \ula|ShiftLeft0~6_combout  & ( \ula|ShiftLeft0~17_combout  & ( (!\control|aluOp [1] & (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((\control|aluOp [2]) # (\control|aluOp [0])))) # (\control|aluOp [1] & (!\control|aluOp [0] & 
// (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & !\control|aluOp [2]))) ) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( \ula|ShiftLeft0~17_combout  & ( (!\control|aluOp [1] & \control|aluOp [2]) ) ) ) # ( \ula|ShiftLeft0~6_combout  & ( !\ula|ShiftLeft0~17_combout  & ( 
// (!\control|aluOp [1] & \control|aluOp [2]) ) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( !\ula|ShiftLeft0~17_combout  & ( (!\control|aluOp [1] & \control|aluOp [2]) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\control|aluOp [2]),
	.datae(!\ula|ShiftLeft0~6_combout ),
	.dataf(!\ula|ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~9 .extended_lut = "off";
defparam \ula|Mux11~9 .lut_mask = 64'h00CC00CC00CC240C;
defparam \ula|Mux11~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N44
dffeas \regmem|regMemory[26][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N29
dffeas \regmem|regMemory[27][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N8
dffeas \regmem|regMemory[25][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N48
cyclonev_lcell_comb \regmem|Mux7~1 (
// Equation(s):
// \regmem|Mux7~1_combout  = ( \intMem|instruction [16] & ( \regmem|regMemory[25][24]~q  & ( (!\intMem|instruction [17]) # (\regmem|regMemory[27][24]~q ) ) ) ) # ( !\intMem|instruction [16] & ( \regmem|regMemory[25][24]~q  & ( (!\intMem|instruction [17] & 
// ((\regmem|regMemory[24][24]~q ))) # (\intMem|instruction [17] & (\regmem|regMemory[26][24]~q )) ) ) ) # ( \intMem|instruction [16] & ( !\regmem|regMemory[25][24]~q  & ( (\intMem|instruction [17] & \regmem|regMemory[27][24]~q ) ) ) ) # ( 
// !\intMem|instruction [16] & ( !\regmem|regMemory[25][24]~q  & ( (!\intMem|instruction [17] & ((\regmem|regMemory[24][24]~q ))) # (\intMem|instruction [17] & (\regmem|regMemory[26][24]~q )) ) ) )

	.dataa(!\intMem|instruction [17]),
	.datab(!\regmem|regMemory[26][24]~q ),
	.datac(!\regmem|regMemory[27][24]~q ),
	.datad(!\regmem|regMemory[24][24]~q ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\regmem|regMemory[25][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux7~1 .extended_lut = "off";
defparam \regmem|Mux7~1 .lut_mask = 64'h11BB050511BBAFAF;
defparam \regmem|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N17
dffeas \regmem|regMemory[18][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N18
cyclonev_lcell_comb \regmem|regMemory[17][24]~feeder (
// Equation(s):
// \regmem|regMemory[17][24]~feeder_combout  = \memToRegMux|Mux24~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux24~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[17][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[17][24]~feeder .extended_lut = "off";
defparam \regmem|regMemory[17][24]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[17][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N19
dffeas \regmem|regMemory[17][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[17][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N45
cyclonev_lcell_comb \regmem|regMemory[16][24]~feeder (
// Equation(s):
// \regmem|regMemory[16][24]~feeder_combout  = ( \memToRegMux|Mux24~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[16][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[16][24]~feeder .extended_lut = "off";
defparam \regmem|regMemory[16][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[16][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N46
dffeas \regmem|regMemory[16][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[16][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N56
dffeas \regmem|regMemory[19][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N6
cyclonev_lcell_comb \regmem|Mux7~0 (
// Equation(s):
// \regmem|Mux7~0_combout  = ( \regmem|regMemory[19][24]~q  & ( \intMem|instruction [17] & ( (\intMem|instruction [16]) # (\regmem|regMemory[18][24]~q ) ) ) ) # ( !\regmem|regMemory[19][24]~q  & ( \intMem|instruction [17] & ( (\regmem|regMemory[18][24]~q  & 
// !\intMem|instruction [16]) ) ) ) # ( \regmem|regMemory[19][24]~q  & ( !\intMem|instruction [17] & ( (!\intMem|instruction [16] & ((\regmem|regMemory[16][24]~q ))) # (\intMem|instruction [16] & (\regmem|regMemory[17][24]~q )) ) ) ) # ( 
// !\regmem|regMemory[19][24]~q  & ( !\intMem|instruction [17] & ( (!\intMem|instruction [16] & ((\regmem|regMemory[16][24]~q ))) # (\intMem|instruction [16] & (\regmem|regMemory[17][24]~q )) ) ) )

	.dataa(!\regmem|regMemory[18][24]~q ),
	.datab(!\regmem|regMemory[17][24]~q ),
	.datac(!\intMem|instruction [16]),
	.datad(!\regmem|regMemory[16][24]~q ),
	.datae(!\regmem|regMemory[19][24]~q ),
	.dataf(!\intMem|instruction [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux7~0 .extended_lut = "off";
defparam \regmem|Mux7~0 .lut_mask = 64'h03F303F350505F5F;
defparam \regmem|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N3
cyclonev_lcell_comb \regmem|regMemory[28][24]~feeder (
// Equation(s):
// \regmem|regMemory[28][24]~feeder_combout  = ( \memToRegMux|Mux24~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[28][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[28][24]~feeder .extended_lut = "off";
defparam \regmem|regMemory[28][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[28][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N5
dffeas \regmem|regMemory[28][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[28][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N11
dffeas \regmem|regMemory[31][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y11_N27
cyclonev_lcell_comb \regmem|regMemory[29][24]~feeder (
// Equation(s):
// \regmem|regMemory[29][24]~feeder_combout  = ( \memToRegMux|Mux24~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[29][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[29][24]~feeder .extended_lut = "off";
defparam \regmem|regMemory[29][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[29][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y11_N28
dffeas \regmem|regMemory[29][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[29][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N12
cyclonev_lcell_comb \regmem|regMemory[30][24]~feeder (
// Equation(s):
// \regmem|regMemory[30][24]~feeder_combout  = ( \memToRegMux|Mux24~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[30][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[30][24]~feeder .extended_lut = "off";
defparam \regmem|regMemory[30][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[30][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N14
dffeas \regmem|regMemory[30][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[30][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N3
cyclonev_lcell_comb \regmem|Mux7~3 (
// Equation(s):
// \regmem|Mux7~3_combout  = ( \regmem|regMemory[30][24]~q  & ( \intMem|instruction [17] & ( (!\intMem|instruction [16]) # (\regmem|regMemory[31][24]~q ) ) ) ) # ( !\regmem|regMemory[30][24]~q  & ( \intMem|instruction [17] & ( (\intMem|instruction [16] & 
// \regmem|regMemory[31][24]~q ) ) ) ) # ( \regmem|regMemory[30][24]~q  & ( !\intMem|instruction [17] & ( (!\intMem|instruction [16] & (\regmem|regMemory[28][24]~q )) # (\intMem|instruction [16] & ((\regmem|regMemory[29][24]~q ))) ) ) ) # ( 
// !\regmem|regMemory[30][24]~q  & ( !\intMem|instruction [17] & ( (!\intMem|instruction [16] & (\regmem|regMemory[28][24]~q )) # (\intMem|instruction [16] & ((\regmem|regMemory[29][24]~q ))) ) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\regmem|regMemory[28][24]~q ),
	.datac(!\regmem|regMemory[31][24]~q ),
	.datad(!\regmem|regMemory[29][24]~q ),
	.datae(!\regmem|regMemory[30][24]~q ),
	.dataf(!\intMem|instruction [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux7~3 .extended_lut = "off";
defparam \regmem|Mux7~3 .lut_mask = 64'h227722770505AFAF;
defparam \regmem|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N41
dffeas \regmem|regMemory[20][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N39
cyclonev_lcell_comb \regmem|regMemory[23][24]~feeder (
// Equation(s):
// \regmem|regMemory[23][24]~feeder_combout  = ( \memToRegMux|Mux24~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[23][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[23][24]~feeder .extended_lut = "off";
defparam \regmem|regMemory[23][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[23][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N41
dffeas \regmem|regMemory[23][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[23][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N42
cyclonev_lcell_comb \regmem|regMemory[21][24]~feeder (
// Equation(s):
// \regmem|regMemory[21][24]~feeder_combout  = \memToRegMux|Mux24~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux24~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[21][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[21][24]~feeder .extended_lut = "off";
defparam \regmem|regMemory[21][24]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[21][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N44
dffeas \regmem|regMemory[21][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[21][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N36
cyclonev_lcell_comb \regmem|regMemory[22][24]~feeder (
// Equation(s):
// \regmem|regMemory[22][24]~feeder_combout  = \memToRegMux|Mux24~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memToRegMux|Mux24~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[22][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[22][24]~feeder .extended_lut = "off";
defparam \regmem|regMemory[22][24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory[22][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N38
dffeas \regmem|regMemory[22][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[22][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N12
cyclonev_lcell_comb \regmem|Mux7~2 (
// Equation(s):
// \regmem|Mux7~2_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[23][24]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[21][24]~q  ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[22][24]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[20][24]~q  ) ) )

	.dataa(!\regmem|regMemory[20][24]~q ),
	.datab(!\regmem|regMemory[23][24]~q ),
	.datac(!\regmem|regMemory[21][24]~q ),
	.datad(!\regmem|regMemory[22][24]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux7~2 .extended_lut = "off";
defparam \regmem|Mux7~2 .lut_mask = 64'h555500FF0F0F3333;
defparam \regmem|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N42
cyclonev_lcell_comb \regmem|Mux7~4 (
// Equation(s):
// \regmem|Mux7~4_combout  = ( \regmem|Mux7~3_combout  & ( \regmem|Mux7~2_combout  & ( ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux7~0_combout ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux7~1_combout ))) # (\intMem|instruction [18]) ) 
// ) ) # ( !\regmem|Mux7~3_combout  & ( \regmem|Mux7~2_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|Mux7~0_combout ) # (\intMem|instruction [18])))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux7~1_combout  & 
// (!\intMem|instruction [18]))) ) ) ) # ( \regmem|Mux7~3_combout  & ( !\regmem|Mux7~2_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18] & \regmem|Mux7~0_combout )))) # (\intMem|instruction[19]~DUPLICATE_q  & 
// (((\intMem|instruction [18])) # (\regmem|Mux7~1_combout ))) ) ) ) # ( !\regmem|Mux7~3_combout  & ( !\regmem|Mux7~2_combout  & ( (!\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux7~0_combout ))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux7~1_combout )))) ) ) )

	.dataa(!\regmem|Mux7~1_combout ),
	.datab(!\intMem|instruction[19]~DUPLICATE_q ),
	.datac(!\intMem|instruction [18]),
	.datad(!\regmem|Mux7~0_combout ),
	.datae(!\regmem|Mux7~3_combout ),
	.dataf(!\regmem|Mux7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux7~4 .extended_lut = "off";
defparam \regmem|Mux7~4 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \regmem|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N15
cyclonev_lcell_comb \regmem|regMemory[12][24]~feeder (
// Equation(s):
// \regmem|regMemory[12][24]~feeder_combout  = ( \memToRegMux|Mux24~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[12][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[12][24]~feeder .extended_lut = "off";
defparam \regmem|regMemory[12][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[12][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N17
dffeas \regmem|regMemory[12][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[12][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N29
dffeas \regmem|regMemory[14][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y13_N48
cyclonev_lcell_comb \regmem|regMemory[15][24]~feeder (
// Equation(s):
// \regmem|regMemory[15][24]~feeder_combout  = ( \memToRegMux|Mux24~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[15][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[15][24]~feeder .extended_lut = "off";
defparam \regmem|regMemory[15][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[15][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y13_N50
dffeas \regmem|regMemory[15][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[15][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N36
cyclonev_lcell_comb \regmem|regMemory[13][24]~feeder (
// Equation(s):
// \regmem|regMemory[13][24]~feeder_combout  = ( \memToRegMux|Mux24~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[13][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[13][24]~feeder .extended_lut = "off";
defparam \regmem|regMemory[13][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[13][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y11_N38
dffeas \regmem|regMemory[13][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[13][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N30
cyclonev_lcell_comb \regmem|Mux7~7 (
// Equation(s):
// \regmem|Mux7~7_combout  = ( \regmem|regMemory[13][24]~q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction [16] & (\regmem|regMemory[14][24]~q )) # (\intMem|instruction [16] & ((\regmem|regMemory[15][24]~q ))) ) ) ) # ( 
// !\regmem|regMemory[13][24]~q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction [16] & (\regmem|regMemory[14][24]~q )) # (\intMem|instruction [16] & ((\regmem|regMemory[15][24]~q ))) ) ) ) # ( \regmem|regMemory[13][24]~q  & ( 
// !\intMem|instruction[17]~DUPLICATE_q  & ( (\regmem|regMemory[12][24]~q ) # (\intMem|instruction [16]) ) ) ) # ( !\regmem|regMemory[13][24]~q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction [16] & \regmem|regMemory[12][24]~q ) ) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\regmem|regMemory[12][24]~q ),
	.datac(!\regmem|regMemory[14][24]~q ),
	.datad(!\regmem|regMemory[15][24]~q ),
	.datae(!\regmem|regMemory[13][24]~q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux7~7 .extended_lut = "off";
defparam \regmem|Mux7~7 .lut_mask = 64'h222277770A5F0A5F;
defparam \regmem|Mux7~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N44
dffeas \regmem|regMemory[7][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N44
dffeas \regmem|regMemory[4][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N5
dffeas \regmem|regMemory[5][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N23
dffeas \regmem|regMemory[6][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N57
cyclonev_lcell_comb \regmem|Mux7~8 (
// Equation(s):
// \regmem|Mux7~8_combout  = ( \regmem|regMemory[5][24]~q  & ( \regmem|regMemory[6][24]~q  & ( (!\intMem|instruction [16] & (((\intMem|instruction[17]~DUPLICATE_q ) # (\regmem|regMemory[4][24]~q )))) # (\intMem|instruction [16] & 
// (((!\intMem|instruction[17]~DUPLICATE_q )) # (\regmem|regMemory[7][24]~q ))) ) ) ) # ( !\regmem|regMemory[5][24]~q  & ( \regmem|regMemory[6][24]~q  & ( (!\intMem|instruction [16] & (((\intMem|instruction[17]~DUPLICATE_q ) # (\regmem|regMemory[4][24]~q 
// )))) # (\intMem|instruction [16] & (\regmem|regMemory[7][24]~q  & ((\intMem|instruction[17]~DUPLICATE_q )))) ) ) ) # ( \regmem|regMemory[5][24]~q  & ( !\regmem|regMemory[6][24]~q  & ( (!\intMem|instruction [16] & (((\regmem|regMemory[4][24]~q  & 
// !\intMem|instruction[17]~DUPLICATE_q )))) # (\intMem|instruction [16] & (((!\intMem|instruction[17]~DUPLICATE_q )) # (\regmem|regMemory[7][24]~q ))) ) ) ) # ( !\regmem|regMemory[5][24]~q  & ( !\regmem|regMemory[6][24]~q  & ( (!\intMem|instruction [16] & 
// (((\regmem|regMemory[4][24]~q  & !\intMem|instruction[17]~DUPLICATE_q )))) # (\intMem|instruction [16] & (\regmem|regMemory[7][24]~q  & ((\intMem|instruction[17]~DUPLICATE_q )))) ) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\regmem|regMemory[7][24]~q ),
	.datac(!\regmem|regMemory[4][24]~q ),
	.datad(!\intMem|instruction[17]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[5][24]~q ),
	.dataf(!\regmem|regMemory[6][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux7~8 .extended_lut = "off";
defparam \regmem|Mux7~8 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \regmem|Mux7~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N8
dffeas \regmem|regMemory[1][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N21
cyclonev_lcell_comb \regmem|regMemory[3][24]~feeder (
// Equation(s):
// \regmem|regMemory[3][24]~feeder_combout  = ( \memToRegMux|Mux24~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[3][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[3][24]~feeder .extended_lut = "off";
defparam \regmem|regMemory[3][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[3][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y11_N23
dffeas \regmem|regMemory[3][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[3][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N59
dffeas \regmem|regMemory[2][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N45
cyclonev_lcell_comb \regmem|Mux7~6 (
// Equation(s):
// \regmem|Mux7~6_combout  = ( \regmem|regMemory[2][24]~q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[1][24]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[3][24]~q ))) ) ) ) # 
// ( !\regmem|regMemory[2][24]~q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[1][24]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[3][24]~q ))) ) ) ) # ( 
// \regmem|regMemory[2][24]~q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  ) ) )

	.dataa(!\intMem|instruction[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regmem|regMemory[1][24]~q ),
	.datad(!\regmem|regMemory[3][24]~q ),
	.datae(!\regmem|regMemory[2][24]~q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux7~6 .extended_lut = "off";
defparam \regmem|Mux7~6 .lut_mask = 64'h000055550A5F0A5F;
defparam \regmem|Mux7~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N49
dffeas \regmem|regMemory[8][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N41
dffeas \regmem|regMemory[11][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N48
cyclonev_lcell_comb \regmem|regMemory[9][24]~feeder (
// Equation(s):
// \regmem|regMemory[9][24]~feeder_combout  = ( \memToRegMux|Mux24~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[9][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[9][24]~feeder .extended_lut = "off";
defparam \regmem|regMemory[9][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[9][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y11_N50
dffeas \regmem|regMemory[9][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[9][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N23
dffeas \regmem|regMemory[10][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N27
cyclonev_lcell_comb \regmem|Mux7~5 (
// Equation(s):
// \regmem|Mux7~5_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[11][24]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( 
// \regmem|regMemory[10][24]~q  ) ) ) # ( \intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[9][24]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( 
// \regmem|regMemory[8][24]~q  ) ) )

	.dataa(!\regmem|regMemory[8][24]~q ),
	.datab(!\regmem|regMemory[11][24]~q ),
	.datac(!\regmem|regMemory[9][24]~q ),
	.datad(!\regmem|regMemory[10][24]~q ),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux7~5 .extended_lut = "off";
defparam \regmem|Mux7~5 .lut_mask = 64'h55550F0F00FF3333;
defparam \regmem|Mux7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N48
cyclonev_lcell_comb \regmem|Mux7~9 (
// Equation(s):
// \regmem|Mux7~9_combout  = ( \regmem|Mux7~6_combout  & ( \regmem|Mux7~5_combout  & ( (!\intMem|instruction [18]) # ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux7~8_combout ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux7~7_combout ))) 
// ) ) ) # ( !\regmem|Mux7~6_combout  & ( \regmem|Mux7~5_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((\intMem|instruction [18] & \regmem|Mux7~8_combout )))) # (\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18])) # 
// (\regmem|Mux7~7_combout ))) ) ) ) # ( \regmem|Mux7~6_combout  & ( !\regmem|Mux7~5_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18]) # (\regmem|Mux7~8_combout )))) # (\intMem|instruction[19]~DUPLICATE_q  & 
// (\regmem|Mux7~7_combout  & (\intMem|instruction [18]))) ) ) ) # ( !\regmem|Mux7~6_combout  & ( !\regmem|Mux7~5_combout  & ( (\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux7~8_combout ))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux7~7_combout )))) ) ) )

	.dataa(!\intMem|instruction[19]~DUPLICATE_q ),
	.datab(!\regmem|Mux7~7_combout ),
	.datac(!\intMem|instruction [18]),
	.datad(!\regmem|Mux7~8_combout ),
	.datae(!\regmem|Mux7~6_combout ),
	.dataf(!\regmem|Mux7~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux7~9 .extended_lut = "off";
defparam \regmem|Mux7~9 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \regmem|Mux7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N51
cyclonev_lcell_comb \ulaIn1|Mux24~0 (
// Equation(s):
// \ulaIn1|Mux24~0_combout  = ( \regmem|Mux7~4_combout  & ( \regmem|Mux7~9_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\intMem|instruction [15]))) ) ) ) # ( !\regmem|Mux7~4_combout  & ( \regmem|Mux7~9_combout  & ( (!\control|in1Mux [1] & 
// ((!\control|in1Mux [0] & ((!\intMem|instruction [20]))) # (\control|in1Mux [0] & (\intMem|instruction [15])))) ) ) ) # ( \regmem|Mux7~4_combout  & ( !\regmem|Mux7~9_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0] & ((\intMem|instruction 
// [20]))) # (\control|in1Mux [0] & (\intMem|instruction [15])))) ) ) ) # ( !\regmem|Mux7~4_combout  & ( !\regmem|Mux7~9_combout  & ( (\intMem|instruction [15] & (!\control|in1Mux [1] & \control|in1Mux [0])) ) ) )

	.dataa(!\intMem|instruction [15]),
	.datab(!\control|in1Mux [1]),
	.datac(!\control|in1Mux [0]),
	.datad(!\intMem|instruction [20]),
	.datae(!\regmem|Mux7~4_combout ),
	.dataf(!\regmem|Mux7~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux24~0 .extended_lut = "off";
defparam \ulaIn1|Mux24~0 .lut_mask = 64'h040404C4C404C4C4;
defparam \ulaIn1|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N9
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[24] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [24] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux24~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [24] ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux24~0_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[24] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[24] .lut_mask = 64'h0F0F0F0F33333333;
defparam \ulaIn1|ulaIn1MuxOut[24] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N57
cyclonev_lcell_comb \ula|ShiftRight0~28 (
// Equation(s):
// \ula|ShiftRight0~28_combout  = ( \ulaIn1|ulaIn1MuxOut [23] & ( \ulaIn1|ulaIn1MuxOut [25] & ( ((!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [26]))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [24]))) # 
// (\ulaIn2|ulaIn2MuxOut[0]~1_combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [23] & ( \ulaIn1|ulaIn1MuxOut [25] & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (((\ulaIn1|ulaIn1MuxOut [26])) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout ))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout 
//  & (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [24]))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [23] & ( !\ulaIn1|ulaIn1MuxOut [25] & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [26])))) # 
// (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (((\ulaIn1|ulaIn1MuxOut [24])) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout ))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [23] & ( !\ulaIn1|ulaIn1MuxOut [25] & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [26]))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [24])))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [24]),
	.datad(!\ulaIn1|ulaIn1MuxOut [26]),
	.datae(!\ulaIn1|ulaIn1MuxOut [23]),
	.dataf(!\ulaIn1|ulaIn1MuxOut [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~28 .extended_lut = "off";
defparam \ula|ShiftRight0~28 .lut_mask = 64'h048C159D26AE37BF;
defparam \ula|ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N21
cyclonev_lcell_comb \ula|ShiftRight0~30 (
// Equation(s):
// \ula|ShiftRight0~30_combout  = ( \ula|ShiftRight0~29_combout  & ( \ulaIn1|ulaIn1MuxOut [31] & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~28_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (\ula|ShiftRight0~27_combout ))) ) ) ) # ( !\ula|ShiftRight0~29_combout  & ( \ulaIn1|ulaIn1MuxOut [31] & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~28_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~27_combout )))) ) ) ) # ( \ula|ShiftRight0~29_combout  & ( !\ulaIn1|ulaIn1MuxOut [31] & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~28_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (\ula|ShiftRight0~27_combout )))) ) ) ) # ( !\ula|ShiftRight0~29_combout  & ( !\ulaIn1|ulaIn1MuxOut [31] & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~28_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~27_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ula|ShiftRight0~27_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(!\ula|ShiftRight0~28_combout ),
	.datae(!\ula|ShiftRight0~29_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~30 .extended_lut = "off";
defparam \ula|ShiftRight0~30 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \ula|ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N33
cyclonev_lcell_comb \regmem|regMemory[24][19]~feeder (
// Equation(s):
// \regmem|regMemory[24][19]~feeder_combout  = ( \memToRegMux|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[24][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[24][19]~feeder .extended_lut = "off";
defparam \regmem|regMemory[24][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[24][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N35
dffeas \regmem|regMemory[24][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[24][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N27
cyclonev_lcell_comb \regmem|regMemory[16][19]~feeder (
// Equation(s):
// \regmem|regMemory[16][19]~feeder_combout  = ( \memToRegMux|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[16][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[16][19]~feeder .extended_lut = "off";
defparam \regmem|regMemory[16][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[16][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N29
dffeas \regmem|regMemory[16][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[16][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N41
dffeas \regmem|regMemory[28][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N12
cyclonev_lcell_comb \regmem|regMemory[20][19]~feeder (
// Equation(s):
// \regmem|regMemory[20][19]~feeder_combout  = ( \memToRegMux|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[20][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[20][19]~feeder .extended_lut = "off";
defparam \regmem|regMemory[20][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[20][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N14
dffeas \regmem|regMemory[20][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[20][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N42
cyclonev_lcell_comb \regmem|Mux44~0 (
// Equation(s):
// \regmem|Mux44~0_combout  = ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[20][19]~q  & ( (!\intMem|instruction [23] & (\regmem|regMemory[24][19]~q )) # (\intMem|instruction [23] & ((\regmem|regMemory[28][19]~q ))) ) ) ) # ( 
// !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[20][19]~q  & ( (\intMem|instruction [23]) # (\regmem|regMemory[16][19]~q ) ) ) ) # ( \intMem|instruction[24]~DUPLICATE_q  & ( !\regmem|regMemory[20][19]~q  & ( (!\intMem|instruction [23] & 
// (\regmem|regMemory[24][19]~q )) # (\intMem|instruction [23] & ((\regmem|regMemory[28][19]~q ))) ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( !\regmem|regMemory[20][19]~q  & ( (\regmem|regMemory[16][19]~q  & !\intMem|instruction [23]) ) ) )

	.dataa(!\regmem|regMemory[24][19]~q ),
	.datab(!\regmem|regMemory[16][19]~q ),
	.datac(!\intMem|instruction [23]),
	.datad(!\regmem|regMemory[28][19]~q ),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[20][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux44~0 .extended_lut = "off";
defparam \regmem|Mux44~0 .lut_mask = 64'h3030505F3F3F505F;
defparam \regmem|Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N50
dffeas \regmem|regMemory[29][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N14
dffeas \regmem|regMemory[25][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N5
dffeas \regmem|regMemory[17][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N12
cyclonev_lcell_comb \regmem|regMemory[21][19]~feeder (
// Equation(s):
// \regmem|regMemory[21][19]~feeder_combout  = ( \memToRegMux|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[21][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[21][19]~feeder .extended_lut = "off";
defparam \regmem|regMemory[21][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[21][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N13
dffeas \regmem|regMemory[21][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[21][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N15
cyclonev_lcell_comb \regmem|Mux44~1 (
// Equation(s):
// \regmem|Mux44~1_combout  = ( \regmem|regMemory[17][19]~q  & ( \regmem|regMemory[21][19]~q  & ( (!\intMem|instruction [24]) # ((!\intMem|instruction [23] & ((\regmem|regMemory[25][19]~q ))) # (\intMem|instruction [23] & (\regmem|regMemory[29][19]~q ))) ) ) 
// ) # ( !\regmem|regMemory[17][19]~q  & ( \regmem|regMemory[21][19]~q  & ( (!\intMem|instruction [24] & (((\intMem|instruction [23])))) # (\intMem|instruction [24] & ((!\intMem|instruction [23] & ((\regmem|regMemory[25][19]~q ))) # (\intMem|instruction [23] 
// & (\regmem|regMemory[29][19]~q )))) ) ) ) # ( \regmem|regMemory[17][19]~q  & ( !\regmem|regMemory[21][19]~q  & ( (!\intMem|instruction [24] & (((!\intMem|instruction [23])))) # (\intMem|instruction [24] & ((!\intMem|instruction [23] & 
// ((\regmem|regMemory[25][19]~q ))) # (\intMem|instruction [23] & (\regmem|regMemory[29][19]~q )))) ) ) ) # ( !\regmem|regMemory[17][19]~q  & ( !\regmem|regMemory[21][19]~q  & ( (\intMem|instruction [24] & ((!\intMem|instruction [23] & 
// ((\regmem|regMemory[25][19]~q ))) # (\intMem|instruction [23] & (\regmem|regMemory[29][19]~q )))) ) ) )

	.dataa(!\regmem|regMemory[29][19]~q ),
	.datab(!\regmem|regMemory[25][19]~q ),
	.datac(!\intMem|instruction [24]),
	.datad(!\intMem|instruction [23]),
	.datae(!\regmem|regMemory[17][19]~q ),
	.dataf(!\regmem|regMemory[21][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux44~1 .extended_lut = "off";
defparam \regmem|Mux44~1 .lut_mask = 64'h0305F30503F5F3F5;
defparam \regmem|Mux44~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y8_N21
cyclonev_lcell_comb \regmem|regMemory[30][19]~feeder (
// Equation(s):
// \regmem|regMemory[30][19]~feeder_combout  = ( \memToRegMux|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[30][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[30][19]~feeder .extended_lut = "off";
defparam \regmem|regMemory[30][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[30][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y8_N23
dffeas \regmem|regMemory[30][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[30][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y8_N42
cyclonev_lcell_comb \regmem|regMemory[22][19]~feeder (
// Equation(s):
// \regmem|regMemory[22][19]~feeder_combout  = ( \memToRegMux|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[22][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[22][19]~feeder .extended_lut = "off";
defparam \regmem|regMemory[22][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[22][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y8_N44
dffeas \regmem|regMemory[22][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[22][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N27
cyclonev_lcell_comb \regmem|regMemory[26][19]~feeder (
// Equation(s):
// \regmem|regMemory[26][19]~feeder_combout  = \memToRegMux|Mux19~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux19~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[26][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[26][19]~feeder .extended_lut = "off";
defparam \regmem|regMemory[26][19]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[26][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N29
dffeas \regmem|regMemory[26][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[26][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N36
cyclonev_lcell_comb \regmem|regMemory[18][19]~feeder (
// Equation(s):
// \regmem|regMemory[18][19]~feeder_combout  = ( \memToRegMux|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[18][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[18][19]~feeder .extended_lut = "off";
defparam \regmem|regMemory[18][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[18][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N38
dffeas \regmem|regMemory[18][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[18][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y8_N12
cyclonev_lcell_comb \regmem|Mux44~2 (
// Equation(s):
// \regmem|Mux44~2_combout  = ( \intMem|instruction [24] & ( \intMem|instruction [23] & ( \regmem|regMemory[30][19]~q  ) ) ) # ( !\intMem|instruction [24] & ( \intMem|instruction [23] & ( \regmem|regMemory[22][19]~q  ) ) ) # ( \intMem|instruction [24] & ( 
// !\intMem|instruction [23] & ( \regmem|regMemory[26][19]~q  ) ) ) # ( !\intMem|instruction [24] & ( !\intMem|instruction [23] & ( \regmem|regMemory[18][19]~q  ) ) )

	.dataa(!\regmem|regMemory[30][19]~q ),
	.datab(!\regmem|regMemory[22][19]~q ),
	.datac(!\regmem|regMemory[26][19]~q ),
	.datad(!\regmem|regMemory[18][19]~q ),
	.datae(!\intMem|instruction [24]),
	.dataf(!\intMem|instruction [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux44~2 .extended_lut = "off";
defparam \regmem|Mux44~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \regmem|Mux44~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N39
cyclonev_lcell_comb \regmem|regMemory[31][19]~feeder (
// Equation(s):
// \regmem|regMemory[31][19]~feeder_combout  = ( \memToRegMux|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[31][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[31][19]~feeder .extended_lut = "off";
defparam \regmem|regMemory[31][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[31][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N41
dffeas \regmem|regMemory[31][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[31][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y12_N30
cyclonev_lcell_comb \regmem|regMemory[27][19]~feeder (
// Equation(s):
// \regmem|regMemory[27][19]~feeder_combout  = ( \memToRegMux|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[27][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[27][19]~feeder .extended_lut = "off";
defparam \regmem|regMemory[27][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[27][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y12_N32
dffeas \regmem|regMemory[27][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[27][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y12_N24
cyclonev_lcell_comb \regmem|regMemory[19][19]~feeder (
// Equation(s):
// \regmem|regMemory[19][19]~feeder_combout  = ( \memToRegMux|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[19][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[19][19]~feeder .extended_lut = "off";
defparam \regmem|regMemory[19][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[19][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y12_N25
dffeas \regmem|regMemory[19][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[19][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y12_N21
cyclonev_lcell_comb \regmem|regMemory[23][19]~feeder (
// Equation(s):
// \regmem|regMemory[23][19]~feeder_combout  = ( \memToRegMux|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[23][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[23][19]~feeder .extended_lut = "off";
defparam \regmem|regMemory[23][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[23][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y12_N23
dffeas \regmem|regMemory[23][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[23][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y12_N3
cyclonev_lcell_comb \regmem|Mux44~3 (
// Equation(s):
// \regmem|Mux44~3_combout  = ( \regmem|regMemory[23][19]~q  & ( \intMem|instruction[23]~DUPLICATE_q  & ( (!\intMem|instruction [24]) # (\regmem|regMemory[31][19]~q ) ) ) ) # ( !\regmem|regMemory[23][19]~q  & ( \intMem|instruction[23]~DUPLICATE_q  & ( 
// (\regmem|regMemory[31][19]~q  & \intMem|instruction [24]) ) ) ) # ( \regmem|regMemory[23][19]~q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( (!\intMem|instruction [24] & ((\regmem|regMemory[19][19]~q ))) # (\intMem|instruction [24] & 
// (\regmem|regMemory[27][19]~q )) ) ) ) # ( !\regmem|regMemory[23][19]~q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( (!\intMem|instruction [24] & ((\regmem|regMemory[19][19]~q ))) # (\intMem|instruction [24] & (\regmem|regMemory[27][19]~q )) ) ) )

	.dataa(!\regmem|regMemory[31][19]~q ),
	.datab(!\regmem|regMemory[27][19]~q ),
	.datac(!\regmem|regMemory[19][19]~q ),
	.datad(!\intMem|instruction [24]),
	.datae(!\regmem|regMemory[23][19]~q ),
	.dataf(!\intMem|instruction[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux44~3 .extended_lut = "off";
defparam \regmem|Mux44~3 .lut_mask = 64'h0F330F330055FF55;
defparam \regmem|Mux44~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N24
cyclonev_lcell_comb \regmem|Mux44~4 (
// Equation(s):
// \regmem|Mux44~4_combout  = ( \regmem|Mux44~2_combout  & ( \regmem|Mux44~3_combout  & ( ((!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux44~0_combout )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux44~1_combout )))) # (\intMem|instruction 
// [22]) ) ) ) # ( !\regmem|Mux44~2_combout  & ( \regmem|Mux44~3_combout  & ( (!\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux44~0_combout )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux44~1_combout ))))) # 
// (\intMem|instruction [22] & (((\intMem|instruction[21]~DUPLICATE_q )))) ) ) ) # ( \regmem|Mux44~2_combout  & ( !\regmem|Mux44~3_combout  & ( (!\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux44~0_combout )) # 
// (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux44~1_combout ))))) # (\intMem|instruction [22] & (((!\intMem|instruction[21]~DUPLICATE_q )))) ) ) ) # ( !\regmem|Mux44~2_combout  & ( !\regmem|Mux44~3_combout  & ( (!\intMem|instruction [22] & 
// ((!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux44~0_combout )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux44~1_combout ))))) ) ) )

	.dataa(!\regmem|Mux44~0_combout ),
	.datab(!\intMem|instruction [22]),
	.datac(!\regmem|Mux44~1_combout ),
	.datad(!\intMem|instruction[21]~DUPLICATE_q ),
	.datae(!\regmem|Mux44~2_combout ),
	.dataf(!\regmem|Mux44~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux44~4 .extended_lut = "off";
defparam \regmem|Mux44~4 .lut_mask = 64'h440C770C443F773F;
defparam \regmem|Mux44~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N12
cyclonev_lcell_comb \ula|Add0~164 (
// Equation(s):
// \ula|Add0~164_combout  = !\ulaIn1|ulaIn1MuxOut [19] $ (!\control|aluOp [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [19]),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~164 .extended_lut = "off";
defparam \ula|Add0~164 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \ula|Add0~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N23
dffeas \regmem|regMemory[6][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N44
dffeas \regmem|regMemory[7][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \regmem|regMemory[4][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N9
cyclonev_lcell_comb \regmem|Mux44~7 (
// Equation(s):
// \regmem|Mux44~7_combout  = ( \regmem|regMemory[4][19]~q  & ( \intMem|instruction [21] & ( (!\intMem|instruction [22] & (\regmem|regMemory[5][19]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[7][19]~q ))) ) ) ) # ( !\regmem|regMemory[4][19]~q  & ( 
// \intMem|instruction [21] & ( (!\intMem|instruction [22] & (\regmem|regMemory[5][19]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[7][19]~q ))) ) ) ) # ( \regmem|regMemory[4][19]~q  & ( !\intMem|instruction [21] & ( (!\intMem|instruction [22]) # 
// (\regmem|regMemory[6][19]~q ) ) ) ) # ( !\regmem|regMemory[4][19]~q  & ( !\intMem|instruction [21] & ( (\regmem|regMemory[6][19]~q  & \intMem|instruction [22]) ) ) )

	.dataa(!\regmem|regMemory[6][19]~q ),
	.datab(!\regmem|regMemory[5][19]~q ),
	.datac(!\regmem|regMemory[7][19]~q ),
	.datad(!\intMem|instruction [22]),
	.datae(!\regmem|regMemory[4][19]~q ),
	.dataf(!\intMem|instruction [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux44~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux44~7 .extended_lut = "off";
defparam \regmem|Mux44~7 .lut_mask = 64'h0055FF55330F330F;
defparam \regmem|Mux44~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N20
dffeas \regmem|regMemory[9][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N35
dffeas \regmem|regMemory[8][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N18
cyclonev_lcell_comb \regmem|regMemory[10][19]~feeder (
// Equation(s):
// \regmem|regMemory[10][19]~feeder_combout  = ( \memToRegMux|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[10][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[10][19]~feeder .extended_lut = "off";
defparam \regmem|regMemory[10][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[10][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y9_N20
dffeas \regmem|regMemory[10][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[10][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N14
dffeas \regmem|regMemory[11][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N21
cyclonev_lcell_comb \regmem|Mux44~5 (
// Equation(s):
// \regmem|Mux44~5_combout  = ( \regmem|regMemory[10][19]~q  & ( \regmem|regMemory[11][19]~q  & ( ((!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[8][19]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[9][19]~q ))) # 
// (\intMem|instruction [22]) ) ) ) # ( !\regmem|regMemory[10][19]~q  & ( \regmem|regMemory[11][19]~q  & ( (!\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[8][19]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & 
// (\regmem|regMemory[9][19]~q )))) # (\intMem|instruction [22] & (((\intMem|instruction[21]~DUPLICATE_q )))) ) ) ) # ( \regmem|regMemory[10][19]~q  & ( !\regmem|regMemory[11][19]~q  & ( (!\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & 
// ((\regmem|regMemory[8][19]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[9][19]~q )))) # (\intMem|instruction [22] & (((!\intMem|instruction[21]~DUPLICATE_q )))) ) ) ) # ( !\regmem|regMemory[10][19]~q  & ( !\regmem|regMemory[11][19]~q 
//  & ( (!\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[8][19]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[9][19]~q )))) ) ) )

	.dataa(!\intMem|instruction [22]),
	.datab(!\regmem|regMemory[9][19]~q ),
	.datac(!\regmem|regMemory[8][19]~q ),
	.datad(!\intMem|instruction[21]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[10][19]~q ),
	.dataf(!\regmem|regMemory[11][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux44~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux44~5 .extended_lut = "off";
defparam \regmem|Mux44~5 .lut_mask = 64'h0A225F220A775F77;
defparam \regmem|Mux44~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y13_N21
cyclonev_lcell_comb \regmem|regMemory[15][19]~feeder (
// Equation(s):
// \regmem|regMemory[15][19]~feeder_combout  = ( \memToRegMux|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[15][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[15][19]~feeder .extended_lut = "off";
defparam \regmem|regMemory[15][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[15][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y13_N23
dffeas \regmem|regMemory[15][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[15][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y13_N9
cyclonev_lcell_comb \regmem|regMemory[12][19]~feeder (
// Equation(s):
// \regmem|regMemory[12][19]~feeder_combout  = ( \memToRegMux|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[12][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[12][19]~feeder .extended_lut = "off";
defparam \regmem|regMemory[12][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[12][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y13_N11
dffeas \regmem|regMemory[12][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[12][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y13_N3
cyclonev_lcell_comb \regmem|regMemory[13][19]~feeder (
// Equation(s):
// \regmem|regMemory[13][19]~feeder_combout  = ( \memToRegMux|Mux19~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[13][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[13][19]~feeder .extended_lut = "off";
defparam \regmem|regMemory[13][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[13][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y13_N5
dffeas \regmem|regMemory[13][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[13][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N35
dffeas \regmem|regMemory[14][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y13_N42
cyclonev_lcell_comb \regmem|Mux44~6 (
// Equation(s):
// \regmem|Mux44~6_combout  = ( \intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[15][19]~q  ) ) ) # ( !\intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[13][19]~q  ) ) ) # ( 
// \intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[14][19]~q  ) ) ) # ( !\intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[12][19]~q  ) ) )

	.dataa(!\regmem|regMemory[15][19]~q ),
	.datab(!\regmem|regMemory[12][19]~q ),
	.datac(!\regmem|regMemory[13][19]~q ),
	.datad(!\regmem|regMemory[14][19]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux44~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux44~6 .extended_lut = "off";
defparam \regmem|Mux44~6 .lut_mask = 64'h333300FF0F0F5555;
defparam \regmem|Mux44~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N38
dffeas \regmem|regMemory[3][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N53
dffeas \regmem|regMemory[2][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N59
dffeas \regmem|regMemory[1][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N30
cyclonev_lcell_comb \regmem|Mux44~8 (
// Equation(s):
// \regmem|Mux44~8_combout  = ( \intMem|instruction [22] & ( \intMem|instruction [21] & ( \regmem|regMemory[3][19]~q  ) ) ) # ( !\intMem|instruction [22] & ( \intMem|instruction [21] & ( \regmem|regMemory[1][19]~q  ) ) ) # ( \intMem|instruction [22] & ( 
// !\intMem|instruction [21] & ( \regmem|regMemory[2][19]~q  ) ) )

	.dataa(!\regmem|regMemory[3][19]~q ),
	.datab(gnd),
	.datac(!\regmem|regMemory[2][19]~q ),
	.datad(!\regmem|regMemory[1][19]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux44~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux44~8 .extended_lut = "off";
defparam \regmem|Mux44~8 .lut_mask = 64'h00000F0F00FF5555;
defparam \regmem|Mux44~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N36
cyclonev_lcell_comb \regmem|Mux44~9 (
// Equation(s):
// \regmem|Mux44~9_combout  = ( \regmem|Mux44~6_combout  & ( \regmem|Mux44~8_combout  & ( (!\intMem|instruction [24] & (((!\intMem|instruction[23]~DUPLICATE_q )) # (\regmem|Mux44~7_combout ))) # (\intMem|instruction [24] & 
// (((\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|Mux44~5_combout )))) ) ) ) # ( !\regmem|Mux44~6_combout  & ( \regmem|Mux44~8_combout  & ( (!\intMem|instruction [24] & (((!\intMem|instruction[23]~DUPLICATE_q )) # (\regmem|Mux44~7_combout ))) # 
// (\intMem|instruction [24] & (((\regmem|Mux44~5_combout  & !\intMem|instruction[23]~DUPLICATE_q )))) ) ) ) # ( \regmem|Mux44~6_combout  & ( !\regmem|Mux44~8_combout  & ( (!\intMem|instruction [24] & (\regmem|Mux44~7_combout  & 
// ((\intMem|instruction[23]~DUPLICATE_q )))) # (\intMem|instruction [24] & (((\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|Mux44~5_combout )))) ) ) ) # ( !\regmem|Mux44~6_combout  & ( !\regmem|Mux44~8_combout  & ( (!\intMem|instruction [24] & 
// (\regmem|Mux44~7_combout  & ((\intMem|instruction[23]~DUPLICATE_q )))) # (\intMem|instruction [24] & (((\regmem|Mux44~5_combout  & !\intMem|instruction[23]~DUPLICATE_q )))) ) ) )

	.dataa(!\regmem|Mux44~7_combout ),
	.datab(!\intMem|instruction [24]),
	.datac(!\regmem|Mux44~5_combout ),
	.datad(!\intMem|instruction[23]~DUPLICATE_q ),
	.datae(!\regmem|Mux44~6_combout ),
	.dataf(!\regmem|Mux44~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux44~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux44~9 .extended_lut = "off";
defparam \regmem|Mux44~9 .lut_mask = 64'h03440377CF44CF77;
defparam \regmem|Mux44~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N6
cyclonev_lcell_comb \regmem|regMemory[16][18]~feeder (
// Equation(s):
// \regmem|regMemory[16][18]~feeder_combout  = ( \memToRegMux|Mux18~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[16][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[16][18]~feeder .extended_lut = "off";
defparam \regmem|regMemory[16][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[16][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N8
dffeas \regmem|regMemory[16][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[16][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N57
cyclonev_lcell_comb \regmem|regMemory[24][18]~feeder (
// Equation(s):
// \regmem|regMemory[24][18]~feeder_combout  = ( \memToRegMux|Mux18~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[24][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[24][18]~feeder .extended_lut = "off";
defparam \regmem|regMemory[24][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[24][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N59
dffeas \regmem|regMemory[24][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[24][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N24
cyclonev_lcell_comb \regmem|regMemory[20][18]~feeder (
// Equation(s):
// \regmem|regMemory[20][18]~feeder_combout  = ( \memToRegMux|Mux18~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[20][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[20][18]~feeder .extended_lut = "off";
defparam \regmem|regMemory[20][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[20][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N26
dffeas \regmem|regMemory[20][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[20][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N21
cyclonev_lcell_comb \regmem|regMemory[28][18]~feeder (
// Equation(s):
// \regmem|regMemory[28][18]~feeder_combout  = ( \memToRegMux|Mux18~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[28][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[28][18]~feeder .extended_lut = "off";
defparam \regmem|regMemory[28][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[28][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N23
dffeas \regmem|regMemory[28][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[28][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N3
cyclonev_lcell_comb \regmem|Mux45~0 (
// Equation(s):
// \regmem|Mux45~0_combout  = ( \regmem|regMemory[28][18]~q  & ( \intMem|instruction[23]~DUPLICATE_q  & ( (\regmem|regMemory[20][18]~q ) # (\intMem|instruction[24]~DUPLICATE_q ) ) ) ) # ( !\regmem|regMemory[28][18]~q  & ( \intMem|instruction[23]~DUPLICATE_q  
// & ( (!\intMem|instruction[24]~DUPLICATE_q  & \regmem|regMemory[20][18]~q ) ) ) ) # ( \regmem|regMemory[28][18]~q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[16][18]~q )) # 
// (\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[24][18]~q ))) ) ) ) # ( !\regmem|regMemory[28][18]~q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[16][18]~q )) # 
// (\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[24][18]~q ))) ) ) )

	.dataa(!\regmem|regMemory[16][18]~q ),
	.datab(!\regmem|regMemory[24][18]~q ),
	.datac(!\intMem|instruction[24]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[20][18]~q ),
	.datae(!\regmem|regMemory[28][18]~q ),
	.dataf(!\intMem|instruction[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux45~0 .extended_lut = "off";
defparam \regmem|Mux45~0 .lut_mask = 64'h5353535300F00FFF;
defparam \regmem|Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N5
dffeas \regmem|regMemory[26][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N54
cyclonev_lcell_comb \regmem|regMemory[18][18]~feeder (
// Equation(s):
// \regmem|regMemory[18][18]~feeder_combout  = ( \memToRegMux|Mux18~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[18][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[18][18]~feeder .extended_lut = "off";
defparam \regmem|regMemory[18][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[18][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N55
dffeas \regmem|regMemory[18][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[18][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y7_N41
dffeas \regmem|regMemory[22][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N56
dffeas \regmem|regMemory[30][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N0
cyclonev_lcell_comb \regmem|Mux45~2 (
// Equation(s):
// \regmem|Mux45~2_combout  = ( \regmem|regMemory[30][18]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[26][18]~q ) ) ) ) # ( !\regmem|regMemory[30][18]~q  & ( \intMem|instruction[24]~DUPLICATE_q  
// & ( (\regmem|regMemory[26][18]~q  & !\intMem|instruction[23]~DUPLICATE_q ) ) ) ) # ( \regmem|regMemory[30][18]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[18][18]~q )) # 
// (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[22][18]~q ))) ) ) ) # ( !\regmem|regMemory[30][18]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[18][18]~q )) # 
// (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[22][18]~q ))) ) ) )

	.dataa(!\regmem|regMemory[26][18]~q ),
	.datab(!\regmem|regMemory[18][18]~q ),
	.datac(!\regmem|regMemory[22][18]~q ),
	.datad(!\intMem|instruction[23]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[30][18]~q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux45~2 .extended_lut = "off";
defparam \regmem|Mux45~2 .lut_mask = 64'h330F330F550055FF;
defparam \regmem|Mux45~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N56
dffeas \regmem|regMemory[29][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N14
dffeas \regmem|regMemory[25][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N17
dffeas \regmem|regMemory[21][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N26
dffeas \regmem|regMemory[17][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N15
cyclonev_lcell_comb \regmem|Mux45~1 (
// Equation(s):
// \regmem|Mux45~1_combout  = ( \regmem|regMemory[21][18]~q  & ( \regmem|regMemory[17][18]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q ) # ((!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[25][18]~q ))) # (\intMem|instruction[23]~DUPLICATE_q  & 
// (\regmem|regMemory[29][18]~q ))) ) ) ) # ( !\regmem|regMemory[21][18]~q  & ( \regmem|regMemory[17][18]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (((!\intMem|instruction[24]~DUPLICATE_q ) # (\regmem|regMemory[25][18]~q )))) # 
// (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[29][18]~q  & ((\intMem|instruction[24]~DUPLICATE_q )))) ) ) ) # ( \regmem|regMemory[21][18]~q  & ( !\regmem|regMemory[17][18]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & 
// (((\regmem|regMemory[25][18]~q  & \intMem|instruction[24]~DUPLICATE_q )))) # (\intMem|instruction[23]~DUPLICATE_q  & (((!\intMem|instruction[24]~DUPLICATE_q )) # (\regmem|regMemory[29][18]~q ))) ) ) ) # ( !\regmem|regMemory[21][18]~q  & ( 
// !\regmem|regMemory[17][18]~q  & ( (\intMem|instruction[24]~DUPLICATE_q  & ((!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[25][18]~q ))) # (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[29][18]~q )))) ) ) )

	.dataa(!\regmem|regMemory[29][18]~q ),
	.datab(!\regmem|regMemory[25][18]~q ),
	.datac(!\intMem|instruction[23]~DUPLICATE_q ),
	.datad(!\intMem|instruction[24]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[21][18]~q ),
	.dataf(!\regmem|regMemory[17][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux45~1 .extended_lut = "off";
defparam \regmem|Mux45~1 .lut_mask = 64'h00350F35F035FF35;
defparam \regmem|Mux45~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N53
dffeas \regmem|regMemory[27][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N59
dffeas \regmem|regMemory[31][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N32
dffeas \regmem|regMemory[19][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N53
dffeas \regmem|regMemory[23][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N48
cyclonev_lcell_comb \regmem|Mux45~3 (
// Equation(s):
// \regmem|Mux45~3_combout  = ( \regmem|regMemory[19][18]~q  & ( \regmem|regMemory[23][18]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q ) # ((!\intMem|instruction [23] & (\regmem|regMemory[27][18]~q )) # (\intMem|instruction [23] & 
// ((\regmem|regMemory[31][18]~q )))) ) ) ) # ( !\regmem|regMemory[19][18]~q  & ( \regmem|regMemory[23][18]~q  & ( (!\intMem|instruction [23] & (\regmem|regMemory[27][18]~q  & (\intMem|instruction[24]~DUPLICATE_q ))) # (\intMem|instruction [23] & 
// (((!\intMem|instruction[24]~DUPLICATE_q ) # (\regmem|regMemory[31][18]~q )))) ) ) ) # ( \regmem|regMemory[19][18]~q  & ( !\regmem|regMemory[23][18]~q  & ( (!\intMem|instruction [23] & (((!\intMem|instruction[24]~DUPLICATE_q )) # 
// (\regmem|regMemory[27][18]~q ))) # (\intMem|instruction [23] & (((\intMem|instruction[24]~DUPLICATE_q  & \regmem|regMemory[31][18]~q )))) ) ) ) # ( !\regmem|regMemory[19][18]~q  & ( !\regmem|regMemory[23][18]~q  & ( (\intMem|instruction[24]~DUPLICATE_q  & 
// ((!\intMem|instruction [23] & (\regmem|regMemory[27][18]~q )) # (\intMem|instruction [23] & ((\regmem|regMemory[31][18]~q ))))) ) ) )

	.dataa(!\regmem|regMemory[27][18]~q ),
	.datab(!\intMem|instruction [23]),
	.datac(!\intMem|instruction[24]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[31][18]~q ),
	.datae(!\regmem|regMemory[19][18]~q ),
	.dataf(!\regmem|regMemory[23][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux45~3 .extended_lut = "off";
defparam \regmem|Mux45~3 .lut_mask = 64'h0407C4C73437F4F7;
defparam \regmem|Mux45~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N0
cyclonev_lcell_comb \regmem|Mux45~4 (
// Equation(s):
// \regmem|Mux45~4_combout  = ( \regmem|Mux45~1_combout  & ( \regmem|Mux45~3_combout  & ( ((!\intMem|instruction [22] & (\regmem|Mux45~0_combout )) # (\intMem|instruction [22] & ((\regmem|Mux45~2_combout )))) # (\intMem|instruction [21]) ) ) ) # ( 
// !\regmem|Mux45~1_combout  & ( \regmem|Mux45~3_combout  & ( (!\intMem|instruction [22] & (!\intMem|instruction [21] & (\regmem|Mux45~0_combout ))) # (\intMem|instruction [22] & (((\regmem|Mux45~2_combout )) # (\intMem|instruction [21]))) ) ) ) # ( 
// \regmem|Mux45~1_combout  & ( !\regmem|Mux45~3_combout  & ( (!\intMem|instruction [22] & (((\regmem|Mux45~0_combout )) # (\intMem|instruction [21]))) # (\intMem|instruction [22] & (!\intMem|instruction [21] & ((\regmem|Mux45~2_combout )))) ) ) ) # ( 
// !\regmem|Mux45~1_combout  & ( !\regmem|Mux45~3_combout  & ( (!\intMem|instruction [21] & ((!\intMem|instruction [22] & (\regmem|Mux45~0_combout )) # (\intMem|instruction [22] & ((\regmem|Mux45~2_combout ))))) ) ) )

	.dataa(!\intMem|instruction [22]),
	.datab(!\intMem|instruction [21]),
	.datac(!\regmem|Mux45~0_combout ),
	.datad(!\regmem|Mux45~2_combout ),
	.datae(!\regmem|Mux45~1_combout ),
	.dataf(!\regmem|Mux45~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux45~4 .extended_lut = "off";
defparam \regmem|Mux45~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regmem|Mux45~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N14
dffeas \regmem|regMemory[3][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N28
dffeas \regmem|regMemory[2][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N53
dffeas \regmem|regMemory[1][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N27
cyclonev_lcell_comb \regmem|Mux45~8 (
// Equation(s):
// \regmem|Mux45~8_combout  = ( \regmem|regMemory[1][18]~q  & ( (!\intMem|instruction [22] & (\intMem|instruction [21])) # (\intMem|instruction [22] & ((!\intMem|instruction [21] & ((\regmem|regMemory[2][18]~q ))) # (\intMem|instruction [21] & 
// (\regmem|regMemory[3][18]~q )))) ) ) # ( !\regmem|regMemory[1][18]~q  & ( (\intMem|instruction [22] & ((!\intMem|instruction [21] & ((\regmem|regMemory[2][18]~q ))) # (\intMem|instruction [21] & (\regmem|regMemory[3][18]~q )))) ) )

	.dataa(!\intMem|instruction [22]),
	.datab(!\intMem|instruction [21]),
	.datac(!\regmem|regMemory[3][18]~q ),
	.datad(!\regmem|regMemory[2][18]~q ),
	.datae(gnd),
	.dataf(!\regmem|regMemory[1][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux45~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux45~8 .extended_lut = "off";
defparam \regmem|Mux45~8 .lut_mask = 64'h0145014523672367;
defparam \regmem|Mux45~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N56
dffeas \regmem|regMemory[9][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N31
dffeas \regmem|regMemory[8][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N30
cyclonev_lcell_comb \regmem|regMemory[11][18]~feeder (
// Equation(s):
// \regmem|regMemory[11][18]~feeder_combout  = \memToRegMux|Mux18~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memToRegMux|Mux18~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[11][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[11][18]~feeder .extended_lut = "off";
defparam \regmem|regMemory[11][18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory[11][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N32
dffeas \regmem|regMemory[11][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[11][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N44
dffeas \regmem|regMemory[10][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N57
cyclonev_lcell_comb \regmem|Mux45~5 (
// Equation(s):
// \regmem|Mux45~5_combout  = ( \regmem|regMemory[11][18]~q  & ( \regmem|regMemory[10][18]~q  & ( ((!\intMem|instruction [21] & ((\regmem|regMemory[8][18]~q ))) # (\intMem|instruction [21] & (\regmem|regMemory[9][18]~q ))) # (\intMem|instruction [22]) ) ) ) 
// # ( !\regmem|regMemory[11][18]~q  & ( \regmem|regMemory[10][18]~q  & ( (!\intMem|instruction [21] & (((\intMem|instruction [22]) # (\regmem|regMemory[8][18]~q )))) # (\intMem|instruction [21] & (\regmem|regMemory[9][18]~q  & ((!\intMem|instruction 
// [22])))) ) ) ) # ( \regmem|regMemory[11][18]~q  & ( !\regmem|regMemory[10][18]~q  & ( (!\intMem|instruction [21] & (((\regmem|regMemory[8][18]~q  & !\intMem|instruction [22])))) # (\intMem|instruction [21] & (((\intMem|instruction [22])) # 
// (\regmem|regMemory[9][18]~q ))) ) ) ) # ( !\regmem|regMemory[11][18]~q  & ( !\regmem|regMemory[10][18]~q  & ( (!\intMem|instruction [22] & ((!\intMem|instruction [21] & ((\regmem|regMemory[8][18]~q ))) # (\intMem|instruction [21] & 
// (\regmem|regMemory[9][18]~q )))) ) ) )

	.dataa(!\regmem|regMemory[9][18]~q ),
	.datab(!\intMem|instruction [21]),
	.datac(!\regmem|regMemory[8][18]~q ),
	.datad(!\intMem|instruction [22]),
	.datae(!\regmem|regMemory[11][18]~q ),
	.dataf(!\regmem|regMemory[10][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux45~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux45~5 .extended_lut = "off";
defparam \regmem|Mux45~5 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \regmem|Mux45~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N8
dffeas \regmem|regMemory[13][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N15
cyclonev_lcell_comb \regmem|regMemory[12][18]~feeder (
// Equation(s):
// \regmem|regMemory[12][18]~feeder_combout  = ( \memToRegMux|Mux18~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[12][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[12][18]~feeder .extended_lut = "off";
defparam \regmem|regMemory[12][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[12][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N17
dffeas \regmem|regMemory[12][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[12][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N47
dffeas \regmem|regMemory[15][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N9
cyclonev_lcell_comb \regmem|Mux45~6 (
// Equation(s):
// \regmem|Mux45~6_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[15][18]~q  & ( (\regmem|regMemory[13][18]~q ) # (\intMem|instruction[22]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[15][18]~q  
// & ( (!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|regMemory[12][18]~q )) # (\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|regMemory[14][18]~q ))) ) ) ) # ( \intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[15][18]~q  & ( 
// (!\intMem|instruction[22]~DUPLICATE_q  & \regmem|regMemory[13][18]~q ) ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[15][18]~q  & ( (!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|regMemory[12][18]~q )) # 
// (\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|regMemory[14][18]~q ))) ) ) )

	.dataa(!\intMem|instruction[22]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[13][18]~q ),
	.datac(!\regmem|regMemory[12][18]~q ),
	.datad(!\regmem|regMemory[14][18]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[15][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux45~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux45~6 .extended_lut = "off";
defparam \regmem|Mux45~6 .lut_mask = 64'h0A5F22220A5F7777;
defparam \regmem|Mux45~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N38
dffeas \regmem|regMemory[7][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N17
dffeas \regmem|regMemory[4][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N32
dffeas \regmem|regMemory[5][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N42
cyclonev_lcell_comb \regmem|regMemory[6][18]~feeder (
// Equation(s):
// \regmem|regMemory[6][18]~feeder_combout  = ( \memToRegMux|Mux18~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[6][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[6][18]~feeder .extended_lut = "off";
defparam \regmem|regMemory[6][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[6][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N44
dffeas \regmem|regMemory[6][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[6][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N33
cyclonev_lcell_comb \regmem|Mux45~7 (
// Equation(s):
// \regmem|Mux45~7_combout  = ( \intMem|instruction [21] & ( \regmem|regMemory[6][18]~q  & ( (!\intMem|instruction [22] & ((\regmem|regMemory[5][18]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[7][18]~q )) ) ) ) # ( !\intMem|instruction [21] & ( 
// \regmem|regMemory[6][18]~q  & ( (\intMem|instruction [22]) # (\regmem|regMemory[4][18]~q ) ) ) ) # ( \intMem|instruction [21] & ( !\regmem|regMemory[6][18]~q  & ( (!\intMem|instruction [22] & ((\regmem|regMemory[5][18]~q ))) # (\intMem|instruction [22] & 
// (\regmem|regMemory[7][18]~q )) ) ) ) # ( !\intMem|instruction [21] & ( !\regmem|regMemory[6][18]~q  & ( (\regmem|regMemory[4][18]~q  & !\intMem|instruction [22]) ) ) )

	.dataa(!\regmem|regMemory[7][18]~q ),
	.datab(!\regmem|regMemory[4][18]~q ),
	.datac(!\regmem|regMemory[5][18]~q ),
	.datad(!\intMem|instruction [22]),
	.datae(!\intMem|instruction [21]),
	.dataf(!\regmem|regMemory[6][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux45~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux45~7 .extended_lut = "off";
defparam \regmem|Mux45~7 .lut_mask = 64'h33000F5533FF0F55;
defparam \regmem|Mux45~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N48
cyclonev_lcell_comb \regmem|Mux45~9 (
// Equation(s):
// \regmem|Mux45~9_combout  = ( \regmem|Mux45~6_combout  & ( \regmem|Mux45~7_combout  & ( ((!\intMem|instruction [24] & (\regmem|Mux45~8_combout )) # (\intMem|instruction [24] & ((\regmem|Mux45~5_combout )))) # (\intMem|instruction[23]~DUPLICATE_q ) ) ) ) # 
// ( !\regmem|Mux45~6_combout  & ( \regmem|Mux45~7_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((!\intMem|instruction [24] & (\regmem|Mux45~8_combout )) # (\intMem|instruction [24] & ((\regmem|Mux45~5_combout ))))) # 
// (\intMem|instruction[23]~DUPLICATE_q  & (!\intMem|instruction [24])) ) ) ) # ( \regmem|Mux45~6_combout  & ( !\regmem|Mux45~7_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((!\intMem|instruction [24] & (\regmem|Mux45~8_combout )) # 
// (\intMem|instruction [24] & ((\regmem|Mux45~5_combout ))))) # (\intMem|instruction[23]~DUPLICATE_q  & (\intMem|instruction [24])) ) ) ) # ( !\regmem|Mux45~6_combout  & ( !\regmem|Mux45~7_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & 
// ((!\intMem|instruction [24] & (\regmem|Mux45~8_combout )) # (\intMem|instruction [24] & ((\regmem|Mux45~5_combout ))))) ) ) )

	.dataa(!\intMem|instruction[23]~DUPLICATE_q ),
	.datab(!\intMem|instruction [24]),
	.datac(!\regmem|Mux45~8_combout ),
	.datad(!\regmem|Mux45~5_combout ),
	.datae(!\regmem|Mux45~6_combout ),
	.dataf(!\regmem|Mux45~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux45~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux45~9 .extended_lut = "off";
defparam \regmem|Mux45~9 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \regmem|Mux45~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N24
cyclonev_lcell_comb \ula|Add0~163 (
// Equation(s):
// \ula|Add0~163_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [18] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [18]),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~163 .extended_lut = "off";
defparam \ula|Add0~163 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \ula|Add0~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N57
cyclonev_lcell_comb \ula|Add0~91 (
// Equation(s):
// \ula|Add0~91_sumout  = SUM(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux45~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux45~4_combout )))) ) + ( \ula|Add0~163_combout  ) + ( \ula|Add0~88  ))
// \ula|Add0~92  = CARRY(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux45~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux45~4_combout )))) ) + ( \ula|Add0~163_combout  ) + ( \ula|Add0~88  ))

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux45~4_combout ),
	.datad(!\regmem|Mux45~9_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~163_combout ),
	.datag(gnd),
	.cin(\ula|Add0~88 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~91_sumout ),
	.cout(\ula|Add0~92 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~91 .extended_lut = "off";
defparam \ula|Add0~91 .lut_mask = 64'h0000FF000000048C;
defparam \ula|Add0~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N0
cyclonev_lcell_comb \ula|Add0~95 (
// Equation(s):
// \ula|Add0~95_sumout  = SUM(( \ula|Add0~164_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux44~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux44~4_combout )))) ) + ( \ula|Add0~92  ))
// \ula|Add0~96  = CARRY(( \ula|Add0~164_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux44~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux44~4_combout )))) ) + ( \ula|Add0~92  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux44~4_combout ),
	.datad(!\ula|Add0~164_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux44~9_combout ),
	.datag(gnd),
	.cin(\ula|Add0~92 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~95_sumout ),
	.cout(\ula|Add0~96 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~95 .extended_lut = "off";
defparam \ula|Add0~95 .lut_mask = 64'h0000FD75000000FF;
defparam \ula|Add0~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N21
cyclonev_lcell_comb \ula|Mux12~0 (
// Equation(s):
// \ula|Mux12~0_combout  = ( \ula|ShiftRight0~30_combout  & ( \ula|Add0~95_sumout  & ( (!\control|aluOp [3] & (!\ula|Mux11~2_combout  & !\ula|Mux11~3_combout )) ) ) ) # ( !\ula|ShiftRight0~30_combout  & ( \ula|Add0~95_sumout  & ( (!\control|aluOp [3] & 
// (!\ula|Mux11~2_combout  & (!\ula|Mux11~9_combout  & !\ula|Mux11~3_combout ))) ) ) ) # ( \ula|ShiftRight0~30_combout  & ( !\ula|Add0~95_sumout  & ( (!\control|aluOp [3] & (!\ula|Mux11~2_combout  & (\ula|Mux11~9_combout  & !\ula|Mux11~3_combout ))) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux11~2_combout ),
	.datac(!\ula|Mux11~9_combout ),
	.datad(!\ula|Mux11~3_combout ),
	.datae(!\ula|ShiftRight0~30_combout ),
	.dataf(!\ula|Add0~95_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~0 .extended_lut = "off";
defparam \ula|Mux12~0 .lut_mask = 64'h0000080080008800;
defparam \ula|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N24
cyclonev_lcell_comb \ula|ShiftLeft0~50 (
// Equation(s):
// \ula|ShiftLeft0~50_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [16]),
	.datab(!\ulaIn1|ulaIn1MuxOut [18]),
	.datac(!\ulaIn1|ulaIn1MuxOut [19]),
	.datad(!\ulaIn1|ulaIn1MuxOut [17]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~50 .extended_lut = "off";
defparam \ula|ShiftLeft0~50 .lut_mask = 64'h5555333300FF0F0F;
defparam \ula|ShiftLeft0~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N54
cyclonev_lcell_comb \ula|ShiftLeft0~28 (
// Equation(s):
// \ula|ShiftLeft0~28_combout  = ( \ulaIn1|ulaIn1MuxOut [5] & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [6]))) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [7])) ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [5] & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [6]))) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [7])) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [5] & ( 
// !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [4]) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [5] & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & \ulaIn1|ulaIn1MuxOut [4]) ) ) 
// )

	.dataa(!\ulaIn1|ulaIn1MuxOut [7]),
	.datab(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [4]),
	.datad(!\ulaIn1|ulaIn1MuxOut [6]),
	.datae(!\ulaIn1|ulaIn1MuxOut [5]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~28 .extended_lut = "off";
defparam \ula|ShiftLeft0~28 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \ula|ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N24
cyclonev_lcell_comb \ula|ShiftLeft0~36 (
// Equation(s):
// \ula|ShiftLeft0~36_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [11]),
	.datab(!\ulaIn1|ulaIn1MuxOut [9]),
	.datac(!\ulaIn1|ulaIn1MuxOut [8]),
	.datad(!\ulaIn1|ulaIn1MuxOut [10]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~36 .extended_lut = "off";
defparam \ula|ShiftLeft0~36 .lut_mask = 64'h0F0F333300FF5555;
defparam \ula|ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N6
cyclonev_lcell_comb \ula|Mux12~1 (
// Equation(s):
// \ula|Mux12~1_combout  = ( \ula|ShiftLeft0~28_combout  & ( \ula|ShiftLeft0~36_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~44_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (\ula|ShiftLeft0~50_combout ))) ) ) ) # ( !\ula|ShiftLeft0~28_combout  & ( \ula|ShiftLeft0~36_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~44_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~50_combout )))) ) ) ) # ( \ula|ShiftLeft0~28_combout  & ( !\ula|ShiftLeft0~36_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~44_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (\ula|ShiftLeft0~50_combout )))) ) ) ) # ( !\ula|ShiftLeft0~28_combout  & ( !\ula|ShiftLeft0~36_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~44_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~50_combout )))) ) ) )

	.dataa(!\ula|ShiftLeft0~50_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ula|ShiftLeft0~44_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(!\ula|ShiftLeft0~28_combout ),
	.dataf(!\ula|ShiftLeft0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~1 .extended_lut = "off";
defparam \ula|Mux12~1 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \ula|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N54
cyclonev_lcell_comb \ula|Mux12~2 (
// Equation(s):
// \ula|Mux12~2_combout  = ( \ula|Mux3~1_combout  & ( \ula|Mux12~1_combout  ) ) # ( !\ula|Mux3~1_combout  & ( \ula|Mux12~1_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux5~0_combout ) ) ) ) # ( \ula|Mux3~1_combout  & ( !\ula|Mux12~1_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux5~0_combout ) ) ) ) # ( !\ula|Mux3~1_combout  & ( !\ula|Mux12~1_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux5~0_combout ) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(gnd),
	.datac(!\ula|Mux5~0_combout ),
	.datad(gnd),
	.datae(!\ula|Mux3~1_combout ),
	.dataf(!\ula|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~2 .extended_lut = "off";
defparam \ula|Mux12~2 .lut_mask = 64'h050505050505FFFF;
defparam \ula|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N51
cyclonev_lcell_comb \ula|Mux12~4 (
// Equation(s):
// \ula|Mux12~4_combout  = ( \regmem|Mux44~9_combout  & ( (!\control|aluOp [0] & (((\intMem|instruction[25]~DUPLICATE_q  & !\regmem|Mux44~4_combout )) # (\control|in2Mux~combout ))) ) ) # ( !\regmem|Mux44~9_combout  & ( (!\control|aluOp [0] & 
// (((!\intMem|instruction[25]~DUPLICATE_q ) # (!\regmem|Mux44~4_combout )) # (\control|in2Mux~combout ))) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux44~4_combout ),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\regmem|Mux44~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~4 .extended_lut = "off";
defparam \ula|Mux12~4 .lut_mask = 64'hFD00FD0075007500;
defparam \ula|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N45
cyclonev_lcell_comb \ula|Mux11~10 (
// Equation(s):
// \ula|Mux11~10_combout  = ( \control|aluOp [3] & ( !\control|aluOp [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control|aluOp [3]),
	.dataf(!\control|aluOp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~10 .extended_lut = "off";
defparam \ula|Mux11~10 .lut_mask = 64'h0000FFFF00000000;
defparam \ula|Mux11~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N12
cyclonev_lcell_comb \ula|Mux12~6 (
// Equation(s):
// \ula|Mux12~6_combout  = ( \ulaIn1|ulaIn1MuxOut [19] & ( \ula|Mux11~10_combout  & ( !\control|aluOp [1] ) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ulaIn1|ulaIn1MuxOut [19]),
	.dataf(!\ula|Mux11~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~6 .extended_lut = "off";
defparam \ula|Mux12~6 .lut_mask = 64'h000000000000CCCC;
defparam \ula|Mux12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N18
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[19]~8 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[19]~8_combout  = ( !\control|in2Mux~combout  & ( \regmem|Mux44~9_combout  & ( (!\intMem|instruction [25]) # (\regmem|Mux44~4_combout ) ) ) ) # ( !\control|in2Mux~combout  & ( !\regmem|Mux44~9_combout  & ( (\intMem|instruction [25] & 
// \regmem|Mux44~4_combout ) ) ) )

	.dataa(!\intMem|instruction [25]),
	.datab(gnd),
	.datac(!\regmem|Mux44~4_combout ),
	.datad(gnd),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\regmem|Mux44~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[19]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[19]~8 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[19]~8 .lut_mask = 64'h05050000AFAF0000;
defparam \ulaIn2|ulaIn2MuxOut[19]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N54
cyclonev_lcell_comb \ula|Mux12~5 (
// Equation(s):
// \ula|Mux12~5_combout  = ( !\ulaIn1|ulaIn1MuxOut [19] & ( \ulaIn2|ulaIn2MuxOut[19]~8_combout  & ( (!\control|aluOp [0] & (\control|aluOp [1] & \ula|Mux11~10_combout )) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [19] & ( !\ulaIn2|ulaIn2MuxOut[19]~8_combout  & ( 
// (!\control|aluOp [0] & (\control|aluOp [1] & \ula|Mux11~10_combout )) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [19] & ( !\ulaIn2|ulaIn2MuxOut[19]~8_combout  & ( (\control|aluOp [0] & (\control|aluOp [1] & \ula|Mux11~10_combout )) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\ula|Mux11~10_combout ),
	.datad(gnd),
	.datae(!\ulaIn1|ulaIn1MuxOut [19]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[19]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~5 .extended_lut = "off";
defparam \ula|Mux12~5 .lut_mask = 64'h0101020202020000;
defparam \ula|Mux12~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N3
cyclonev_lcell_comb \ula|Add0~51 (
// Equation(s):
// \ula|Add0~51_combout  = ( !\control|aluOp [1] & ( \control|aluOp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~51 .extended_lut = "off";
defparam \ula|Add0~51 .lut_mask = 64'h00FF00FF00000000;
defparam \ula|Add0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N51
cyclonev_lcell_comb \ula|Mux12~3 (
// Equation(s):
// \ula|Mux12~3_combout  = ( \ula|Mux11~8_combout  & ( \ulaIn2|ulaIn2MuxOut[19]~8_combout  & ( (\ulaIn1|ulaIn1MuxOut [3] & \ula|Mux8~2_combout ) ) ) ) # ( !\ula|Mux11~8_combout  & ( \ulaIn2|ulaIn2MuxOut[19]~8_combout  & ( (\ula|Mux8~2_combout  & 
// \ula|Add0~51_combout ) ) ) ) # ( \ula|Mux11~8_combout  & ( !\ulaIn2|ulaIn2MuxOut[19]~8_combout  & ( (\ulaIn1|ulaIn1MuxOut [3] & \ula|Mux8~2_combout ) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [3]),
	.datab(gnd),
	.datac(!\ula|Mux8~2_combout ),
	.datad(!\ula|Add0~51_combout ),
	.datae(!\ula|Mux11~8_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[19]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~3 .extended_lut = "off";
defparam \ula|Mux12~3 .lut_mask = 64'h00000505000F0505;
defparam \ula|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N12
cyclonev_lcell_comb \ula|Mux8~1 (
// Equation(s):
// \ula|Mux8~1_combout  = ( \ula|ShiftLeft0~6_combout  & ( \ula|ShiftLeft0~13_combout  & ( (!\control|aluOp [3] & (\ula|Mux30~6_combout  & (!\ula|ShiftLeft0~14_combout  & !\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux30~6_combout ),
	.datac(!\ula|ShiftLeft0~14_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\ula|ShiftLeft0~6_combout ),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~1 .extended_lut = "off";
defparam \ula|Mux8~1 .lut_mask = 64'h0000000000002000;
defparam \ula|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N18
cyclonev_lcell_comb \ula|ShiftRight1~5 (
// Equation(s):
// \ula|ShiftRight1~5_combout  = ( \ula|ShiftRight0~29_combout  & ( \ula|ShiftRight1~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~28_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (\ula|ShiftRight0~27_combout ))) ) ) ) # ( !\ula|ShiftRight0~29_combout  & ( \ula|ShiftRight1~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~28_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~27_combout )))) ) ) ) # ( \ula|ShiftRight0~29_combout  & ( !\ula|ShiftRight1~4_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~28_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (\ula|ShiftRight0~27_combout )))) ) ) ) # ( !\ula|ShiftRight0~29_combout  & ( !\ula|ShiftRight1~4_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~28_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~27_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ula|ShiftRight0~27_combout ),
	.datac(!\ula|ShiftRight0~28_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(!\ula|ShiftRight0~29_combout ),
	.dataf(!\ula|ShiftRight1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~5 .extended_lut = "off";
defparam \ula|ShiftRight1~5 .lut_mask = 64'h051105BBAF11AFBB;
defparam \ula|ShiftRight1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N0
cyclonev_lcell_comb \ula|Mux12~7 (
// Equation(s):
// \ula|Mux12~7_combout  = ( !\ula|Mux8~1_combout  & ( \ula|ShiftRight1~5_combout  & ( (!\ula|Mux12~5_combout  & (!\ula|Mux12~3_combout  & ((!\ula|Mux12~6_combout ) # (\ula|Mux12~4_combout )))) ) ) ) # ( \ula|Mux8~1_combout  & ( !\ula|ShiftRight1~5_combout  
// & ( (!\ula|Mux12~5_combout  & (!\ula|Mux12~3_combout  & ((!\ula|Mux12~6_combout ) # (\ula|Mux12~4_combout )))) ) ) ) # ( !\ula|Mux8~1_combout  & ( !\ula|ShiftRight1~5_combout  & ( (!\ula|Mux12~5_combout  & (!\ula|Mux12~3_combout  & ((!\ula|Mux12~6_combout 
// ) # (\ula|Mux12~4_combout )))) ) ) )

	.dataa(!\ula|Mux12~4_combout ),
	.datab(!\ula|Mux12~6_combout ),
	.datac(!\ula|Mux12~5_combout ),
	.datad(!\ula|Mux12~3_combout ),
	.datae(!\ula|Mux8~1_combout ),
	.dataf(!\ula|ShiftRight1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~7 .extended_lut = "off";
defparam \ula|Mux12~7 .lut_mask = 64'hD000D000D0000000;
defparam \ula|Mux12~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N24
cyclonev_lcell_comb \ula|Mux3~2 (
// Equation(s):
// \ula|Mux3~2_combout  = ( \ula|Mux11~6_combout  & ( !\ula|Mux11~3_combout  & ( (!\control|aluOp [3] & (\ula|Mux11~7_combout  & !\ula|Mux11~4_combout )) ) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux11~7_combout ),
	.datad(!\ula|Mux11~4_combout ),
	.datae(!\ula|Mux11~6_combout ),
	.dataf(!\ula|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~2 .extended_lut = "off";
defparam \ula|Mux3~2 .lut_mask = 64'h00000C0000000000;
defparam \ula|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N18
cyclonev_lcell_comb \ula|Mux12~8 (
// Equation(s):
// \ula|Mux12~8_combout  = ( \ula|Mux12~7_combout  & ( \ula|Mux3~2_combout  & ( (!\ula|Mux12~2_combout  & ((!\ula|ShiftRight0~10_combout ) # ((!\ula|ShiftLeft0~20_combout ) # (!\ula|Mux3~0_combout )))) ) ) ) # ( \ula|Mux12~7_combout  & ( !\ula|Mux3~2_combout 
//  ) )

	.dataa(!\ula|ShiftRight0~10_combout ),
	.datab(!\ula|ShiftLeft0~20_combout ),
	.datac(!\ula|Mux12~2_combout ),
	.datad(!\ula|Mux3~0_combout ),
	.datae(!\ula|Mux12~7_combout ),
	.dataf(!\ula|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~8 .extended_lut = "off";
defparam \ula|Mux12~8 .lut_mask = 64'h0000FFFF0000F0E0;
defparam \ula|Mux12~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N3
cyclonev_lcell_comb \memToRegMux|Mux19~0 (
// Equation(s):
// \memToRegMux|Mux19~0_combout  = ( !\control|Decoder1~0_combout  & ( \ula|Mux12~8_combout  & ( ((\ula|Mux14~0_combout  & (\control|aluOp [3] & \ula|LessThan0~63_combout ))) # (\ula|Mux12~0_combout ) ) ) ) # ( !\control|Decoder1~0_combout  & ( 
// !\ula|Mux12~8_combout  ) )

	.dataa(!\ula|Mux12~0_combout ),
	.datab(!\ula|Mux14~0_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|LessThan0~63_combout ),
	.datae(!\control|Decoder1~0_combout ),
	.dataf(!\ula|Mux12~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux19~0 .extended_lut = "off";
defparam \memToRegMux|Mux19~0 .lut_mask = 64'hFFFF000055570000;
defparam \memToRegMux|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N8
dffeas \regmem|regMemory[5][19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][19] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N45
cyclonev_lcell_comb \regmem|Mux12~8 (
// Equation(s):
// \regmem|Mux12~8_combout  = ( \regmem|regMemory[4][19]~q  & ( \regmem|regMemory[7][19]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & ((!\intMem|instruction[17]~DUPLICATE_q ) # ((\regmem|regMemory[6][19]~q )))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (((\regmem|regMemory[5][19]~q )) # (\intMem|instruction[17]~DUPLICATE_q ))) ) ) ) # ( !\regmem|regMemory[4][19]~q  & ( \regmem|regMemory[7][19]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (\intMem|instruction[17]~DUPLICATE_q  & 
// ((\regmem|regMemory[6][19]~q )))) # (\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory[5][19]~q )) # (\intMem|instruction[17]~DUPLICATE_q ))) ) ) ) # ( \regmem|regMemory[4][19]~q  & ( !\regmem|regMemory[7][19]~q  & ( 
// (!\intMem|instruction[16]~DUPLICATE_q  & ((!\intMem|instruction[17]~DUPLICATE_q ) # ((\regmem|regMemory[6][19]~q )))) # (\intMem|instruction[16]~DUPLICATE_q  & (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[5][19]~q ))) ) ) ) # ( 
// !\regmem|regMemory[4][19]~q  & ( !\regmem|regMemory[7][19]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[6][19]~q )))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[5][19]~q ))) ) ) )

	.dataa(!\intMem|instruction[16]~DUPLICATE_q ),
	.datab(!\intMem|instruction[17]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[5][19]~q ),
	.datad(!\regmem|regMemory[6][19]~q ),
	.datae(!\regmem|regMemory[4][19]~q ),
	.dataf(!\regmem|regMemory[7][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux12~8 .extended_lut = "off";
defparam \regmem|Mux12~8 .lut_mask = 64'h04268CAE15379DBF;
defparam \regmem|Mux12~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y13_N54
cyclonev_lcell_comb \regmem|Mux12~7 (
// Equation(s):
// \regmem|Mux12~7_combout  = ( \regmem|regMemory[13][19]~q  & ( \intMem|instruction [16] & ( (!\intMem|instruction[17]~DUPLICATE_q ) # (\regmem|regMemory[15][19]~q ) ) ) ) # ( !\regmem|regMemory[13][19]~q  & ( \intMem|instruction [16] & ( 
// (\regmem|regMemory[15][19]~q  & \intMem|instruction[17]~DUPLICATE_q ) ) ) ) # ( \regmem|regMemory[13][19]~q  & ( !\intMem|instruction [16] & ( (!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[12][19]~q ))) # 
// (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[14][19]~q )) ) ) ) # ( !\regmem|regMemory[13][19]~q  & ( !\intMem|instruction [16] & ( (!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[12][19]~q ))) # 
// (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[14][19]~q )) ) ) )

	.dataa(!\regmem|regMemory[15][19]~q ),
	.datab(!\regmem|regMemory[14][19]~q ),
	.datac(!\intMem|instruction[17]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[12][19]~q ),
	.datae(!\regmem|regMemory[13][19]~q ),
	.dataf(!\intMem|instruction [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux12~7 .extended_lut = "off";
defparam \regmem|Mux12~7 .lut_mask = 64'h03F303F30505F5F5;
defparam \regmem|Mux12~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N12
cyclonev_lcell_comb \regmem|Mux12~6 (
// Equation(s):
// \regmem|Mux12~6_combout  = ( \intMem|instruction [17] & ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[3][19]~q  ) ) ) # ( !\intMem|instruction [17] & ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[1][19]~q  ) ) ) # ( 
// \intMem|instruction [17] & ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[2][19]~q  ) ) )

	.dataa(!\regmem|regMemory[2][19]~q ),
	.datab(!\regmem|regMemory[1][19]~q ),
	.datac(!\regmem|regMemory[3][19]~q ),
	.datad(gnd),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux12~6 .extended_lut = "off";
defparam \regmem|Mux12~6 .lut_mask = 64'h0000555533330F0F;
defparam \regmem|Mux12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N33
cyclonev_lcell_comb \regmem|Mux12~5 (
// Equation(s):
// \regmem|Mux12~5_combout  = ( \regmem|regMemory[8][19]~q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[9][19]~q ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[11][19]~q )) ) ) ) 
// # ( !\regmem|regMemory[8][19]~q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[9][19]~q ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[11][19]~q )) ) ) ) # ( 
// \regmem|regMemory[8][19]~q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( (!\intMem|instruction[17]~DUPLICATE_q ) # (\regmem|regMemory[10][19]~q ) ) ) ) # ( !\regmem|regMemory[8][19]~q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( 
// (\regmem|regMemory[10][19]~q  & \intMem|instruction[17]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[10][19]~q ),
	.datab(!\regmem|regMemory[11][19]~q ),
	.datac(!\intMem|instruction[17]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[9][19]~q ),
	.datae(!\regmem|regMemory[8][19]~q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux12~5 .extended_lut = "off";
defparam \regmem|Mux12~5 .lut_mask = 64'h0505F5F503F303F3;
defparam \regmem|Mux12~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y13_N27
cyclonev_lcell_comb \regmem|Mux12~9 (
// Equation(s):
// \regmem|Mux12~9_combout  = ( \regmem|Mux12~6_combout  & ( \regmem|Mux12~5_combout  & ( (!\intMem|instruction [18]) # ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux12~8_combout )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux12~7_combout 
// )))) ) ) ) # ( !\regmem|Mux12~6_combout  & ( \regmem|Mux12~5_combout  & ( (!\intMem|instruction [18] & (((\intMem|instruction[19]~DUPLICATE_q )))) # (\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux12~8_combout )) # 
// (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux12~7_combout ))))) ) ) ) # ( \regmem|Mux12~6_combout  & ( !\regmem|Mux12~5_combout  & ( (!\intMem|instruction [18] & (((!\intMem|instruction[19]~DUPLICATE_q )))) # (\intMem|instruction [18] & 
// ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux12~8_combout )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux12~7_combout ))))) ) ) ) # ( !\regmem|Mux12~6_combout  & ( !\regmem|Mux12~5_combout  & ( (\intMem|instruction [18] & 
// ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux12~8_combout )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux12~7_combout ))))) ) ) )

	.dataa(!\regmem|Mux12~8_combout ),
	.datab(!\intMem|instruction [18]),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\regmem|Mux12~7_combout ),
	.datae(!\regmem|Mux12~6_combout ),
	.dataf(!\regmem|Mux12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux12~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux12~9 .extended_lut = "off";
defparam \regmem|Mux12~9 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \regmem|Mux12~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N27
cyclonev_lcell_comb \regmem|Mux12~1 (
// Equation(s):
// \regmem|Mux12~1_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[29][19]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[25][19]~q  ) ) ) # ( \intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[21][19]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[17][19]~q  ) ) )

	.dataa(!\regmem|regMemory[17][19]~q ),
	.datab(!\regmem|regMemory[25][19]~q ),
	.datac(!\regmem|regMemory[21][19]~q ),
	.datad(!\regmem|regMemory[29][19]~q ),
	.datae(!\intMem|instruction[18]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux12~1 .extended_lut = "off";
defparam \regmem|Mux12~1 .lut_mask = 64'h55550F0F333300FF;
defparam \regmem|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y12_N42
cyclonev_lcell_comb \regmem|Mux12~3 (
// Equation(s):
// \regmem|Mux12~3_combout  = ( \regmem|regMemory[31][19]~q  & ( \intMem|instruction [18] & ( (\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[23][19]~q ) ) ) ) # ( !\regmem|regMemory[31][19]~q  & ( \intMem|instruction [18] & ( 
// (\regmem|regMemory[23][19]~q  & !\intMem|instruction[19]~DUPLICATE_q ) ) ) ) # ( \regmem|regMemory[31][19]~q  & ( !\intMem|instruction [18] & ( (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[19][19]~q )) # (\intMem|instruction[19]~DUPLICATE_q 
//  & ((\regmem|regMemory[27][19]~q ))) ) ) ) # ( !\regmem|regMemory[31][19]~q  & ( !\intMem|instruction [18] & ( (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[19][19]~q )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[27][19]~q 
// ))) ) ) )

	.dataa(!\regmem|regMemory[23][19]~q ),
	.datab(!\regmem|regMemory[19][19]~q ),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[27][19]~q ),
	.datae(!\regmem|regMemory[31][19]~q ),
	.dataf(!\intMem|instruction [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux12~3 .extended_lut = "off";
defparam \regmem|Mux12~3 .lut_mask = 64'h303F303F50505F5F;
defparam \regmem|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N12
cyclonev_lcell_comb \regmem|Mux12~0 (
// Equation(s):
// \regmem|Mux12~0_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[28][19]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[24][19]~q  ) ) ) # ( \intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[20][19]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[16][19]~q  ) ) )

	.dataa(!\regmem|regMemory[24][19]~q ),
	.datab(!\regmem|regMemory[28][19]~q ),
	.datac(!\regmem|regMemory[16][19]~q ),
	.datad(!\regmem|regMemory[20][19]~q ),
	.datae(!\intMem|instruction[18]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux12~0 .extended_lut = "off";
defparam \regmem|Mux12~0 .lut_mask = 64'h0F0F00FF55553333;
defparam \regmem|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y8_N39
cyclonev_lcell_comb \regmem|Mux12~2 (
// Equation(s):
// \regmem|Mux12~2_combout  = ( \intMem|instruction [18] & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[30][19]~q  ) ) ) # ( !\intMem|instruction [18] & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[26][19]~q  ) ) ) # ( 
// \intMem|instruction [18] & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[22][19]~q  ) ) ) # ( !\intMem|instruction [18] & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[18][19]~q  ) ) )

	.dataa(!\regmem|regMemory[30][19]~q ),
	.datab(!\regmem|regMemory[22][19]~q ),
	.datac(!\regmem|regMemory[18][19]~q ),
	.datad(!\regmem|regMemory[26][19]~q ),
	.datae(!\intMem|instruction [18]),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux12~2 .extended_lut = "off";
defparam \regmem|Mux12~2 .lut_mask = 64'h0F0F333300FF5555;
defparam \regmem|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N24
cyclonev_lcell_comb \regmem|Mux12~4 (
// Equation(s):
// \regmem|Mux12~4_combout  = ( \regmem|Mux12~0_combout  & ( \regmem|Mux12~2_combout  & ( (!\intMem|instruction [16]) # ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux12~1_combout )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux12~3_combout 
// )))) ) ) ) # ( !\regmem|Mux12~0_combout  & ( \regmem|Mux12~2_combout  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux12~1_combout  & (\intMem|instruction [16]))) # (\intMem|instruction[17]~DUPLICATE_q  & (((!\intMem|instruction [16]) # 
// (\regmem|Mux12~3_combout )))) ) ) ) # ( \regmem|Mux12~0_combout  & ( !\regmem|Mux12~2_combout  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (((!\intMem|instruction [16])) # (\regmem|Mux12~1_combout ))) # (\intMem|instruction[17]~DUPLICATE_q  & 
// (((\intMem|instruction [16] & \regmem|Mux12~3_combout )))) ) ) ) # ( !\regmem|Mux12~0_combout  & ( !\regmem|Mux12~2_combout  & ( (\intMem|instruction [16] & ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux12~1_combout )) # 
// (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux12~3_combout ))))) ) ) )

	.dataa(!\intMem|instruction[17]~DUPLICATE_q ),
	.datab(!\regmem|Mux12~1_combout ),
	.datac(!\intMem|instruction [16]),
	.datad(!\regmem|Mux12~3_combout ),
	.datae(!\regmem|Mux12~0_combout ),
	.dataf(!\regmem|Mux12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux12~4 .extended_lut = "off";
defparam \regmem|Mux12~4 .lut_mask = 64'h0207A2A75257F2F7;
defparam \regmem|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N21
cyclonev_lcell_comb \ulaIn1|Mux19~0 (
// Equation(s):
// \ulaIn1|Mux19~0_combout  = ( \regmem|Mux12~9_combout  & ( \regmem|Mux12~4_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\intMem|instruction [15]))) ) ) ) # ( !\regmem|Mux12~9_combout  & ( \regmem|Mux12~4_combout  & ( (!\control|in1Mux 
// [1] & ((!\control|in1Mux [0] & ((\intMem|instruction [20]))) # (\control|in1Mux [0] & (\intMem|instruction [15])))) ) ) ) # ( \regmem|Mux12~9_combout  & ( !\regmem|Mux12~4_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0] & 
// ((!\intMem|instruction [20]))) # (\control|in1Mux [0] & (\intMem|instruction [15])))) ) ) ) # ( !\regmem|Mux12~9_combout  & ( !\regmem|Mux12~4_combout  & ( (\intMem|instruction [15] & (\control|in1Mux [0] & !\control|in1Mux [1])) ) ) )

	.dataa(!\intMem|instruction [15]),
	.datab(!\control|in1Mux [0]),
	.datac(!\control|in1Mux [1]),
	.datad(!\intMem|instruction [20]),
	.datae(!\regmem|Mux12~9_combout ),
	.dataf(!\regmem|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux19~0 .extended_lut = "off";
defparam \ulaIn1|Mux19~0 .lut_mask = 64'h1010D01010D0D0D0;
defparam \ulaIn1|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N6
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[19] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [19] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux19~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux19~0_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) ) # ( !\ulaIn1|Mux32~0_combout  & ( !\ulaIn1|Mux19~0_combout  & ( 
// \ulaIn1|ulaIn1MuxOut [19] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [19]),
	.datae(!\ulaIn1|Mux32~0_combout ),
	.dataf(!\ulaIn1|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[19] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[19] .lut_mask = 64'h00FF000000FFFFFF;
defparam \ulaIn1|ulaIn1MuxOut[19] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N24
cyclonev_lcell_comb \ula|ShiftLeft0~53 (
// Equation(s):
// \ula|ShiftLeft0~53_combout  = ( \ulaIn1|ulaIn1MuxOut [22] & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (\ulaIn2|ulaIn2MuxOut[1]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [20]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [22] & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [20] & !\ulaIn2|ulaIn2MuxOut[1]~2_combout ) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [22] & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [19]))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & 
// (\ulaIn1|ulaIn1MuxOut [21])) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [22] & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [19]))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [21])) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [21]),
	.datab(!\ulaIn1|ulaIn1MuxOut [20]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [19]),
	.datae(!\ulaIn1|ulaIn1MuxOut [22]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~53 .extended_lut = "off";
defparam \ula|ShiftLeft0~53 .lut_mask = 64'h05F505F530303F3F;
defparam \ula|ShiftLeft0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N54
cyclonev_lcell_comb \ula|ShiftLeft0~57 (
// Equation(s):
// \ula|ShiftLeft0~57_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [26] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [25] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [24] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [23] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [24]),
	.datab(!\ulaIn1|ulaIn1MuxOut [23]),
	.datac(!\ulaIn1|ulaIn1MuxOut [25]),
	.datad(!\ulaIn1|ulaIn1MuxOut [26]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~57 .extended_lut = "off";
defparam \ula|ShiftLeft0~57 .lut_mask = 64'h333355550F0F00FF;
defparam \ula|ShiftLeft0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N0
cyclonev_lcell_comb \ula|ShiftLeft0~42 (
// Equation(s):
// \ula|ShiftLeft0~42_combout  = ( \ulaIn1|ulaIn1MuxOut [13] & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [12])) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [14]))) ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [13] & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [12])) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [14]))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [13] & ( 
// !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (\ulaIn2|ulaIn2MuxOut[1]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [11]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [13] & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (\ulaIn1|ulaIn1MuxOut [11] & !\ulaIn2|ulaIn2MuxOut[1]~2_combout ) ) 
// ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [11]),
	.datab(!\ulaIn1|ulaIn1MuxOut [12]),
	.datac(!\ulaIn1|ulaIn1MuxOut [14]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [13]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~42 .extended_lut = "off";
defparam \ula|ShiftLeft0~42 .lut_mask = 64'h550055FF330F330F;
defparam \ula|ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N6
cyclonev_lcell_comb \ula|Mux5~5 (
// Equation(s):
// \ula|Mux5~5_combout  = ( \ula|ShiftLeft0~57_combout  & ( \ula|ShiftLeft0~42_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftLeft0~49_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftLeft0~53_combout ))) ) ) ) # ( !\ula|ShiftLeft0~57_combout  & ( \ula|ShiftLeft0~42_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # 
// (\ula|ShiftLeft0~49_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~53_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) ) # ( \ula|ShiftLeft0~57_combout  & ( !\ula|ShiftLeft0~42_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftLeft0~49_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftLeft0~53_combout ))) ) ) ) # ( 
// !\ula|ShiftLeft0~57_combout  & ( !\ula|ShiftLeft0~42_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftLeft0~49_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~53_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) )

	.dataa(!\ula|ShiftLeft0~53_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ula|ShiftLeft0~49_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(!\ula|ShiftLeft0~57_combout ),
	.dataf(!\ula|ShiftLeft0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~5 .extended_lut = "off";
defparam \ula|Mux5~5 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \ula|Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N30
cyclonev_lcell_comb \ula|Mux5~6 (
// Equation(s):
// \ula|Mux5~6_combout  = ( \ula|Mux5~5_combout  & ( \ula|Mux3~0_combout  & ( (!\ula|ShiftLeft0~35_combout  & (!\ula|Mux3~1_combout  & ((!\ulaIn1|ulaIn1MuxOut [31]) # (!\ula|Mux5~0_combout )))) ) ) ) # ( !\ula|Mux5~5_combout  & ( \ula|Mux3~0_combout  & ( 
// (!\ula|ShiftLeft0~35_combout  & ((!\ulaIn1|ulaIn1MuxOut [31]) # (!\ula|Mux5~0_combout ))) ) ) ) # ( \ula|Mux5~5_combout  & ( !\ula|Mux3~0_combout  & ( (!\ula|Mux3~1_combout  & ((!\ulaIn1|ulaIn1MuxOut [31]) # (!\ula|Mux5~0_combout ))) ) ) ) # ( 
// !\ula|Mux5~5_combout  & ( !\ula|Mux3~0_combout  & ( (!\ulaIn1|ulaIn1MuxOut [31]) # (!\ula|Mux5~0_combout ) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ula|Mux5~0_combout ),
	.datac(!\ula|ShiftLeft0~35_combout ),
	.datad(!\ula|Mux3~1_combout ),
	.datae(!\ula|Mux5~5_combout ),
	.dataf(!\ula|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~6 .extended_lut = "off";
defparam \ula|Mux5~6 .lut_mask = 64'hEEEEEE00E0E0E000;
defparam \ula|Mux5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N51
cyclonev_lcell_comb \ula|Add0~171 (
// Equation(s):
// \ula|Add0~171_combout  = ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [26] ) ) # ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [26] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control|aluOp [0]),
	.dataf(!\ulaIn1|ulaIn1MuxOut [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~171 .extended_lut = "off";
defparam \ula|Add0~171 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \ula|Add0~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N18
cyclonev_lcell_comb \ula|Add0~119 (
// Equation(s):
// \ula|Add0~119_sumout  = SUM(( \ula|Add0~170_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux38~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux38~4_combout )))) ) + ( \ula|Add0~116  ))
// \ula|Add0~120  = CARRY(( \ula|Add0~170_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux38~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux38~4_combout )))) ) + ( \ula|Add0~116  ))

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux38~4_combout ),
	.datad(!\ula|Add0~170_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux38~9_combout ),
	.datag(gnd),
	.cin(\ula|Add0~116 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~119_sumout ),
	.cout(\ula|Add0~120 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~119 .extended_lut = "off";
defparam \ula|Add0~119 .lut_mask = 64'h0000FB73000000FF;
defparam \ula|Add0~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N21
cyclonev_lcell_comb \ula|Add0~123 (
// Equation(s):
// \ula|Add0~123_sumout  = SUM(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux37~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux37~4_combout )))) ) + ( \ula|Add0~171_combout  ) + ( \ula|Add0~120  ))
// \ula|Add0~124  = CARRY(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux37~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux37~4_combout )))) ) + ( \ula|Add0~171_combout  ) + ( \ula|Add0~120  ))

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux37~4_combout ),
	.datad(!\regmem|Mux37~9_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~171_combout ),
	.datag(gnd),
	.cin(\ula|Add0~120 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~123_sumout ),
	.cout(\ula|Add0~124 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~123 .extended_lut = "off";
defparam \ula|Add0~123 .lut_mask = 64'h0000FF000000048C;
defparam \ula|Add0~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N48
cyclonev_lcell_comb \ula|Mux5~7 (
// Equation(s):
// \ula|Mux5~7_combout  = ( \ula|Add0~123_sumout  & ( (\ula|Mux6~0_combout  & (!\ula|Mux5~2_combout  & ((!\ula|Mux5~6_combout ) # (\ula|Mux5~3_combout )))) ) ) # ( !\ula|Add0~123_sumout  & ( (\ula|Mux6~0_combout  & (!\ula|Mux5~3_combout  & 
// (!\ula|Mux5~2_combout  & !\ula|Mux5~6_combout ))) ) )

	.dataa(!\ula|Mux6~0_combout ),
	.datab(!\ula|Mux5~3_combout ),
	.datac(!\ula|Mux5~2_combout ),
	.datad(!\ula|Mux5~6_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~123_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~7 .extended_lut = "off";
defparam \ula|Mux5~7 .lut_mask = 64'h4000400050105010;
defparam \ula|Mux5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N27
cyclonev_lcell_comb \memToRegMux|Mux26~0 (
// Equation(s):
// \memToRegMux|Mux26~0_combout  = ( \control|aluOp [3] & ( \ula|Mux5~7_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\control|aluOp [3] & ( \ula|Mux5~7_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( \control|aluOp [3] & ( !\ula|Mux5~7_combout  
// & ( (!\control|Decoder1~0_combout  & ((!\ula|Mux5~10_combout ) # ((\ula|Mux14~0_combout  & \ula|LessThan0~63_combout )))) ) ) ) # ( !\control|aluOp [3] & ( !\ula|Mux5~7_combout  & ( (!\control|Decoder1~0_combout  & !\ula|Mux5~10_combout ) ) ) )

	.dataa(!\ula|Mux14~0_combout ),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\ula|LessThan0~63_combout ),
	.datad(!\ula|Mux5~10_combout ),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux26~0 .extended_lut = "off";
defparam \memToRegMux|Mux26~0 .lut_mask = 64'hCC00CC04CCCCCCCC;
defparam \memToRegMux|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N38
dffeas \regmem|regMemory[9][26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][26] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N42
cyclonev_lcell_comb \regmem|Mux5~5 (
// Equation(s):
// \regmem|Mux5~5_combout  = ( \regmem|regMemory[10][26]~q  & ( \regmem|regMemory[8][26]~q  & ( (!\intMem|instruction [16]) # ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[9][26]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & 
// ((\regmem|regMemory[11][26]~q )))) ) ) ) # ( !\regmem|regMemory[10][26]~q  & ( \regmem|regMemory[8][26]~q  & ( (!\intMem|instruction [16] & (((!\intMem|instruction[17]~DUPLICATE_q )))) # (\intMem|instruction [16] & ((!\intMem|instruction[17]~DUPLICATE_q  
// & (\regmem|regMemory[9][26]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[11][26]~q ))))) ) ) ) # ( \regmem|regMemory[10][26]~q  & ( !\regmem|regMemory[8][26]~q  & ( (!\intMem|instruction [16] & (((\intMem|instruction[17]~DUPLICATE_q 
// )))) # (\intMem|instruction [16] & ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[9][26]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[11][26]~q ))))) ) ) ) # ( !\regmem|regMemory[10][26]~q  & ( 
// !\regmem|regMemory[8][26]~q  & ( (\intMem|instruction [16] & ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[9][26]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[11][26]~q ))))) ) ) )

	.dataa(!\regmem|regMemory[9][26]~q ),
	.datab(!\regmem|regMemory[11][26]~q ),
	.datac(!\intMem|instruction [16]),
	.datad(!\intMem|instruction[17]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[10][26]~q ),
	.dataf(!\regmem|regMemory[8][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux5~5 .extended_lut = "off";
defparam \regmem|Mux5~5 .lut_mask = 64'h050305F3F503F5F3;
defparam \regmem|Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N48
cyclonev_lcell_comb \regmem|Mux5~6 (
// Equation(s):
// \regmem|Mux5~6_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction [16] & (\regmem|regMemory[2][26]~q )) # (\intMem|instruction [16] & ((\regmem|regMemory[3][26]~q ))) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( 
// (\intMem|instruction [16] & \regmem|regMemory[1][26]~q ) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\regmem|regMemory[1][26]~q ),
	.datac(!\regmem|regMemory[2][26]~q ),
	.datad(!\regmem|regMemory[3][26]~q ),
	.datae(gnd),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux5~6 .extended_lut = "off";
defparam \regmem|Mux5~6 .lut_mask = 64'h111111110A5F0A5F;
defparam \regmem|Mux5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N15
cyclonev_lcell_comb \regmem|Mux5~7 (
// Equation(s):
// \regmem|Mux5~7_combout  = ( \intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[15][26]~q  ) ) ) # ( !\intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[14][26]~q  ) ) ) # ( 
// \intMem|instruction [16] & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[13][26]~q  ) ) ) # ( !\intMem|instruction [16] & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[12][26]~q  ) ) )

	.dataa(!\regmem|regMemory[15][26]~q ),
	.datab(!\regmem|regMemory[13][26]~q ),
	.datac(!\regmem|regMemory[14][26]~q ),
	.datad(!\regmem|regMemory[12][26]~q ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux5~7 .extended_lut = "off";
defparam \regmem|Mux5~7 .lut_mask = 64'h00FF33330F0F5555;
defparam \regmem|Mux5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N27
cyclonev_lcell_comb \regmem|Mux5~8 (
// Equation(s):
// \regmem|Mux5~8_combout  = ( \intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[7][26]~q  ) ) ) # ( !\intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[6][26]~q  ) ) ) # ( 
// \intMem|instruction [16] & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[5][26]~q  ) ) ) # ( !\intMem|instruction [16] & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[4][26]~q  ) ) )

	.dataa(!\regmem|regMemory[7][26]~q ),
	.datab(!\regmem|regMemory[4][26]~q ),
	.datac(!\regmem|regMemory[6][26]~q ),
	.datad(!\regmem|regMemory[5][26]~q ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux5~8 .extended_lut = "off";
defparam \regmem|Mux5~8 .lut_mask = 64'h333300FF0F0F5555;
defparam \regmem|Mux5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N39
cyclonev_lcell_comb \regmem|Mux5~9 (
// Equation(s):
// \regmem|Mux5~9_combout  = ( \regmem|Mux5~7_combout  & ( \regmem|Mux5~8_combout  & ( ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux5~6_combout ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux5~5_combout ))) # (\intMem|instruction [18]) ) 
// ) ) # ( !\regmem|Mux5~7_combout  & ( \regmem|Mux5~8_combout  & ( (!\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux5~6_combout ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux5~5_combout )))) # 
// (\intMem|instruction [18] & (((!\intMem|instruction[19]~DUPLICATE_q )))) ) ) ) # ( \regmem|Mux5~7_combout  & ( !\regmem|Mux5~8_combout  & ( (!\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux5~6_combout ))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux5~5_combout )))) # (\intMem|instruction [18] & (((\intMem|instruction[19]~DUPLICATE_q )))) ) ) ) # ( !\regmem|Mux5~7_combout  & ( !\regmem|Mux5~8_combout  & ( (!\intMem|instruction [18] & 
// ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux5~6_combout ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux5~5_combout )))) ) ) )

	.dataa(!\intMem|instruction [18]),
	.datab(!\regmem|Mux5~5_combout ),
	.datac(!\regmem|Mux5~6_combout ),
	.datad(!\intMem|instruction[19]~DUPLICATE_q ),
	.datae(!\regmem|Mux5~7_combout ),
	.dataf(!\regmem|Mux5~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux5~9 .extended_lut = "off";
defparam \regmem|Mux5~9 .lut_mask = 64'h0A220A775F225F77;
defparam \regmem|Mux5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y11_N15
cyclonev_lcell_comb \regmem|Mux5~2 (
// Equation(s):
// \regmem|Mux5~2_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[23][26]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( 
// \regmem|regMemory[22][26]~q  ) ) ) # ( \intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[21][26]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( 
// \regmem|regMemory[20][26]~q  ) ) )

	.dataa(!\regmem|regMemory[22][26]~q ),
	.datab(!\regmem|regMemory[23][26]~q ),
	.datac(!\regmem|regMemory[20][26]~q ),
	.datad(!\regmem|regMemory[21][26]~q ),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux5~2 .extended_lut = "off";
defparam \regmem|Mux5~2 .lut_mask = 64'h0F0F00FF55553333;
defparam \regmem|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N39
cyclonev_lcell_comb \regmem|Mux5~3 (
// Equation(s):
// \regmem|Mux5~3_combout  = ( \regmem|regMemory[31][26]~q  & ( \intMem|instruction [16] & ( (\intMem|instruction[17]~DUPLICATE_q ) # (\regmem|regMemory[29][26]~q ) ) ) ) # ( !\regmem|regMemory[31][26]~q  & ( \intMem|instruction [16] & ( 
// (\regmem|regMemory[29][26]~q  & !\intMem|instruction[17]~DUPLICATE_q ) ) ) ) # ( \regmem|regMemory[31][26]~q  & ( !\intMem|instruction [16] & ( (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[28][26]~q )) # (\intMem|instruction[17]~DUPLICATE_q 
//  & ((\regmem|regMemory[30][26]~q ))) ) ) ) # ( !\regmem|regMemory[31][26]~q  & ( !\intMem|instruction [16] & ( (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[28][26]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[30][26]~q 
// ))) ) ) )

	.dataa(!\regmem|regMemory[29][26]~q ),
	.datab(!\regmem|regMemory[28][26]~q ),
	.datac(!\intMem|instruction[17]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[30][26]~q ),
	.datae(!\regmem|regMemory[31][26]~q ),
	.dataf(!\intMem|instruction [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux5~3 .extended_lut = "off";
defparam \regmem|Mux5~3 .lut_mask = 64'h303F303F50505F5F;
defparam \regmem|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y10_N33
cyclonev_lcell_comb \regmem|Mux5~1 (
// Equation(s):
// \regmem|Mux5~1_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[27][26]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[25][26]~q  ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[26][26]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[24][26]~q  ) ) )

	.dataa(!\regmem|regMemory[26][26]~q ),
	.datab(!\regmem|regMemory[27][26]~q ),
	.datac(!\regmem|regMemory[24][26]~q ),
	.datad(!\regmem|regMemory[25][26]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux5~1 .extended_lut = "off";
defparam \regmem|Mux5~1 .lut_mask = 64'h0F0F555500FF3333;
defparam \regmem|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N15
cyclonev_lcell_comb \regmem|Mux5~0 (
// Equation(s):
// \regmem|Mux5~0_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[16][26]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[18][26]~q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[19][26]~q )) ) ) 
// ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[16][26]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q ) # (\regmem|regMemory[17][26]~q ) ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\regmem|regMemory[16][26]~q  & ( 
// (!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[18][26]~q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[19][26]~q )) ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\regmem|regMemory[16][26]~q  & ( 
// (\intMem|instruction[16]~DUPLICATE_q  & \regmem|regMemory[17][26]~q ) ) ) )

	.dataa(!\intMem|instruction[16]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[19][26]~q ),
	.datac(!\regmem|regMemory[17][26]~q ),
	.datad(!\regmem|regMemory[18][26]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[16][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux5~0 .extended_lut = "off";
defparam \regmem|Mux5~0 .lut_mask = 64'h050511BBAFAF11BB;
defparam \regmem|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N51
cyclonev_lcell_comb \regmem|Mux5~4 (
// Equation(s):
// \regmem|Mux5~4_combout  = ( \regmem|Mux5~1_combout  & ( \regmem|Mux5~0_combout  & ( (!\intMem|instruction [18]) # ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux5~2_combout )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux5~3_combout )))) 
// ) ) ) # ( !\regmem|Mux5~1_combout  & ( \regmem|Mux5~0_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18])) # (\regmem|Mux5~2_combout ))) # (\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|Mux5~3_combout  & 
// \intMem|instruction [18])))) ) ) ) # ( \regmem|Mux5~1_combout  & ( !\regmem|Mux5~0_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux5~2_combout  & ((\intMem|instruction [18])))) # (\intMem|instruction[19]~DUPLICATE_q  & 
// (((!\intMem|instruction [18]) # (\regmem|Mux5~3_combout )))) ) ) ) # ( !\regmem|Mux5~1_combout  & ( !\regmem|Mux5~0_combout  & ( (\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux5~2_combout )) # 
// (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux5~3_combout ))))) ) ) )

	.dataa(!\intMem|instruction[19]~DUPLICATE_q ),
	.datab(!\regmem|Mux5~2_combout ),
	.datac(!\regmem|Mux5~3_combout ),
	.datad(!\intMem|instruction [18]),
	.datae(!\regmem|Mux5~1_combout ),
	.dataf(!\regmem|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux5~4 .extended_lut = "off";
defparam \regmem|Mux5~4 .lut_mask = 64'h00275527AA27FF27;
defparam \regmem|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N42
cyclonev_lcell_comb \ulaIn1|Mux26~0 (
// Equation(s):
// \ulaIn1|Mux26~0_combout  = ( \regmem|Mux5~4_combout  & ( !\control|in1Mux [1] & ( (!\control|in1Mux [0] & (((\regmem|Mux5~9_combout )) # (\intMem|instruction [20]))) # (\control|in1Mux [0] & (((\intMem|instruction [15])))) ) ) ) # ( 
// !\regmem|Mux5~4_combout  & ( !\control|in1Mux [1] & ( (!\control|in1Mux [0] & (!\intMem|instruction [20] & (\regmem|Mux5~9_combout ))) # (\control|in1Mux [0] & (((\intMem|instruction [15])))) ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(!\regmem|Mux5~9_combout ),
	.datac(!\intMem|instruction [15]),
	.datad(!\control|in1Mux [0]),
	.datae(!\regmem|Mux5~4_combout ),
	.dataf(!\control|in1Mux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux26~0 .extended_lut = "off";
defparam \ulaIn1|Mux26~0 .lut_mask = 64'h220F770F00000000;
defparam \ulaIn1|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N51
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[26] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [26] = ( \ulaIn1|Mux26~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [26]) ) ) # ( !\ulaIn1|Mux26~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [26] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [26]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[26] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[26] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[26] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N12
cyclonev_lcell_comb \ula|ShiftRight0~20 (
// Equation(s):
// \ula|ShiftRight0~20_combout  = ( \ulaIn1|ulaIn1MuxOut [27] & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [28]))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [26])) ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [27] & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [28]))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [26])) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [27] & ( 
// !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (\ulaIn2|ulaIn2MuxOut[1]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [29]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [27] & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (\ulaIn1|ulaIn1MuxOut [29] & !\ulaIn2|ulaIn2MuxOut[1]~2_combout ) ) 
// ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [26]),
	.datab(!\ulaIn1|ulaIn1MuxOut [29]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [28]),
	.datae(!\ulaIn1|ulaIn1MuxOut [27]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~20 .extended_lut = "off";
defparam \ula|ShiftRight0~20 .lut_mask = 64'h30303F3F05F505F5;
defparam \ula|ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N42
cyclonev_lcell_comb \ula|ShiftRight0~36 (
// Equation(s):
// \ula|ShiftRight0~36_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \ula|ShiftRight0~19_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~20_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~21_combout )) ) ) ) 
// # ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \ula|ShiftRight0~19_combout  & ( (\ulaIn1|ulaIn1MuxOut [31]) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( !\ula|ShiftRight0~19_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~20_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~21_combout )) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( !\ula|ShiftRight0~19_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) ) )

	.dataa(!\ula|ShiftRight0~21_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\ula|ShiftRight0~20_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.dataf(!\ula|ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~36 .extended_lut = "off";
defparam \ula|ShiftRight0~36 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \ula|ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N33
cyclonev_lcell_comb \ula|Mux9~0 (
// Equation(s):
// \ula|Mux9~0_combout  = ( !\ula|Mux11~3_combout  & ( \ula|Mux11~4_combout  & ( (\ula|Mux11~6_combout  & (!\control|aluOp [3] & (!\ula|Mux11~7_combout  & \ula|ShiftRight0~36_combout ))) ) ) )

	.dataa(!\ula|Mux11~6_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux11~7_combout ),
	.datad(!\ula|ShiftRight0~36_combout ),
	.datae(!\ula|Mux11~3_combout ),
	.dataf(!\ula|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~0 .extended_lut = "off";
defparam \ula|Mux9~0 .lut_mask = 64'h0000000000400000;
defparam \ula|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N50
dffeas \regmem|regMemory[7][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N44
dffeas \regmem|regMemory[5][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N49
dffeas \regmem|regMemory[4][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N31
dffeas \regmem|regMemory[6][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N33
cyclonev_lcell_comb \regmem|Mux41~7 (
// Equation(s):
// \regmem|Mux41~7_combout  = ( \intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[7][22]~q  ) ) ) # ( !\intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[5][22]~q  ) ) ) # ( 
// \intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[6][22]~q  ) ) ) # ( !\intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[4][22]~q  ) ) )

	.dataa(!\regmem|regMemory[7][22]~q ),
	.datab(!\regmem|regMemory[5][22]~q ),
	.datac(!\regmem|regMemory[4][22]~q ),
	.datad(!\regmem|regMemory[6][22]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux41~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux41~7 .extended_lut = "off";
defparam \regmem|Mux41~7 .lut_mask = 64'h0F0F00FF33335555;
defparam \regmem|Mux41~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N45
cyclonev_lcell_comb \regmem|regMemory[11][22]~feeder (
// Equation(s):
// \regmem|regMemory[11][22]~feeder_combout  = ( \memToRegMux|Mux22~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[11][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[11][22]~feeder .extended_lut = "off";
defparam \regmem|regMemory[11][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[11][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y9_N47
dffeas \regmem|regMemory[11][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[11][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N8
dffeas \regmem|regMemory[9][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N8
dffeas \regmem|regMemory[8][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N27
cyclonev_lcell_comb \regmem|regMemory[10][22]~feeder (
// Equation(s):
// \regmem|regMemory[10][22]~feeder_combout  = ( \memToRegMux|Mux22~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[10][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[10][22]~feeder .extended_lut = "off";
defparam \regmem|regMemory[10][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[10][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y9_N29
dffeas \regmem|regMemory[10][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[10][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N3
cyclonev_lcell_comb \regmem|Mux41~5 (
// Equation(s):
// \regmem|Mux41~5_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[11][22]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[10][22]~q  ) ) ) # ( 
// \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[9][22]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[8][22]~q  ) ) )

	.dataa(!\regmem|regMemory[11][22]~q ),
	.datab(!\regmem|regMemory[9][22]~q ),
	.datac(!\regmem|regMemory[8][22]~q ),
	.datad(!\regmem|regMemory[10][22]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux41~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux41~5 .extended_lut = "off";
defparam \regmem|Mux41~5 .lut_mask = 64'h0F0F333300FF5555;
defparam \regmem|Mux41~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N26
dffeas \regmem|regMemory[13][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y10_N12
cyclonev_lcell_comb \regmem|regMemory[14][22]~feeder (
// Equation(s):
// \regmem|regMemory[14][22]~feeder_combout  = \memToRegMux|Mux22~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memToRegMux|Mux22~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[14][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[14][22]~feeder .extended_lut = "off";
defparam \regmem|regMemory[14][22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory[14][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y10_N14
dffeas \regmem|regMemory[14][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[14][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N8
dffeas \regmem|regMemory[15][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N27
cyclonev_lcell_comb \regmem|regMemory[12][22]~feeder (
// Equation(s):
// \regmem|regMemory[12][22]~feeder_combout  = \memToRegMux|Mux22~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux22~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[12][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[12][22]~feeder .extended_lut = "off";
defparam \regmem|regMemory[12][22]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[12][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N29
dffeas \regmem|regMemory[12][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[12][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N27
cyclonev_lcell_comb \regmem|Mux41~6 (
// Equation(s):
// \regmem|Mux41~6_combout  = ( \intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[15][22]~q  ) ) ) # ( !\intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[13][22]~q  ) ) ) # ( 
// \intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[14][22]~q  ) ) ) # ( !\intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[12][22]~q  ) ) )

	.dataa(!\regmem|regMemory[13][22]~q ),
	.datab(!\regmem|regMemory[14][22]~q ),
	.datac(!\regmem|regMemory[15][22]~q ),
	.datad(!\regmem|regMemory[12][22]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux41~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux41~6 .extended_lut = "off";
defparam \regmem|Mux41~6 .lut_mask = 64'h00FF333355550F0F;
defparam \regmem|Mux41~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N23
dffeas \regmem|regMemory[2][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N32
dffeas \regmem|regMemory[3][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N32
dffeas \regmem|regMemory[1][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N33
cyclonev_lcell_comb \regmem|Mux41~8 (
// Equation(s):
// \regmem|Mux41~8_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[3][22]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[2][22]~q  ) ) ) # ( 
// \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[1][22]~q  ) ) )

	.dataa(!\regmem|regMemory[2][22]~q ),
	.datab(gnd),
	.datac(!\regmem|regMemory[3][22]~q ),
	.datad(!\regmem|regMemory[1][22]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux41~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux41~8 .extended_lut = "off";
defparam \regmem|Mux41~8 .lut_mask = 64'h000000FF55550F0F;
defparam \regmem|Mux41~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N18
cyclonev_lcell_comb \regmem|Mux41~9 (
// Equation(s):
// \regmem|Mux41~9_combout  = ( \regmem|Mux41~6_combout  & ( \regmem|Mux41~8_combout  & ( (!\intMem|instruction [23] & (((!\intMem|instruction [24]) # (\regmem|Mux41~5_combout )))) # (\intMem|instruction [23] & (((\intMem|instruction [24])) # 
// (\regmem|Mux41~7_combout ))) ) ) ) # ( !\regmem|Mux41~6_combout  & ( \regmem|Mux41~8_combout  & ( (!\intMem|instruction [23] & (((!\intMem|instruction [24]) # (\regmem|Mux41~5_combout )))) # (\intMem|instruction [23] & (\regmem|Mux41~7_combout  & 
// ((!\intMem|instruction [24])))) ) ) ) # ( \regmem|Mux41~6_combout  & ( !\regmem|Mux41~8_combout  & ( (!\intMem|instruction [23] & (((\regmem|Mux41~5_combout  & \intMem|instruction [24])))) # (\intMem|instruction [23] & (((\intMem|instruction [24])) # 
// (\regmem|Mux41~7_combout ))) ) ) ) # ( !\regmem|Mux41~6_combout  & ( !\regmem|Mux41~8_combout  & ( (!\intMem|instruction [23] & (((\regmem|Mux41~5_combout  & \intMem|instruction [24])))) # (\intMem|instruction [23] & (\regmem|Mux41~7_combout  & 
// ((!\intMem|instruction [24])))) ) ) )

	.dataa(!\regmem|Mux41~7_combout ),
	.datab(!\intMem|instruction [23]),
	.datac(!\regmem|Mux41~5_combout ),
	.datad(!\intMem|instruction [24]),
	.datae(!\regmem|Mux41~6_combout ),
	.dataf(!\regmem|Mux41~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux41~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux41~9 .extended_lut = "off";
defparam \regmem|Mux41~9 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \regmem|Mux41~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y11_N47
dffeas \regmem|regMemory[28][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N47
dffeas \regmem|regMemory[20][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N50
dffeas \regmem|regMemory[24][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N51
cyclonev_lcell_comb \regmem|Mux41~0 (
// Equation(s):
// \regmem|Mux41~0_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction [24] & ( \regmem|regMemory[28][22]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction [24] & ( \regmem|regMemory[24][22]~q  ) ) ) # ( 
// \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction [24] & ( \regmem|regMemory[20][22]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction [24] & ( \regmem|regMemory[16][22]~q  ) ) )

	.dataa(!\regmem|regMemory[28][22]~q ),
	.datab(!\regmem|regMemory[16][22]~q ),
	.datac(!\regmem|regMemory[20][22]~q ),
	.datad(!\regmem|regMemory[24][22]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux41~0 .extended_lut = "off";
defparam \regmem|Mux41~0 .lut_mask = 64'h33330F0F00FF5555;
defparam \regmem|Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N23
dffeas \regmem|regMemory[26][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N6
cyclonev_lcell_comb \regmem|regMemory[22][22]~feeder (
// Equation(s):
// \regmem|regMemory[22][22]~feeder_combout  = ( \memToRegMux|Mux22~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[22][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[22][22]~feeder .extended_lut = "off";
defparam \regmem|regMemory[22][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[22][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N8
dffeas \regmem|regMemory[22][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[22][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N30
cyclonev_lcell_comb \regmem|regMemory[18][22]~feeder (
// Equation(s):
// \regmem|regMemory[18][22]~feeder_combout  = ( \memToRegMux|Mux22~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[18][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[18][22]~feeder .extended_lut = "off";
defparam \regmem|regMemory[18][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[18][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N31
dffeas \regmem|regMemory[18][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[18][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N32
dffeas \regmem|regMemory[30][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N12
cyclonev_lcell_comb \regmem|Mux41~2 (
// Equation(s):
// \regmem|Mux41~2_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[30][22]~q  & ( (\intMem|instruction[24]~DUPLICATE_q ) # (\regmem|regMemory[22][22]~q ) ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[30][22]~q  
// & ( (!\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[18][22]~q ))) # (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[26][22]~q )) ) ) ) # ( \intMem|instruction[23]~DUPLICATE_q  & ( !\regmem|regMemory[30][22]~q  & ( 
// (\regmem|regMemory[22][22]~q  & !\intMem|instruction[24]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\regmem|regMemory[30][22]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[18][22]~q ))) # 
// (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[26][22]~q )) ) ) )

	.dataa(!\regmem|regMemory[26][22]~q ),
	.datab(!\regmem|regMemory[22][22]~q ),
	.datac(!\intMem|instruction[24]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[18][22]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[30][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux41~2 .extended_lut = "off";
defparam \regmem|Mux41~2 .lut_mask = 64'h05F5303005F53F3F;
defparam \regmem|Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N42
cyclonev_lcell_comb \regmem|regMemory[17][22]~feeder (
// Equation(s):
// \regmem|regMemory[17][22]~feeder_combout  = \memToRegMux|Mux22~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux22~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[17][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[17][22]~feeder .extended_lut = "off";
defparam \regmem|regMemory[17][22]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[17][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y10_N43
dffeas \regmem|regMemory[17][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[17][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N39
cyclonev_lcell_comb \regmem|regMemory[21][22]~feeder (
// Equation(s):
// \regmem|regMemory[21][22]~feeder_combout  = \memToRegMux|Mux22~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux22~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[21][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[21][22]~feeder .extended_lut = "off";
defparam \regmem|regMemory[21][22]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[21][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y10_N40
dffeas \regmem|regMemory[21][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[21][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N32
dffeas \regmem|regMemory[25][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N8
dffeas \regmem|regMemory[29][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N9
cyclonev_lcell_comb \regmem|Mux41~1 (
// Equation(s):
// \regmem|Mux41~1_combout  = ( \intMem|instruction [24] & ( \intMem|instruction [23] & ( \regmem|regMemory[29][22]~q  ) ) ) # ( !\intMem|instruction [24] & ( \intMem|instruction [23] & ( \regmem|regMemory[21][22]~q  ) ) ) # ( \intMem|instruction [24] & ( 
// !\intMem|instruction [23] & ( \regmem|regMemory[25][22]~q  ) ) ) # ( !\intMem|instruction [24] & ( !\intMem|instruction [23] & ( \regmem|regMemory[17][22]~q  ) ) )

	.dataa(!\regmem|regMemory[17][22]~q ),
	.datab(!\regmem|regMemory[21][22]~q ),
	.datac(!\regmem|regMemory[25][22]~q ),
	.datad(!\regmem|regMemory[29][22]~q ),
	.datae(!\intMem|instruction [24]),
	.dataf(!\intMem|instruction [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux41~1 .extended_lut = "off";
defparam \regmem|Mux41~1 .lut_mask = 64'h55550F0F333300FF;
defparam \regmem|Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y11_N23
dffeas \regmem|regMemory[31][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N32
dffeas \regmem|regMemory[27][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N59
dffeas \regmem|regMemory[19][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N26
dffeas \regmem|regMemory[23][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N39
cyclonev_lcell_comb \regmem|Mux41~3 (
// Equation(s):
// \regmem|Mux41~3_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction [24] & ( \regmem|regMemory[31][22]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction [24] & ( \regmem|regMemory[27][22]~q  ) ) ) # ( 
// \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction [24] & ( \regmem|regMemory[23][22]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction [24] & ( \regmem|regMemory[19][22]~q  ) ) )

	.dataa(!\regmem|regMemory[31][22]~q ),
	.datab(!\regmem|regMemory[27][22]~q ),
	.datac(!\regmem|regMemory[19][22]~q ),
	.datad(!\regmem|regMemory[23][22]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux41~3 .extended_lut = "off";
defparam \regmem|Mux41~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \regmem|Mux41~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N24
cyclonev_lcell_comb \regmem|Mux41~4 (
// Equation(s):
// \regmem|Mux41~4_combout  = ( \regmem|Mux41~1_combout  & ( \regmem|Mux41~3_combout  & ( ((!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|Mux41~0_combout )) # (\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|Mux41~2_combout )))) # 
// (\intMem|instruction[21]~DUPLICATE_q ) ) ) ) # ( !\regmem|Mux41~1_combout  & ( \regmem|Mux41~3_combout  & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|Mux41~0_combout )) # 
// (\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|Mux41~2_combout ))))) # (\intMem|instruction[21]~DUPLICATE_q  & (\intMem|instruction[22]~DUPLICATE_q )) ) ) ) # ( \regmem|Mux41~1_combout  & ( !\regmem|Mux41~3_combout  & ( 
// (!\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|Mux41~0_combout )) # (\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|Mux41~2_combout ))))) # (\intMem|instruction[21]~DUPLICATE_q  & 
// (!\intMem|instruction[22]~DUPLICATE_q )) ) ) ) # ( !\regmem|Mux41~1_combout  & ( !\regmem|Mux41~3_combout  & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|Mux41~0_combout )) # 
// (\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|Mux41~2_combout ))))) ) ) )

	.dataa(!\intMem|instruction[21]~DUPLICATE_q ),
	.datab(!\intMem|instruction[22]~DUPLICATE_q ),
	.datac(!\regmem|Mux41~0_combout ),
	.datad(!\regmem|Mux41~2_combout ),
	.datae(!\regmem|Mux41~1_combout ),
	.dataf(!\regmem|Mux41~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux41~4 .extended_lut = "off";
defparam \regmem|Mux41~4 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \regmem|Mux41~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N48
cyclonev_lcell_comb \regmem|Mux41~10 (
// Equation(s):
// \regmem|Mux41~10_combout  = ( \regmem|Mux41~9_combout  & ( \regmem|Mux41~4_combout  ) ) # ( !\regmem|Mux41~9_combout  & ( \regmem|Mux41~4_combout  & ( \intMem|instruction [25] ) ) ) # ( \regmem|Mux41~9_combout  & ( !\regmem|Mux41~4_combout  & ( 
// !\intMem|instruction [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction [25]),
	.datad(gnd),
	.datae(!\regmem|Mux41~9_combout ),
	.dataf(!\regmem|Mux41~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux41~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux41~10 .extended_lut = "off";
defparam \regmem|Mux41~10 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \regmem|Mux41~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N45
cyclonev_lcell_comb \ula|Mux9~3 (
// Equation(s):
// \ula|Mux9~3_combout  = ( \ulaIn1|ulaIn1MuxOut [22] & ( \regmem|Mux41~10_combout  & ( !\control|aluOp [1] $ (((\control|in2Mux~combout  & !\control|aluOp [0]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [22] & ( \regmem|Mux41~10_combout  & ( 
// (!\control|in2Mux~combout  & (!\control|aluOp [0] $ (!\control|aluOp [1]))) # (\control|in2Mux~combout  & (\control|aluOp [0] & \control|aluOp [1])) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [22] & ( !\regmem|Mux41~10_combout  & ( !\control|aluOp [0] $ 
// (!\control|aluOp [1]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [22] & ( !\regmem|Mux41~10_combout  & ( (\control|aluOp [0] & \control|aluOp [1]) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(!\control|aluOp [1]),
	.datae(!\ulaIn1|ulaIn1MuxOut [22]),
	.dataf(!\regmem|Mux41~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~3 .extended_lut = "off";
defparam \ula|Mux9~3 .lut_mask = 64'h000F0FF00AA5AF50;
defparam \ula|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N0
cyclonev_lcell_comb \ula|ShiftRight1~9 (
// Equation(s):
// \ula|ShiftRight1~9_combout  = ( \ula|ShiftRight1~6_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~20_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight1~2_combout )) ) ) # ( !\ula|ShiftRight1~6_combout  & ( 
// (\ula|ShiftRight0~21_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) )

	.dataa(!\ula|ShiftRight1~2_combout ),
	.datab(!\ula|ShiftRight0~20_combout ),
	.datac(!\ula|ShiftRight0~21_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~9 .extended_lut = "off";
defparam \ula|ShiftRight1~9 .lut_mask = 64'h000F000F33553355;
defparam \ula|ShiftRight1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N54
cyclonev_lcell_comb \ula|Mux9~4 (
// Equation(s):
// \ula|Mux9~4_combout  = ( \ula|ShiftRight1~9_combout  & ( \ula|Mux8~1_combout  ) ) # ( !\ula|ShiftRight1~9_combout  & ( \ula|Mux8~1_combout  & ( (\ula|Mux8~2_combout  & ((!\ula|Mux11~8_combout  & ((\ula|Mux9~3_combout ))) # (\ula|Mux11~8_combout  & 
// (\ulaIn1|ulaIn1MuxOut [6])))) ) ) ) # ( \ula|ShiftRight1~9_combout  & ( !\ula|Mux8~1_combout  & ( (\ula|Mux8~2_combout  & ((!\ula|Mux11~8_combout  & ((\ula|Mux9~3_combout ))) # (\ula|Mux11~8_combout  & (\ulaIn1|ulaIn1MuxOut [6])))) ) ) ) # ( 
// !\ula|ShiftRight1~9_combout  & ( !\ula|Mux8~1_combout  & ( (\ula|Mux8~2_combout  & ((!\ula|Mux11~8_combout  & ((\ula|Mux9~3_combout ))) # (\ula|Mux11~8_combout  & (\ulaIn1|ulaIn1MuxOut [6])))) ) ) )

	.dataa(!\ula|Mux11~8_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [6]),
	.datac(!\ula|Mux8~2_combout ),
	.datad(!\ula|Mux9~3_combout ),
	.datae(!\ula|ShiftRight1~9_combout ),
	.dataf(!\ula|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~4 .extended_lut = "off";
defparam \ula|Mux9~4 .lut_mask = 64'h010B010B010BFFFF;
defparam \ula|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N24
cyclonev_lcell_comb \ula|Add0~167 (
// Equation(s):
// \ula|Add0~167_combout  = !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(!\ulaIn1|ulaIn1MuxOut [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~167 .extended_lut = "off";
defparam \ula|Add0~167 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \ula|Add0~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N3
cyclonev_lcell_comb \regmem|Mux42~2 (
// Equation(s):
// \regmem|Mux42~2_combout  = ( \regmem|regMemory[22][21]~q  & ( \regmem|regMemory[30][21]~q  & ( ((!\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[18][21]~q )) # (\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[26][21]~q )))) # 
// (\intMem|instruction[23]~DUPLICATE_q ) ) ) ) # ( !\regmem|regMemory[22][21]~q  & ( \regmem|regMemory[30][21]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((!\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[18][21]~q )) # 
// (\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[26][21]~q ))))) # (\intMem|instruction[23]~DUPLICATE_q  & (((\intMem|instruction[24]~DUPLICATE_q )))) ) ) ) # ( \regmem|regMemory[22][21]~q  & ( !\regmem|regMemory[30][21]~q  & ( 
// (!\intMem|instruction[23]~DUPLICATE_q  & ((!\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[18][21]~q )) # (\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[26][21]~q ))))) # (\intMem|instruction[23]~DUPLICATE_q  & 
// (((!\intMem|instruction[24]~DUPLICATE_q )))) ) ) ) # ( !\regmem|regMemory[22][21]~q  & ( !\regmem|regMemory[30][21]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((!\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[18][21]~q )) # 
// (\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[26][21]~q ))))) ) ) )

	.dataa(!\regmem|regMemory[18][21]~q ),
	.datab(!\intMem|instruction[23]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[26][21]~q ),
	.datad(!\intMem|instruction[24]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[22][21]~q ),
	.dataf(!\regmem|regMemory[30][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux42~2 .extended_lut = "off";
defparam \regmem|Mux42~2 .lut_mask = 64'h440C770C443F773F;
defparam \regmem|Mux42~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N51
cyclonev_lcell_comb \regmem|Mux42~3 (
// Equation(s):
// \regmem|Mux42~3_combout  = ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[19][21]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[27][21]~q ))) # (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[31][21]~q )) ) ) 
// ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[19][21]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[23][21]~q ) ) ) ) # ( \intMem|instruction[24]~DUPLICATE_q  & ( !\regmem|regMemory[19][21]~q  & ( 
// (!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[27][21]~q ))) # (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[31][21]~q )) ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( !\regmem|regMemory[19][21]~q  & ( 
// (\intMem|instruction[23]~DUPLICATE_q  & \regmem|regMemory[23][21]~q ) ) ) )

	.dataa(!\regmem|regMemory[31][21]~q ),
	.datab(!\regmem|regMemory[27][21]~q ),
	.datac(!\intMem|instruction[23]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[23][21]~q ),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[19][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux42~3 .extended_lut = "off";
defparam \regmem|Mux42~3 .lut_mask = 64'h000F3535F0FF3535;
defparam \regmem|Mux42~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N21
cyclonev_lcell_comb \regmem|Mux42~1 (
// Equation(s):
// \regmem|Mux42~1_combout  = ( \regmem|regMemory[17][21]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[25][21]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[29][21]~q ))) ) ) 
// ) # ( !\regmem|regMemory[17][21]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[25][21]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[29][21]~q ))) ) ) ) # ( 
// \regmem|regMemory[17][21]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[21][21]~q ) ) ) ) # ( !\regmem|regMemory[17][21]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( 
// (\intMem|instruction[23]~DUPLICATE_q  & \regmem|regMemory[21][21]~q ) ) ) )

	.dataa(!\regmem|regMemory[25][21]~q ),
	.datab(!\regmem|regMemory[29][21]~q ),
	.datac(!\intMem|instruction[23]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[21][21]~q ),
	.datae(!\regmem|regMemory[17][21]~q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux42~1 .extended_lut = "off";
defparam \regmem|Mux42~1 .lut_mask = 64'h000FF0FF53535353;
defparam \regmem|Mux42~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N42
cyclonev_lcell_comb \regmem|Mux42~0 (
// Equation(s):
// \regmem|Mux42~0_combout  = ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[16][21]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[24][21]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[28][21]~q ))) ) ) 
// ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[16][21]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[20][21]~q ) ) ) ) # ( \intMem|instruction[24]~DUPLICATE_q  & ( !\regmem|regMemory[16][21]~q  & ( 
// (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[24][21]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[28][21]~q ))) ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( !\regmem|regMemory[16][21]~q  & ( 
// (\regmem|regMemory[20][21]~q  & \intMem|instruction[23]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[20][21]~q ),
	.datab(!\regmem|regMemory[24][21]~q ),
	.datac(!\regmem|regMemory[28][21]~q ),
	.datad(!\intMem|instruction[23]~DUPLICATE_q ),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[16][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux42~0 .extended_lut = "off";
defparam \regmem|Mux42~0 .lut_mask = 64'h0055330FFF55330F;
defparam \regmem|Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N45
cyclonev_lcell_comb \regmem|Mux42~4 (
// Equation(s):
// \regmem|Mux42~4_combout  = ( \regmem|Mux42~1_combout  & ( \regmem|Mux42~0_combout  & ( (!\intMem|instruction [22]) # ((!\intMem|instruction [21] & (\regmem|Mux42~2_combout )) # (\intMem|instruction [21] & ((\regmem|Mux42~3_combout )))) ) ) ) # ( 
// !\regmem|Mux42~1_combout  & ( \regmem|Mux42~0_combout  & ( (!\intMem|instruction [21] & (((!\intMem|instruction [22])) # (\regmem|Mux42~2_combout ))) # (\intMem|instruction [21] & (((\regmem|Mux42~3_combout  & \intMem|instruction [22])))) ) ) ) # ( 
// \regmem|Mux42~1_combout  & ( !\regmem|Mux42~0_combout  & ( (!\intMem|instruction [21] & (\regmem|Mux42~2_combout  & ((\intMem|instruction [22])))) # (\intMem|instruction [21] & (((!\intMem|instruction [22]) # (\regmem|Mux42~3_combout )))) ) ) ) # ( 
// !\regmem|Mux42~1_combout  & ( !\regmem|Mux42~0_combout  & ( (\intMem|instruction [22] & ((!\intMem|instruction [21] & (\regmem|Mux42~2_combout )) # (\intMem|instruction [21] & ((\regmem|Mux42~3_combout ))))) ) ) )

	.dataa(!\regmem|Mux42~2_combout ),
	.datab(!\regmem|Mux42~3_combout ),
	.datac(!\intMem|instruction [21]),
	.datad(!\intMem|instruction [22]),
	.datae(!\regmem|Mux42~1_combout ),
	.dataf(!\regmem|Mux42~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux42~4 .extended_lut = "off";
defparam \regmem|Mux42~4 .lut_mask = 64'h00530F53F053FF53;
defparam \regmem|Mux42~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N30
cyclonev_lcell_comb \ula|Add0~166 (
// Equation(s):
// \ula|Add0~166_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [21] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [21] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~166 .extended_lut = "off";
defparam \ula|Add0~166 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ula|Add0~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N36
cyclonev_lcell_comb \regmem|regMemory[28][20]~feeder (
// Equation(s):
// \regmem|regMemory[28][20]~feeder_combout  = ( \memToRegMux|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[28][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[28][20]~feeder .extended_lut = "off";
defparam \regmem|regMemory[28][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[28][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N38
dffeas \regmem|regMemory[28][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[28][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N50
dffeas \regmem|regMemory[20][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N41
dffeas \regmem|regMemory[16][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N54
cyclonev_lcell_comb \regmem|Mux43~0 (
// Equation(s):
// \regmem|Mux43~0_combout  = ( \regmem|regMemory[24][20]~q  & ( \regmem|regMemory[16][20]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q ) # ((!\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[20][20]~q ))) # (\intMem|instruction[24]~DUPLICATE_q  & 
// (\regmem|regMemory[28][20]~q ))) ) ) ) # ( !\regmem|regMemory[24][20]~q  & ( \regmem|regMemory[16][20]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (((!\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[20][20]~q )))) # 
// (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[28][20]~q  & ((\intMem|instruction[23]~DUPLICATE_q )))) ) ) ) # ( \regmem|regMemory[24][20]~q  & ( !\regmem|regMemory[16][20]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q  & 
// (((\regmem|regMemory[20][20]~q  & \intMem|instruction[23]~DUPLICATE_q )))) # (\intMem|instruction[24]~DUPLICATE_q  & (((!\intMem|instruction[23]~DUPLICATE_q )) # (\regmem|regMemory[28][20]~q ))) ) ) ) # ( !\regmem|regMemory[24][20]~q  & ( 
// !\regmem|regMemory[16][20]~q  & ( (\intMem|instruction[23]~DUPLICATE_q  & ((!\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[20][20]~q ))) # (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[28][20]~q )))) ) ) )

	.dataa(!\regmem|regMemory[28][20]~q ),
	.datab(!\regmem|regMemory[20][20]~q ),
	.datac(!\intMem|instruction[24]~DUPLICATE_q ),
	.datad(!\intMem|instruction[23]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[24][20]~q ),
	.dataf(!\regmem|regMemory[16][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux43~0 .extended_lut = "off";
defparam \regmem|Mux43~0 .lut_mask = 64'h00350F35F035FF35;
defparam \regmem|Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N44
dffeas \regmem|regMemory[30][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N2
dffeas \regmem|regMemory[18][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N49
dffeas \regmem|regMemory[26][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N51
cyclonev_lcell_comb \regmem|regMemory[22][20]~feeder (
// Equation(s):
// \regmem|regMemory[22][20]~feeder_combout  = ( \memToRegMux|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[22][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[22][20]~feeder .extended_lut = "off";
defparam \regmem|regMemory[22][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[22][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y7_N53
dffeas \regmem|regMemory[22][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[22][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \regmem|Mux43~2 (
// Equation(s):
// \regmem|Mux43~2_combout  = ( \regmem|regMemory[26][20]~q  & ( \regmem|regMemory[22][20]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (((\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[18][20]~q )))) # (\intMem|instruction[24]~DUPLICATE_q  & 
// (((!\intMem|instruction[23]~DUPLICATE_q )) # (\regmem|regMemory[30][20]~q ))) ) ) ) # ( !\regmem|regMemory[26][20]~q  & ( \regmem|regMemory[22][20]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (((\intMem|instruction[23]~DUPLICATE_q ) # 
// (\regmem|regMemory[18][20]~q )))) # (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[30][20]~q  & ((\intMem|instruction[23]~DUPLICATE_q )))) ) ) ) # ( \regmem|regMemory[26][20]~q  & ( !\regmem|regMemory[22][20]~q  & ( 
// (!\intMem|instruction[24]~DUPLICATE_q  & (((\regmem|regMemory[18][20]~q  & !\intMem|instruction[23]~DUPLICATE_q )))) # (\intMem|instruction[24]~DUPLICATE_q  & (((!\intMem|instruction[23]~DUPLICATE_q )) # (\regmem|regMemory[30][20]~q ))) ) ) ) # ( 
// !\regmem|regMemory[26][20]~q  & ( !\regmem|regMemory[22][20]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (((\regmem|regMemory[18][20]~q  & !\intMem|instruction[23]~DUPLICATE_q )))) # (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[30][20]~q 
//  & ((\intMem|instruction[23]~DUPLICATE_q )))) ) ) )

	.dataa(!\intMem|instruction[24]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[30][20]~q ),
	.datac(!\regmem|regMemory[18][20]~q ),
	.datad(!\intMem|instruction[23]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[26][20]~q ),
	.dataf(!\regmem|regMemory[22][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux43~2 .extended_lut = "off";
defparam \regmem|Mux43~2 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \regmem|Mux43~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N33
cyclonev_lcell_comb \regmem|regMemory[29][20]~feeder (
// Equation(s):
// \regmem|regMemory[29][20]~feeder_combout  = \memToRegMux|Mux20~0_combout 

	.dataa(!\memToRegMux|Mux20~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[29][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[29][20]~feeder .extended_lut = "off";
defparam \regmem|regMemory[29][20]~feeder .lut_mask = 64'h5555555555555555;
defparam \regmem|regMemory[29][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N35
dffeas \regmem|regMemory[29][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[29][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N2
dffeas \regmem|regMemory[25][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N5
dffeas \regmem|regMemory[21][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N59
dffeas \regmem|regMemory[17][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N30
cyclonev_lcell_comb \regmem|Mux43~1 (
// Equation(s):
// \regmem|Mux43~1_combout  = ( \regmem|regMemory[21][20]~q  & ( \regmem|regMemory[17][20]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q ) # ((!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[25][20]~q ))) # (\intMem|instruction[23]~DUPLICATE_q  & 
// (\regmem|regMemory[29][20]~q ))) ) ) ) # ( !\regmem|regMemory[21][20]~q  & ( \regmem|regMemory[17][20]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (((!\intMem|instruction[24]~DUPLICATE_q ) # (\regmem|regMemory[25][20]~q )))) # 
// (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[29][20]~q  & ((\intMem|instruction[24]~DUPLICATE_q )))) ) ) ) # ( \regmem|regMemory[21][20]~q  & ( !\regmem|regMemory[17][20]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & 
// (((\regmem|regMemory[25][20]~q  & \intMem|instruction[24]~DUPLICATE_q )))) # (\intMem|instruction[23]~DUPLICATE_q  & (((!\intMem|instruction[24]~DUPLICATE_q )) # (\regmem|regMemory[29][20]~q ))) ) ) ) # ( !\regmem|regMemory[21][20]~q  & ( 
// !\regmem|regMemory[17][20]~q  & ( (\intMem|instruction[24]~DUPLICATE_q  & ((!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[25][20]~q ))) # (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[29][20]~q )))) ) ) )

	.dataa(!\regmem|regMemory[29][20]~q ),
	.datab(!\regmem|regMemory[25][20]~q ),
	.datac(!\intMem|instruction[23]~DUPLICATE_q ),
	.datad(!\intMem|instruction[24]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[21][20]~q ),
	.dataf(!\regmem|regMemory[17][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux43~1 .extended_lut = "off";
defparam \regmem|Mux43~1 .lut_mask = 64'h00350F35F035FF35;
defparam \regmem|Mux43~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N0
cyclonev_lcell_comb \regmem|regMemory[31][20]~feeder (
// Equation(s):
// \regmem|regMemory[31][20]~feeder_combout  = ( \memToRegMux|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[31][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[31][20]~feeder .extended_lut = "off";
defparam \regmem|regMemory[31][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[31][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N2
dffeas \regmem|regMemory[31][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[31][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N15
cyclonev_lcell_comb \regmem|regMemory[27][20]~feeder (
// Equation(s):
// \regmem|regMemory[27][20]~feeder_combout  = ( \memToRegMux|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[27][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[27][20]~feeder .extended_lut = "off";
defparam \regmem|regMemory[27][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[27][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N17
dffeas \regmem|regMemory[27][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[27][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N0
cyclonev_lcell_comb \regmem|regMemory[19][20]~feeder (
// Equation(s):
// \regmem|regMemory[19][20]~feeder_combout  = ( \memToRegMux|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[19][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[19][20]~feeder .extended_lut = "off";
defparam \regmem|regMemory[19][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[19][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N2
dffeas \regmem|regMemory[19][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[19][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N54
cyclonev_lcell_comb \regmem|regMemory[23][20]~feeder (
// Equation(s):
// \regmem|regMemory[23][20]~feeder_combout  = ( \memToRegMux|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[23][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[23][20]~feeder .extended_lut = "off";
defparam \regmem|regMemory[23][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[23][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N56
dffeas \regmem|regMemory[23][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[23][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N9
cyclonev_lcell_comb \regmem|Mux43~3 (
// Equation(s):
// \regmem|Mux43~3_combout  = ( \intMem|instruction[24]~DUPLICATE_q  & ( \intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[31][20]~q  ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( \intMem|instruction[23]~DUPLICATE_q  & ( 
// \regmem|regMemory[23][20]~q  ) ) ) # ( \intMem|instruction[24]~DUPLICATE_q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[27][20]~q  ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( 
// \regmem|regMemory[19][20]~q  ) ) )

	.dataa(!\regmem|regMemory[31][20]~q ),
	.datab(!\regmem|regMemory[27][20]~q ),
	.datac(!\regmem|regMemory[19][20]~q ),
	.datad(!\regmem|regMemory[23][20]~q ),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux43~3 .extended_lut = "off";
defparam \regmem|Mux43~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \regmem|Mux43~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N24
cyclonev_lcell_comb \regmem|Mux43~4 (
// Equation(s):
// \regmem|Mux43~4_combout  = ( \regmem|Mux43~1_combout  & ( \regmem|Mux43~3_combout  & ( ((!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|Mux43~0_combout )) # (\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|Mux43~2_combout )))) # 
// (\intMem|instruction[21]~DUPLICATE_q ) ) ) ) # ( !\regmem|Mux43~1_combout  & ( \regmem|Mux43~3_combout  & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|Mux43~0_combout )) # 
// (\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|Mux43~2_combout ))))) # (\intMem|instruction[21]~DUPLICATE_q  & (((\intMem|instruction[22]~DUPLICATE_q )))) ) ) ) # ( \regmem|Mux43~1_combout  & ( !\regmem|Mux43~3_combout  & ( 
// (!\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|Mux43~0_combout )) # (\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|Mux43~2_combout ))))) # (\intMem|instruction[21]~DUPLICATE_q  & 
// (((!\intMem|instruction[22]~DUPLICATE_q )))) ) ) ) # ( !\regmem|Mux43~1_combout  & ( !\regmem|Mux43~3_combout  & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction[22]~DUPLICATE_q  & (\regmem|Mux43~0_combout )) # 
// (\intMem|instruction[22]~DUPLICATE_q  & ((\regmem|Mux43~2_combout ))))) ) ) )

	.dataa(!\regmem|Mux43~0_combout ),
	.datab(!\intMem|instruction[21]~DUPLICATE_q ),
	.datac(!\regmem|Mux43~2_combout ),
	.datad(!\intMem|instruction[22]~DUPLICATE_q ),
	.datae(!\regmem|Mux43~1_combout ),
	.dataf(!\regmem|Mux43~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux43~4 .extended_lut = "off";
defparam \regmem|Mux43~4 .lut_mask = 64'h440C770C443F773F;
defparam \regmem|Mux43~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N3
cyclonev_lcell_comb \ula|Add0~165 (
// Equation(s):
// \ula|Add0~165_combout  = ( \ulaIn1|ulaIn1MuxOut [20] & ( !\control|aluOp [0] ) ) # ( !\ulaIn1|ulaIn1MuxOut [20] & ( \control|aluOp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~165 .extended_lut = "off";
defparam \ula|Add0~165 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \ula|Add0~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N26
dffeas \regmem|regMemory[9][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N14
dffeas \regmem|regMemory[11][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N10
dffeas \regmem|regMemory[8][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N59
dffeas \regmem|regMemory[10][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N3
cyclonev_lcell_comb \regmem|Mux43~5 (
// Equation(s):
// \regmem|Mux43~5_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[11][20]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[10][20]~q  ) ) ) # ( 
// \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[9][20]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[8][20]~q  ) ) )

	.dataa(!\regmem|regMemory[9][20]~q ),
	.datab(!\regmem|regMemory[11][20]~q ),
	.datac(!\regmem|regMemory[8][20]~q ),
	.datad(!\regmem|regMemory[10][20]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux43~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux43~5 .extended_lut = "off";
defparam \regmem|Mux43~5 .lut_mask = 64'h0F0F555500FF3333;
defparam \regmem|Mux43~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N0
cyclonev_lcell_comb \regmem|regMemory[15][20]~feeder (
// Equation(s):
// \regmem|regMemory[15][20]~feeder_combout  = \memToRegMux|Mux20~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux20~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[15][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[15][20]~feeder .extended_lut = "off";
defparam \regmem|regMemory[15][20]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[15][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N2
dffeas \regmem|regMemory[15][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[15][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N12
cyclonev_lcell_comb \regmem|regMemory[13][20]~feeder (
// Equation(s):
// \regmem|regMemory[13][20]~feeder_combout  = \memToRegMux|Mux20~0_combout 

	.dataa(gnd),
	.datab(!\memToRegMux|Mux20~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[13][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[13][20]~feeder .extended_lut = "off";
defparam \regmem|regMemory[13][20]~feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory[13][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N14
dffeas \regmem|regMemory[13][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[13][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N33
cyclonev_lcell_comb \regmem|regMemory[12][20]~feeder (
// Equation(s):
// \regmem|regMemory[12][20]~feeder_combout  = ( \memToRegMux|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[12][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[12][20]~feeder .extended_lut = "off";
defparam \regmem|regMemory[12][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[12][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N34
dffeas \regmem|regMemory[12][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[12][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N14
dffeas \regmem|regMemory[14][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N21
cyclonev_lcell_comb \regmem|Mux43~6 (
// Equation(s):
// \regmem|Mux43~6_combout  = ( \intMem|instruction [22] & ( \regmem|regMemory[14][20]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q ) # (\regmem|regMemory[15][20]~q ) ) ) ) # ( !\intMem|instruction [22] & ( \regmem|regMemory[14][20]~q  & ( 
// (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[12][20]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[13][20]~q )) ) ) ) # ( \intMem|instruction [22] & ( !\regmem|regMemory[14][20]~q  & ( (\regmem|regMemory[15][20]~q  & 
// \intMem|instruction[21]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction [22] & ( !\regmem|regMemory[14][20]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[12][20]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & 
// (\regmem|regMemory[13][20]~q )) ) ) )

	.dataa(!\regmem|regMemory[15][20]~q ),
	.datab(!\regmem|regMemory[13][20]~q ),
	.datac(!\intMem|instruction[21]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[12][20]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\regmem|regMemory[14][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux43~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux43~6 .extended_lut = "off";
defparam \regmem|Mux43~6 .lut_mask = 64'h03F3050503F3F5F5;
defparam \regmem|Mux43~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N32
dffeas \regmem|regMemory[2][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N23
dffeas \regmem|regMemory[3][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N17
dffeas \regmem|regMemory[1][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N21
cyclonev_lcell_comb \regmem|Mux43~8 (
// Equation(s):
// \regmem|Mux43~8_combout  = ( \regmem|regMemory[1][20]~q  & ( (!\intMem|instruction [22] & (\intMem|instruction [21])) # (\intMem|instruction [22] & ((!\intMem|instruction [21] & (\regmem|regMemory[2][20]~q )) # (\intMem|instruction [21] & 
// ((\regmem|regMemory[3][20]~q ))))) ) ) # ( !\regmem|regMemory[1][20]~q  & ( (\intMem|instruction [22] & ((!\intMem|instruction [21] & (\regmem|regMemory[2][20]~q )) # (\intMem|instruction [21] & ((\regmem|regMemory[3][20]~q ))))) ) )

	.dataa(!\intMem|instruction [22]),
	.datab(!\intMem|instruction [21]),
	.datac(!\regmem|regMemory[2][20]~q ),
	.datad(!\regmem|regMemory[3][20]~q ),
	.datae(gnd),
	.dataf(!\regmem|regMemory[1][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux43~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux43~8 .extended_lut = "off";
defparam \regmem|Mux43~8 .lut_mask = 64'h0415041526372637;
defparam \regmem|Mux43~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N35
dffeas \regmem|regMemory[5][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N20
dffeas \regmem|regMemory[7][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N47
dffeas \regmem|regMemory[6][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N6
cyclonev_lcell_comb \regmem|regMemory[4][20]~feeder (
// Equation(s):
// \regmem|regMemory[4][20]~feeder_combout  = ( \memToRegMux|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[4][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[4][20]~feeder .extended_lut = "off";
defparam \regmem|regMemory[4][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[4][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N8
dffeas \regmem|regMemory[4][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[4][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N30
cyclonev_lcell_comb \regmem|Mux43~7 (
// Equation(s):
// \regmem|Mux43~7_combout  = ( \regmem|regMemory[6][20]~q  & ( \regmem|regMemory[4][20]~q  & ( (!\intMem|instruction [21]) # ((!\intMem|instruction [22] & (\regmem|regMemory[5][20]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[7][20]~q )))) ) ) ) # 
// ( !\regmem|regMemory[6][20]~q  & ( \regmem|regMemory[4][20]~q  & ( (!\intMem|instruction [22] & (((!\intMem|instruction [21])) # (\regmem|regMemory[5][20]~q ))) # (\intMem|instruction [22] & (((\regmem|regMemory[7][20]~q  & \intMem|instruction [21])))) ) 
// ) ) # ( \regmem|regMemory[6][20]~q  & ( !\regmem|regMemory[4][20]~q  & ( (!\intMem|instruction [22] & (\regmem|regMemory[5][20]~q  & ((\intMem|instruction [21])))) # (\intMem|instruction [22] & (((!\intMem|instruction [21]) # (\regmem|regMemory[7][20]~q 
// )))) ) ) ) # ( !\regmem|regMemory[6][20]~q  & ( !\regmem|regMemory[4][20]~q  & ( (\intMem|instruction [21] & ((!\intMem|instruction [22] & (\regmem|regMemory[5][20]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[7][20]~q ))))) ) ) )

	.dataa(!\regmem|regMemory[5][20]~q ),
	.datab(!\regmem|regMemory[7][20]~q ),
	.datac(!\intMem|instruction [22]),
	.datad(!\intMem|instruction [21]),
	.datae(!\regmem|regMemory[6][20]~q ),
	.dataf(!\regmem|regMemory[4][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux43~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux43~7 .extended_lut = "off";
defparam \regmem|Mux43~7 .lut_mask = 64'h00530F53F053FF53;
defparam \regmem|Mux43~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N6
cyclonev_lcell_comb \regmem|Mux43~9 (
// Equation(s):
// \regmem|Mux43~9_combout  = ( \regmem|Mux43~8_combout  & ( \regmem|Mux43~7_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q ) # ((!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux43~5_combout )) # (\intMem|instruction[23]~DUPLICATE_q  & 
// ((\regmem|Mux43~6_combout )))) ) ) ) # ( !\regmem|Mux43~8_combout  & ( \regmem|Mux43~7_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (((\intMem|instruction[23]~DUPLICATE_q )))) # (\intMem|instruction[24]~DUPLICATE_q  & 
// ((!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux43~5_combout )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux43~6_combout ))))) ) ) ) # ( \regmem|Mux43~8_combout  & ( !\regmem|Mux43~7_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q  & 
// (((!\intMem|instruction[23]~DUPLICATE_q )))) # (\intMem|instruction[24]~DUPLICATE_q  & ((!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux43~5_combout )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux43~6_combout ))))) ) ) ) # ( 
// !\regmem|Mux43~8_combout  & ( !\regmem|Mux43~7_combout  & ( (\intMem|instruction[24]~DUPLICATE_q  & ((!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux43~5_combout )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux43~6_combout ))))) ) ) )

	.dataa(!\regmem|Mux43~5_combout ),
	.datab(!\intMem|instruction[24]~DUPLICATE_q ),
	.datac(!\regmem|Mux43~6_combout ),
	.datad(!\intMem|instruction[23]~DUPLICATE_q ),
	.datae(!\regmem|Mux43~8_combout ),
	.dataf(!\regmem|Mux43~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux43~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux43~9 .extended_lut = "off";
defparam \regmem|Mux43~9 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \regmem|Mux43~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N3
cyclonev_lcell_comb \ula|Add0~99 (
// Equation(s):
// \ula|Add0~99_sumout  = SUM(( \ula|Add0~165_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux43~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux43~4_combout )))) ) + ( \ula|Add0~96  ))
// \ula|Add0~100  = CARRY(( \ula|Add0~165_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux43~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux43~4_combout )))) ) + ( \ula|Add0~96  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux43~4_combout ),
	.datad(!\ula|Add0~165_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux43~9_combout ),
	.datag(gnd),
	.cin(\ula|Add0~96 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~99_sumout ),
	.cout(\ula|Add0~100 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~99 .extended_lut = "off";
defparam \ula|Add0~99 .lut_mask = 64'h0000FD75000000FF;
defparam \ula|Add0~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N6
cyclonev_lcell_comb \ula|Add0~103 (
// Equation(s):
// \ula|Add0~103_sumout  = SUM(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux42~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux42~4_combout )))) ) + ( \ula|Add0~166_combout  ) + ( \ula|Add0~100  ))
// \ula|Add0~104  = CARRY(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux42~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux42~4_combout )))) ) + ( \ula|Add0~166_combout  ) + ( \ula|Add0~100  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux42~4_combout ),
	.datad(!\regmem|Mux42~9_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~166_combout ),
	.datag(gnd),
	.cin(\ula|Add0~100 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~103_sumout ),
	.cout(\ula|Add0~104 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~103 .extended_lut = "off";
defparam \ula|Add0~103 .lut_mask = 64'h0000FF000000028A;
defparam \ula|Add0~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N9
cyclonev_lcell_comb \ula|Add0~107 (
// Equation(s):
// \ula|Add0~107_sumout  = SUM(( \ula|Add0~167_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux41~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux41~4_combout )))) ) + ( \ula|Add0~104  ))
// \ula|Add0~108  = CARRY(( \ula|Add0~167_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux41~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux41~4_combout )))) ) + ( \ula|Add0~104  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux41~4_combout ),
	.datad(!\ula|Add0~167_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux41~9_combout ),
	.datag(gnd),
	.cin(\ula|Add0~104 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~107_sumout ),
	.cout(\ula|Add0~108 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~107 .extended_lut = "off";
defparam \ula|Add0~107 .lut_mask = 64'h0000FD75000000FF;
defparam \ula|Add0~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N9
cyclonev_lcell_comb \ula|ShiftLeft0~27 (
// Equation(s):
// \ula|ShiftLeft0~27_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftLeft0~19_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftLeft0~26_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftLeft0~19_combout  & ( 
// \ulaIn2|ulaIn2MuxOut[3]~3_combout  ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftLeft0~19_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftLeft0~26_combout ) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ula|ShiftLeft0~26_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.dataf(!\ula|ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~27 .extended_lut = "off";
defparam \ula|ShiftLeft0~27 .lut_mask = 64'h0000005555550055;
defparam \ula|ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N42
cyclonev_lcell_comb \ula|Mux9~1 (
// Equation(s):
// \ula|Mux9~1_combout  = ( \ula|ShiftLeft0~34_combout  & ( \ula|ShiftLeft0~42_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~49_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (\ula|ShiftLeft0~53_combout ))) ) ) ) # ( !\ula|ShiftLeft0~34_combout  & ( \ula|ShiftLeft0~42_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~49_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~53_combout )))) ) ) ) # ( \ula|ShiftLeft0~34_combout  & ( !\ula|ShiftLeft0~42_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~49_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (\ula|ShiftLeft0~53_combout )))) ) ) ) # ( !\ula|ShiftLeft0~34_combout  & ( !\ula|ShiftLeft0~42_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~49_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~53_combout )))) ) ) )

	.dataa(!\ula|ShiftLeft0~53_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ula|ShiftLeft0~49_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(!\ula|ShiftLeft0~34_combout ),
	.dataf(!\ula|ShiftLeft0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~1 .extended_lut = "off";
defparam \ula|Mux9~1 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \ula|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N18
cyclonev_lcell_comb \ula|Mux9~2 (
// Equation(s):
// \ula|Mux9~2_combout  = ( !\ula|Mux9~1_combout  & ( \ula|Mux3~1_combout  & ( (!\ula|Mux5~0_combout  & (((!\ula|Mux3~0_combout ) # (!\ula|ShiftLeft0~27_combout )))) # (\ula|Mux5~0_combout  & (!\ulaIn1|ulaIn1MuxOut [31] & ((!\ula|Mux3~0_combout ) # 
// (!\ula|ShiftLeft0~27_combout )))) ) ) ) # ( \ula|Mux9~1_combout  & ( !\ula|Mux3~1_combout  & ( (!\ula|Mux5~0_combout  & (((!\ula|Mux3~0_combout ) # (!\ula|ShiftLeft0~27_combout )))) # (\ula|Mux5~0_combout  & (!\ulaIn1|ulaIn1MuxOut [31] & 
// ((!\ula|Mux3~0_combout ) # (!\ula|ShiftLeft0~27_combout )))) ) ) ) # ( !\ula|Mux9~1_combout  & ( !\ula|Mux3~1_combout  & ( (!\ula|Mux5~0_combout  & (((!\ula|Mux3~0_combout ) # (!\ula|ShiftLeft0~27_combout )))) # (\ula|Mux5~0_combout  & 
// (!\ulaIn1|ulaIn1MuxOut [31] & ((!\ula|Mux3~0_combout ) # (!\ula|ShiftLeft0~27_combout )))) ) ) )

	.dataa(!\ula|Mux5~0_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|Mux3~0_combout ),
	.datad(!\ula|ShiftLeft0~27_combout ),
	.datae(!\ula|Mux9~1_combout ),
	.dataf(!\ula|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~2 .extended_lut = "off";
defparam \ula|Mux9~2 .lut_mask = 64'hEEE0EEE0EEE00000;
defparam \ula|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N36
cyclonev_lcell_comb \ula|Mux9~5 (
// Equation(s):
// \ula|Mux9~5_combout  = ( \ula|Add0~107_sumout  & ( \ula|Mux9~2_combout  & ( (!\ula|Mux9~0_combout  & (!\ula|Mux9~4_combout  & ((!\ula|Mux2~0_combout ) # (\ula|Mux11~2_combout )))) ) ) ) # ( !\ula|Add0~107_sumout  & ( \ula|Mux9~2_combout  & ( 
// (!\ula|Mux9~0_combout  & !\ula|Mux9~4_combout ) ) ) ) # ( \ula|Add0~107_sumout  & ( !\ula|Mux9~2_combout  & ( (!\ula|Mux9~0_combout  & (!\ula|Mux9~4_combout  & !\ula|Mux2~0_combout )) ) ) ) # ( !\ula|Add0~107_sumout  & ( !\ula|Mux9~2_combout  & ( 
// (!\ula|Mux9~0_combout  & (!\ula|Mux9~4_combout  & ((!\ula|Mux11~2_combout ) # (!\ula|Mux2~0_combout )))) ) ) )

	.dataa(!\ula|Mux9~0_combout ),
	.datab(!\ula|Mux11~2_combout ),
	.datac(!\ula|Mux9~4_combout ),
	.datad(!\ula|Mux2~0_combout ),
	.datae(!\ula|Add0~107_sumout ),
	.dataf(!\ula|Mux9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~5 .extended_lut = "off";
defparam \ula|Mux9~5 .lut_mask = 64'hA080A000A0A0A020;
defparam \ula|Mux9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N51
cyclonev_lcell_comb \memToRegMux|Mux22~0 (
// Equation(s):
// \memToRegMux|Mux22~0_combout  = ( \control|aluOp [3] & ( \ula|Mux9~5_combout  & ( (\ula|Mux14~0_combout  & (!\control|Decoder1~0_combout  & \ula|LessThan0~63_combout )) ) ) ) # ( \control|aluOp [3] & ( !\ula|Mux9~5_combout  & ( 
// !\control|Decoder1~0_combout  ) ) ) # ( !\control|aluOp [3] & ( !\ula|Mux9~5_combout  & ( !\control|Decoder1~0_combout  ) ) )

	.dataa(!\ula|Mux14~0_combout ),
	.datab(gnd),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\ula|LessThan0~63_combout ),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux9~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux22~0 .extended_lut = "off";
defparam \memToRegMux|Mux22~0 .lut_mask = 64'hF0F0F0F000000050;
defparam \memToRegMux|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N9
cyclonev_lcell_comb \regmem|regMemory[16][22]~feeder (
// Equation(s):
// \regmem|regMemory[16][22]~feeder_combout  = \memToRegMux|Mux22~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memToRegMux|Mux22~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[16][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[16][22]~feeder .extended_lut = "off";
defparam \regmem|regMemory[16][22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory[16][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N11
dffeas \regmem|regMemory[16][22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[16][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][22] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N42
cyclonev_lcell_comb \regmem|Mux9~0 (
// Equation(s):
// \regmem|Mux9~0_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[19][22]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( 
// \regmem|regMemory[18][22]~q  ) ) ) # ( \intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[17][22]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( 
// \regmem|regMemory[16][22]~q  ) ) )

	.dataa(!\regmem|regMemory[16][22]~q ),
	.datab(!\regmem|regMemory[19][22]~q ),
	.datac(!\regmem|regMemory[18][22]~q ),
	.datad(!\regmem|regMemory[17][22]~q ),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux9~0 .extended_lut = "off";
defparam \regmem|Mux9~0 .lut_mask = 64'h555500FF0F0F3333;
defparam \regmem|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y11_N36
cyclonev_lcell_comb \regmem|Mux9~3 (
// Equation(s):
// \regmem|Mux9~3_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[31][22]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( 
// \regmem|regMemory[30][22]~q  ) ) ) # ( \intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[29][22]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( 
// \regmem|regMemory[28][22]~q  ) ) )

	.dataa(!\regmem|regMemory[28][22]~q ),
	.datab(!\regmem|regMemory[29][22]~q ),
	.datac(!\regmem|regMemory[31][22]~q ),
	.datad(!\regmem|regMemory[30][22]~q ),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux9~3 .extended_lut = "off";
defparam \regmem|Mux9~3 .lut_mask = 64'h5555333300FF0F0F;
defparam \regmem|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y11_N12
cyclonev_lcell_comb \regmem|Mux9~1 (
// Equation(s):
// \regmem|Mux9~1_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[27][22]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( 
// \regmem|regMemory[26][22]~q  ) ) ) # ( \intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[25][22]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( 
// \regmem|regMemory[24][22]~q  ) ) )

	.dataa(!\regmem|regMemory[25][22]~q ),
	.datab(!\regmem|regMemory[24][22]~q ),
	.datac(!\regmem|regMemory[27][22]~q ),
	.datad(!\regmem|regMemory[26][22]~q ),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux9~1 .extended_lut = "off";
defparam \regmem|Mux9~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \regmem|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N0
cyclonev_lcell_comb \regmem|Mux9~2 (
// Equation(s):
// \regmem|Mux9~2_combout  = ( \intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[23][22]~q  ) ) ) # ( !\intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[22][22]~q  ) ) ) # ( 
// \intMem|instruction [16] & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[21][22]~q  ) ) ) # ( !\intMem|instruction [16] & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[20][22]~q  ) ) )

	.dataa(!\regmem|regMemory[21][22]~q ),
	.datab(!\regmem|regMemory[23][22]~q ),
	.datac(!\regmem|regMemory[22][22]~q ),
	.datad(!\regmem|regMemory[20][22]~q ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux9~2 .extended_lut = "off";
defparam \regmem|Mux9~2 .lut_mask = 64'h00FF55550F0F3333;
defparam \regmem|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N30
cyclonev_lcell_comb \regmem|Mux9~4 (
// Equation(s):
// \regmem|Mux9~4_combout  = ( \regmem|Mux9~1_combout  & ( \regmem|Mux9~2_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|Mux9~0_combout )) # (\intMem|instruction [18]))) # (\intMem|instruction[19]~DUPLICATE_q  & ((!\intMem|instruction [18]) 
// # ((\regmem|Mux9~3_combout )))) ) ) ) # ( !\regmem|Mux9~1_combout  & ( \regmem|Mux9~2_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|Mux9~0_combout )) # (\intMem|instruction [18]))) # (\intMem|instruction[19]~DUPLICATE_q  & 
// (\intMem|instruction [18] & ((\regmem|Mux9~3_combout )))) ) ) ) # ( \regmem|Mux9~1_combout  & ( !\regmem|Mux9~2_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (!\intMem|instruction [18] & (\regmem|Mux9~0_combout ))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & ((!\intMem|instruction [18]) # ((\regmem|Mux9~3_combout )))) ) ) ) # ( !\regmem|Mux9~1_combout  & ( !\regmem|Mux9~2_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (!\intMem|instruction [18] & 
// (\regmem|Mux9~0_combout ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\intMem|instruction [18] & ((\regmem|Mux9~3_combout )))) ) ) )

	.dataa(!\intMem|instruction[19]~DUPLICATE_q ),
	.datab(!\intMem|instruction [18]),
	.datac(!\regmem|Mux9~0_combout ),
	.datad(!\regmem|Mux9~3_combout ),
	.datae(!\regmem|Mux9~1_combout ),
	.dataf(!\regmem|Mux9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux9~4 .extended_lut = "off";
defparam \regmem|Mux9~4 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \regmem|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N48
cyclonev_lcell_comb \regmem|Mux9~5 (
// Equation(s):
// \regmem|Mux9~5_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[11][22]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[9][22]~q  ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[10][22]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[8][22]~q  ) ) )

	.dataa(!\regmem|regMemory[10][22]~q ),
	.datab(!\regmem|regMemory[11][22]~q ),
	.datac(!\regmem|regMemory[8][22]~q ),
	.datad(!\regmem|regMemory[9][22]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux9~5 .extended_lut = "off";
defparam \regmem|Mux9~5 .lut_mask = 64'h0F0F555500FF3333;
defparam \regmem|Mux9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N9
cyclonev_lcell_comb \regmem|Mux9~7 (
// Equation(s):
// \regmem|Mux9~7_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[15][22]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[13][22]~q  ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[14][22]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[12][22]~q  ) ) )

	.dataa(!\regmem|regMemory[13][22]~q ),
	.datab(!\regmem|regMemory[14][22]~q ),
	.datac(!\regmem|regMemory[15][22]~q ),
	.datad(!\regmem|regMemory[12][22]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux9~7 .extended_lut = "off";
defparam \regmem|Mux9~7 .lut_mask = 64'h00FF333355550F0F;
defparam \regmem|Mux9~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N42
cyclonev_lcell_comb \regmem|Mux9~6 (
// Equation(s):
// \regmem|Mux9~6_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[3][22]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[1][22]~q  ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[2][22]~q  ) ) )

	.dataa(!\regmem|regMemory[2][22]~q ),
	.datab(!\regmem|regMemory[3][22]~q ),
	.datac(!\regmem|regMemory[1][22]~q ),
	.datad(gnd),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux9~6 .extended_lut = "off";
defparam \regmem|Mux9~6 .lut_mask = 64'h000055550F0F3333;
defparam \regmem|Mux9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N33
cyclonev_lcell_comb \regmem|Mux9~8 (
// Equation(s):
// \regmem|Mux9~8_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[7][22]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[5][22]~q  ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[6][22]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[4][22]~q  ) ) )

	.dataa(!\regmem|regMemory[5][22]~q ),
	.datab(!\regmem|regMemory[7][22]~q ),
	.datac(!\regmem|regMemory[6][22]~q ),
	.datad(!\regmem|regMemory[4][22]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux9~8 .extended_lut = "off";
defparam \regmem|Mux9~8 .lut_mask = 64'h00FF0F0F55553333;
defparam \regmem|Mux9~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N30
cyclonev_lcell_comb \regmem|Mux9~9 (
// Equation(s):
// \regmem|Mux9~9_combout  = ( \regmem|Mux9~6_combout  & ( \regmem|Mux9~8_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q ) # ((!\intMem|instruction [18] & (\regmem|Mux9~5_combout )) # (\intMem|instruction [18] & ((\regmem|Mux9~7_combout )))) ) ) ) # ( 
// !\regmem|Mux9~6_combout  & ( \regmem|Mux9~8_combout  & ( (!\intMem|instruction [18] & (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux9~5_combout ))) # (\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q ) # ((\regmem|Mux9~7_combout 
// )))) ) ) ) # ( \regmem|Mux9~6_combout  & ( !\regmem|Mux9~8_combout  & ( (!\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q ) # ((\regmem|Mux9~5_combout )))) # (\intMem|instruction [18] & (\intMem|instruction[19]~DUPLICATE_q  & 
// ((\regmem|Mux9~7_combout )))) ) ) ) # ( !\regmem|Mux9~6_combout  & ( !\regmem|Mux9~8_combout  & ( (\intMem|instruction[19]~DUPLICATE_q  & ((!\intMem|instruction [18] & (\regmem|Mux9~5_combout )) # (\intMem|instruction [18] & ((\regmem|Mux9~7_combout ))))) 
// ) ) )

	.dataa(!\intMem|instruction [18]),
	.datab(!\intMem|instruction[19]~DUPLICATE_q ),
	.datac(!\regmem|Mux9~5_combout ),
	.datad(!\regmem|Mux9~7_combout ),
	.datae(!\regmem|Mux9~6_combout ),
	.dataf(!\regmem|Mux9~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux9~9 .extended_lut = "off";
defparam \regmem|Mux9~9 .lut_mask = 64'h02138A9B4657CEDF;
defparam \regmem|Mux9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N6
cyclonev_lcell_comb \ulaIn1|Mux22~0 (
// Equation(s):
// \ulaIn1|Mux22~0_combout  = ( \regmem|Mux9~4_combout  & ( \regmem|Mux9~9_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\intMem|instruction [15]))) ) ) ) # ( !\regmem|Mux9~4_combout  & ( \regmem|Mux9~9_combout  & ( (!\control|in1Mux [1] & 
// ((!\control|in1Mux [0] & ((!\intMem|instruction [20]))) # (\control|in1Mux [0] & (\intMem|instruction [15])))) ) ) ) # ( \regmem|Mux9~4_combout  & ( !\regmem|Mux9~9_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0] & ((\intMem|instruction 
// [20]))) # (\control|in1Mux [0] & (\intMem|instruction [15])))) ) ) ) # ( !\regmem|Mux9~4_combout  & ( !\regmem|Mux9~9_combout  & ( (\control|in1Mux [0] & (!\control|in1Mux [1] & \intMem|instruction [15])) ) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(!\control|in1Mux [1]),
	.datac(!\intMem|instruction [15]),
	.datad(!\intMem|instruction [20]),
	.datae(!\regmem|Mux9~4_combout ),
	.dataf(!\regmem|Mux9~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux22~0 .extended_lut = "off";
defparam \ulaIn1|Mux22~0 .lut_mask = 64'h0404048C8C048C8C;
defparam \ulaIn1|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N57
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[22] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [22] = ( \ulaIn1|Mux22~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [22]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux22~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [22]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [22]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[22] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[22] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N48
cyclonev_lcell_comb \ula|ShiftRight0~13 (
// Equation(s):
// \ula|ShiftRight0~13_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [23] & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [22]))) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [21])) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [23] & ( (\ulaIn1|ulaIn1MuxOut [24]) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout ) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [23] & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [22]))) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [21])) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [23] & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & \ulaIn1|ulaIn1MuxOut [24]) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [21]),
	.datac(!\ulaIn1|ulaIn1MuxOut [22]),
	.datad(!\ulaIn1|ulaIn1MuxOut [24]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~13 .extended_lut = "off";
defparam \ula|ShiftRight0~13 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \ula|ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N0
cyclonev_lcell_comb \ula|ShiftRight0~14 (
// Equation(s):
// \ula|ShiftRight0~14_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [20] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [18]),
	.datab(!\ulaIn1|ulaIn1MuxOut [20]),
	.datac(!\ulaIn1|ulaIn1MuxOut [17]),
	.datad(!\ulaIn1|ulaIn1MuxOut [19]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~14 .extended_lut = "off";
defparam \ula|ShiftRight0~14 .lut_mask = 64'h3333555500FF0F0F;
defparam \ula|ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N30
cyclonev_lcell_comb \ula|ShiftRight1~1 (
// Equation(s):
// \ula|ShiftRight1~1_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \ula|ShiftRight0~14_combout  & ( (\ula|ShiftRight0~13_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \ula|ShiftRight0~14_combout  & 
// ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight1~0_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~12_combout )) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( !\ula|ShiftRight0~14_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ula|ShiftRight0~13_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( !\ula|ShiftRight0~14_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight1~0_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~12_combout )) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ula|ShiftRight0~12_combout ),
	.datac(!\ula|ShiftRight0~13_combout ),
	.datad(!\ula|ShiftRight1~0_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.dataf(!\ula|ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~1 .extended_lut = "off";
defparam \ula|ShiftRight1~1 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \ula|ShiftRight1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N48
cyclonev_lcell_comb \ula|Mux14~4 (
// Equation(s):
// \ula|Mux14~4_combout  = ( \ulaIn1|ulaIn1MuxOut [1] & ( \ula|Mux8~1_combout  & ( ((\ula|Mux8~2_combout  & ((\ula|Mux14~3_combout ) # (\ula|Mux11~8_combout )))) # (\ula|ShiftRight1~1_combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [1] & ( \ula|Mux8~1_combout  & ( 
// ((!\ula|Mux11~8_combout  & (\ula|Mux8~2_combout  & \ula|Mux14~3_combout ))) # (\ula|ShiftRight1~1_combout ) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [1] & ( !\ula|Mux8~1_combout  & ( (\ula|Mux8~2_combout  & ((\ula|Mux14~3_combout ) # (\ula|Mux11~8_combout ))) ) ) ) 
// # ( !\ulaIn1|ulaIn1MuxOut [1] & ( !\ula|Mux8~1_combout  & ( (!\ula|Mux11~8_combout  & (\ula|Mux8~2_combout  & \ula|Mux14~3_combout )) ) ) )

	.dataa(!\ula|Mux11~8_combout ),
	.datab(!\ula|Mux8~2_combout ),
	.datac(!\ula|Mux14~3_combout ),
	.datad(!\ula|ShiftRight1~1_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [1]),
	.dataf(!\ula|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~4 .extended_lut = "off";
defparam \ula|Mux14~4 .lut_mask = 64'h0202131302FF13FF;
defparam \ula|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N42
cyclonev_lcell_comb \ula|ShiftRight0~15 (
// Equation(s):
// \ula|ShiftRight0~15_combout  = ( \ula|ShiftRight0~12_combout  & ( \ula|ShiftRight0~13_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftRight0~11_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftRight0~14_combout )))) ) ) ) # ( !\ula|ShiftRight0~12_combout  & ( \ula|ShiftRight0~13_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # 
// (\ula|ShiftRight0~11_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftRight0~14_combout  & \ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( \ula|ShiftRight0~12_combout  & ( !\ula|ShiftRight0~13_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~11_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftRight0~14_combout )))) ) ) ) # ( 
// !\ula|ShiftRight0~12_combout  & ( !\ula|ShiftRight0~13_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~11_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftRight0~14_combout  & 
// \ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ula|ShiftRight0~11_combout ),
	.datac(!\ula|ShiftRight0~14_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ula|ShiftRight0~12_combout ),
	.dataf(!\ula|ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~15 .extended_lut = "off";
defparam \ula|ShiftRight0~15 .lut_mask = 64'h2205770522AF77AF;
defparam \ula|ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N45
cyclonev_lcell_comb \ula|Mux8~0 (
// Equation(s):
// \ula|Mux8~0_combout  = ( !\ula|Mux11~3_combout  & ( (\ula|Mux11~4_combout  & (\ula|Mux11~6_combout  & (!\control|aluOp [3] & !\ula|Mux11~7_combout ))) ) )

	.dataa(!\ula|Mux11~4_combout ),
	.datab(!\ula|Mux11~6_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux11~7_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~0 .extended_lut = "off";
defparam \ula|Mux8~0 .lut_mask = 64'h1000100000000000;
defparam \ula|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N36
cyclonev_lcell_comb \ula|Mux14~5 (
// Equation(s):
// \ula|Mux14~5_combout  = ( \ula|Mux8~0_combout  & ( (!\ula|Mux14~4_combout  & !\ula|ShiftRight0~15_combout ) ) ) # ( !\ula|Mux8~0_combout  & ( !\ula|Mux14~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux14~4_combout ),
	.datad(!\ula|ShiftRight0~15_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~5 .extended_lut = "off";
defparam \ula|Mux14~5 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \ula|Mux14~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N15
cyclonev_lcell_comb \memToRegMux|Mux17~0 (
// Equation(s):
// \memToRegMux|Mux17~0_combout  = ( \ula|Mux14~7_combout  & ( \ula|Mux14~5_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux14~7_combout  & ( \ula|Mux14~5_combout  & ( (!\control|Decoder1~0_combout  & (\ula|Mux14~0_combout  & (\control|aluOp 
// [3] & \ula|LessThan0~63_combout ))) ) ) ) # ( \ula|Mux14~7_combout  & ( !\ula|Mux14~5_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux14~7_combout  & ( !\ula|Mux14~5_combout  & ( !\control|Decoder1~0_combout  ) ) )

	.dataa(!\control|Decoder1~0_combout ),
	.datab(!\ula|Mux14~0_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|LessThan0~63_combout ),
	.datae(!\ula|Mux14~7_combout ),
	.dataf(!\ula|Mux14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux17~0 .extended_lut = "off";
defparam \memToRegMux|Mux17~0 .lut_mask = 64'hAAAAAAAA0002AAAA;
defparam \memToRegMux|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N56
dffeas \regmem|regMemory[25][17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][17] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N42
cyclonev_lcell_comb \regmem|Mux14~1 (
// Equation(s):
// \regmem|Mux14~1_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[29][17]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[25][17]~q  ) ) ) # ( \intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[21][17]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[17][17]~q  ) ) )

	.dataa(!\regmem|regMemory[25][17]~q ),
	.datab(!\regmem|regMemory[17][17]~q ),
	.datac(!\regmem|regMemory[29][17]~q ),
	.datad(!\regmem|regMemory[21][17]~q ),
	.datae(!\intMem|instruction[18]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux14~1 .extended_lut = "off";
defparam \regmem|Mux14~1 .lut_mask = 64'h333300FF55550F0F;
defparam \regmem|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N9
cyclonev_lcell_comb \regmem|Mux14~3 (
// Equation(s):
// \regmem|Mux14~3_combout  = ( \regmem|regMemory[27][17]~q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction [18]) # (\regmem|regMemory[31][17]~q ) ) ) ) # ( !\regmem|regMemory[27][17]~q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( 
// (\regmem|regMemory[31][17]~q  & \intMem|instruction [18]) ) ) ) # ( \regmem|regMemory[27][17]~q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction [18] & (\regmem|regMemory[19][17]~q )) # (\intMem|instruction [18] & 
// ((\regmem|regMemory[23][17]~q ))) ) ) ) # ( !\regmem|regMemory[27][17]~q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction [18] & (\regmem|regMemory[19][17]~q )) # (\intMem|instruction [18] & ((\regmem|regMemory[23][17]~q ))) ) ) )

	.dataa(!\regmem|regMemory[31][17]~q ),
	.datab(!\intMem|instruction [18]),
	.datac(!\regmem|regMemory[19][17]~q ),
	.datad(!\regmem|regMemory[23][17]~q ),
	.datae(!\regmem|regMemory[27][17]~q ),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux14~3 .extended_lut = "off";
defparam \regmem|Mux14~3 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \regmem|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y11_N36
cyclonev_lcell_comb \regmem|Mux14~0 (
// Equation(s):
// \regmem|Mux14~0_combout  = ( \intMem|instruction[19]~DUPLICATE_q  & ( \intMem|instruction [18] & ( \regmem|regMemory[28][17]~q  ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( \intMem|instruction [18] & ( \regmem|regMemory[20][17]~q  ) ) ) # ( 
// \intMem|instruction[19]~DUPLICATE_q  & ( !\intMem|instruction [18] & ( \regmem|regMemory[24][17]~q  ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( !\intMem|instruction [18] & ( \regmem|regMemory[16][17]~q  ) ) )

	.dataa(!\regmem|regMemory[20][17]~q ),
	.datab(!\regmem|regMemory[24][17]~q ),
	.datac(!\regmem|regMemory[16][17]~q ),
	.datad(!\regmem|regMemory[28][17]~q ),
	.datae(!\intMem|instruction[19]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux14~0 .extended_lut = "off";
defparam \regmem|Mux14~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \regmem|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N18
cyclonev_lcell_comb \regmem|Mux14~2 (
// Equation(s):
// \regmem|Mux14~2_combout  = ( \intMem|instruction[19]~DUPLICATE_q  & ( \intMem|instruction [18] & ( \regmem|regMemory[30][17]~q  ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( \intMem|instruction [18] & ( \regmem|regMemory[22][17]~q  ) ) ) # ( 
// \intMem|instruction[19]~DUPLICATE_q  & ( !\intMem|instruction [18] & ( \regmem|regMemory[26][17]~q  ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( !\intMem|instruction [18] & ( \regmem|regMemory[18][17]~q  ) ) )

	.dataa(!\regmem|regMemory[30][17]~q ),
	.datab(!\regmem|regMemory[26][17]~q ),
	.datac(!\regmem|regMemory[18][17]~q ),
	.datad(!\regmem|regMemory[22][17]~q ),
	.datae(!\intMem|instruction[19]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux14~2 .extended_lut = "off";
defparam \regmem|Mux14~2 .lut_mask = 64'h0F0F333300FF5555;
defparam \regmem|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N30
cyclonev_lcell_comb \regmem|Mux14~4 (
// Equation(s):
// \regmem|Mux14~4_combout  = ( \regmem|Mux14~0_combout  & ( \regmem|Mux14~2_combout  & ( (!\intMem|instruction [16]) # ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux14~1_combout )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux14~3_combout 
// )))) ) ) ) # ( !\regmem|Mux14~0_combout  & ( \regmem|Mux14~2_combout  & ( (!\intMem|instruction [16] & (\intMem|instruction[17]~DUPLICATE_q )) # (\intMem|instruction [16] & ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux14~1_combout )) # 
// (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux14~3_combout ))))) ) ) ) # ( \regmem|Mux14~0_combout  & ( !\regmem|Mux14~2_combout  & ( (!\intMem|instruction [16] & (!\intMem|instruction[17]~DUPLICATE_q )) # (\intMem|instruction [16] & 
// ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux14~1_combout )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux14~3_combout ))))) ) ) ) # ( !\regmem|Mux14~0_combout  & ( !\regmem|Mux14~2_combout  & ( (\intMem|instruction [16] & 
// ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux14~1_combout )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux14~3_combout ))))) ) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\intMem|instruction[17]~DUPLICATE_q ),
	.datac(!\regmem|Mux14~1_combout ),
	.datad(!\regmem|Mux14~3_combout ),
	.datae(!\regmem|Mux14~0_combout ),
	.dataf(!\regmem|Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux14~4 .extended_lut = "off";
defparam \regmem|Mux14~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \regmem|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N9
cyclonev_lcell_comb \regmem|Mux14~8 (
// Equation(s):
// \regmem|Mux14~8_combout  = ( \intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[7][17]~q  ) ) ) # ( !\intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[6][17]~q  ) ) ) # ( 
// \intMem|instruction [16] & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[5][17]~q  ) ) ) # ( !\intMem|instruction [16] & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[4][17]~q  ) ) )

	.dataa(!\regmem|regMemory[4][17]~q ),
	.datab(!\regmem|regMemory[5][17]~q ),
	.datac(!\regmem|regMemory[7][17]~q ),
	.datad(!\regmem|regMemory[6][17]~q ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux14~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux14~8 .extended_lut = "off";
defparam \regmem|Mux14~8 .lut_mask = 64'h5555333300FF0F0F;
defparam \regmem|Mux14~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y13_N12
cyclonev_lcell_comb \regmem|Mux14~7 (
// Equation(s):
// \regmem|Mux14~7_combout  = ( \regmem|regMemory[12][17]~q  & ( \intMem|instruction [16] & ( (!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[13][17]~q ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[15][17]~q )) ) ) ) # ( 
// !\regmem|regMemory[12][17]~q  & ( \intMem|instruction [16] & ( (!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[13][17]~q ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[15][17]~q )) ) ) ) # ( \regmem|regMemory[12][17]~q  & ( 
// !\intMem|instruction [16] & ( (!\intMem|instruction[17]~DUPLICATE_q ) # (\regmem|regMemory[14][17]~q ) ) ) ) # ( !\regmem|regMemory[12][17]~q  & ( !\intMem|instruction [16] & ( (\regmem|regMemory[14][17]~q  & \intMem|instruction[17]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[14][17]~q ),
	.datab(!\intMem|instruction[17]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[15][17]~q ),
	.datad(!\regmem|regMemory[13][17]~q ),
	.datae(!\regmem|regMemory[12][17]~q ),
	.dataf(!\intMem|instruction [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux14~7 .extended_lut = "off";
defparam \regmem|Mux14~7 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \regmem|Mux14~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N12
cyclonev_lcell_comb \regmem|Mux14~6 (
// Equation(s):
// \regmem|Mux14~6_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[3][17]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( 
// \regmem|regMemory[2][17]~q  ) ) ) # ( \intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[1][17]~q  ) ) )

	.dataa(!\regmem|regMemory[3][17]~q ),
	.datab(!\regmem|regMemory[2][17]~q ),
	.datac(!\regmem|regMemory[1][17]~q ),
	.datad(gnd),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux14~6 .extended_lut = "off";
defparam \regmem|Mux14~6 .lut_mask = 64'h00000F0F33335555;
defparam \regmem|Mux14~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N39
cyclonev_lcell_comb \regmem|Mux14~5 (
// Equation(s):
// \regmem|Mux14~5_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[11][17]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[9][17]~q  ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[10][17]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[8][17]~q  ) ) )

	.dataa(!\regmem|regMemory[11][17]~q ),
	.datab(!\regmem|regMemory[8][17]~q ),
	.datac(!\regmem|regMemory[10][17]~q ),
	.datad(!\regmem|regMemory[9][17]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux14~5 .extended_lut = "off";
defparam \regmem|Mux14~5 .lut_mask = 64'h33330F0F00FF5555;
defparam \regmem|Mux14~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N12
cyclonev_lcell_comb \regmem|Mux14~9 (
// Equation(s):
// \regmem|Mux14~9_combout  = ( \regmem|Mux14~6_combout  & ( \regmem|Mux14~5_combout  & ( (!\intMem|instruction [18]) # ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux14~8_combout )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux14~7_combout 
// )))) ) ) ) # ( !\regmem|Mux14~6_combout  & ( \regmem|Mux14~5_combout  & ( (!\intMem|instruction [18] & (\intMem|instruction[19]~DUPLICATE_q )) # (\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux14~8_combout )) # 
// (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux14~7_combout ))))) ) ) ) # ( \regmem|Mux14~6_combout  & ( !\regmem|Mux14~5_combout  & ( (!\intMem|instruction [18] & (!\intMem|instruction[19]~DUPLICATE_q )) # (\intMem|instruction [18] & 
// ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux14~8_combout )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux14~7_combout ))))) ) ) ) # ( !\regmem|Mux14~6_combout  & ( !\regmem|Mux14~5_combout  & ( (\intMem|instruction [18] & 
// ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux14~8_combout )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux14~7_combout ))))) ) ) )

	.dataa(!\intMem|instruction [18]),
	.datab(!\intMem|instruction[19]~DUPLICATE_q ),
	.datac(!\regmem|Mux14~8_combout ),
	.datad(!\regmem|Mux14~7_combout ),
	.datae(!\regmem|Mux14~6_combout ),
	.dataf(!\regmem|Mux14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux14~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux14~9 .extended_lut = "off";
defparam \regmem|Mux14~9 .lut_mask = 64'h04158C9D2637AEBF;
defparam \regmem|Mux14~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N27
cyclonev_lcell_comb \ulaIn1|Mux17~0 (
// Equation(s):
// \ulaIn1|Mux17~0_combout  = ( !\control|in1Mux [1] & ( \regmem|Mux14~9_combout  & ( (!\control|in1Mux [0] & (((!\intMem|instruction [20]) # (\regmem|Mux14~4_combout )))) # (\control|in1Mux [0] & (\intMem|instruction [15])) ) ) ) # ( !\control|in1Mux [1] & 
// ( !\regmem|Mux14~9_combout  & ( (!\control|in1Mux [0] & (((\regmem|Mux14~4_combout  & \intMem|instruction [20])))) # (\control|in1Mux [0] & (\intMem|instruction [15])) ) ) )

	.dataa(!\intMem|instruction [15]),
	.datab(!\regmem|Mux14~4_combout ),
	.datac(!\control|in1Mux [0]),
	.datad(!\intMem|instruction [20]),
	.datae(!\control|in1Mux [1]),
	.dataf(!\regmem|Mux14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux17~0 .extended_lut = "off";
defparam \ulaIn1|Mux17~0 .lut_mask = 64'h05350000F5350000;
defparam \ulaIn1|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N48
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[17] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [17] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [17] & ( \ulaIn1|Mux17~0_combout  ) ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) # ( \ulaIn1|Mux32~0_combout  & ( !\ulaIn1|ulaIn1MuxOut [17] & ( 
// \ulaIn1|Mux17~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux17~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ulaIn1|Mux32~0_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[17] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[17] .lut_mask = 64'h00003333FFFF3333;
defparam \ulaIn1|ulaIn1MuxOut[17] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N21
cyclonev_lcell_comb \ula|ShiftLeft0~49 (
// Equation(s):
// \ula|ShiftLeft0~49_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [18] & ( (\ulaIn2|ulaIn2MuxOut[1]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [16]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [18] & ( 
// (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [15])) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [17]))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [18] & ( (\ulaIn1|ulaIn1MuxOut [16] & 
// !\ulaIn2|ulaIn2MuxOut[1]~2_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [18] & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [15])) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut 
// [17]))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [16]),
	.datab(!\ulaIn1|ulaIn1MuxOut [15]),
	.datac(!\ulaIn1|ulaIn1MuxOut [17]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~49 .extended_lut = "off";
defparam \ula|ShiftLeft0~49 .lut_mask = 64'h330F5500330F55FF;
defparam \ula|ShiftLeft0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N3
cyclonev_lcell_comb \ula|Mux13~1 (
// Equation(s):
// \ula|Mux13~1_combout  = ( \ula|ShiftLeft0~34_combout  & ( \ula|ShiftLeft0~42_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftLeft0~26_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftLeft0~49_combout ))) ) ) ) # ( !\ula|ShiftLeft0~34_combout  & ( \ula|ShiftLeft0~42_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftLeft0~26_combout ) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~49_combout  & (\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) ) ) ) # ( \ula|ShiftLeft0~34_combout  & ( !\ula|ShiftLeft0~42_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftLeft0~26_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftLeft0~49_combout ))) ) ) ) # ( 
// !\ula|ShiftLeft0~34_combout  & ( !\ula|ShiftLeft0~42_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftLeft0~26_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~49_combout  & 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ula|ShiftLeft0~49_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ula|ShiftLeft0~26_combout ),
	.datae(!\ula|ShiftLeft0~34_combout ),
	.dataf(!\ula|ShiftLeft0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~1 .extended_lut = "off";
defparam \ula|Mux13~1 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \ula|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N9
cyclonev_lcell_comb \ula|Mux13~2 (
// Equation(s):
// \ula|Mux13~2_combout  = ( \ula|Mux3~1_combout  & ( \ula|Mux13~1_combout  ) ) # ( !\ula|Mux3~1_combout  & ( \ula|Mux13~1_combout  & ( (\ula|Mux5~0_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( \ula|Mux3~1_combout  & ( !\ula|Mux13~1_combout  & ( 
// (\ula|Mux5~0_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( !\ula|Mux3~1_combout  & ( !\ula|Mux13~1_combout  & ( (\ula|Mux5~0_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) ) )

	.dataa(!\ula|Mux5~0_combout ),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(gnd),
	.datae(!\ula|Mux3~1_combout ),
	.dataf(!\ula|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~2 .extended_lut = "off";
defparam \ula|Mux13~2 .lut_mask = 64'h050505050505FFFF;
defparam \ula|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N39
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[18]~9 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[18]~9_combout  = ( \regmem|Mux45~4_combout  & ( (!\control|in2Mux~combout  & ((\intMem|instruction[25]~DUPLICATE_q ) # (\regmem|Mux45~9_combout ))) ) ) # ( !\regmem|Mux45~4_combout  & ( (\regmem|Mux45~9_combout  & 
// (!\control|in2Mux~combout  & !\intMem|instruction[25]~DUPLICATE_q )) ) )

	.dataa(!\regmem|Mux45~9_combout ),
	.datab(gnd),
	.datac(!\control|in2Mux~combout ),
	.datad(!\intMem|instruction[25]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regmem|Mux45~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[18]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[18]~9 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[18]~9 .lut_mask = 64'h5000500050F050F0;
defparam \ulaIn2|ulaIn2MuxOut[18]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N48
cyclonev_lcell_comb \ula|Mux13~5 (
// Equation(s):
// \ula|Mux13~5_combout  = ( \ulaIn2|ulaIn2MuxOut[18]~9_combout  & ( (!\ulaIn1|ulaIn1MuxOut [18] & (\control|aluOp [1] & (\ula|Mux11~10_combout  & !\control|aluOp [0]))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[18]~9_combout  & ( (\control|aluOp [1] & 
// (\ula|Mux11~10_combout  & (!\ulaIn1|ulaIn1MuxOut [18] $ (!\control|aluOp [0])))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [18]),
	.datab(!\control|aluOp [1]),
	.datac(!\ula|Mux11~10_combout ),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[18]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~5 .extended_lut = "off";
defparam \ula|Mux13~5 .lut_mask = 64'h0102010202000200;
defparam \ula|Mux13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N45
cyclonev_lcell_comb \ula|Mux13~4 (
// Equation(s):
// \ula|Mux13~4_combout  = ( !\control|aluOp [0] & ( ((!\intMem|instruction[25]~DUPLICATE_q  & (!\regmem|Mux45~9_combout )) # (\intMem|instruction[25]~DUPLICATE_q  & ((!\regmem|Mux45~4_combout )))) # (\control|in2Mux~combout ) ) )

	.dataa(!\regmem|Mux45~9_combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|Mux45~4_combout ),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~4 .extended_lut = "off";
defparam \ula|Mux13~4 .lut_mask = 64'hBF8FBF8F00000000;
defparam \ula|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N48
cyclonev_lcell_comb \ula|Mux13~3 (
// Equation(s):
// \ula|Mux13~3_combout  = ( \ula|Add0~51_combout  & ( \ulaIn2|ulaIn2MuxOut[18]~9_combout  & ( (\ula|Mux8~2_combout  & ((!\ula|Mux11~8_combout ) # (\ulaIn1|ulaIn1MuxOut [2]))) ) ) ) # ( !\ula|Add0~51_combout  & ( \ulaIn2|ulaIn2MuxOut[18]~9_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [2] & (\ula|Mux11~8_combout  & \ula|Mux8~2_combout )) ) ) ) # ( \ula|Add0~51_combout  & ( !\ulaIn2|ulaIn2MuxOut[18]~9_combout  & ( (\ulaIn1|ulaIn1MuxOut [2] & (\ula|Mux11~8_combout  & \ula|Mux8~2_combout )) ) ) ) # ( 
// !\ula|Add0~51_combout  & ( !\ulaIn2|ulaIn2MuxOut[18]~9_combout  & ( (\ulaIn1|ulaIn1MuxOut [2] & (\ula|Mux11~8_combout  & \ula|Mux8~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [2]),
	.datac(!\ula|Mux11~8_combout ),
	.datad(!\ula|Mux8~2_combout ),
	.datae(!\ula|Add0~51_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[18]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~3 .extended_lut = "off";
defparam \ula|Mux13~3 .lut_mask = 64'h00030003000300F3;
defparam \ula|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N51
cyclonev_lcell_comb \ula|Mux13~6 (
// Equation(s):
// \ula|Mux13~6_combout  = ( !\control|aluOp [1] & ( \ulaIn1|ulaIn1MuxOut [18] & ( (\control|aluOp [3] & !\control|aluOp [2]) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(gnd),
	.datac(!\control|aluOp [2]),
	.datad(gnd),
	.datae(!\control|aluOp [1]),
	.dataf(!\ulaIn1|ulaIn1MuxOut [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~6 .extended_lut = "off";
defparam \ula|Mux13~6 .lut_mask = 64'h0000000050500000;
defparam \ula|Mux13~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N36
cyclonev_lcell_comb \ula|ShiftRight0~22 (
// Equation(s):
// \ula|ShiftRight0~22_combout  = ( \ulaIn1|ulaIn1MuxOut [20] & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [19])) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [18]))) ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [20] & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [19])) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [18]))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [20] & ( 
// !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (\ulaIn2|ulaIn2MuxOut[0]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [21]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [20] & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [21] & !\ulaIn2|ulaIn2MuxOut[0]~1_combout ) ) 
// ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [19]),
	.datab(!\ulaIn1|ulaIn1MuxOut [21]),
	.datac(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [18]),
	.datae(!\ulaIn1|ulaIn1MuxOut [20]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~22 .extended_lut = "off";
defparam \ula|ShiftRight0~22 .lut_mask = 64'h30303F3F505F505F;
defparam \ula|ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N48
cyclonev_lcell_comb \ula|ShiftRight1~3 (
// Equation(s):
// \ula|ShiftRight1~3_combout  = ( \ula|ShiftRight0~22_combout  & ( \ula|ShiftRight1~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftRight0~21_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((\ula|ShiftRight0~20_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( !\ula|ShiftRight0~22_combout  & ( \ula|ShiftRight1~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # 
// (\ula|ShiftRight0~21_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftRight0~20_combout )))) ) ) ) # ( \ula|ShiftRight0~22_combout  & ( !\ula|ShiftRight1~2_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~21_combout  & (\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftRight0~20_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( 
// !\ula|ShiftRight0~22_combout  & ( !\ula|ShiftRight1~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~21_combout  & (\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  
// & \ula|ShiftRight0~20_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~21_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ula|ShiftRight0~20_combout ),
	.datae(!\ula|ShiftRight0~22_combout ),
	.dataf(!\ula|ShiftRight1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~3 .extended_lut = "off";
defparam \ula|ShiftRight1~3 .lut_mask = 64'h04340737C4F4C7F7;
defparam \ula|ShiftRight1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N54
cyclonev_lcell_comb \ula|Mux13~7 (
// Equation(s):
// \ula|Mux13~7_combout  = ( !\ula|Mux8~1_combout  & ( \ula|ShiftRight1~3_combout  & ( (!\ula|Mux13~5_combout  & (!\ula|Mux13~3_combout  & ((!\ula|Mux13~6_combout ) # (\ula|Mux13~4_combout )))) ) ) ) # ( \ula|Mux8~1_combout  & ( !\ula|ShiftRight1~3_combout  
// & ( (!\ula|Mux13~5_combout  & (!\ula|Mux13~3_combout  & ((!\ula|Mux13~6_combout ) # (\ula|Mux13~4_combout )))) ) ) ) # ( !\ula|Mux8~1_combout  & ( !\ula|ShiftRight1~3_combout  & ( (!\ula|Mux13~5_combout  & (!\ula|Mux13~3_combout  & ((!\ula|Mux13~6_combout 
// ) # (\ula|Mux13~4_combout )))) ) ) )

	.dataa(!\ula|Mux13~5_combout ),
	.datab(!\ula|Mux13~4_combout ),
	.datac(!\ula|Mux13~3_combout ),
	.datad(!\ula|Mux13~6_combout ),
	.datae(!\ula|Mux8~1_combout ),
	.dataf(!\ula|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~7 .extended_lut = "off";
defparam \ula|Mux13~7 .lut_mask = 64'hA020A020A0200000;
defparam \ula|Mux13~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N36
cyclonev_lcell_comb \ula|Mux13~8 (
// Equation(s):
// \ula|Mux13~8_combout  = ( \ula|ShiftLeft0~19_combout  & ( \ula|Mux13~7_combout  & ( (!\ula|Mux3~2_combout ) # ((!\ula|Mux13~2_combout  & ((!\ula|Mux3~0_combout ) # (!\ula|ShiftRight0~10_combout )))) ) ) ) # ( !\ula|ShiftLeft0~19_combout  & ( 
// \ula|Mux13~7_combout  & ( (!\ula|Mux13~2_combout ) # (!\ula|Mux3~2_combout ) ) ) )

	.dataa(!\ula|Mux3~0_combout ),
	.datab(!\ula|Mux13~2_combout ),
	.datac(!\ula|ShiftRight0~10_combout ),
	.datad(!\ula|Mux3~2_combout ),
	.datae(!\ula|ShiftLeft0~19_combout ),
	.dataf(!\ula|Mux13~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~8 .extended_lut = "off";
defparam \ula|Mux13~8 .lut_mask = 64'h00000000FFCCFFC8;
defparam \ula|Mux13~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N51
cyclonev_lcell_comb \ula|ShiftRight0~23 (
// Equation(s):
// \ula|ShiftRight0~23_combout  = ( \ula|ShiftRight0~22_combout  & ( \ula|ShiftRight0~19_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftRight0~21_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftRight0~20_combout )))) ) ) ) # ( !\ula|ShiftRight0~22_combout  & ( \ula|ShiftRight0~19_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # 
// (\ula|ShiftRight0~21_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftRight0~20_combout  & !\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( \ula|ShiftRight0~22_combout  & ( !\ula|ShiftRight0~19_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~21_combout  & ((\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftRight0~20_combout )))) ) ) ) # ( 
// !\ula|ShiftRight0~22_combout  & ( !\ula|ShiftRight0~19_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~21_combout  & ((\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftRight0~20_combout  & 
// !\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~21_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ula|ShiftRight0~20_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ula|ShiftRight0~22_combout ),
	.dataf(!\ula|ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~23 .extended_lut = "off";
defparam \ula|ShiftRight0~23 .lut_mask = 64'h03440377CF44CF77;
defparam \ula|ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N18
cyclonev_lcell_comb \ula|Mux13~0 (
// Equation(s):
// \ula|Mux13~0_combout  = ( \ula|ShiftRight0~23_combout  & ( \ula|Add0~91_sumout  & ( (!\control|aluOp [3] & (!\ula|Mux11~2_combout  & !\ula|Mux11~3_combout )) ) ) ) # ( !\ula|ShiftRight0~23_combout  & ( \ula|Add0~91_sumout  & ( (!\control|aluOp [3] & 
// (!\ula|Mux11~2_combout  & (!\ula|Mux11~3_combout  & !\ula|Mux11~9_combout ))) ) ) ) # ( \ula|ShiftRight0~23_combout  & ( !\ula|Add0~91_sumout  & ( (!\control|aluOp [3] & (!\ula|Mux11~2_combout  & (!\ula|Mux11~3_combout  & \ula|Mux11~9_combout ))) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux11~2_combout ),
	.datac(!\ula|Mux11~3_combout ),
	.datad(!\ula|Mux11~9_combout ),
	.datae(!\ula|ShiftRight0~23_combout ),
	.dataf(!\ula|Add0~91_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~0 .extended_lut = "off";
defparam \ula|Mux13~0 .lut_mask = 64'h0000008080008080;
defparam \ula|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N48
cyclonev_lcell_comb \memToRegMux|Mux18~0 (
// Equation(s):
// \memToRegMux|Mux18~0_combout  = ( \ula|Mux13~8_combout  & ( \ula|Mux13~0_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux13~8_combout  & ( \ula|Mux13~0_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( \ula|Mux13~8_combout  & ( 
// !\ula|Mux13~0_combout  & ( (\ula|Mux14~0_combout  & (\control|aluOp [3] & (!\control|Decoder1~0_combout  & \ula|LessThan0~63_combout ))) ) ) ) # ( !\ula|Mux13~8_combout  & ( !\ula|Mux13~0_combout  & ( !\control|Decoder1~0_combout  ) ) )

	.dataa(!\ula|Mux14~0_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\ula|LessThan0~63_combout ),
	.datae(!\ula|Mux13~8_combout ),
	.dataf(!\ula|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux18~0 .extended_lut = "off";
defparam \memToRegMux|Mux18~0 .lut_mask = 64'hF0F00010F0F0F0F0;
defparam \memToRegMux|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N36
cyclonev_lcell_comb \regmem|regMemory[14][18]~feeder (
// Equation(s):
// \regmem|regMemory[14][18]~feeder_combout  = ( \memToRegMux|Mux18~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[14][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[14][18]~feeder .extended_lut = "off";
defparam \regmem|regMemory[14][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[14][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N38
dffeas \regmem|regMemory[14][18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[14][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][18] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N6
cyclonev_lcell_comb \regmem|Mux13~7 (
// Equation(s):
// \regmem|Mux13~7_combout  = ( \regmem|regMemory[15][18]~q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( (\intMem|instruction[16]~DUPLICATE_q ) # (\regmem|regMemory[14][18]~q ) ) ) ) # ( !\regmem|regMemory[15][18]~q  & ( \intMem|instruction[17]~DUPLICATE_q  
// & ( (\regmem|regMemory[14][18]~q  & !\intMem|instruction[16]~DUPLICATE_q ) ) ) ) # ( \regmem|regMemory[15][18]~q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[12][18]~q ))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[13][18]~q )) ) ) ) # ( !\regmem|regMemory[15][18]~q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[12][18]~q ))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[13][18]~q )) ) ) )

	.dataa(!\regmem|regMemory[14][18]~q ),
	.datab(!\regmem|regMemory[13][18]~q ),
	.datac(!\regmem|regMemory[12][18]~q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[15][18]~q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux13~7 .extended_lut = "off";
defparam \regmem|Mux13~7 .lut_mask = 64'h0F330F33550055FF;
defparam \regmem|Mux13~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N12
cyclonev_lcell_comb \regmem|Mux13~6 (
// Equation(s):
// \regmem|Mux13~6_combout  = ( \regmem|regMemory[1][18]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[2][18]~q  & (\intMem|instruction[17]~DUPLICATE_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (((!\intMem|instruction[17]~DUPLICATE_q 
// ) # (\regmem|regMemory[3][18]~q )))) ) ) # ( !\regmem|regMemory[1][18]~q  & ( (\intMem|instruction[17]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[2][18]~q )) # (\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory[3][18]~q ))))) ) )

	.dataa(!\regmem|regMemory[2][18]~q ),
	.datab(!\intMem|instruction[16]~DUPLICATE_q ),
	.datac(!\intMem|instruction[17]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[3][18]~q ),
	.datae(gnd),
	.dataf(!\regmem|regMemory[1][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux13~6 .extended_lut = "off";
defparam \regmem|Mux13~6 .lut_mask = 64'h0407040734373437;
defparam \regmem|Mux13~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N15
cyclonev_lcell_comb \regmem|Mux13~5 (
// Equation(s):
// \regmem|Mux13~5_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction [17] & ( \regmem|regMemory[11][18]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction [17] & ( \regmem|regMemory[10][18]~q  ) ) ) # ( 
// \intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction [17] & ( \regmem|regMemory[9][18]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction [17] & ( \regmem|regMemory[8][18]~q  ) ) )

	.dataa(!\regmem|regMemory[10][18]~q ),
	.datab(!\regmem|regMemory[11][18]~q ),
	.datac(!\regmem|regMemory[9][18]~q ),
	.datad(!\regmem|regMemory[8][18]~q ),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux13~5 .extended_lut = "off";
defparam \regmem|Mux13~5 .lut_mask = 64'h00FF0F0F55553333;
defparam \regmem|Mux13~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N15
cyclonev_lcell_comb \regmem|Mux13~8 (
// Equation(s):
// \regmem|Mux13~8_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[6][18]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[5][18]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[7][18]~q ))) ) ) ) 
// # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[6][18]~q  & ( (\intMem|instruction[17]~DUPLICATE_q ) # (\regmem|regMemory[4][18]~q ) ) ) ) # ( \intMem|instruction[16]~DUPLICATE_q  & ( !\regmem|regMemory[6][18]~q  & ( 
// (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[5][18]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[7][18]~q ))) ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( !\regmem|regMemory[6][18]~q  & ( 
// (\regmem|regMemory[4][18]~q  & !\intMem|instruction[17]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[5][18]~q ),
	.datab(!\regmem|regMemory[7][18]~q ),
	.datac(!\regmem|regMemory[4][18]~q ),
	.datad(!\intMem|instruction[17]~DUPLICATE_q ),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[6][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux13~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux13~8 .extended_lut = "off";
defparam \regmem|Mux13~8 .lut_mask = 64'h0F0055330FFF5533;
defparam \regmem|Mux13~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N0
cyclonev_lcell_comb \regmem|Mux13~9 (
// Equation(s):
// \regmem|Mux13~9_combout  = ( \regmem|Mux13~5_combout  & ( \regmem|Mux13~8_combout  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|Mux13~6_combout ) # (\intMem|instruction[19]~DUPLICATE_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\intMem|instruction[19]~DUPLICATE_q )) # (\regmem|Mux13~7_combout ))) ) ) ) # ( !\regmem|Mux13~5_combout  & ( \regmem|Mux13~8_combout  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[19]~DUPLICATE_q  & \regmem|Mux13~6_combout )))) 
// # (\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[19]~DUPLICATE_q )) # (\regmem|Mux13~7_combout ))) ) ) ) # ( \regmem|Mux13~5_combout  & ( !\regmem|Mux13~8_combout  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|Mux13~6_combout ) 
// # (\intMem|instruction[19]~DUPLICATE_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (\regmem|Mux13~7_combout  & (\intMem|instruction[19]~DUPLICATE_q ))) ) ) ) # ( !\regmem|Mux13~5_combout  & ( !\regmem|Mux13~8_combout  & ( 
// (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[19]~DUPLICATE_q  & \regmem|Mux13~6_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & (\regmem|Mux13~7_combout  & (\intMem|instruction[19]~DUPLICATE_q ))) ) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|Mux13~7_combout ),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\regmem|Mux13~6_combout ),
	.datae(!\regmem|Mux13~5_combout ),
	.dataf(!\regmem|Mux13~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux13~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux13~9 .extended_lut = "off";
defparam \regmem|Mux13~9 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \regmem|Mux13~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N39
cyclonev_lcell_comb \regmem|Mux13~1 (
// Equation(s):
// \regmem|Mux13~1_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( \regmem|regMemory[17][18]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[21][18]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[29][18]~q )) ) ) 
// ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( \regmem|regMemory[17][18]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[25][18]~q ) ) ) ) # ( \intMem|instruction[18]~DUPLICATE_q  & ( !\regmem|regMemory[17][18]~q  & ( 
// (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[21][18]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[29][18]~q )) ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( !\regmem|regMemory[17][18]~q  & ( 
// (\regmem|regMemory[25][18]~q  & \intMem|instruction[19]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[29][18]~q ),
	.datab(!\regmem|regMemory[25][18]~q ),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[21][18]~q ),
	.datae(!\intMem|instruction[18]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[17][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux13~1 .extended_lut = "off";
defparam \regmem|Mux13~1 .lut_mask = 64'h030305F5F3F305F5;
defparam \regmem|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N39
cyclonev_lcell_comb \regmem|Mux13~0 (
// Equation(s):
// \regmem|Mux13~0_combout  = ( \regmem|regMemory[28][18]~q  & ( \intMem|instruction[18]~DUPLICATE_q  & ( (\regmem|regMemory[20][18]~q ) # (\intMem|instruction[19]~DUPLICATE_q ) ) ) ) # ( !\regmem|regMemory[28][18]~q  & ( \intMem|instruction[18]~DUPLICATE_q  
// & ( (!\intMem|instruction[19]~DUPLICATE_q  & \regmem|regMemory[20][18]~q ) ) ) ) # ( \regmem|regMemory[28][18]~q  & ( !\intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[16][18]~q )) # 
// (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[24][18]~q ))) ) ) ) # ( !\regmem|regMemory[28][18]~q  & ( !\intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[16][18]~q )) # 
// (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[24][18]~q ))) ) ) )

	.dataa(!\regmem|regMemory[16][18]~q ),
	.datab(!\regmem|regMemory[24][18]~q ),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[20][18]~q ),
	.datae(!\regmem|regMemory[28][18]~q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux13~0 .extended_lut = "off";
defparam \regmem|Mux13~0 .lut_mask = 64'h5353535300F00FFF;
defparam \regmem|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N21
cyclonev_lcell_comb \regmem|Mux13~2 (
// Equation(s):
// \regmem|Mux13~2_combout  = ( \regmem|regMemory[30][18]~q  & ( \regmem|regMemory[22][18]~q  & ( ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[18][18]~q )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[26][18]~q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q ) ) ) ) # ( !\regmem|regMemory[30][18]~q  & ( \regmem|regMemory[22][18]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory[18][18]~q ))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction[18]~DUPLICATE_q  & \regmem|regMemory[26][18]~q )))) ) ) ) # ( \regmem|regMemory[30][18]~q  & ( !\regmem|regMemory[22][18]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & 
// (\regmem|regMemory[18][18]~q  & (!\intMem|instruction[18]~DUPLICATE_q ))) # (\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|regMemory[26][18]~q ) # (\intMem|instruction[18]~DUPLICATE_q )))) ) ) ) # ( !\regmem|regMemory[30][18]~q  & ( 
// !\regmem|regMemory[22][18]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[18][18]~q )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[26][18]~q ))))) ) ) )

	.dataa(!\intMem|instruction[19]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[18][18]~q ),
	.datac(!\intMem|instruction[18]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[26][18]~q ),
	.datae(!\regmem|regMemory[30][18]~q ),
	.dataf(!\regmem|regMemory[22][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux13~2 .extended_lut = "off";
defparam \regmem|Mux13~2 .lut_mask = 64'h207025752A7A2F7F;
defparam \regmem|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N54
cyclonev_lcell_comb \regmem|Mux13~3 (
// Equation(s):
// \regmem|Mux13~3_combout  = ( \regmem|regMemory[19][18]~q  & ( \regmem|regMemory[23][18]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q ) # ((!\intMem|instruction [18] & (\regmem|regMemory[27][18]~q )) # (\intMem|instruction [18] & 
// ((\regmem|regMemory[31][18]~q )))) ) ) ) # ( !\regmem|regMemory[19][18]~q  & ( \regmem|regMemory[23][18]~q  & ( (!\intMem|instruction [18] & (\regmem|regMemory[27][18]~q  & ((\intMem|instruction[19]~DUPLICATE_q )))) # (\intMem|instruction [18] & 
// (((!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[31][18]~q )))) ) ) ) # ( \regmem|regMemory[19][18]~q  & ( !\regmem|regMemory[23][18]~q  & ( (!\intMem|instruction [18] & (((!\intMem|instruction[19]~DUPLICATE_q )) # 
// (\regmem|regMemory[27][18]~q ))) # (\intMem|instruction [18] & (((\regmem|regMemory[31][18]~q  & \intMem|instruction[19]~DUPLICATE_q )))) ) ) ) # ( !\regmem|regMemory[19][18]~q  & ( !\regmem|regMemory[23][18]~q  & ( (\intMem|instruction[19]~DUPLICATE_q  & 
// ((!\intMem|instruction [18] & (\regmem|regMemory[27][18]~q )) # (\intMem|instruction [18] & ((\regmem|regMemory[31][18]~q ))))) ) ) )

	.dataa(!\regmem|regMemory[27][18]~q ),
	.datab(!\intMem|instruction [18]),
	.datac(!\regmem|regMemory[31][18]~q ),
	.datad(!\intMem|instruction[19]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[19][18]~q ),
	.dataf(!\regmem|regMemory[23][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux13~3 .extended_lut = "off";
defparam \regmem|Mux13~3 .lut_mask = 64'h0047CC473347FF47;
defparam \regmem|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N30
cyclonev_lcell_comb \regmem|Mux13~4 (
// Equation(s):
// \regmem|Mux13~4_combout  = ( \regmem|Mux13~2_combout  & ( \regmem|Mux13~3_combout  & ( ((!\intMem|instruction [16] & ((\regmem|Mux13~0_combout ))) # (\intMem|instruction [16] & (\regmem|Mux13~1_combout ))) # (\intMem|instruction[17]~DUPLICATE_q ) ) ) ) # 
// ( !\regmem|Mux13~2_combout  & ( \regmem|Mux13~3_combout  & ( (!\intMem|instruction [16] & (((!\intMem|instruction[17]~DUPLICATE_q  & \regmem|Mux13~0_combout )))) # (\intMem|instruction [16] & (((\intMem|instruction[17]~DUPLICATE_q )) # 
// (\regmem|Mux13~1_combout ))) ) ) ) # ( \regmem|Mux13~2_combout  & ( !\regmem|Mux13~3_combout  & ( (!\intMem|instruction [16] & (((\regmem|Mux13~0_combout ) # (\intMem|instruction[17]~DUPLICATE_q )))) # (\intMem|instruction [16] & (\regmem|Mux13~1_combout  
// & (!\intMem|instruction[17]~DUPLICATE_q ))) ) ) ) # ( !\regmem|Mux13~2_combout  & ( !\regmem|Mux13~3_combout  & ( (!\intMem|instruction[17]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|Mux13~0_combout ))) # (\intMem|instruction [16] & 
// (\regmem|Mux13~1_combout )))) ) ) )

	.dataa(!\regmem|Mux13~1_combout ),
	.datab(!\intMem|instruction [16]),
	.datac(!\intMem|instruction[17]~DUPLICATE_q ),
	.datad(!\regmem|Mux13~0_combout ),
	.datae(!\regmem|Mux13~2_combout ),
	.dataf(!\regmem|Mux13~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux13~4 .extended_lut = "off";
defparam \regmem|Mux13~4 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \regmem|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N54
cyclonev_lcell_comb \ulaIn1|Mux18~0 (
// Equation(s):
// \ulaIn1|Mux18~0_combout  = ( \intMem|instruction [20] & ( \regmem|Mux13~4_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\intMem|instruction [15]))) ) ) ) # ( !\intMem|instruction [20] & ( \regmem|Mux13~4_combout  & ( (!\control|in1Mux 
// [1] & ((!\control|in1Mux [0] & (\regmem|Mux13~9_combout )) # (\control|in1Mux [0] & ((\intMem|instruction [15]))))) ) ) ) # ( \intMem|instruction [20] & ( !\regmem|Mux13~4_combout  & ( (\control|in1Mux [0] & (!\control|in1Mux [1] & \intMem|instruction 
// [15])) ) ) ) # ( !\intMem|instruction [20] & ( !\regmem|Mux13~4_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0] & (\regmem|Mux13~9_combout )) # (\control|in1Mux [0] & ((\intMem|instruction [15]))))) ) ) )

	.dataa(!\regmem|Mux13~9_combout ),
	.datab(!\control|in1Mux [0]),
	.datac(!\control|in1Mux [1]),
	.datad(!\intMem|instruction [15]),
	.datae(!\intMem|instruction [20]),
	.dataf(!\regmem|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux18~0 .extended_lut = "off";
defparam \ulaIn1|Mux18~0 .lut_mask = 64'h407000304070C0F0;
defparam \ulaIn1|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N51
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[18] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [18] = ( \ulaIn1|Mux18~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [18]) ) ) # ( !\ulaIn1|Mux18~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [18] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[18] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[18] .lut_mask = 64'h5500550055FF55FF;
defparam \ulaIn1|ulaIn1MuxOut[18] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N48
cyclonev_lcell_comb \ula|ShiftLeft0~51 (
// Equation(s):
// \ula|ShiftLeft0~51_combout  = ( \ulaIn1|ulaIn1MuxOut [20] & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (\ulaIn2|ulaIn2MuxOut[1]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [18]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [20] & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [18] & !\ulaIn2|ulaIn2MuxOut[1]~2_combout ) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [20] & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [17]))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & 
// (\ulaIn1|ulaIn1MuxOut [19])) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [20] & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [17]))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [19])) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [18]),
	.datab(!\ulaIn1|ulaIn1MuxOut [19]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [17]),
	.datae(!\ulaIn1|ulaIn1MuxOut [20]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~51 .extended_lut = "off";
defparam \ula|ShiftLeft0~51 .lut_mask = 64'h03F303F350505F5F;
defparam \ula|ShiftLeft0~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N30
cyclonev_lcell_comb \ula|ShiftLeft0~46 (
// Equation(s):
// \ula|ShiftLeft0~46_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [15] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [14] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [13] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [16]),
	.datab(!\ulaIn1|ulaIn1MuxOut [13]),
	.datac(!\ulaIn1|ulaIn1MuxOut [15]),
	.datad(!\ulaIn1|ulaIn1MuxOut [14]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~46 .extended_lut = "off";
defparam \ula|ShiftLeft0~46 .lut_mask = 64'h333300FF0F0F5555;
defparam \ula|ShiftLeft0~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N24
cyclonev_lcell_comb \ula|ShiftLeft0~55 (
// Equation(s):
// \ula|ShiftLeft0~55_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [22] & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [24]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [22] & ( 
// (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [21])) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [23]))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [22] & ( (\ulaIn2|ulaIn2MuxOut[1]~2_combout  
// & \ulaIn1|ulaIn1MuxOut [24]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [22] & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [21])) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [23]))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [24]),
	.datac(!\ulaIn1|ulaIn1MuxOut [21]),
	.datad(!\ulaIn1|ulaIn1MuxOut [23]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~55 .extended_lut = "off";
defparam \ula|ShiftLeft0~55 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \ula|ShiftLeft0~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N12
cyclonev_lcell_comb \ula|Mux7~0 (
// Equation(s):
// \ula|Mux7~0_combout  = ( \ula|ShiftLeft0~38_combout  & ( \ula|ShiftLeft0~55_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((\ula|ShiftLeft0~46_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (((\ula|ShiftLeft0~51_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout ))) ) ) ) # ( !\ula|ShiftLeft0~38_combout  & ( \ula|ShiftLeft0~55_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~46_combout 
// )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftLeft0~51_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout ))) ) ) ) # ( \ula|ShiftLeft0~38_combout  & ( !\ula|ShiftLeft0~55_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((\ula|ShiftLeft0~46_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~51_combout ))) ) ) ) # ( !\ula|ShiftLeft0~38_combout  & ( 
// !\ula|ShiftLeft0~55_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~46_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~51_combout ))) 
// ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ula|ShiftLeft0~51_combout ),
	.datad(!\ula|ShiftLeft0~46_combout ),
	.datae(!\ula|ShiftLeft0~38_combout ),
	.dataf(!\ula|ShiftLeft0~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~0 .extended_lut = "off";
defparam \ula|Mux7~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \ula|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N18
cyclonev_lcell_comb \ula|ShiftLeft0~30 (
// Equation(s):
// \ula|ShiftLeft0~30_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [7]),
	.datab(!\ulaIn1|ulaIn1MuxOut [6]),
	.datac(!\ulaIn1|ulaIn1MuxOut [8]),
	.datad(!\ulaIn1|ulaIn1MuxOut [5]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~30 .extended_lut = "off";
defparam \ula|ShiftLeft0~30 .lut_mask = 64'h00FF555533330F0F;
defparam \ula|ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N27
cyclonev_lcell_comb \ula|ShiftLeft0~31 (
// Equation(s):
// \ula|ShiftLeft0~31_combout  = ( \ula|ShiftLeft0~22_combout  & ( \ula|ShiftLeft0~21_combout  & ( ((\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftLeft0~30_combout )) # (\ula|ShiftRight1~6_combout ) ) ) ) # ( !\ula|ShiftLeft0~22_combout  & ( 
// \ula|ShiftLeft0~21_combout  & ( (!\ula|ShiftRight1~6_combout  & (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftLeft0~30_combout )) # (\ula|ShiftRight1~6_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) ) ) ) # ( \ula|ShiftLeft0~22_combout  & ( 
// !\ula|ShiftLeft0~21_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~30_combout ) # (\ula|ShiftRight1~6_combout ))) ) ) ) # ( !\ula|ShiftLeft0~22_combout  & ( !\ula|ShiftLeft0~21_combout  & ( (!\ula|ShiftRight1~6_combout  & 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftLeft0~30_combout )) ) ) )

	.dataa(!\ula|ShiftRight1~6_combout ),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ula|ShiftLeft0~30_combout ),
	.datae(!\ula|ShiftLeft0~22_combout ),
	.dataf(!\ula|ShiftLeft0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~31 .extended_lut = "off";
defparam \ula|ShiftLeft0~31 .lut_mask = 64'h000A050F505A555F;
defparam \ula|ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N48
cyclonev_lcell_comb \ula|Mux7~1 (
// Equation(s):
// \ula|Mux7~1_combout  = ( \ula|ShiftLeft0~31_combout  & ( ((\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux5~0_combout )) # (\ula|Mux3~0_combout ) ) ) # ( !\ula|ShiftLeft0~31_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux5~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|Mux5~0_combout ),
	.datad(!\ula|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~1 .extended_lut = "off";
defparam \ula|Mux7~1 .lut_mask = 64'h0303030303FF03FF;
defparam \ula|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N3
cyclonev_lcell_comb \regmem|Mux39~5 (
// Equation(s):
// \regmem|Mux39~5_combout  = ( \intMem|instruction[22]~DUPLICATE_q  & ( \intMem|instruction [21] & ( \regmem|regMemory[11][24]~q  ) ) ) # ( !\intMem|instruction[22]~DUPLICATE_q  & ( \intMem|instruction [21] & ( \regmem|regMemory[9][24]~q  ) ) ) # ( 
// \intMem|instruction[22]~DUPLICATE_q  & ( !\intMem|instruction [21] & ( \regmem|regMemory[10][24]~q  ) ) ) # ( !\intMem|instruction[22]~DUPLICATE_q  & ( !\intMem|instruction [21] & ( \regmem|regMemory[8][24]~q  ) ) )

	.dataa(!\regmem|regMemory[9][24]~q ),
	.datab(!\regmem|regMemory[8][24]~q ),
	.datac(!\regmem|regMemory[10][24]~q ),
	.datad(!\regmem|regMemory[11][24]~q ),
	.datae(!\intMem|instruction[22]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux39~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux39~5 .extended_lut = "off";
defparam \regmem|Mux39~5 .lut_mask = 64'h33330F0F555500FF;
defparam \regmem|Mux39~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N27
cyclonev_lcell_comb \regmem|Mux39~6 (
// Equation(s):
// \regmem|Mux39~6_combout  = ( \intMem|instruction[22]~DUPLICATE_q  & ( \intMem|instruction [21] & ( \regmem|regMemory[15][24]~q  ) ) ) # ( !\intMem|instruction[22]~DUPLICATE_q  & ( \intMem|instruction [21] & ( \regmem|regMemory[13][24]~q  ) ) ) # ( 
// \intMem|instruction[22]~DUPLICATE_q  & ( !\intMem|instruction [21] & ( \regmem|regMemory[14][24]~q  ) ) ) # ( !\intMem|instruction[22]~DUPLICATE_q  & ( !\intMem|instruction [21] & ( \regmem|regMemory[12][24]~q  ) ) )

	.dataa(!\regmem|regMemory[13][24]~q ),
	.datab(!\regmem|regMemory[12][24]~q ),
	.datac(!\regmem|regMemory[14][24]~q ),
	.datad(!\regmem|regMemory[15][24]~q ),
	.datae(!\intMem|instruction[22]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux39~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux39~6 .extended_lut = "off";
defparam \regmem|Mux39~6 .lut_mask = 64'h33330F0F555500FF;
defparam \regmem|Mux39~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N6
cyclonev_lcell_comb \regmem|Mux39~8 (
// Equation(s):
// \regmem|Mux39~8_combout  = ( \intMem|instruction[22]~DUPLICATE_q  & ( \intMem|instruction [21] & ( \regmem|regMemory[3][24]~q  ) ) ) # ( !\intMem|instruction[22]~DUPLICATE_q  & ( \intMem|instruction [21] & ( \regmem|regMemory[1][24]~q  ) ) ) # ( 
// \intMem|instruction[22]~DUPLICATE_q  & ( !\intMem|instruction [21] & ( \regmem|regMemory[2][24]~q  ) ) )

	.dataa(!\regmem|regMemory[2][24]~q ),
	.datab(!\regmem|regMemory[1][24]~q ),
	.datac(!\regmem|regMemory[3][24]~q ),
	.datad(gnd),
	.datae(!\intMem|instruction[22]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux39~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux39~8 .extended_lut = "off";
defparam \regmem|Mux39~8 .lut_mask = 64'h0000555533330F0F;
defparam \regmem|Mux39~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N33
cyclonev_lcell_comb \regmem|Mux39~7 (
// Equation(s):
// \regmem|Mux39~7_combout  = ( \intMem|instruction [22] & ( \regmem|regMemory[7][24]~q  & ( (\regmem|regMemory[6][24]~q ) # (\intMem|instruction[21]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction [22] & ( \regmem|regMemory[7][24]~q  & ( 
// (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[4][24]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[5][24]~q )) ) ) ) # ( \intMem|instruction [22] & ( !\regmem|regMemory[7][24]~q  & ( 
// (!\intMem|instruction[21]~DUPLICATE_q  & \regmem|regMemory[6][24]~q ) ) ) ) # ( !\intMem|instruction [22] & ( !\regmem|regMemory[7][24]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[4][24]~q ))) # (\intMem|instruction[21]~DUPLICATE_q 
//  & (\regmem|regMemory[5][24]~q )) ) ) )

	.dataa(!\regmem|regMemory[5][24]~q ),
	.datab(!\regmem|regMemory[4][24]~q ),
	.datac(!\intMem|instruction[21]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[6][24]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\regmem|regMemory[7][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux39~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux39~7 .extended_lut = "off";
defparam \regmem|Mux39~7 .lut_mask = 64'h353500F035350FFF;
defparam \regmem|Mux39~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N33
cyclonev_lcell_comb \regmem|Mux39~9 (
// Equation(s):
// \regmem|Mux39~9_combout  = ( \regmem|Mux39~8_combout  & ( \regmem|Mux39~7_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q ) # ((!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux39~5_combout )) # (\intMem|instruction[23]~DUPLICATE_q  & 
// ((\regmem|Mux39~6_combout )))) ) ) ) # ( !\regmem|Mux39~8_combout  & ( \regmem|Mux39~7_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (\intMem|instruction[23]~DUPLICATE_q )) # (\intMem|instruction[24]~DUPLICATE_q  & 
// ((!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux39~5_combout )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux39~6_combout ))))) ) ) ) # ( \regmem|Mux39~8_combout  & ( !\regmem|Mux39~7_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q  & 
// (!\intMem|instruction[23]~DUPLICATE_q )) # (\intMem|instruction[24]~DUPLICATE_q  & ((!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux39~5_combout )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux39~6_combout ))))) ) ) ) # ( 
// !\regmem|Mux39~8_combout  & ( !\regmem|Mux39~7_combout  & ( (\intMem|instruction[24]~DUPLICATE_q  & ((!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux39~5_combout )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux39~6_combout ))))) ) ) )

	.dataa(!\intMem|instruction[24]~DUPLICATE_q ),
	.datab(!\intMem|instruction[23]~DUPLICATE_q ),
	.datac(!\regmem|Mux39~5_combout ),
	.datad(!\regmem|Mux39~6_combout ),
	.datae(!\regmem|Mux39~8_combout ),
	.dataf(!\regmem|Mux39~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux39~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux39~9 .extended_lut = "off";
defparam \regmem|Mux39~9 .lut_mask = 64'h04158C9D2637AEBF;
defparam \regmem|Mux39~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N18
cyclonev_lcell_comb \ula|Add0~169 (
// Equation(s):
// \ula|Add0~169_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [24] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [24] ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~169 .extended_lut = "off";
defparam \ula|Add0~169 .lut_mask = 64'h33333333CCCCCCCC;
defparam \ula|Add0~169 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N53
dffeas \regmem|regMemory[18][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N44
dffeas \regmem|regMemory[30][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N17
dffeas \regmem|regMemory[26][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N56
dffeas \regmem|regMemory[22][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N45
cyclonev_lcell_comb \regmem|Mux40~2 (
// Equation(s):
// \regmem|Mux40~2_combout  = ( \intMem|instruction [23] & ( \intMem|instruction [24] & ( \regmem|regMemory[30][23]~q  ) ) ) # ( !\intMem|instruction [23] & ( \intMem|instruction [24] & ( \regmem|regMemory[26][23]~q  ) ) ) # ( \intMem|instruction [23] & ( 
// !\intMem|instruction [24] & ( \regmem|regMemory[22][23]~q  ) ) ) # ( !\intMem|instruction [23] & ( !\intMem|instruction [24] & ( \regmem|regMemory[18][23]~q  ) ) )

	.dataa(!\regmem|regMemory[18][23]~q ),
	.datab(!\regmem|regMemory[30][23]~q ),
	.datac(!\regmem|regMemory[26][23]~q ),
	.datad(!\regmem|regMemory[22][23]~q ),
	.datae(!\intMem|instruction [23]),
	.dataf(!\intMem|instruction [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux40~2 .extended_lut = "off";
defparam \regmem|Mux40~2 .lut_mask = 64'h555500FF0F0F3333;
defparam \regmem|Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N2
dffeas \regmem|regMemory[29][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N32
dffeas \regmem|regMemory[25][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N22
dffeas \regmem|regMemory[17][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N58
dffeas \regmem|regMemory[21][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N27
cyclonev_lcell_comb \regmem|Mux40~1 (
// Equation(s):
// \regmem|Mux40~1_combout  = ( \intMem|instruction [23] & ( \intMem|instruction [24] & ( \regmem|regMemory[29][23]~q  ) ) ) # ( !\intMem|instruction [23] & ( \intMem|instruction [24] & ( \regmem|regMemory[25][23]~q  ) ) ) # ( \intMem|instruction [23] & ( 
// !\intMem|instruction [24] & ( \regmem|regMemory[21][23]~q  ) ) ) # ( !\intMem|instruction [23] & ( !\intMem|instruction [24] & ( \regmem|regMemory[17][23]~q  ) ) )

	.dataa(!\regmem|regMemory[29][23]~q ),
	.datab(!\regmem|regMemory[25][23]~q ),
	.datac(!\regmem|regMemory[17][23]~q ),
	.datad(!\regmem|regMemory[21][23]~q ),
	.datae(!\intMem|instruction [23]),
	.dataf(!\intMem|instruction [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux40~1 .extended_lut = "off";
defparam \regmem|Mux40~1 .lut_mask = 64'h0F0F00FF33335555;
defparam \regmem|Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N50
dffeas \regmem|regMemory[24][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y10_N11
dffeas \regmem|regMemory[28][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N43
dffeas \regmem|regMemory[20][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N41
dffeas \regmem|regMemory[16][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N51
cyclonev_lcell_comb \regmem|Mux40~0 (
// Equation(s):
// \regmem|Mux40~0_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[28][23]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[24][23]~q  ) ) ) # ( \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[20][23]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[16][23]~q  ) ) )

	.dataa(!\regmem|regMemory[24][23]~q ),
	.datab(!\regmem|regMemory[28][23]~q ),
	.datac(!\regmem|regMemory[20][23]~q ),
	.datad(!\regmem|regMemory[16][23]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux40~0 .extended_lut = "off";
defparam \regmem|Mux40~0 .lut_mask = 64'h00FF0F0F55553333;
defparam \regmem|Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N44
dffeas \regmem|regMemory[23][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N44
dffeas \regmem|regMemory[31][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N1
dffeas \regmem|regMemory[19][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N53
dffeas \regmem|regMemory[27][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y11_N51
cyclonev_lcell_comb \regmem|Mux40~3 (
// Equation(s):
// \regmem|Mux40~3_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction [24] & ( \regmem|regMemory[31][23]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction [24] & ( \regmem|regMemory[27][23]~q  ) ) ) # ( 
// \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction [24] & ( \regmem|regMemory[23][23]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction [24] & ( \regmem|regMemory[19][23]~q  ) ) )

	.dataa(!\regmem|regMemory[23][23]~q ),
	.datab(!\regmem|regMemory[31][23]~q ),
	.datac(!\regmem|regMemory[19][23]~q ),
	.datad(!\regmem|regMemory[27][23]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux40~3 .extended_lut = "off";
defparam \regmem|Mux40~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \regmem|Mux40~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N21
cyclonev_lcell_comb \regmem|Mux40~4 (
// Equation(s):
// \regmem|Mux40~4_combout  = ( \regmem|Mux40~0_combout  & ( \regmem|Mux40~3_combout  & ( (!\intMem|instruction [22] & (((!\intMem|instruction[21]~DUPLICATE_q ) # (\regmem|Mux40~1_combout )))) # (\intMem|instruction [22] & 
// (((\intMem|instruction[21]~DUPLICATE_q )) # (\regmem|Mux40~2_combout ))) ) ) ) # ( !\regmem|Mux40~0_combout  & ( \regmem|Mux40~3_combout  & ( (!\intMem|instruction [22] & (((\regmem|Mux40~1_combout  & \intMem|instruction[21]~DUPLICATE_q )))) # 
// (\intMem|instruction [22] & (((\intMem|instruction[21]~DUPLICATE_q )) # (\regmem|Mux40~2_combout ))) ) ) ) # ( \regmem|Mux40~0_combout  & ( !\regmem|Mux40~3_combout  & ( (!\intMem|instruction [22] & (((!\intMem|instruction[21]~DUPLICATE_q ) # 
// (\regmem|Mux40~1_combout )))) # (\intMem|instruction [22] & (\regmem|Mux40~2_combout  & ((!\intMem|instruction[21]~DUPLICATE_q )))) ) ) ) # ( !\regmem|Mux40~0_combout  & ( !\regmem|Mux40~3_combout  & ( (!\intMem|instruction [22] & 
// (((\regmem|Mux40~1_combout  & \intMem|instruction[21]~DUPLICATE_q )))) # (\intMem|instruction [22] & (\regmem|Mux40~2_combout  & ((!\intMem|instruction[21]~DUPLICATE_q )))) ) ) )

	.dataa(!\regmem|Mux40~2_combout ),
	.datab(!\intMem|instruction [22]),
	.datac(!\regmem|Mux40~1_combout ),
	.datad(!\intMem|instruction[21]~DUPLICATE_q ),
	.datae(!\regmem|Mux40~0_combout ),
	.dataf(!\regmem|Mux40~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux40~4 .extended_lut = "off";
defparam \regmem|Mux40~4 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \regmem|Mux40~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N51
cyclonev_lcell_comb \ula|Add0~168 (
// Equation(s):
// \ula|Add0~168_combout  = ( !\ulaIn1|ulaIn1MuxOut [23] & ( \control|aluOp [0] ) ) # ( \ulaIn1|ulaIn1MuxOut [23] & ( !\control|aluOp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ulaIn1|ulaIn1MuxOut [23]),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~168 .extended_lut = "off";
defparam \ula|Add0~168 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \ula|Add0~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y8_N35
dffeas \regmem|regMemory[11][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N17
dffeas \regmem|regMemory[9][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N35
dffeas \regmem|regMemory[10][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N17
dffeas \regmem|regMemory[8][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y8_N48
cyclonev_lcell_comb \regmem|Mux40~5 (
// Equation(s):
// \regmem|Mux40~5_combout  = ( \regmem|regMemory[8][23]~q  & ( \intMem|instruction [22] & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[10][23]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[11][23]~q )) ) ) ) # ( 
// !\regmem|regMemory[8][23]~q  & ( \intMem|instruction [22] & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[10][23]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[11][23]~q )) ) ) ) # ( \regmem|regMemory[8][23]~q  & ( 
// !\intMem|instruction [22] & ( (!\intMem|instruction[21]~DUPLICATE_q ) # (\regmem|regMemory[9][23]~q ) ) ) ) # ( !\regmem|regMemory[8][23]~q  & ( !\intMem|instruction [22] & ( (\regmem|regMemory[9][23]~q  & \intMem|instruction[21]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[11][23]~q ),
	.datab(!\regmem|regMemory[9][23]~q ),
	.datac(!\intMem|instruction[21]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[10][23]~q ),
	.datae(!\regmem|regMemory[8][23]~q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux40~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux40~5 .extended_lut = "off";
defparam \regmem|Mux40~5 .lut_mask = 64'h0303F3F305F505F5;
defparam \regmem|Mux40~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N56
dffeas \regmem|regMemory[5][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N34
dffeas \regmem|regMemory[6][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N32
dffeas \regmem|regMemory[7][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N57
cyclonev_lcell_comb \regmem|Mux40~7 (
// Equation(s):
// \regmem|Mux40~7_combout  = ( \intMem|instruction [22] & ( \regmem|regMemory[7][23]~q  & ( (\intMem|instruction[21]~DUPLICATE_q ) # (\regmem|regMemory[6][23]~q ) ) ) ) # ( !\intMem|instruction [22] & ( \regmem|regMemory[7][23]~q  & ( 
// (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[4][23]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[5][23]~q )) ) ) ) # ( \intMem|instruction [22] & ( !\regmem|regMemory[7][23]~q  & ( (\regmem|regMemory[6][23]~q  & 
// !\intMem|instruction[21]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction [22] & ( !\regmem|regMemory[7][23]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[4][23]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[5][23]~q 
// )) ) ) )

	.dataa(!\regmem|regMemory[5][23]~q ),
	.datab(!\regmem|regMemory[6][23]~q ),
	.datac(!\intMem|instruction[21]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[4][23]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\regmem|regMemory[7][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux40~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux40~7 .extended_lut = "off";
defparam \regmem|Mux40~7 .lut_mask = 64'h05F5303005F53F3F;
defparam \regmem|Mux40~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N20
dffeas \regmem|regMemory[15][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N44
dffeas \regmem|regMemory[13][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N17
dffeas \regmem|regMemory[14][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y9_N57
cyclonev_lcell_comb \regmem|regMemory[12][23]~feeder (
// Equation(s):
// \regmem|regMemory[12][23]~feeder_combout  = ( \memToRegMux|Mux23~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[12][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[12][23]~feeder .extended_lut = "off";
defparam \regmem|regMemory[12][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[12][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y9_N59
dffeas \regmem|regMemory[12][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[12][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N45
cyclonev_lcell_comb \regmem|Mux40~6 (
// Equation(s):
// \regmem|Mux40~6_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[12][23]~q  & ( (!\intMem|instruction [22] & ((\regmem|regMemory[13][23]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[15][23]~q )) ) ) ) # ( 
// !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[12][23]~q  & ( (!\intMem|instruction [22]) # (\regmem|regMemory[14][23]~q ) ) ) ) # ( \intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[12][23]~q  & ( (!\intMem|instruction [22] & 
// ((\regmem|regMemory[13][23]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[15][23]~q )) ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[12][23]~q  & ( (\intMem|instruction [22] & \regmem|regMemory[14][23]~q ) ) ) )

	.dataa(!\regmem|regMemory[15][23]~q ),
	.datab(!\intMem|instruction [22]),
	.datac(!\regmem|regMemory[13][23]~q ),
	.datad(!\regmem|regMemory[14][23]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[12][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux40~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux40~6 .extended_lut = "off";
defparam \regmem|Mux40~6 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \regmem|Mux40~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N50
dffeas \regmem|regMemory[1][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N47
dffeas \regmem|regMemory[3][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N56
dffeas \regmem|regMemory[2][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N24
cyclonev_lcell_comb \regmem|Mux40~8 (
// Equation(s):
// \regmem|Mux40~8_combout  = ( \intMem|instruction [22] & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[2][23]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[3][23]~q )) ) ) # ( !\intMem|instruction [22] & ( 
// (\regmem|regMemory[1][23]~q  & \intMem|instruction[21]~DUPLICATE_q ) ) )

	.dataa(!\regmem|regMemory[1][23]~q ),
	.datab(!\regmem|regMemory[3][23]~q ),
	.datac(!\regmem|regMemory[2][23]~q ),
	.datad(!\intMem|instruction[21]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux40~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux40~8 .extended_lut = "off";
defparam \regmem|Mux40~8 .lut_mask = 64'h005500550F330F33;
defparam \regmem|Mux40~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N3
cyclonev_lcell_comb \regmem|Mux40~9 (
// Equation(s):
// \regmem|Mux40~9_combout  = ( \regmem|Mux40~6_combout  & ( \regmem|Mux40~8_combout  & ( (!\intMem|instruction [24] & (((!\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|Mux40~7_combout )))) # (\intMem|instruction [24] & 
// (((\intMem|instruction[23]~DUPLICATE_q )) # (\regmem|Mux40~5_combout ))) ) ) ) # ( !\regmem|Mux40~6_combout  & ( \regmem|Mux40~8_combout  & ( (!\intMem|instruction [24] & (((!\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|Mux40~7_combout )))) # 
// (\intMem|instruction [24] & (\regmem|Mux40~5_combout  & ((!\intMem|instruction[23]~DUPLICATE_q )))) ) ) ) # ( \regmem|Mux40~6_combout  & ( !\regmem|Mux40~8_combout  & ( (!\intMem|instruction [24] & (((\regmem|Mux40~7_combout  & 
// \intMem|instruction[23]~DUPLICATE_q )))) # (\intMem|instruction [24] & (((\intMem|instruction[23]~DUPLICATE_q )) # (\regmem|Mux40~5_combout ))) ) ) ) # ( !\regmem|Mux40~6_combout  & ( !\regmem|Mux40~8_combout  & ( (!\intMem|instruction [24] & 
// (((\regmem|Mux40~7_combout  & \intMem|instruction[23]~DUPLICATE_q )))) # (\intMem|instruction [24] & (\regmem|Mux40~5_combout  & ((!\intMem|instruction[23]~DUPLICATE_q )))) ) ) )

	.dataa(!\intMem|instruction [24]),
	.datab(!\regmem|Mux40~5_combout ),
	.datac(!\regmem|Mux40~7_combout ),
	.datad(!\intMem|instruction[23]~DUPLICATE_q ),
	.datae(!\regmem|Mux40~6_combout ),
	.dataf(!\regmem|Mux40~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux40~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux40~9 .extended_lut = "off";
defparam \regmem|Mux40~9 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \regmem|Mux40~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N12
cyclonev_lcell_comb \ula|Add0~111 (
// Equation(s):
// \ula|Add0~111_sumout  = SUM(( \ula|Add0~168_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux40~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux40~4_combout )))) ) + ( \ula|Add0~108  ))
// \ula|Add0~112  = CARRY(( \ula|Add0~168_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux40~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux40~4_combout )))) ) + ( \ula|Add0~108  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux40~4_combout ),
	.datad(!\ula|Add0~168_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux40~9_combout ),
	.datag(gnd),
	.cin(\ula|Add0~108 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~111_sumout ),
	.cout(\ula|Add0~112 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~111 .extended_lut = "off";
defparam \ula|Add0~111 .lut_mask = 64'h0000FD75000000FF;
defparam \ula|Add0~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N15
cyclonev_lcell_comb \ula|Add0~115 (
// Equation(s):
// \ula|Add0~115_sumout  = SUM(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux39~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux39~4_combout )))) ) + ( \ula|Add0~169_combout  ) + ( \ula|Add0~112  ))
// \ula|Add0~116  = CARRY(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux39~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux39~4_combout )))) ) + ( \ula|Add0~169_combout  ) + ( \ula|Add0~112  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux39~4_combout ),
	.datad(!\regmem|Mux39~9_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~169_combout ),
	.datag(gnd),
	.cin(\ula|Add0~112 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~115_sumout ),
	.cout(\ula|Add0~116 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~115 .extended_lut = "off";
defparam \ula|Add0~115 .lut_mask = 64'h0000FF000000028A;
defparam \ula|Add0~115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N0
cyclonev_lcell_comb \ula|Mux7~2 (
// Equation(s):
// \ula|Mux7~2_combout  = ( \ula|Mux2~0_combout  & ( \ula|Add0~115_sumout  & ( ((!\ula|Mux11~2_combout ) # ((\ula|Mux7~0_combout  & \ula|Mux3~1_combout ))) # (\ula|Mux7~1_combout ) ) ) ) # ( \ula|Mux2~0_combout  & ( !\ula|Add0~115_sumout  & ( 
// (\ula|Mux11~2_combout  & (((\ula|Mux7~0_combout  & \ula|Mux3~1_combout )) # (\ula|Mux7~1_combout ))) ) ) )

	.dataa(!\ula|Mux7~0_combout ),
	.datab(!\ula|Mux3~1_combout ),
	.datac(!\ula|Mux7~1_combout ),
	.datad(!\ula|Mux11~2_combout ),
	.datae(!\ula|Mux2~0_combout ),
	.dataf(!\ula|Add0~115_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~2 .extended_lut = "off";
defparam \ula|Mux7~2 .lut_mask = 64'h0000001F0000FF1F;
defparam \ula|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N0
cyclonev_lcell_comb \ula|ShiftRight0~3 (
// Equation(s):
// \ula|ShiftRight0~3_combout  = ( \ulaIn1|ulaIn1MuxOut [27] & ( \ulaIn1|ulaIn1MuxOut [25] & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout ) # ((!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [26]))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & 
// (\ulaIn1|ulaIn1MuxOut [24]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [27] & ( \ulaIn1|ulaIn1MuxOut [25] & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (((\ulaIn1|ulaIn1MuxOut [26] & \ulaIn2|ulaIn2MuxOut[0]~1_combout )))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[0]~1_combout )) # (\ulaIn1|ulaIn1MuxOut [24]))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [27] & ( !\ulaIn1|ulaIn1MuxOut [25] & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (((!\ulaIn2|ulaIn2MuxOut[0]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [26])))) 
// # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [24] & ((\ulaIn2|ulaIn2MuxOut[0]~1_combout )))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [27] & ( !\ulaIn1|ulaIn1MuxOut [25] & ( (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [26]))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [24])))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [24]),
	.datac(!\ulaIn1|ulaIn1MuxOut [26]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [27]),
	.dataf(!\ulaIn1|ulaIn1MuxOut [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~3 .extended_lut = "off";
defparam \ula|ShiftRight0~3 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \ula|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N33
cyclonev_lcell_comb \ula|ShiftRight0~2 (
// Equation(s):
// \ula|ShiftRight0~2_combout  = ( \ulaIn1|ulaIn1MuxOut [28] & ( \ulaIn1|ulaIn1MuxOut [29] & ( ((!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [30]))) # 
// (\ulaIn2|ulaIn2MuxOut[1]~2_combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [28] & ( \ulaIn1|ulaIn1MuxOut [29] & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (((\ulaIn2|ulaIn2MuxOut[1]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [31])))) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout 
//  & (\ulaIn1|ulaIn1MuxOut [30] & ((!\ulaIn2|ulaIn2MuxOut[1]~2_combout )))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [28] & ( !\ulaIn1|ulaIn1MuxOut [29] & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (((\ulaIn1|ulaIn1MuxOut [31] & !\ulaIn2|ulaIn2MuxOut[1]~2_combout )))) 
// # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (((\ulaIn2|ulaIn2MuxOut[1]~2_combout )) # (\ulaIn1|ulaIn1MuxOut [30]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [28] & ( !\ulaIn1|ulaIn1MuxOut [29] & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [30])))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [30]),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [28]),
	.dataf(!\ulaIn1|ulaIn1MuxOut [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~2 .extended_lut = "off";
defparam \ula|ShiftRight0~2 .lut_mask = 64'h3500350F35F035FF;
defparam \ula|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N57
cyclonev_lcell_comb \ula|ShiftRight1~11 (
// Equation(s):
// \ula|ShiftRight1~11_combout  = ( \ula|ShiftRight0~3_combout  & ( \ula|ShiftRight0~2_combout  & ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  ) ) ) # ( !\ula|ShiftRight0~3_combout  & ( \ula|ShiftRight0~2_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// !\ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) ) ) # ( \ula|ShiftRight0~3_combout  & ( !\ula|ShiftRight0~2_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(gnd),
	.datae(!\ula|ShiftRight0~3_combout ),
	.dataf(!\ula|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~11 .extended_lut = "off";
defparam \ula|ShiftRight1~11 .lut_mask = 64'h0000030330303333;
defparam \ula|ShiftRight1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N12
cyclonev_lcell_comb \regmem|Mux39~10 (
// Equation(s):
// \regmem|Mux39~10_combout  = ( \regmem|Mux39~9_combout  & ( \regmem|Mux39~4_combout  ) ) # ( !\regmem|Mux39~9_combout  & ( \regmem|Mux39~4_combout  & ( \intMem|instruction[25]~DUPLICATE_q  ) ) ) # ( \regmem|Mux39~9_combout  & ( !\regmem|Mux39~4_combout  & 
// ( !\intMem|instruction[25]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction[25]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\regmem|Mux39~9_combout ),
	.dataf(!\regmem|Mux39~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux39~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux39~10 .extended_lut = "off";
defparam \regmem|Mux39~10 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \regmem|Mux39~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N33
cyclonev_lcell_comb \ula|Mux7~4 (
// Equation(s):
// \ula|Mux7~4_combout  = ( \control|in2Mux~combout  & ( \regmem|Mux39~10_combout  & ( (!\control|aluOp [1] & (\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [24])) # (\control|aluOp [1] & (!\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [24]))) ) ) ) # ( 
// !\control|in2Mux~combout  & ( \regmem|Mux39~10_combout  & ( !\control|aluOp [1] $ (((!\control|aluOp [0] & !\ulaIn1|ulaIn1MuxOut [24]))) ) ) ) # ( \control|in2Mux~combout  & ( !\regmem|Mux39~10_combout  & ( (!\control|aluOp [1] & (\control|aluOp [0] & 
// \ulaIn1|ulaIn1MuxOut [24])) # (\control|aluOp [1] & (!\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [24]))) ) ) ) # ( !\control|in2Mux~combout  & ( !\regmem|Mux39~10_combout  & ( (!\control|aluOp [1] & (\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [24])) # 
// (\control|aluOp [1] & (!\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [24]))) ) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [1]),
	.datac(!\control|aluOp [0]),
	.datad(!\ulaIn1|ulaIn1MuxOut [24]),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\regmem|Mux39~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~4 .extended_lut = "off";
defparam \ula|Mux7~4 .lut_mask = 64'h033C033C3CCC033C;
defparam \ula|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N54
cyclonev_lcell_comb \ula|Mux7~5 (
// Equation(s):
// \ula|Mux7~5_combout  = ( \ula|Mux7~4_combout  & ( \ula|ShiftRight1~11_combout  & ( ((\ula|Mux8~2_combout  & ((!\ula|Mux11~8_combout ) # (\ulaIn1|ulaIn1MuxOut [8])))) # (\ula|Mux8~1_combout ) ) ) ) # ( !\ula|Mux7~4_combout  & ( \ula|ShiftRight1~11_combout  
// & ( ((\ula|Mux11~8_combout  & (\ulaIn1|ulaIn1MuxOut [8] & \ula|Mux8~2_combout ))) # (\ula|Mux8~1_combout ) ) ) ) # ( \ula|Mux7~4_combout  & ( !\ula|ShiftRight1~11_combout  & ( (\ula|Mux8~2_combout  & ((!\ula|Mux11~8_combout ) # (\ulaIn1|ulaIn1MuxOut 
// [8]))) ) ) ) # ( !\ula|Mux7~4_combout  & ( !\ula|ShiftRight1~11_combout  & ( (\ula|Mux11~8_combout  & (\ulaIn1|ulaIn1MuxOut [8] & \ula|Mux8~2_combout )) ) ) )

	.dataa(!\ula|Mux11~8_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [8]),
	.datac(!\ula|Mux8~2_combout ),
	.datad(!\ula|Mux8~1_combout ),
	.datae(!\ula|Mux7~4_combout ),
	.dataf(!\ula|ShiftRight1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~5 .extended_lut = "off";
defparam \ula|Mux7~5 .lut_mask = 64'h01010B0B01FF0BFF;
defparam \ula|Mux7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N42
cyclonev_lcell_comb \ula|Mux7~6 (
// Equation(s):
// \ula|Mux7~6_combout  = ( \ula|Mux7~3_combout  & ( !\ula|Mux7~5_combout  & ( (!\ula|ShiftRight1~11_combout  & (((!\ulaIn1|ulaIn1MuxOut [31]) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|Mux11~3_combout ))) ) ) ) # ( !\ula|Mux7~3_combout  & ( 
// !\ula|Mux7~5_combout  ) )

	.dataa(!\ula|Mux11~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ula|ShiftRight1~11_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ula|Mux7~3_combout ),
	.dataf(!\ula|Mux7~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~6 .extended_lut = "off";
defparam \ula|Mux7~6 .lut_mask = 64'hFFFFF07000000000;
defparam \ula|Mux7~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N12
cyclonev_lcell_comb \memToRegMux|Mux24~0 (
// Equation(s):
// \memToRegMux|Mux24~0_combout  = ( \ula|Mux7~2_combout  & ( \ula|Mux7~6_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux7~2_combout  & ( \ula|Mux7~6_combout  & ( (!\control|Decoder1~0_combout  & (\ula|Mux14~0_combout  & 
// (\ula|LessThan0~63_combout  & \control|aluOp [3]))) ) ) ) # ( \ula|Mux7~2_combout  & ( !\ula|Mux7~6_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux7~2_combout  & ( !\ula|Mux7~6_combout  & ( !\control|Decoder1~0_combout  ) ) )

	.dataa(!\control|Decoder1~0_combout ),
	.datab(!\ula|Mux14~0_combout ),
	.datac(!\ula|LessThan0~63_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux7~2_combout ),
	.dataf(!\ula|Mux7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux24~0 .extended_lut = "off";
defparam \memToRegMux|Mux24~0 .lut_mask = 64'hAAAAAAAA0002AAAA;
defparam \memToRegMux|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N20
dffeas \regmem|regMemory[24][24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][24] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N33
cyclonev_lcell_comb \regmem|Mux39~0 (
// Equation(s):
// \regmem|Mux39~0_combout  = ( \regmem|regMemory[16][24]~q  & ( \intMem|instruction[23]~DUPLICATE_q  & ( (!\intMem|instruction [24] & (\regmem|regMemory[20][24]~q )) # (\intMem|instruction [24] & ((\regmem|regMemory[28][24]~q ))) ) ) ) # ( 
// !\regmem|regMemory[16][24]~q  & ( \intMem|instruction[23]~DUPLICATE_q  & ( (!\intMem|instruction [24] & (\regmem|regMemory[20][24]~q )) # (\intMem|instruction [24] & ((\regmem|regMemory[28][24]~q ))) ) ) ) # ( \regmem|regMemory[16][24]~q  & ( 
// !\intMem|instruction[23]~DUPLICATE_q  & ( (!\intMem|instruction [24]) # (\regmem|regMemory[24][24]~q ) ) ) ) # ( !\regmem|regMemory[16][24]~q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( (\regmem|regMemory[24][24]~q  & \intMem|instruction [24]) ) ) )

	.dataa(!\regmem|regMemory[24][24]~q ),
	.datab(!\regmem|regMemory[20][24]~q ),
	.datac(!\regmem|regMemory[28][24]~q ),
	.datad(!\intMem|instruction [24]),
	.datae(!\regmem|regMemory[16][24]~q ),
	.dataf(!\intMem|instruction[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux39~0 .extended_lut = "off";
defparam \regmem|Mux39~0 .lut_mask = 64'h0055FF55330F330F;
defparam \regmem|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N9
cyclonev_lcell_comb \regmem|Mux39~1 (
// Equation(s):
// \regmem|Mux39~1_combout  = ( \intMem|instruction [23] & ( \intMem|instruction [24] & ( \regmem|regMemory[29][24]~q  ) ) ) # ( !\intMem|instruction [23] & ( \intMem|instruction [24] & ( \regmem|regMemory[25][24]~q  ) ) ) # ( \intMem|instruction [23] & ( 
// !\intMem|instruction [24] & ( \regmem|regMemory[21][24]~q  ) ) ) # ( !\intMem|instruction [23] & ( !\intMem|instruction [24] & ( \regmem|regMemory[17][24]~q  ) ) )

	.dataa(!\regmem|regMemory[17][24]~q ),
	.datab(!\regmem|regMemory[25][24]~q ),
	.datac(!\regmem|regMemory[29][24]~q ),
	.datad(!\regmem|regMemory[21][24]~q ),
	.datae(!\intMem|instruction [23]),
	.dataf(!\intMem|instruction [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux39~1 .extended_lut = "off";
defparam \regmem|Mux39~1 .lut_mask = 64'h555500FF33330F0F;
defparam \regmem|Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N45
cyclonev_lcell_comb \regmem|Mux39~2 (
// Equation(s):
// \regmem|Mux39~2_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[30][24]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[26][24]~q  ) ) ) # ( \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[22][24]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[18][24]~q  ) ) )

	.dataa(!\regmem|regMemory[22][24]~q ),
	.datab(!\regmem|regMemory[26][24]~q ),
	.datac(!\regmem|regMemory[18][24]~q ),
	.datad(!\regmem|regMemory[30][24]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux39~2 .extended_lut = "off";
defparam \regmem|Mux39~2 .lut_mask = 64'h0F0F5555333300FF;
defparam \regmem|Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N24
cyclonev_lcell_comb \regmem|Mux39~3 (
// Equation(s):
// \regmem|Mux39~3_combout  = ( \regmem|regMemory[19][24]~q  & ( \intMem|instruction [24] & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[27][24]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[31][24]~q ))) ) ) ) # ( 
// !\regmem|regMemory[19][24]~q  & ( \intMem|instruction [24] & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[27][24]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[31][24]~q ))) ) ) ) # ( \regmem|regMemory[19][24]~q  & ( 
// !\intMem|instruction [24] & ( (!\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[23][24]~q ) ) ) ) # ( !\regmem|regMemory[19][24]~q  & ( !\intMem|instruction [24] & ( (\intMem|instruction[23]~DUPLICATE_q  & \regmem|regMemory[23][24]~q ) ) ) )

	.dataa(!\regmem|regMemory[27][24]~q ),
	.datab(!\regmem|regMemory[31][24]~q ),
	.datac(!\intMem|instruction[23]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[23][24]~q ),
	.datae(!\regmem|regMemory[19][24]~q ),
	.dataf(!\intMem|instruction [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux39~3 .extended_lut = "off";
defparam \regmem|Mux39~3 .lut_mask = 64'h000FF0FF53535353;
defparam \regmem|Mux39~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N54
cyclonev_lcell_comb \regmem|Mux39~4 (
// Equation(s):
// \regmem|Mux39~4_combout  = ( \regmem|Mux39~2_combout  & ( \regmem|Mux39~3_combout  & ( ((!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux39~0_combout )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux39~1_combout )))) # (\intMem|instruction 
// [22]) ) ) ) # ( !\regmem|Mux39~2_combout  & ( \regmem|Mux39~3_combout  & ( (!\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux39~0_combout )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux39~1_combout ))))) # 
// (\intMem|instruction [22] & (((\intMem|instruction[21]~DUPLICATE_q )))) ) ) ) # ( \regmem|Mux39~2_combout  & ( !\regmem|Mux39~3_combout  & ( (!\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux39~0_combout )) # 
// (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux39~1_combout ))))) # (\intMem|instruction [22] & (((!\intMem|instruction[21]~DUPLICATE_q )))) ) ) ) # ( !\regmem|Mux39~2_combout  & ( !\regmem|Mux39~3_combout  & ( (!\intMem|instruction [22] & 
// ((!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux39~0_combout )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux39~1_combout ))))) ) ) )

	.dataa(!\intMem|instruction [22]),
	.datab(!\regmem|Mux39~0_combout ),
	.datac(!\intMem|instruction[21]~DUPLICATE_q ),
	.datad(!\regmem|Mux39~1_combout ),
	.datae(!\regmem|Mux39~2_combout ),
	.dataf(!\regmem|Mux39~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux39~4 .extended_lut = "off";
defparam \regmem|Mux39~4 .lut_mask = 64'h202A707A252F757F;
defparam \regmem|Mux39~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N42
cyclonev_lcell_comb \ula|ShiftLeft0~33 (
// Equation(s):
// \ula|ShiftLeft0~33_combout  = ( \ula|ShiftLeft0~18_combout  & ( \ula|ShiftRight1~6_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftLeft0~24_combout ) ) ) ) # ( !\ula|ShiftLeft0~18_combout  & ( \ula|ShiftRight1~6_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftLeft0~24_combout ) ) ) ) # ( \ula|ShiftLeft0~18_combout  & ( !\ula|ShiftRight1~6_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftLeft0~32_combout ) ) ) ) # ( !\ula|ShiftLeft0~18_combout  & ( 
// !\ula|ShiftRight1~6_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftLeft0~32_combout ) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(gnd),
	.datac(!\ula|ShiftLeft0~32_combout ),
	.datad(!\ula|ShiftLeft0~24_combout ),
	.datae(!\ula|ShiftLeft0~18_combout ),
	.dataf(!\ula|ShiftRight1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~33 .extended_lut = "off";
defparam \ula|ShiftLeft0~33 .lut_mask = 64'h050505050055AAFF;
defparam \ula|ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N15
cyclonev_lcell_comb \ula|ShiftLeft0~52 (
// Equation(s):
// \ula|ShiftLeft0~52_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [21] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [20] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [18]),
	.datab(!\ulaIn1|ulaIn1MuxOut [21]),
	.datac(!\ulaIn1|ulaIn1MuxOut [19]),
	.datad(!\ulaIn1|ulaIn1MuxOut [20]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~52 .extended_lut = "off";
defparam \ula|ShiftLeft0~52 .lut_mask = 64'h555500FF0F0F3333;
defparam \ula|ShiftLeft0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N0
cyclonev_lcell_comb \ula|ShiftLeft0~56 (
// Equation(s):
// \ula|ShiftLeft0~56_combout  = ( \ulaIn1|ulaIn1MuxOut [22] & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [23])) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [25]))) ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [22] & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [23])) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [25]))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [22] & ( 
// !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [24]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [22] & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (\ulaIn1|ulaIn1MuxOut [24] & \ulaIn2|ulaIn2MuxOut[1]~2_combout ) ) 
// ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [24]),
	.datab(!\ulaIn1|ulaIn1MuxOut [23]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [25]),
	.datae(!\ulaIn1|ulaIn1MuxOut [22]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~56 .extended_lut = "off";
defparam \ula|ShiftLeft0~56 .lut_mask = 64'h0505F5F5303F303F;
defparam \ula|ShiftLeft0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N54
cyclonev_lcell_comb \ula|Mux6~1 (
// Equation(s):
// \ula|Mux6~1_combout  = ( \ula|ShiftLeft0~52_combout  & ( \ula|ShiftLeft0~56_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~40_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~48_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) ) # ( !\ula|ShiftLeft0~52_combout  & ( \ula|ShiftLeft0~56_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~40_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~48_combout ))))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn2|ulaIn2MuxOut[2]~4_combout )) ) ) ) # ( \ula|ShiftLeft0~52_combout  & ( !\ula|ShiftLeft0~56_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~40_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~48_combout ))))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout )) ) ) ) # ( !\ula|ShiftLeft0~52_combout  & ( !\ula|ShiftLeft0~56_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~40_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~48_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ula|ShiftLeft0~40_combout ),
	.datad(!\ula|ShiftLeft0~48_combout ),
	.datae(!\ula|ShiftLeft0~52_combout ),
	.dataf(!\ula|ShiftLeft0~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~1 .extended_lut = "off";
defparam \ula|Mux6~1 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \ula|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N33
cyclonev_lcell_comb \ula|Mux6~2 (
// Equation(s):
// \ula|Mux6~2_combout  = ( \ula|ShiftLeft0~33_combout  & ( \ula|Mux6~1_combout  & ( (!\ula|Mux3~0_combout  & (!\ula|Mux3~1_combout  & ((!\ula|Mux5~0_combout ) # (!\ulaIn1|ulaIn1MuxOut [31])))) ) ) ) # ( !\ula|ShiftLeft0~33_combout  & ( \ula|Mux6~1_combout  
// & ( (!\ula|Mux3~1_combout  & ((!\ula|Mux5~0_combout ) # (!\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # ( \ula|ShiftLeft0~33_combout  & ( !\ula|Mux6~1_combout  & ( (!\ula|Mux3~0_combout  & ((!\ula|Mux5~0_combout ) # (!\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # ( 
// !\ula|ShiftLeft0~33_combout  & ( !\ula|Mux6~1_combout  & ( (!\ula|Mux5~0_combout ) # (!\ulaIn1|ulaIn1MuxOut [31]) ) ) )

	.dataa(!\ula|Mux3~0_combout ),
	.datab(!\ula|Mux5~0_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\ula|Mux3~1_combout ),
	.datae(!\ula|ShiftLeft0~33_combout ),
	.dataf(!\ula|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~2 .extended_lut = "off";
defparam \ula|Mux6~2 .lut_mask = 64'hFCFCA8A8FC00A800;
defparam \ula|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N36
cyclonev_lcell_comb \ula|Mux6~3 (
// Equation(s):
// \ula|Mux6~3_combout  = ( \ula|Add0~119_sumout  & ( \ula|Mux6~2_combout  & ( (\ula|Mux6~0_combout  & (\ula|Mux5~3_combout  & !\ula|Mux5~2_combout )) ) ) ) # ( \ula|Add0~119_sumout  & ( !\ula|Mux6~2_combout  & ( (\ula|Mux6~0_combout  & !\ula|Mux5~2_combout 
// ) ) ) ) # ( !\ula|Add0~119_sumout  & ( !\ula|Mux6~2_combout  & ( (\ula|Mux6~0_combout  & (!\ula|Mux5~3_combout  & !\ula|Mux5~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ula|Mux6~0_combout ),
	.datac(!\ula|Mux5~3_combout ),
	.datad(!\ula|Mux5~2_combout ),
	.datae(!\ula|Add0~119_sumout ),
	.dataf(!\ula|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~3 .extended_lut = "off";
defparam \ula|Mux6~3 .lut_mask = 64'h3000330000000300;
defparam \ula|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N48
cyclonev_lcell_comb \memToRegMux|Mux25~0 (
// Equation(s):
// \memToRegMux|Mux25~0_combout  = ( \ula|Mux6~3_combout  & ( !\control|Decoder1~0_combout  ) ) # ( !\ula|Mux6~3_combout  & ( (!\control|Decoder1~0_combout  & (((\control|aluOp [3] & !\ula|Mux6~8_combout )) # (\ula|Mux6~6_combout ))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux6~8_combout ),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\ula|Mux6~6_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux25~0 .extended_lut = "off";
defparam \memToRegMux|Mux25~0 .lut_mask = 64'h40F040F0F0F0F0F0;
defparam \memToRegMux|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N39
cyclonev_lcell_comb \regmem|regMemory[20][25]~feeder (
// Equation(s):
// \regmem|regMemory[20][25]~feeder_combout  = ( \memToRegMux|Mux25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[20][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[20][25]~feeder .extended_lut = "off";
defparam \regmem|regMemory[20][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[20][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N40
dffeas \regmem|regMemory[20][25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[20][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][25] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y11_N33
cyclonev_lcell_comb \regmem|Mux6~0 (
// Equation(s):
// \regmem|Mux6~0_combout  = ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[16][25]~q  & ( (!\intMem|instruction [18] & (\regmem|regMemory[24][25]~q )) # (\intMem|instruction [18] & ((\regmem|regMemory[28][25]~q ))) ) ) ) # ( 
// !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[16][25]~q  & ( (!\intMem|instruction [18]) # (\regmem|regMemory[20][25]~q ) ) ) ) # ( \intMem|instruction[19]~DUPLICATE_q  & ( !\regmem|regMemory[16][25]~q  & ( (!\intMem|instruction [18] & 
// (\regmem|regMemory[24][25]~q )) # (\intMem|instruction [18] & ((\regmem|regMemory[28][25]~q ))) ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( !\regmem|regMemory[16][25]~q  & ( (\regmem|regMemory[20][25]~q  & \intMem|instruction [18]) ) ) )

	.dataa(!\regmem|regMemory[20][25]~q ),
	.datab(!\regmem|regMemory[24][25]~q ),
	.datac(!\regmem|regMemory[28][25]~q ),
	.datad(!\intMem|instruction [18]),
	.datae(!\intMem|instruction[19]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[16][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux6~0 .extended_lut = "off";
defparam \regmem|Mux6~0 .lut_mask = 64'h0055330FFF55330F;
defparam \regmem|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N15
cyclonev_lcell_comb \regmem|Mux6~2 (
// Equation(s):
// \regmem|Mux6~2_combout  = ( \regmem|regMemory[22][25]~q  & ( \intMem|instruction [18] & ( (!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[30][25]~q ) ) ) ) # ( !\regmem|regMemory[22][25]~q  & ( \intMem|instruction [18] & ( 
// (\regmem|regMemory[30][25]~q  & \intMem|instruction[19]~DUPLICATE_q ) ) ) ) # ( \regmem|regMemory[22][25]~q  & ( !\intMem|instruction [18] & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[18][25]~q ))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[26][25]~q )) ) ) ) # ( !\regmem|regMemory[22][25]~q  & ( !\intMem|instruction [18] & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[18][25]~q ))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[26][25]~q )) ) ) )

	.dataa(!\regmem|regMemory[26][25]~q ),
	.datab(!\regmem|regMemory[30][25]~q ),
	.datac(!\regmem|regMemory[18][25]~q ),
	.datad(!\intMem|instruction[19]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[22][25]~q ),
	.dataf(!\intMem|instruction [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux6~2 .extended_lut = "off";
defparam \regmem|Mux6~2 .lut_mask = 64'h0F550F550033FF33;
defparam \regmem|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y12_N6
cyclonev_lcell_comb \regmem|Mux6~3 (
// Equation(s):
// \regmem|Mux6~3_combout  = ( \intMem|instruction[19]~DUPLICATE_q  & ( \intMem|instruction [18] & ( \regmem|regMemory[31][25]~q  ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( \intMem|instruction [18] & ( \regmem|regMemory[23][25]~q  ) ) ) # ( 
// \intMem|instruction[19]~DUPLICATE_q  & ( !\intMem|instruction [18] & ( \regmem|regMemory[27][25]~q  ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( !\intMem|instruction [18] & ( \regmem|regMemory[19][25]~q  ) ) )

	.dataa(!\regmem|regMemory[27][25]~q ),
	.datab(!\regmem|regMemory[31][25]~q ),
	.datac(!\regmem|regMemory[23][25]~q ),
	.datad(!\regmem|regMemory[19][25]~q ),
	.datae(!\intMem|instruction[19]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux6~3 .extended_lut = "off";
defparam \regmem|Mux6~3 .lut_mask = 64'h00FF55550F0F3333;
defparam \regmem|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N57
cyclonev_lcell_comb \regmem|Mux6~1 (
// Equation(s):
// \regmem|Mux6~1_combout  = ( \intMem|instruction [18] & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[29][25]~q  ) ) ) # ( !\intMem|instruction [18] & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[25][25]~q  ) ) ) # ( 
// \intMem|instruction [18] & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[21][25]~q  ) ) ) # ( !\intMem|instruction [18] & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[17][25]~q  ) ) )

	.dataa(!\regmem|regMemory[29][25]~q ),
	.datab(!\regmem|regMemory[17][25]~q ),
	.datac(!\regmem|regMemory[25][25]~q ),
	.datad(!\regmem|regMemory[21][25]~q ),
	.datae(!\intMem|instruction [18]),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux6~1 .extended_lut = "off";
defparam \regmem|Mux6~1 .lut_mask = 64'h333300FF0F0F5555;
defparam \regmem|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N12
cyclonev_lcell_comb \regmem|Mux6~4 (
// Equation(s):
// \regmem|Mux6~4_combout  = ( \regmem|Mux6~3_combout  & ( \regmem|Mux6~1_combout  & ( ((!\intMem|instruction [17] & (\regmem|Mux6~0_combout )) # (\intMem|instruction [17] & ((\regmem|Mux6~2_combout )))) # (\intMem|instruction [16]) ) ) ) # ( 
// !\regmem|Mux6~3_combout  & ( \regmem|Mux6~1_combout  & ( (!\intMem|instruction [17] & (((\regmem|Mux6~0_combout )) # (\intMem|instruction [16]))) # (\intMem|instruction [17] & (!\intMem|instruction [16] & ((\regmem|Mux6~2_combout )))) ) ) ) # ( 
// \regmem|Mux6~3_combout  & ( !\regmem|Mux6~1_combout  & ( (!\intMem|instruction [17] & (!\intMem|instruction [16] & (\regmem|Mux6~0_combout ))) # (\intMem|instruction [17] & (((\regmem|Mux6~2_combout )) # (\intMem|instruction [16]))) ) ) ) # ( 
// !\regmem|Mux6~3_combout  & ( !\regmem|Mux6~1_combout  & ( (!\intMem|instruction [16] & ((!\intMem|instruction [17] & (\regmem|Mux6~0_combout )) # (\intMem|instruction [17] & ((\regmem|Mux6~2_combout ))))) ) ) )

	.dataa(!\intMem|instruction [17]),
	.datab(!\intMem|instruction [16]),
	.datac(!\regmem|Mux6~0_combout ),
	.datad(!\regmem|Mux6~2_combout ),
	.datae(!\regmem|Mux6~3_combout ),
	.dataf(!\regmem|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux6~4 .extended_lut = "off";
defparam \regmem|Mux6~4 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \regmem|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N33
cyclonev_lcell_comb \regmem|Mux6~6 (
// Equation(s):
// \regmem|Mux6~6_combout  = ( \regmem|regMemory[1][25]~q  & ( (!\intMem|instruction [17] & (((\intMem|instruction [16])))) # (\intMem|instruction [17] & ((!\intMem|instruction [16] & (\regmem|regMemory[2][25]~q )) # (\intMem|instruction [16] & 
// ((\regmem|regMemory[3][25]~q ))))) ) ) # ( !\regmem|regMemory[1][25]~q  & ( (\intMem|instruction [17] & ((!\intMem|instruction [16] & (\regmem|regMemory[2][25]~q )) # (\intMem|instruction [16] & ((\regmem|regMemory[3][25]~q ))))) ) )

	.dataa(!\intMem|instruction [17]),
	.datab(!\regmem|regMemory[2][25]~q ),
	.datac(!\intMem|instruction [16]),
	.datad(!\regmem|regMemory[3][25]~q ),
	.datae(gnd),
	.dataf(!\regmem|regMemory[1][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux6~6 .extended_lut = "off";
defparam \regmem|Mux6~6 .lut_mask = 64'h101510151A1F1A1F;
defparam \regmem|Mux6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y10_N24
cyclonev_lcell_comb \regmem|Mux6~5 (
// Equation(s):
// \regmem|Mux6~5_combout  = ( \regmem|regMemory[10][25]~q  & ( \regmem|regMemory[8][25]~q  & ( (!\intMem|instruction [16]) # ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[9][25]~q ))) # (\intMem|instruction[17]~DUPLICATE_q  & 
// (\regmem|regMemory[11][25]~q ))) ) ) ) # ( !\regmem|regMemory[10][25]~q  & ( \regmem|regMemory[8][25]~q  & ( (!\intMem|instruction [16] & (((!\intMem|instruction[17]~DUPLICATE_q )))) # (\intMem|instruction [16] & ((!\intMem|instruction[17]~DUPLICATE_q  & 
// ((\regmem|regMemory[9][25]~q ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[11][25]~q )))) ) ) ) # ( \regmem|regMemory[10][25]~q  & ( !\regmem|regMemory[8][25]~q  & ( (!\intMem|instruction [16] & (((\intMem|instruction[17]~DUPLICATE_q 
// )))) # (\intMem|instruction [16] & ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[9][25]~q ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[11][25]~q )))) ) ) ) # ( !\regmem|regMemory[10][25]~q  & ( 
// !\regmem|regMemory[8][25]~q  & ( (\intMem|instruction [16] & ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[9][25]~q ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[11][25]~q )))) ) ) )

	.dataa(!\regmem|regMemory[11][25]~q ),
	.datab(!\regmem|regMemory[9][25]~q ),
	.datac(!\intMem|instruction [16]),
	.datad(!\intMem|instruction[17]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[10][25]~q ),
	.dataf(!\regmem|regMemory[8][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux6~5 .extended_lut = "off";
defparam \regmem|Mux6~5 .lut_mask = 64'h030503F5F305F3F5;
defparam \regmem|Mux6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N33
cyclonev_lcell_comb \regmem|Mux6~8 (
// Equation(s):
// \regmem|Mux6~8_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[7][25]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[5][25]~q  ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[6][25]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[4][25]~q  ) ) )

	.dataa(!\regmem|regMemory[6][25]~q ),
	.datab(!\regmem|regMemory[5][25]~q ),
	.datac(!\regmem|regMemory[4][25]~q ),
	.datad(!\regmem|regMemory[7][25]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux6~8 .extended_lut = "off";
defparam \regmem|Mux6~8 .lut_mask = 64'h0F0F5555333300FF;
defparam \regmem|Mux6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N45
cyclonev_lcell_comb \regmem|Mux6~7 (
// Equation(s):
// \regmem|Mux6~7_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[15][25]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( 
// \regmem|regMemory[14][25]~q  ) ) ) # ( \intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[13][25]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( 
// \regmem|regMemory[12][25]~q  ) ) )

	.dataa(!\regmem|regMemory[15][25]~q ),
	.datab(!\regmem|regMemory[13][25]~q ),
	.datac(!\regmem|regMemory[14][25]~q ),
	.datad(!\regmem|regMemory[12][25]~q ),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux6~7 .extended_lut = "off";
defparam \regmem|Mux6~7 .lut_mask = 64'h00FF33330F0F5555;
defparam \regmem|Mux6~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N36
cyclonev_lcell_comb \regmem|Mux6~9 (
// Equation(s):
// \regmem|Mux6~9_combout  = ( \regmem|Mux6~8_combout  & ( \regmem|Mux6~7_combout  & ( ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux6~6_combout )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux6~5_combout )))) # (\intMem|instruction [18]) ) 
// ) ) # ( !\regmem|Mux6~8_combout  & ( \regmem|Mux6~7_combout  & ( (!\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux6~6_combout )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux6~5_combout ))))) # 
// (\intMem|instruction [18] & (((\intMem|instruction[19]~DUPLICATE_q )))) ) ) ) # ( \regmem|Mux6~8_combout  & ( !\regmem|Mux6~7_combout  & ( (!\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux6~6_combout )) # 
// (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux6~5_combout ))))) # (\intMem|instruction [18] & (((!\intMem|instruction[19]~DUPLICATE_q )))) ) ) ) # ( !\regmem|Mux6~8_combout  & ( !\regmem|Mux6~7_combout  & ( (!\intMem|instruction [18] & 
// ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux6~6_combout )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux6~5_combout ))))) ) ) )

	.dataa(!\regmem|Mux6~6_combout ),
	.datab(!\intMem|instruction [18]),
	.datac(!\regmem|Mux6~5_combout ),
	.datad(!\intMem|instruction[19]~DUPLICATE_q ),
	.datae(!\regmem|Mux6~8_combout ),
	.dataf(!\regmem|Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux6~9 .extended_lut = "off";
defparam \regmem|Mux6~9 .lut_mask = 64'h440C770C443F773F;
defparam \regmem|Mux6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N42
cyclonev_lcell_comb \ulaIn1|Mux25~0 (
// Equation(s):
// \ulaIn1|Mux25~0_combout  = ( \regmem|Mux6~9_combout  & ( !\control|in1Mux [1] & ( (!\control|in1Mux [0] & (((!\intMem|instruction [20]) # (\regmem|Mux6~4_combout )))) # (\control|in1Mux [0] & (\intMem|instruction [15])) ) ) ) # ( !\regmem|Mux6~9_combout  
// & ( !\control|in1Mux [1] & ( (!\control|in1Mux [0] & (((\intMem|instruction [20] & \regmem|Mux6~4_combout )))) # (\control|in1Mux [0] & (\intMem|instruction [15])) ) ) )

	.dataa(!\intMem|instruction [15]),
	.datab(!\control|in1Mux [0]),
	.datac(!\intMem|instruction [20]),
	.datad(!\regmem|Mux6~4_combout ),
	.datae(!\regmem|Mux6~9_combout ),
	.dataf(!\control|in1Mux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux25~0 .extended_lut = "off";
defparam \ulaIn1|Mux25~0 .lut_mask = 64'h111DD1DD00000000;
defparam \ulaIn1|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N21
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[25] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [25] = ( \ulaIn1|ulaIn1MuxOut [25] & ( \ulaIn1|Mux25~0_combout  ) ) # ( !\ulaIn1|ulaIn1MuxOut [25] & ( \ulaIn1|Mux25~0_combout  & ( \ulaIn1|Mux32~0_combout  ) ) ) # ( \ulaIn1|ulaIn1MuxOut [25] & ( !\ulaIn1|Mux25~0_combout  & ( 
// !\ulaIn1|Mux32~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(gnd),
	.datae(!\ulaIn1|ulaIn1MuxOut [25]),
	.dataf(!\ulaIn1|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[25] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[25] .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \ulaIn1|ulaIn1MuxOut[25] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N54
cyclonev_lcell_comb \ula|ShiftRight0~21 (
// Equation(s):
// \ula|ShiftRight0~21_combout  = ( \ulaIn1|ulaIn1MuxOut [23] & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [22]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [23] & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & \ulaIn1|ulaIn1MuxOut [22]) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [23] & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [25])) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [24]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [23] & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [25])) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [24]))) ) ) 
// )

	.dataa(!\ulaIn1|ulaIn1MuxOut [25]),
	.datab(!\ulaIn1|ulaIn1MuxOut [24]),
	.datac(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [22]),
	.datae(!\ulaIn1|ulaIn1MuxOut [23]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~21 .extended_lut = "off";
defparam \ula|ShiftRight0~21 .lut_mask = 64'h53535353000FF0FF;
defparam \ula|ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N24
cyclonev_lcell_comb \ula|Mux17~1 (
// Equation(s):
// \ula|Mux17~1_combout  = ( \ula|ShiftRight0~20_combout  & ( \ula|ShiftRight0~26_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((\ula|ShiftRight0~21_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (((\ula|ShiftRight0~22_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout ))) ) ) ) # ( !\ula|ShiftRight0~20_combout  & ( \ula|ShiftRight0~26_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (\ula|ShiftRight0~21_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftRight0~22_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout ))) ) ) ) # ( \ula|ShiftRight0~20_combout  & ( !\ula|ShiftRight0~26_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((\ula|ShiftRight0~21_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~22_combout )))) ) ) ) # ( 
// !\ula|ShiftRight0~20_combout  & ( !\ula|ShiftRight0~26_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~21_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  
// & ((\ula|ShiftRight0~22_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ula|ShiftRight0~21_combout ),
	.datad(!\ula|ShiftRight0~22_combout ),
	.datae(!\ula|ShiftRight0~20_combout ),
	.dataf(!\ula|ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux17~1 .extended_lut = "off";
defparam \ula|Mux17~1 .lut_mask = 64'h02468ACE13579BDF;
defparam \ula|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N27
cyclonev_lcell_comb \ula|Mux30~0 (
// Equation(s):
// \ula|Mux30~0_combout  = ( \ula|ShiftLeft0~6_combout  & ( \ula|ShiftLeft0~17_combout  & ( (!\control|aluOp [2] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\control|aluOp [1] $ (\control|aluOp [0])))) # (\control|aluOp [2] & (((\control|aluOp [1] & 
// \control|aluOp [0])))) ) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( \ula|ShiftLeft0~17_combout  & ( (\control|aluOp [1] & ((!\control|aluOp [0]) # (\control|aluOp [2]))) ) ) ) # ( \ula|ShiftLeft0~6_combout  & ( !\ula|ShiftLeft0~17_combout  & ( 
// (\control|aluOp [1] & ((!\control|aluOp [0]) # (\control|aluOp [2]))) ) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( !\ula|ShiftLeft0~17_combout  & ( (\control|aluOp [1] & ((!\control|aluOp [0]) # (\control|aluOp [2]))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\control|aluOp [1]),
	.datac(!\control|aluOp [0]),
	.datad(!\control|aluOp [2]),
	.datae(!\ula|ShiftLeft0~6_combout ),
	.dataf(!\ula|ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~0 .extended_lut = "off";
defparam \ula|Mux30~0 .lut_mask = 64'h3033303330338203;
defparam \ula|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N39
cyclonev_lcell_comb \ula|ShiftRight0~40 (
// Equation(s):
// \ula|ShiftRight0~40_combout  = ( \ulaIn1|ulaIn1MuxOut [30] & ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( ((\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ulaIn2|ulaIn2MuxOut[1]~2_combout ))) # (\ulaIn1|ulaIn1MuxOut [31]) ) ) ) # 
// ( !\ulaIn1|ulaIn1MuxOut [30] & ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & ((!\ulaIn2|ulaIn2MuxOut[0]~1_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (!\ulaIn2|ulaIn2MuxOut[1]~2_combout )))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut 
// [30] & ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [30] & ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [30]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~40 .extended_lut = "off";
defparam \ula|ShiftRight0~40 .lut_mask = 64'h0F0F0F0F0F0E0F1F;
defparam \ula|ShiftRight0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N36
cyclonev_lcell_comb \ula|Mux30~1 (
// Equation(s):
// \ula|Mux30~1_combout  = ( \ula|ShiftLeft0~6_combout  & ( \ula|ShiftLeft0~17_combout  & ( (!\control|aluOp [2] & ((!\control|aluOp [1] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & !\control|aluOp [0])) # (\control|aluOp [1] & 
// ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (!\control|aluOp [0]))))) # (\control|aluOp [2] & (\control|aluOp [1])) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\control|aluOp [0]),
	.datae(!\ula|ShiftLeft0~6_combout ),
	.dataf(!\ula|ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~1 .extended_lut = "off";
defparam \ula|Mux30~1 .lut_mask = 64'h000000000000B331;
defparam \ula|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N30
cyclonev_lcell_comb \ula|ShiftLeft0~43 (
// Equation(s):
// \ula|ShiftLeft0~43_combout  = ( \ula|ShiftLeft0~19_combout  & ( \ula|ShiftLeft0~26_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~34_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// ((\ula|ShiftLeft0~42_combout )))) ) ) ) # ( !\ula|ShiftLeft0~19_combout  & ( \ula|ShiftLeft0~26_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~34_combout  & ((\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftLeft0~42_combout )))) ) ) ) # ( \ula|ShiftLeft0~19_combout  & ( !\ula|ShiftLeft0~26_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftLeft0~34_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftLeft0~42_combout  & \ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( !\ula|ShiftLeft0~19_combout  & ( 
// !\ula|ShiftLeft0~26_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~34_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~42_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ula|ShiftLeft0~34_combout ),
	.datac(!\ula|ShiftLeft0~42_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ula|ShiftLeft0~19_combout ),
	.dataf(!\ula|ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~43 .extended_lut = "off";
defparam \ula|ShiftLeft0~43 .lut_mask = 64'h0027AA275527FF27;
defparam \ula|ShiftLeft0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N6
cyclonev_lcell_comb \ula|Mux17~0 (
// Equation(s):
// \ula|Mux17~0_combout  = ( \ula|ShiftLeft0~43_combout  & ( (!\ula|Mux30~0_combout  & (((\ula|ShiftRight0~40_combout  & \ula|Mux30~1_combout )))) # (\ula|Mux30~0_combout  & (((\ula|Mux30~1_combout )) # (\ulaIn1|ulaIn1MuxOut [31]))) ) ) # ( 
// !\ula|ShiftLeft0~43_combout  & ( (!\ula|Mux30~0_combout  & (((\ula|ShiftRight0~40_combout  & \ula|Mux30~1_combout )))) # (\ula|Mux30~0_combout  & (\ulaIn1|ulaIn1MuxOut [31] & ((!\ula|Mux30~1_combout )))) ) )

	.dataa(!\ula|Mux30~0_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|ShiftRight0~40_combout ),
	.datad(!\ula|Mux30~1_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux17~0 .extended_lut = "off";
defparam \ula|Mux17~0 .lut_mask = 64'h110A110A115F115F;
defparam \ula|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N54
cyclonev_lcell_comb \ula|Mux17~2 (
// Equation(s):
// \ula|Mux17~2_combout  = ( \ula|Add0~71_sumout  & ( \ula|Mux17~0_combout  & ( (!\ula|Mux30~8_combout ) # ((!\ula|Mux30~5_combout  & ((\ula|Mux17~1_combout ))) # (\ula|Mux30~5_combout  & (\ula|ShiftRight1~23_combout ))) ) ) ) # ( !\ula|Add0~71_sumout  & ( 
// \ula|Mux17~0_combout  & ( (!\ula|Mux30~5_combout  & (((!\ula|Mux30~8_combout ) # (\ula|Mux17~1_combout )))) # (\ula|Mux30~5_combout  & (\ula|ShiftRight1~23_combout  & ((\ula|Mux30~8_combout )))) ) ) ) # ( \ula|Add0~71_sumout  & ( !\ula|Mux17~0_combout  & 
// ( (!\ula|Mux30~5_combout  & (((\ula|Mux17~1_combout  & \ula|Mux30~8_combout )))) # (\ula|Mux30~5_combout  & (((!\ula|Mux30~8_combout )) # (\ula|ShiftRight1~23_combout ))) ) ) ) # ( !\ula|Add0~71_sumout  & ( !\ula|Mux17~0_combout  & ( (\ula|Mux30~8_combout 
//  & ((!\ula|Mux30~5_combout  & ((\ula|Mux17~1_combout ))) # (\ula|Mux30~5_combout  & (\ula|ShiftRight1~23_combout )))) ) ) )

	.dataa(!\ula|Mux30~5_combout ),
	.datab(!\ula|ShiftRight1~23_combout ),
	.datac(!\ula|Mux17~1_combout ),
	.datad(!\ula|Mux30~8_combout ),
	.datae(!\ula|Add0~71_sumout ),
	.dataf(!\ula|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux17~2 .extended_lut = "off";
defparam \ula|Mux17~2 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \ula|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N45
cyclonev_lcell_comb \memToRegMux|Mux14~0 (
// Equation(s):
// \memToRegMux|Mux14~0_combout  = ( \ula|Mux17~2_combout  & ( \ula|Mux15~0_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux17~2_combout  & ( \ula|Mux15~0_combout  & ( (\control|aluOp [3] & !\control|Decoder1~0_combout ) ) ) ) # ( 
// \ula|Mux17~2_combout  & ( !\ula|Mux15~0_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # (\ula|Mux17~3_combout ))) ) ) ) # ( !\ula|Mux17~2_combout  & ( !\ula|Mux15~0_combout  & ( (\control|aluOp [3] & (\ula|Mux17~3_combout  & 
// !\control|Decoder1~0_combout )) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux17~3_combout ),
	.datac(!\control|Decoder1~0_combout ),
	.datad(gnd),
	.datae(!\ula|Mux17~2_combout ),
	.dataf(!\ula|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux14~0 .extended_lut = "off";
defparam \memToRegMux|Mux14~0 .lut_mask = 64'h1010B0B05050F0F0;
defparam \memToRegMux|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N2
dffeas \regmem|regMemory[22][14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][14] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N51
cyclonev_lcell_comb \regmem|Mux17~2 (
// Equation(s):
// \regmem|Mux17~2_combout  = ( \intMem|instruction[19]~DUPLICATE_q  & ( \intMem|instruction[18]~DUPLICATE_q  & ( \regmem|regMemory[30][14]~q  ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( \intMem|instruction[18]~DUPLICATE_q  & ( 
// \regmem|regMemory[22][14]~q  ) ) ) # ( \intMem|instruction[19]~DUPLICATE_q  & ( !\intMem|instruction[18]~DUPLICATE_q  & ( \regmem|regMemory[26][14]~q  ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( !\intMem|instruction[18]~DUPLICATE_q  & ( 
// \regmem|regMemory[18][14]~q  ) ) )

	.dataa(!\regmem|regMemory[22][14]~q ),
	.datab(!\regmem|regMemory[26][14]~q ),
	.datac(!\regmem|regMemory[18][14]~q ),
	.datad(!\regmem|regMemory[30][14]~q ),
	.datae(!\intMem|instruction[19]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux17~2 .extended_lut = "off";
defparam \regmem|Mux17~2 .lut_mask = 64'h0F0F3333555500FF;
defparam \regmem|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N39
cyclonev_lcell_comb \regmem|Mux17~0 (
// Equation(s):
// \regmem|Mux17~0_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[28][14]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[24][14]~q  ) ) ) # ( \intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[20][14]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[16][14]~q  ) ) )

	.dataa(!\regmem|regMemory[24][14]~q ),
	.datab(!\regmem|regMemory[16][14]~q ),
	.datac(!\regmem|regMemory[20][14]~q ),
	.datad(!\regmem|regMemory[28][14]~q ),
	.datae(!\intMem|instruction[18]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux17~0 .extended_lut = "off";
defparam \regmem|Mux17~0 .lut_mask = 64'h33330F0F555500FF;
defparam \regmem|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N18
cyclonev_lcell_comb \regmem|Mux17~1 (
// Equation(s):
// \regmem|Mux17~1_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[29][14]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[25][14]~q  ) ) ) # ( \intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[21][14]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[17][14]~q  ) ) )

	.dataa(!\regmem|regMemory[21][14]~q ),
	.datab(!\regmem|regMemory[25][14]~q ),
	.datac(!\regmem|regMemory[17][14]~q ),
	.datad(!\regmem|regMemory[29][14]~q ),
	.datae(!\intMem|instruction[18]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux17~1 .extended_lut = "off";
defparam \regmem|Mux17~1 .lut_mask = 64'h0F0F5555333300FF;
defparam \regmem|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N36
cyclonev_lcell_comb \regmem|Mux17~3 (
// Equation(s):
// \regmem|Mux17~3_combout  = ( \intMem|instruction[19]~DUPLICATE_q  & ( \intMem|instruction[18]~DUPLICATE_q  & ( \regmem|regMemory[31][14]~q  ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( \intMem|instruction[18]~DUPLICATE_q  & ( 
// \regmem|regMemory[23][14]~q  ) ) ) # ( \intMem|instruction[19]~DUPLICATE_q  & ( !\intMem|instruction[18]~DUPLICATE_q  & ( \regmem|regMemory[27][14]~q  ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( !\intMem|instruction[18]~DUPLICATE_q  & ( 
// \regmem|regMemory[19][14]~q  ) ) )

	.dataa(!\regmem|regMemory[31][14]~q ),
	.datab(!\regmem|regMemory[23][14]~q ),
	.datac(!\regmem|regMemory[27][14]~q ),
	.datad(!\regmem|regMemory[19][14]~q ),
	.datae(!\intMem|instruction[19]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux17~3 .extended_lut = "off";
defparam \regmem|Mux17~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \regmem|Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N0
cyclonev_lcell_comb \regmem|Mux17~4 (
// Equation(s):
// \regmem|Mux17~4_combout  = ( \regmem|Mux17~1_combout  & ( \regmem|Mux17~3_combout  & ( ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux17~0_combout ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux17~2_combout ))) # 
// (\intMem|instruction[16]~DUPLICATE_q ) ) ) ) # ( !\regmem|Mux17~1_combout  & ( \regmem|Mux17~3_combout  & ( (!\intMem|instruction[16]~DUPLICATE_q  & ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux17~0_combout ))) # 
// (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux17~2_combout )))) # (\intMem|instruction[16]~DUPLICATE_q  & (((\intMem|instruction[17]~DUPLICATE_q )))) ) ) ) # ( \regmem|Mux17~1_combout  & ( !\regmem|Mux17~3_combout  & ( 
// (!\intMem|instruction[16]~DUPLICATE_q  & ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux17~0_combout ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux17~2_combout )))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (((!\intMem|instruction[17]~DUPLICATE_q )))) ) ) ) # ( !\regmem|Mux17~1_combout  & ( !\regmem|Mux17~3_combout  & ( (!\intMem|instruction[16]~DUPLICATE_q  & ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux17~0_combout ))) # 
// (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux17~2_combout )))) ) ) )

	.dataa(!\regmem|Mux17~2_combout ),
	.datab(!\intMem|instruction[16]~DUPLICATE_q ),
	.datac(!\regmem|Mux17~0_combout ),
	.datad(!\intMem|instruction[17]~DUPLICATE_q ),
	.datae(!\regmem|Mux17~1_combout ),
	.dataf(!\regmem|Mux17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux17~4 .extended_lut = "off";
defparam \regmem|Mux17~4 .lut_mask = 64'h0C443F440C773F77;
defparam \regmem|Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N54
cyclonev_lcell_comb \regmem|Mux17~6 (
// Equation(s):
// \regmem|Mux17~6_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[3][14]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( 
// \regmem|regMemory[2][14]~q  ) ) ) # ( \intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[1][14]~q  ) ) )

	.dataa(gnd),
	.datab(!\regmem|regMemory[1][14]~q ),
	.datac(!\regmem|regMemory[3][14]~q ),
	.datad(!\regmem|regMemory[2][14]~q ),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux17~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux17~6 .extended_lut = "off";
defparam \regmem|Mux17~6 .lut_mask = 64'h0000333300FF0F0F;
defparam \regmem|Mux17~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y12_N3
cyclonev_lcell_comb \regmem|Mux17~8 (
// Equation(s):
// \regmem|Mux17~8_combout  = ( \intMem|instruction [17] & ( \regmem|regMemory[4][14]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[6][14]~q )) # (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[7][14]~q ))) ) ) ) # ( 
// !\intMem|instruction [17] & ( \regmem|regMemory[4][14]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q ) # (\regmem|regMemory[5][14]~q ) ) ) ) # ( \intMem|instruction [17] & ( !\regmem|regMemory[4][14]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory[6][14]~q )) # (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[7][14]~q ))) ) ) ) # ( !\intMem|instruction [17] & ( !\regmem|regMemory[4][14]~q  & ( (\regmem|regMemory[5][14]~q  & \intMem|instruction[16]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[6][14]~q ),
	.datab(!\regmem|regMemory[5][14]~q ),
	.datac(!\regmem|regMemory[7][14]~q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory[4][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux17~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux17~8 .extended_lut = "off";
defparam \regmem|Mux17~8 .lut_mask = 64'h0033550FFF33550F;
defparam \regmem|Mux17~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y13_N6
cyclonev_lcell_comb \regmem|Mux17~5 (
// Equation(s):
// \regmem|Mux17~5_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction [16] & ( \regmem|regMemory[11][14]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction [16] & ( \regmem|regMemory[9][14]~q  ) ) ) # ( 
// \intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction [16] & ( \regmem|regMemory[10][14]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction [16] & ( \regmem|regMemory[8][14]~q  ) ) )

	.dataa(!\regmem|regMemory[11][14]~q ),
	.datab(!\regmem|regMemory[9][14]~q ),
	.datac(!\regmem|regMemory[8][14]~q ),
	.datad(!\regmem|regMemory[10][14]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux17~5 .extended_lut = "off";
defparam \regmem|Mux17~5 .lut_mask = 64'h0F0F00FF33335555;
defparam \regmem|Mux17~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N48
cyclonev_lcell_comb \regmem|Mux17~7 (
// Equation(s):
// \regmem|Mux17~7_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[13][14]~q  & ( (!\intMem|instruction [16] & ((\regmem|regMemory[14][14]~q ))) # (\intMem|instruction [16] & (\regmem|regMemory[15][14]~q )) ) ) ) # ( 
// !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[13][14]~q  & ( (\regmem|regMemory[12][14]~q ) # (\intMem|instruction [16]) ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\regmem|regMemory[13][14]~q  & ( (!\intMem|instruction [16] & 
// ((\regmem|regMemory[14][14]~q ))) # (\intMem|instruction [16] & (\regmem|regMemory[15][14]~q )) ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\regmem|regMemory[13][14]~q  & ( (!\intMem|instruction [16] & \regmem|regMemory[12][14]~q ) ) ) )

	.dataa(!\regmem|regMemory[15][14]~q ),
	.datab(!\regmem|regMemory[14][14]~q ),
	.datac(!\intMem|instruction [16]),
	.datad(!\regmem|regMemory[12][14]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[13][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux17~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux17~7 .extended_lut = "off";
defparam \regmem|Mux17~7 .lut_mask = 64'h00F035350FFF3535;
defparam \regmem|Mux17~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N24
cyclonev_lcell_comb \regmem|Mux17~9 (
// Equation(s):
// \regmem|Mux17~9_combout  = ( \regmem|Mux17~5_combout  & ( \regmem|Mux17~7_combout  & ( ((!\intMem|instruction [18] & (\regmem|Mux17~6_combout )) # (\intMem|instruction [18] & ((\regmem|Mux17~8_combout )))) # (\intMem|instruction[19]~DUPLICATE_q ) ) ) ) # 
// ( !\regmem|Mux17~5_combout  & ( \regmem|Mux17~7_combout  & ( (!\intMem|instruction [18] & (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux17~6_combout ))) # (\intMem|instruction [18] & (((\regmem|Mux17~8_combout )) # 
// (\intMem|instruction[19]~DUPLICATE_q ))) ) ) ) # ( \regmem|Mux17~5_combout  & ( !\regmem|Mux17~7_combout  & ( (!\intMem|instruction [18] & (((\regmem|Mux17~6_combout )) # (\intMem|instruction[19]~DUPLICATE_q ))) # (\intMem|instruction [18] & 
// (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux17~8_combout )))) ) ) ) # ( !\regmem|Mux17~5_combout  & ( !\regmem|Mux17~7_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((!\intMem|instruction [18] & (\regmem|Mux17~6_combout )) # 
// (\intMem|instruction [18] & ((\regmem|Mux17~8_combout ))))) ) ) )

	.dataa(!\intMem|instruction [18]),
	.datab(!\intMem|instruction[19]~DUPLICATE_q ),
	.datac(!\regmem|Mux17~6_combout ),
	.datad(!\regmem|Mux17~8_combout ),
	.datae(!\regmem|Mux17~5_combout ),
	.dataf(!\regmem|Mux17~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux17~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux17~9 .extended_lut = "off";
defparam \regmem|Mux17~9 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regmem|Mux17~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N57
cyclonev_lcell_comb \ulaIn1|Mux14~0 (
// Equation(s):
// \ulaIn1|Mux14~0_combout  = ( \control|in1Mux [1] & ( \regmem|Mux17~9_combout  & ( \intMem|instruction [14] ) ) ) # ( !\control|in1Mux [1] & ( \regmem|Mux17~9_combout  & ( (!\control|in1Mux [0] & ((!\intMem|instruction [20]) # ((\regmem|Mux17~4_combout 
// )))) # (\control|in1Mux [0] & (((\intMem|instruction [14])))) ) ) ) # ( \control|in1Mux [1] & ( !\regmem|Mux17~9_combout  & ( \intMem|instruction [14] ) ) ) # ( !\control|in1Mux [1] & ( !\regmem|Mux17~9_combout  & ( (!\control|in1Mux [0] & 
// (\intMem|instruction [20] & ((\regmem|Mux17~4_combout )))) # (\control|in1Mux [0] & (((\intMem|instruction [14])))) ) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(!\intMem|instruction [20]),
	.datac(!\intMem|instruction [14]),
	.datad(!\regmem|Mux17~4_combout ),
	.datae(!\control|in1Mux [1]),
	.dataf(!\regmem|Mux17~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux14~0 .extended_lut = "off";
defparam \ulaIn1|Mux14~0 .lut_mask = 64'h05270F0F8DAF0F0F;
defparam \ulaIn1|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N24
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[14] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [14] = ( \ulaIn1|ulaIn1MuxOut [14] & ( (!\ulaIn1|Mux32~0_combout ) # (\ulaIn1|Mux14~0_combout ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [14] & ( (\ulaIn1|Mux14~0_combout  & \ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux14~0_combout ),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[14] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[14] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ulaIn1|ulaIn1MuxOut[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N48
cyclonev_lcell_comb \ula|ShiftLeft0~44 (
// Equation(s):
// \ula|ShiftLeft0~44_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [15] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [13] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [14] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [12] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [13]),
	.datab(!\ulaIn1|ulaIn1MuxOut [15]),
	.datac(!\ulaIn1|ulaIn1MuxOut [12]),
	.datad(!\ulaIn1|ulaIn1MuxOut [14]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~44 .extended_lut = "off";
defparam \ula|ShiftLeft0~44 .lut_mask = 64'h0F0F00FF55553333;
defparam \ula|ShiftLeft0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N6
cyclonev_lcell_comb \ula|ShiftLeft0~45 (
// Equation(s):
// \ula|ShiftLeft0~45_combout  = ( \ula|ShiftLeft0~36_combout  & ( \ula|ShiftLeft0~28_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftLeft0~20_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((\ula|ShiftLeft0~44_combout )))) ) ) ) # ( !\ula|ShiftLeft0~36_combout  & ( \ula|ShiftLeft0~28_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftLeft0~20_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~44_combout )))) ) ) ) # ( \ula|ShiftLeft0~36_combout  & ( !\ula|ShiftLeft0~28_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~20_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((\ula|ShiftLeft0~44_combout )))) ) ) ) # ( 
// !\ula|ShiftLeft0~36_combout  & ( !\ula|ShiftLeft0~28_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~20_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// ((\ula|ShiftLeft0~44_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ula|ShiftLeft0~20_combout ),
	.datad(!\ula|ShiftLeft0~44_combout ),
	.datae(!\ula|ShiftLeft0~36_combout ),
	.dataf(!\ula|ShiftLeft0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~45 .extended_lut = "off";
defparam \ula|ShiftLeft0~45 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \ula|ShiftLeft0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N21
cyclonev_lcell_comb \ula|Add0~2 (
// Equation(s):
// \ula|Add0~2_combout  = ( \control|aluOp [1] & ( \control|aluOp [0] ) ) # ( !\control|aluOp [1] & ( !\control|aluOp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~2 .extended_lut = "off";
defparam \ula|Add0~2 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \ula|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N54
cyclonev_lcell_comb \ula|ShiftRight0~33 (
// Equation(s):
// \ula|ShiftRight0~33_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [15] & ( (\ulaIn1|ulaIn1MuxOut [16]) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [15] & ( 
// (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [18])) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [17]))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [15] & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  
// & \ulaIn1|ulaIn1MuxOut [16]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [15] & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [18])) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [17]))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [16]),
	.datac(!\ulaIn1|ulaIn1MuxOut [18]),
	.datad(!\ulaIn1|ulaIn1MuxOut [17]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~33 .extended_lut = "off";
defparam \ula|ShiftRight0~33 .lut_mask = 64'h0A5F22220A5F7777;
defparam \ula|ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N24
cyclonev_lcell_comb \ula|ShiftRight0~41 (
// Equation(s):
// \ula|ShiftRight0~41_combout  = ( \ula|ShiftRight0~29_combout  & ( \ula|ShiftRight0~27_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~28_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (\ula|ShiftRight0~33_combout ))) ) ) ) # ( !\ula|ShiftRight0~29_combout  & ( \ula|ShiftRight0~27_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftRight0~28_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftRight0~33_combout ))) ) ) ) # ( \ula|ShiftRight0~29_combout  & ( !\ula|ShiftRight0~27_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~28_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~33_combout  & ((\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) ) # ( !\ula|ShiftRight0~29_combout  & ( 
// !\ula|ShiftRight0~27_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~28_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~33_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~33_combout ),
	.datab(!\ula|ShiftRight0~28_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(!\ula|ShiftRight0~29_combout ),
	.dataf(!\ula|ShiftRight0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~41 .extended_lut = "off";
defparam \ula|ShiftRight0~41 .lut_mask = 64'h0035F0350F35FF35;
defparam \ula|ShiftRight0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N30
cyclonev_lcell_comb \ula|Add0~75 (
// Equation(s):
// \ula|Add0~75_combout  = ( \ula|ShiftLeft0~15_combout  & ( (\ula|Mux5~0_combout  & ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((\ula|ShiftRight0~41_combout ))) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ulaIn1|ulaIn1MuxOut [31])))) ) ) # ( 
// !\ula|ShiftLeft0~15_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux5~0_combout ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ula|Mux5~0_combout ),
	.datac(!\ula|ShiftRight0~41_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~75 .extended_lut = "off";
defparam \ula|Add0~75 .lut_mask = 64'h1111111103110311;
defparam \ula|Add0~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N9
cyclonev_lcell_comb \ula|ShiftRight1~24 (
// Equation(s):
// \ula|ShiftRight1~24_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [31] & \ulaIn2|ulaIn2MuxOut[3]~3_combout ))) ) 
// ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~24 .extended_lut = "off";
defparam \ula|ShiftRight1~24 .lut_mask = 64'h0000000000000001;
defparam \ula|ShiftRight1~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N0
cyclonev_lcell_comb \ula|Add0~74 (
// Equation(s):
// \ula|Add0~74_combout  = ( \ula|ShiftLeft0~15_combout  & ( (\ula|Add0~51_combout  & (((!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ula|ShiftRight0~41_combout )) # (\ula|ShiftRight1~24_combout ))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\ula|Add0~51_combout ),
	.datac(!\ula|ShiftRight0~41_combout ),
	.datad(!\ula|ShiftRight1~24_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~74 .extended_lut = "off";
defparam \ula|Add0~74 .lut_mask = 64'h0000000002330233;
defparam \ula|Add0~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N45
cyclonev_lcell_comb \ula|Add0~76 (
// Equation(s):
// \ula|Add0~76_combout  = ( \ula|Mux11~1_combout  & ( (!\ula|Add0~75_combout  & (!\ula|Add0~74_combout  & ((!\ula|ShiftLeft0~45_combout ) # (!\ula|Add0~2_combout )))) ) ) # ( !\ula|Mux11~1_combout  & ( (!\ula|Add0~75_combout  & !\ula|Add0~74_combout ) ) )

	.dataa(!\ula|ShiftLeft0~45_combout ),
	.datab(!\ula|Add0~2_combout ),
	.datac(!\ula|Add0~75_combout ),
	.datad(!\ula|Add0~74_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~76 .extended_lut = "off";
defparam \ula|Add0~76 .lut_mask = 64'hF000F000E000E000;
defparam \ula|Add0~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N48
cyclonev_lcell_comb \ula|Add0~81 (
// Equation(s):
// \ula|Add0~81_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|Add0~78_sumout  & ( ((\ula|ShiftRight1~24_combout  & \ula|ShiftLeft0~15_combout )) # (\control|aluOp [1]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|Add0~78_sumout  & ( 
// ((\ula|ShiftLeft0~15_combout  & ((\ula|ShiftRight0~41_combout ) # (\ula|ShiftRight1~24_combout )))) # (\control|aluOp [1]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|Add0~78_sumout  & ( (\ula|ShiftRight1~24_combout  & 
// (\ula|ShiftLeft0~15_combout  & !\control|aluOp [1])) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|Add0~78_sumout  & ( (\ula|ShiftLeft0~15_combout  & (!\control|aluOp [1] & ((\ula|ShiftRight0~41_combout ) # (\ula|ShiftRight1~24_combout )))) ) ) 
// )

	.dataa(!\ula|ShiftRight1~24_combout ),
	.datab(!\ula|ShiftLeft0~15_combout ),
	.datac(!\ula|ShiftRight0~41_combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\ula|Add0~78_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~81 .extended_lut = "off";
defparam \ula|Add0~81 .lut_mask = 64'h1300110013FF11FF;
defparam \ula|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N18
cyclonev_lcell_comb \ula|Mux16~0 (
// Equation(s):
// \ula|Mux16~0_combout  = ( \ula|Add0~76_combout  & ( \ula|Add0~81_combout  & ( (!\control|aluOp [2] & (\ula|Mux31~6_combout  & (\control|aluOp [3]))) # (\control|aluOp [2] & (((!\control|aluOp [3]) # (\ula|Mux31~4_combout )))) ) ) ) # ( 
// !\ula|Add0~76_combout  & ( \ula|Add0~81_combout  & ( (!\control|aluOp [3]) # ((!\control|aluOp [2] & (\ula|Mux31~6_combout )) # (\control|aluOp [2] & ((\ula|Mux31~4_combout )))) ) ) ) # ( \ula|Add0~76_combout  & ( !\ula|Add0~81_combout  & ( 
// (\control|aluOp [3] & ((!\control|aluOp [2] & (\ula|Mux31~6_combout )) # (\control|aluOp [2] & ((\ula|Mux31~4_combout ))))) ) ) ) # ( !\ula|Add0~76_combout  & ( !\ula|Add0~81_combout  & ( (!\control|aluOp [2] & (((!\control|aluOp [3])) # 
// (\ula|Mux31~6_combout ))) # (\control|aluOp [2] & (((\control|aluOp [3] & \ula|Mux31~4_combout )))) ) ) )

	.dataa(!\ula|Mux31~6_combout ),
	.datab(!\control|aluOp [2]),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux31~4_combout ),
	.datae(!\ula|Add0~76_combout ),
	.dataf(!\ula|Add0~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux16~0 .extended_lut = "off";
defparam \ula|Mux16~0 .lut_mask = 64'hC4C70407F4F73437;
defparam \ula|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N9
cyclonev_lcell_comb \memToRegMux|Mux15~0 (
// Equation(s):
// \memToRegMux|Mux15~0_combout  = (\ula|Mux16~0_combout  & !\control|Decoder1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux16~0_combout ),
	.datad(!\control|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux15~0 .extended_lut = "off";
defparam \memToRegMux|Mux15~0 .lut_mask = 64'h0F000F000F000F00;
defparam \memToRegMux|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N42
cyclonev_lcell_comb \regmem|regMemory[3][15]~feeder (
// Equation(s):
// \regmem|regMemory[3][15]~feeder_combout  = ( \memToRegMux|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[3][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[3][15]~feeder .extended_lut = "off";
defparam \regmem|regMemory[3][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[3][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N44
dffeas \regmem|regMemory[3][15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][15] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N30
cyclonev_lcell_comb \regmem|Mux16~6 (
// Equation(s):
// \regmem|Mux16~6_combout  = ( \intMem|instruction [16] & ( \regmem|regMemory[1][15]~q  & ( (!\intMem|instruction [17]) # (\regmem|regMemory[3][15]~q ) ) ) ) # ( !\intMem|instruction [16] & ( \regmem|regMemory[1][15]~q  & ( (\intMem|instruction [17] & 
// \regmem|regMemory[2][15]~q ) ) ) ) # ( \intMem|instruction [16] & ( !\regmem|regMemory[1][15]~q  & ( (\intMem|instruction [17] & \regmem|regMemory[3][15]~q ) ) ) ) # ( !\intMem|instruction [16] & ( !\regmem|regMemory[1][15]~q  & ( (\intMem|instruction 
// [17] & \regmem|regMemory[2][15]~q ) ) ) )

	.dataa(!\intMem|instruction [17]),
	.datab(!\regmem|regMemory[3][15]~q ),
	.datac(!\regmem|regMemory[2][15]~q ),
	.datad(gnd),
	.datae(!\intMem|instruction [16]),
	.dataf(!\regmem|regMemory[1][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux16~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux16~6 .extended_lut = "off";
defparam \regmem|Mux16~6 .lut_mask = 64'h050511110505BBBB;
defparam \regmem|Mux16~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N57
cyclonev_lcell_comb \regmem|Mux16~8 (
// Equation(s):
// \regmem|Mux16~8_combout  = ( \intMem|instruction [16] & ( \intMem|instruction [17] & ( \regmem|regMemory[7][15]~q  ) ) ) # ( !\intMem|instruction [16] & ( \intMem|instruction [17] & ( \regmem|regMemory[6][15]~q  ) ) ) # ( \intMem|instruction [16] & ( 
// !\intMem|instruction [17] & ( \regmem|regMemory[5][15]~q  ) ) ) # ( !\intMem|instruction [16] & ( !\intMem|instruction [17] & ( \regmem|regMemory[4][15]~q  ) ) )

	.dataa(!\regmem|regMemory[7][15]~q ),
	.datab(!\regmem|regMemory[4][15]~q ),
	.datac(!\regmem|regMemory[5][15]~q ),
	.datad(!\regmem|regMemory[6][15]~q ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\intMem|instruction [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux16~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux16~8 .extended_lut = "off";
defparam \regmem|Mux16~8 .lut_mask = 64'h33330F0F00FF5555;
defparam \regmem|Mux16~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y13_N33
cyclonev_lcell_comb \regmem|Mux16~5 (
// Equation(s):
// \regmem|Mux16~5_combout  = ( \intMem|instruction [16] & ( \regmem|regMemory[10][15]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[9][15]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[11][15]~q ))) ) ) ) # ( 
// !\intMem|instruction [16] & ( \regmem|regMemory[10][15]~q  & ( (\intMem|instruction[17]~DUPLICATE_q ) # (\regmem|regMemory[8][15]~q ) ) ) ) # ( \intMem|instruction [16] & ( !\regmem|regMemory[10][15]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & 
// (\regmem|regMemory[9][15]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[11][15]~q ))) ) ) ) # ( !\intMem|instruction [16] & ( !\regmem|regMemory[10][15]~q  & ( (\regmem|regMemory[8][15]~q  & !\intMem|instruction[17]~DUPLICATE_q ) ) ) 
// )

	.dataa(!\regmem|regMemory[9][15]~q ),
	.datab(!\regmem|regMemory[8][15]~q ),
	.datac(!\regmem|regMemory[11][15]~q ),
	.datad(!\intMem|instruction[17]~DUPLICATE_q ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\regmem|regMemory[10][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux16~5 .extended_lut = "off";
defparam \regmem|Mux16~5 .lut_mask = 64'h3300550F33FF550F;
defparam \regmem|Mux16~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N39
cyclonev_lcell_comb \regmem|Mux16~7 (
// Equation(s):
// \regmem|Mux16~7_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[12][15]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[14][15]~q )) # (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[15][15]~q ))) ) ) 
// ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[12][15]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q ) # (\regmem|regMemory[13][15]~q ) ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\regmem|regMemory[12][15]~q  & ( 
// (!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[14][15]~q )) # (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[15][15]~q ))) ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\regmem|regMemory[12][15]~q  & ( 
// (\intMem|instruction[16]~DUPLICATE_q  & \regmem|regMemory[13][15]~q ) ) ) )

	.dataa(!\regmem|regMemory[14][15]~q ),
	.datab(!\intMem|instruction[16]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[13][15]~q ),
	.datad(!\regmem|regMemory[15][15]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[12][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux16~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux16~7 .extended_lut = "off";
defparam \regmem|Mux16~7 .lut_mask = 64'h03034477CFCF4477;
defparam \regmem|Mux16~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N0
cyclonev_lcell_comb \regmem|Mux16~9 (
// Equation(s):
// \regmem|Mux16~9_combout  = ( \regmem|Mux16~5_combout  & ( \regmem|Mux16~7_combout  & ( ((!\intMem|instruction [18] & (\regmem|Mux16~6_combout )) # (\intMem|instruction [18] & ((\regmem|Mux16~8_combout )))) # (\intMem|instruction[19]~DUPLICATE_q ) ) ) ) # 
// ( !\regmem|Mux16~5_combout  & ( \regmem|Mux16~7_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((!\intMem|instruction [18] & (\regmem|Mux16~6_combout )) # (\intMem|instruction [18] & ((\regmem|Mux16~8_combout ))))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (((\intMem|instruction [18])))) ) ) ) # ( \regmem|Mux16~5_combout  & ( !\regmem|Mux16~7_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((!\intMem|instruction [18] & (\regmem|Mux16~6_combout )) # 
// (\intMem|instruction [18] & ((\regmem|Mux16~8_combout ))))) # (\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18])))) ) ) ) # ( !\regmem|Mux16~5_combout  & ( !\regmem|Mux16~7_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & 
// ((!\intMem|instruction [18] & (\regmem|Mux16~6_combout )) # (\intMem|instruction [18] & ((\regmem|Mux16~8_combout ))))) ) ) )

	.dataa(!\intMem|instruction[19]~DUPLICATE_q ),
	.datab(!\regmem|Mux16~6_combout ),
	.datac(!\regmem|Mux16~8_combout ),
	.datad(!\intMem|instruction [18]),
	.datae(!\regmem|Mux16~5_combout ),
	.dataf(!\regmem|Mux16~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux16~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux16~9 .extended_lut = "off";
defparam \regmem|Mux16~9 .lut_mask = 64'h220A770A225F775F;
defparam \regmem|Mux16~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N42
cyclonev_lcell_comb \regmem|Mux16~3 (
// Equation(s):
// \regmem|Mux16~3_combout  = ( \intMem|instruction [18] & ( \regmem|regMemory[23][15]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[31][15]~q ) ) ) ) # ( !\intMem|instruction [18] & ( \regmem|regMemory[23][15]~q  & ( 
// (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[19][15]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[27][15]~q )) ) ) ) # ( \intMem|instruction [18] & ( !\regmem|regMemory[23][15]~q  & ( (\regmem|regMemory[31][15]~q  & 
// \intMem|instruction[19]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction [18] & ( !\regmem|regMemory[23][15]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[19][15]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & 
// (\regmem|regMemory[27][15]~q )) ) ) )

	.dataa(!\regmem|regMemory[27][15]~q ),
	.datab(!\regmem|regMemory[31][15]~q ),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[19][15]~q ),
	.datae(!\intMem|instruction [18]),
	.dataf(!\regmem|regMemory[23][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux16~3 .extended_lut = "off";
defparam \regmem|Mux16~3 .lut_mask = 64'h05F5030305F5F3F3;
defparam \regmem|Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N36
cyclonev_lcell_comb \regmem|Mux16~0 (
// Equation(s):
// \regmem|Mux16~0_combout  = ( \intMem|instruction[19]~DUPLICATE_q  & ( \intMem|instruction [18] & ( \regmem|regMemory[28][15]~q  ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( \intMem|instruction [18] & ( \regmem|regMemory[20][15]~q  ) ) ) # ( 
// \intMem|instruction[19]~DUPLICATE_q  & ( !\intMem|instruction [18] & ( \regmem|regMemory[24][15]~q  ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( !\intMem|instruction [18] & ( \regmem|regMemory[16][15]~q  ) ) )

	.dataa(!\regmem|regMemory[20][15]~q ),
	.datab(!\regmem|regMemory[16][15]~q ),
	.datac(!\regmem|regMemory[24][15]~q ),
	.datad(!\regmem|regMemory[28][15]~q ),
	.datae(!\intMem|instruction[19]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux16~0 .extended_lut = "off";
defparam \regmem|Mux16~0 .lut_mask = 64'h33330F0F555500FF;
defparam \regmem|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N36
cyclonev_lcell_comb \regmem|Mux16~2 (
// Equation(s):
// \regmem|Mux16~2_combout  = ( \regmem|regMemory[22][15]~q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction [18] & (\regmem|regMemory[26][15]~q )) # (\intMem|instruction [18] & ((\regmem|regMemory[30][15]~q ))) ) ) ) # ( 
// !\regmem|regMemory[22][15]~q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction [18] & (\regmem|regMemory[26][15]~q )) # (\intMem|instruction [18] & ((\regmem|regMemory[30][15]~q ))) ) ) ) # ( \regmem|regMemory[22][15]~q  & ( 
// !\intMem|instruction[19]~DUPLICATE_q  & ( (\regmem|regMemory[18][15]~q ) # (\intMem|instruction [18]) ) ) ) # ( !\regmem|regMemory[22][15]~q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction [18] & \regmem|regMemory[18][15]~q ) ) ) )

	.dataa(!\regmem|regMemory[26][15]~q ),
	.datab(!\regmem|regMemory[30][15]~q ),
	.datac(!\intMem|instruction [18]),
	.datad(!\regmem|regMemory[18][15]~q ),
	.datae(!\regmem|regMemory[22][15]~q ),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux16~2 .extended_lut = "off";
defparam \regmem|Mux16~2 .lut_mask = 64'h00F00FFF53535353;
defparam \regmem|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N33
cyclonev_lcell_comb \regmem|Mux16~1 (
// Equation(s):
// \regmem|Mux16~1_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( \regmem|regMemory[21][15]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[29][15]~q ) ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( \regmem|regMemory[21][15]~q 
//  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[17][15]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[25][15]~q )) ) ) ) # ( \intMem|instruction[18]~DUPLICATE_q  & ( !\regmem|regMemory[21][15]~q  & ( 
// (\regmem|regMemory[29][15]~q  & \intMem|instruction[19]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( !\regmem|regMemory[21][15]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[17][15]~q ))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[25][15]~q )) ) ) )

	.dataa(!\regmem|regMemory[25][15]~q ),
	.datab(!\regmem|regMemory[29][15]~q ),
	.datac(!\regmem|regMemory[17][15]~q ),
	.datad(!\intMem|instruction[19]~DUPLICATE_q ),
	.datae(!\intMem|instruction[18]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[21][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux16~1 .extended_lut = "off";
defparam \regmem|Mux16~1 .lut_mask = 64'h0F5500330F55FF33;
defparam \regmem|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N6
cyclonev_lcell_comb \regmem|Mux16~4 (
// Equation(s):
// \regmem|Mux16~4_combout  = ( \regmem|Mux16~2_combout  & ( \regmem|Mux16~1_combout  & ( (!\intMem|instruction [17] & (((\regmem|Mux16~0_combout )) # (\intMem|instruction [16]))) # (\intMem|instruction [17] & ((!\intMem|instruction [16]) # 
// ((\regmem|Mux16~3_combout )))) ) ) ) # ( !\regmem|Mux16~2_combout  & ( \regmem|Mux16~1_combout  & ( (!\intMem|instruction [17] & (((\regmem|Mux16~0_combout )) # (\intMem|instruction [16]))) # (\intMem|instruction [17] & (\intMem|instruction [16] & 
// (\regmem|Mux16~3_combout ))) ) ) ) # ( \regmem|Mux16~2_combout  & ( !\regmem|Mux16~1_combout  & ( (!\intMem|instruction [17] & (!\intMem|instruction [16] & ((\regmem|Mux16~0_combout )))) # (\intMem|instruction [17] & ((!\intMem|instruction [16]) # 
// ((\regmem|Mux16~3_combout )))) ) ) ) # ( !\regmem|Mux16~2_combout  & ( !\regmem|Mux16~1_combout  & ( (!\intMem|instruction [17] & (!\intMem|instruction [16] & ((\regmem|Mux16~0_combout )))) # (\intMem|instruction [17] & (\intMem|instruction [16] & 
// (\regmem|Mux16~3_combout ))) ) ) )

	.dataa(!\intMem|instruction [17]),
	.datab(!\intMem|instruction [16]),
	.datac(!\regmem|Mux16~3_combout ),
	.datad(!\regmem|Mux16~0_combout ),
	.datae(!\regmem|Mux16~2_combout ),
	.dataf(!\regmem|Mux16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux16~4 .extended_lut = "off";
defparam \regmem|Mux16~4 .lut_mask = 64'h018945CD23AB67EF;
defparam \regmem|Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N12
cyclonev_lcell_comb \ulaIn1|Mux15~0 (
// Equation(s):
// \ulaIn1|Mux15~0_combout  = ( \regmem|Mux16~9_combout  & ( \regmem|Mux16~4_combout  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\intMem|instruction [15]) ) ) ) # ( !\regmem|Mux16~9_combout  & ( \regmem|Mux16~4_combout  & ( (!\control|in1Mux [0] 
// & ((!\control|in1Mux [1] & (\intMem|instruction [20])) # (\control|in1Mux [1] & ((\intMem|instruction [15]))))) # (\control|in1Mux [0] & (((\intMem|instruction [15])))) ) ) ) # ( \regmem|Mux16~9_combout  & ( !\regmem|Mux16~4_combout  & ( (!\control|in1Mux 
// [0] & ((!\control|in1Mux [1] & (!\intMem|instruction [20])) # (\control|in1Mux [1] & ((\intMem|instruction [15]))))) # (\control|in1Mux [0] & (((\intMem|instruction [15])))) ) ) ) # ( !\regmem|Mux16~9_combout  & ( !\regmem|Mux16~4_combout  & ( 
// (\intMem|instruction [15] & ((\control|in1Mux [1]) # (\control|in1Mux [0]))) ) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(!\intMem|instruction [20]),
	.datac(!\intMem|instruction [15]),
	.datad(!\control|in1Mux [1]),
	.datae(!\regmem|Mux16~9_combout ),
	.dataf(!\regmem|Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux15~0 .extended_lut = "off";
defparam \ulaIn1|Mux15~0 .lut_mask = 64'h050F8D0F270FAF0F;
defparam \ulaIn1|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N27
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[15] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [15] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux15~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [15] ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [15]),
	.datab(!\ulaIn1|Mux15~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[15] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[15] .lut_mask = 64'h5555555533333333;
defparam \ulaIn1|ulaIn1MuxOut[15] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N15
cyclonev_lcell_comb \ula|ShiftRight0~18 (
// Equation(s):
// \ula|ShiftRight0~18_combout  = ( \ulaIn1|ulaIn1MuxOut [14] & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [13]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [14] & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [13] & \ulaIn2|ulaIn2MuxOut[0]~1_combout ) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [14] & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [16]))) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & 
// (\ulaIn1|ulaIn1MuxOut [15])) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [14] & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [16]))) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [15])) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [15]),
	.datab(!\ulaIn1|ulaIn1MuxOut [13]),
	.datac(!\ulaIn1|ulaIn1MuxOut [16]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [14]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~18 .extended_lut = "off";
defparam \ula|ShiftRight0~18 .lut_mask = 64'h0F550F550033FF33;
defparam \ula|ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N0
cyclonev_lcell_comb \ula|ShiftRight0~17 (
// Equation(s):
// \ula|ShiftRight0~17_combout  = ( \ulaIn1|ulaIn1MuxOut [9] & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (\ulaIn2|ulaIn2MuxOut[1]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [11]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [9] & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [11] & !\ulaIn2|ulaIn2MuxOut[1]~2_combout ) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [9] & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [12]))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & 
// (\ulaIn1|ulaIn1MuxOut [10])) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [9] & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [12]))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [10])) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [11]),
	.datab(!\ulaIn1|ulaIn1MuxOut [10]),
	.datac(!\ulaIn1|ulaIn1MuxOut [12]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [9]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~17 .extended_lut = "off";
defparam \ula|ShiftRight0~17 .lut_mask = 64'h0F330F33550055FF;
defparam \ula|ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N3
cyclonev_lcell_comb \ula|Mux22~11 (
// Equation(s):
// \ula|Mux22~11_combout  = ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~13_combout  & ( (\ula|Mux30~7_combout  & (\ula|ShiftLeft0~6_combout  & (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & !\ula|ShiftLeft0~14_combout ))) ) ) )

	.dataa(!\ula|Mux30~7_combout ),
	.datab(!\ula|ShiftLeft0~6_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ula|ShiftLeft0~14_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~11 .extended_lut = "off";
defparam \ula|Mux22~11 .lut_mask = 64'h0000000001000000;
defparam \ula|Mux22~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N6
cyclonev_lcell_comb \ula|Mux22~12 (
// Equation(s):
// \ula|Mux22~12_combout  = ( \ula|Mux22~11_combout  & ( \ula|ShiftLeft0~15_combout  & ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  ) ) ) # ( !\ula|Mux22~11_combout  & ( \ula|ShiftLeft0~15_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((\ula|Mux30~6_combout ) 
// # (\ula|Mux11~0_combout ))) ) ) ) # ( \ula|Mux22~11_combout  & ( !\ula|ShiftLeft0~15_combout  & ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|Mux11~0_combout ),
	.datad(!\ula|Mux30~6_combout ),
	.datae(!\ula|Mux22~11_combout ),
	.dataf(!\ula|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~12 .extended_lut = "off";
defparam \ula|Mux22~12 .lut_mask = 64'h0000AAAA0CCCAAAA;
defparam \ula|Mux22~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N15
cyclonev_lcell_comb \ula|ShiftRight1~14 (
// Equation(s):
// \ula|ShiftRight1~14_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftRight0~14_combout  ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftRight0~14_combout  & ( \ula|ShiftRight0~13_combout  ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout 
//  & ( !\ula|ShiftRight0~14_combout  & ( \ula|ShiftRight0~13_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ula|ShiftRight0~13_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.dataf(!\ula|ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~14 .extended_lut = "off";
defparam \ula|ShiftRight1~14 .lut_mask = 64'h00FF000000FFFFFF;
defparam \ula|ShiftRight1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N12
cyclonev_lcell_comb \ula|Mux22~1 (
// Equation(s):
// \ula|Mux22~1_combout  = ( \control|aluOp [0] & ( \regmem|Mux60~11_combout  & ( (!\control|aluOp [1] & ((!\control|in2Mux~combout ) # (\intMem|instruction [8]))) ) ) ) # ( !\control|aluOp [0] & ( \regmem|Mux60~11_combout  & ( (\control|aluOp [1] & 
// ((!\control|in2Mux~combout ) # (\intMem|instruction [8]))) ) ) ) # ( \control|aluOp [0] & ( !\regmem|Mux60~11_combout  & ( (!\control|aluOp [1] & (\control|in2Mux~combout  & \intMem|instruction [8])) ) ) ) # ( !\control|aluOp [0] & ( 
// !\regmem|Mux60~11_combout  & ( (\control|aluOp [1] & (\control|in2Mux~combout  & \intMem|instruction [8])) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(gnd),
	.datac(!\control|in2Mux~combout ),
	.datad(!\intMem|instruction [8]),
	.datae(!\control|aluOp [0]),
	.dataf(!\regmem|Mux60~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~1 .extended_lut = "off";
defparam \ula|Mux22~1 .lut_mask = 64'h0005000A5055A0AA;
defparam \ula|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N12
cyclonev_lcell_comb \ula|Mux30~12 (
// Equation(s):
// \ula|Mux30~12_combout  = ( \control|aluOp [1] & ( \ula|ShiftLeft0~13_combout  & ( (!\control|aluOp [0]) # ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ula|ShiftLeft0~6_combout  & !\ula|ShiftLeft0~14_combout ))) ) ) ) # ( !\control|aluOp [1] & ( 
// \ula|ShiftLeft0~13_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\control|aluOp [0] & (\ula|ShiftLeft0~6_combout  & !\ula|ShiftLeft0~14_combout ))) ) ) ) # ( \control|aluOp [1] & ( !\ula|ShiftLeft0~13_combout  & ( !\control|aluOp [0] ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ula|ShiftLeft0~6_combout ),
	.datad(!\ula|ShiftLeft0~14_combout ),
	.datae(!\control|aluOp [1]),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~12 .extended_lut = "off";
defparam \ula|Mux30~12 .lut_mask = 64'h0000CCCC0800CECC;
defparam \ula|Mux30~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N24
cyclonev_lcell_comb \ula|Mux22~3 (
// Equation(s):
// \ula|Mux22~3_combout  = ( \ula|Mux30~12_combout  & ( \ula|ShiftLeft0~15_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & (((\control|aluOp [2] & !\control|aluOp [1])) # (\ula|Mux22~1_combout ))) ) ) ) # ( !\ula|Mux30~12_combout  & ( \ula|ShiftLeft0~15_combout  & 
// ( (\ulaIn1|ulaIn1MuxOut [31] & ((!\control|aluOp [2]) # ((!\control|aluOp [1]) # (\ula|Mux22~1_combout )))) ) ) ) # ( \ula|Mux30~12_combout  & ( !\ula|ShiftLeft0~15_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( !\ula|Mux30~12_combout  & ( 
// !\ula|ShiftLeft0~15_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\control|aluOp [2]),
	.datac(!\ula|Mux22~1_combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\ula|Mux30~12_combout ),
	.dataf(!\ula|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~3 .extended_lut = "off";
defparam \ula|Mux22~3 .lut_mask = 64'h5555555555451505;
defparam \ula|Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N54
cyclonev_lcell_comb \ula|Mux22~0 (
// Equation(s):
// \ula|Mux22~0_combout  = ( \ula|ShiftLeft0~15_combout  & ( (!\control|aluOp [0] & (\control|aluOp [1] & (!\control|aluOp [2] & \ulaIn2|ulaIn2MuxOut[3]~3_combout ))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\control|aluOp [2]),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~0 .extended_lut = "off";
defparam \ula|Mux22~0 .lut_mask = 64'h0000000000200020;
defparam \ula|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N12
cyclonev_lcell_comb \ula|Mux22~2 (
// Equation(s):
// \ula|Mux22~2_combout  = ( \ula|ShiftLeft0~33_combout  & ( \ula|ShiftLeft0~15_combout  & ( (!\ula|Mux22~1_combout  & ((!\control|aluOp [2] & ((\ula|Mux30~12_combout ))) # (\control|aluOp [2] & (\control|aluOp [1])))) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [1]),
	.datac(!\ula|Mux22~1_combout ),
	.datad(!\ula|Mux30~12_combout ),
	.datae(!\ula|ShiftLeft0~33_combout ),
	.dataf(!\ula|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~2 .extended_lut = "off";
defparam \ula|Mux22~2 .lut_mask = 64'h00000000000010B0;
defparam \ula|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N0
cyclonev_lcell_comb \ula|Mux22~4 (
// Equation(s):
// \ula|Mux22~4_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|ShiftLeft0~15_combout  & ( (!\control|aluOp [0] & (\control|aluOp [1] & (!\control|aluOp [2] & !\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( 
// \ula|ShiftLeft0~15_combout  & ( (!\control|aluOp [2] & ((!\control|aluOp [0] & ((!\control|aluOp [1]) # (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) # (\control|aluOp [0] & (\control|aluOp [1])))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( 
// !\ula|ShiftLeft0~15_combout  & ( (!\control|aluOp [0] & (\control|aluOp [1] & !\control|aluOp [2])) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|ShiftLeft0~15_combout  & ( (!\control|aluOp [0] & (\control|aluOp [1] & !\control|aluOp [2])) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\control|aluOp [2]),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\ula|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~4 .extended_lut = "off";
defparam \ula|Mux22~4 .lut_mask = 64'h20202020B0902000;
defparam \ula|Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N15
cyclonev_lcell_comb \ula|Add0~154 (
// Equation(s):
// \ula|Add0~154_combout  = ( \ulaIn1|ulaIn1MuxOut [9] & ( !\control|aluOp [0] ) ) # ( !\ulaIn1|ulaIn1MuxOut [9] & ( \control|aluOp [0] ) )

	.dataa(!\control|aluOp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~154 .extended_lut = "off";
defparam \ula|Add0~154 .lut_mask = 64'h55555555AAAAAAAA;
defparam \ula|Add0~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N57
cyclonev_lcell_comb \ula|Add0~40 (
// Equation(s):
// \ula|Add0~40_sumout  = SUM(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux55~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux55~4_combout )))) ) + ( \ula|Add0~153_combout  ) + ( \ula|Add0~37  ))
// \ula|Add0~41  = CARRY(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux55~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux55~4_combout )))) ) + ( \ula|Add0~153_combout  ) + ( \ula|Add0~37  ))

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux55~4_combout ),
	.datad(!\regmem|Mux55~9_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~153_combout ),
	.datag(gnd),
	.cin(\ula|Add0~37 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~40_sumout ),
	.cout(\ula|Add0~41 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~40 .extended_lut = "off";
defparam \ula|Add0~40 .lut_mask = 64'h0000FF000000048C;
defparam \ula|Add0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N30
cyclonev_lcell_comb \ula|Add0~44 (
// Equation(s):
// \ula|Add0~44_sumout  = SUM(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux54~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux54~4_combout )))) ) + ( \ula|Add0~154_combout  ) + ( \ula|Add0~41  ))
// \ula|Add0~45  = CARRY(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux54~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux54~4_combout )))) ) + ( \ula|Add0~154_combout  ) + ( \ula|Add0~41  ))

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux54~4_combout ),
	.datad(!\regmem|Mux54~9_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~154_combout ),
	.datag(gnd),
	.cin(\ula|Add0~41 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~44_sumout ),
	.cout(\ula|Add0~45 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~44 .extended_lut = "off";
defparam \ula|Add0~44 .lut_mask = 64'h0000FF000000048C;
defparam \ula|Add0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N6
cyclonev_lcell_comb \ula|Mux22~5 (
// Equation(s):
// \ula|Mux22~5_combout  = ( \control|in2Mux~combout  & ( \regmem|Mux60~11_combout  & ( (!\control|aluOp [1] & (\intMem|instruction [8] & ((\control|aluOp [0]) # (\control|aluOp [2])))) ) ) ) # ( !\control|in2Mux~combout  & ( \regmem|Mux60~11_combout  & ( 
// (!\control|aluOp [1] & ((\control|aluOp [0]) # (\control|aluOp [2]))) ) ) ) # ( \control|in2Mux~combout  & ( !\regmem|Mux60~11_combout  & ( (!\control|aluOp [1] & (\intMem|instruction [8] & ((\control|aluOp [0]) # (\control|aluOp [2])))) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [1]),
	.datad(!\intMem|instruction [8]),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\regmem|Mux60~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~5 .extended_lut = "off";
defparam \ula|Mux22~5 .lut_mask = 64'h0000007070700070;
defparam \ula|Mux22~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N24
cyclonev_lcell_comb \ula|Mux22~8 (
// Equation(s):
// \ula|Mux22~8_combout  = ( \ula|Mux22~5_combout  & ( \ula|ShiftLeft0~13_combout  & ( (!\ula|ShiftLeft0~6_combout  & (((!\control|aluOp [1])))) # (\ula|ShiftLeft0~6_combout  & ((!\ula|ShiftLeft0~14_combout  & ((\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) # 
// (\ula|ShiftLeft0~14_combout  & (!\control|aluOp [1])))) ) ) ) # ( !\ula|Mux22~5_combout  & ( \ula|ShiftLeft0~13_combout  & ( (!\control|aluOp [1] & ((!\ula|ShiftLeft0~6_combout ) # (\ula|ShiftLeft0~14_combout ))) ) ) ) # ( \ula|Mux22~5_combout  & ( 
// !\ula|ShiftLeft0~13_combout  & ( !\control|aluOp [1] ) ) ) # ( !\ula|Mux22~5_combout  & ( !\ula|ShiftLeft0~13_combout  & ( !\control|aluOp [1] ) ) )

	.dataa(!\ula|ShiftLeft0~6_combout ),
	.datab(!\ula|ShiftLeft0~14_combout ),
	.datac(!\control|aluOp [1]),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\ula|Mux22~5_combout ),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~8 .extended_lut = "off";
defparam \ula|Mux22~8 .lut_mask = 64'hF0F0F0F0B0B0B0F4;
defparam \ula|Mux22~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N30
cyclonev_lcell_comb \ula|Mux22~6 (
// Equation(s):
// \ula|Mux22~6_combout  = ( \ula|Mux22~5_combout  & ( \ula|ShiftLeft0~13_combout  & ( (!\ula|Mux15~1_combout  & ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # ((!\ula|ShiftLeft0~6_combout ) # (\ula|ShiftLeft0~14_combout )))) ) ) ) # ( !\ula|Mux22~5_combout  & ( 
// \ula|ShiftLeft0~13_combout  & ( !\ula|Mux15~1_combout  ) ) ) # ( \ula|Mux22~5_combout  & ( !\ula|ShiftLeft0~13_combout  & ( !\ula|Mux15~1_combout  ) ) ) # ( !\ula|Mux22~5_combout  & ( !\ula|ShiftLeft0~13_combout  & ( !\ula|Mux15~1_combout  ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\ula|Mux15~1_combout ),
	.datac(!\ula|ShiftLeft0~6_combout ),
	.datad(!\ula|ShiftLeft0~14_combout ),
	.datae(!\ula|Mux22~5_combout ),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~6 .extended_lut = "off";
defparam \ula|Mux22~6 .lut_mask = 64'hCCCCCCCCCCCCC8CC;
defparam \ula|Mux22~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N27
cyclonev_lcell_comb \ula|Mux22~7 (
// Equation(s):
// \ula|Mux22~7_combout  = ( !\control|aluOp [2] & ( \control|aluOp [0] & ( \control|aluOp [1] ) ) ) # ( !\control|aluOp [2] & ( !\control|aluOp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [1]),
	.datad(gnd),
	.datae(!\control|aluOp [2]),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~7 .extended_lut = "off";
defparam \ula|Mux22~7 .lut_mask = 64'hFFFF00000F0F0000;
defparam \ula|Mux22~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N6
cyclonev_lcell_comb \ula|Mux22~9 (
// Equation(s):
// \ula|Mux22~9_combout  = ( \ula|ShiftRight1~13_combout  & ( (!\ula|Mux22~8_combout  & (!\ula|Mux22~7_combout  & ((\ula|Mux22~6_combout ) # (\ula|Add0~44_sumout )))) ) ) # ( !\ula|ShiftRight1~13_combout  & ( (\ula|Add0~44_sumout  & (!\ula|Mux22~8_combout  & 
// (!\ula|Mux22~6_combout  & !\ula|Mux22~7_combout ))) ) )

	.dataa(!\ula|Add0~44_sumout ),
	.datab(!\ula|Mux22~8_combout ),
	.datac(!\ula|Mux22~6_combout ),
	.datad(!\ula|Mux22~7_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~9 .extended_lut = "off";
defparam \ula|Mux22~9 .lut_mask = 64'h400040004C004C00;
defparam \ula|Mux22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N30
cyclonev_lcell_comb \ula|Mux22~10 (
// Equation(s):
// \ula|Mux22~10_combout  = ( \ula|Mux22~4_combout  & ( !\ula|Mux22~9_combout  & ( (!\ula|Mux22~3_combout  & (!\ula|Mux22~2_combout  & ((!\ula|ShiftRight1~12_combout ) # (!\ula|Mux22~0_combout )))) ) ) ) # ( !\ula|Mux22~4_combout  & ( !\ula|Mux22~9_combout  
// & ( (!\ula|ShiftRight1~12_combout ) # (!\ula|Mux22~0_combout ) ) ) )

	.dataa(!\ula|Mux22~3_combout ),
	.datab(!\ula|ShiftRight1~12_combout ),
	.datac(!\ula|Mux22~0_combout ),
	.datad(!\ula|Mux22~2_combout ),
	.datae(!\ula|Mux22~4_combout ),
	.dataf(!\ula|Mux22~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~10 .extended_lut = "off";
defparam \ula|Mux22~10 .lut_mask = 64'hFCFCA80000000000;
defparam \ula|Mux22~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N51
cyclonev_lcell_comb \ula|Mux22~13 (
// Equation(s):
// \ula|Mux22~13_combout  = ( \ula|ShiftRight1~14_combout  & ( \ula|Mux22~10_combout  & ( (!\ula|Mux22~11_combout  & (((\ula|Mux22~12_combout )))) # (\ula|Mux22~11_combout  & ((!\ula|Mux22~12_combout  & ((\ula|ShiftRight0~17_combout ))) # 
// (\ula|Mux22~12_combout  & (\ula|ShiftRight0~18_combout )))) ) ) ) # ( !\ula|ShiftRight1~14_combout  & ( \ula|Mux22~10_combout  & ( (\ula|Mux22~11_combout  & ((!\ula|Mux22~12_combout  & ((\ula|ShiftRight0~17_combout ))) # (\ula|Mux22~12_combout  & 
// (\ula|ShiftRight0~18_combout )))) ) ) ) # ( \ula|ShiftRight1~14_combout  & ( !\ula|Mux22~10_combout  & ( (!\ula|Mux22~11_combout ) # ((!\ula|Mux22~12_combout  & ((\ula|ShiftRight0~17_combout ))) # (\ula|Mux22~12_combout  & (\ula|ShiftRight0~18_combout ))) 
// ) ) ) # ( !\ula|ShiftRight1~14_combout  & ( !\ula|Mux22~10_combout  & ( (!\ula|Mux22~11_combout  & (((!\ula|Mux22~12_combout )))) # (\ula|Mux22~11_combout  & ((!\ula|Mux22~12_combout  & ((\ula|ShiftRight0~17_combout ))) # (\ula|Mux22~12_combout  & 
// (\ula|ShiftRight0~18_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~18_combout ),
	.datab(!\ula|ShiftRight0~17_combout ),
	.datac(!\ula|Mux22~11_combout ),
	.datad(!\ula|Mux22~12_combout ),
	.datae(!\ula|ShiftRight1~14_combout ),
	.dataf(!\ula|Mux22~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~13 .extended_lut = "off";
defparam \ula|Mux22~13 .lut_mask = 64'hF305F3F5030503F5;
defparam \ula|Mux22~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N42
cyclonev_lcell_comb \memToRegMux|Mux9~0 (
// Equation(s):
// \memToRegMux|Mux9~0_combout  = ( \ula|Mux22~13_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # (\ula|Mux22~15_combout ))) ) ) # ( !\ula|Mux22~13_combout  & ( (!\control|Decoder1~0_combout  & (\ula|Mux22~15_combout  & \control|aluOp 
// [3])) ) )

	.dataa(gnd),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\ula|Mux22~15_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux22~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux9~0 .extended_lut = "off";
defparam \memToRegMux|Mux9~0 .lut_mask = 64'h000C000CCC0CCC0C;
defparam \memToRegMux|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N53
dffeas \regmem|regMemory[24][9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][9] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N0
cyclonev_lcell_comb \regmem|Mux54~1 (
// Equation(s):
// \regmem|Mux54~1_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( \regmem|regMemory[27][9]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( 
// \regmem|regMemory[26][9]~q  ) ) ) # ( \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction[22]~DUPLICATE_q  & ( \regmem|regMemory[25][9]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction[22]~DUPLICATE_q  & ( 
// \regmem|regMemory[24][9]~q  ) ) )

	.dataa(!\regmem|regMemory[24][9]~q ),
	.datab(!\regmem|regMemory[25][9]~q ),
	.datac(!\regmem|regMemory[27][9]~q ),
	.datad(!\regmem|regMemory[26][9]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux54~1 .extended_lut = "off";
defparam \regmem|Mux54~1 .lut_mask = 64'h5555333300FF0F0F;
defparam \regmem|Mux54~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N21
cyclonev_lcell_comb \regmem|Mux54~3 (
// Equation(s):
// \regmem|Mux54~3_combout  = ( \regmem|regMemory[29][9]~q  & ( \regmem|regMemory[28][9]~q  & ( (!\intMem|instruction [22]) # ((!\intMem|instruction [21] & (\regmem|regMemory[30][9]~q )) # (\intMem|instruction [21] & ((\regmem|regMemory[31][9]~q )))) ) ) ) # 
// ( !\regmem|regMemory[29][9]~q  & ( \regmem|regMemory[28][9]~q  & ( (!\intMem|instruction [22] & (!\intMem|instruction [21])) # (\intMem|instruction [22] & ((!\intMem|instruction [21] & (\regmem|regMemory[30][9]~q )) # (\intMem|instruction [21] & 
// ((\regmem|regMemory[31][9]~q ))))) ) ) ) # ( \regmem|regMemory[29][9]~q  & ( !\regmem|regMemory[28][9]~q  & ( (!\intMem|instruction [22] & (\intMem|instruction [21])) # (\intMem|instruction [22] & ((!\intMem|instruction [21] & (\regmem|regMemory[30][9]~q 
// )) # (\intMem|instruction [21] & ((\regmem|regMemory[31][9]~q ))))) ) ) ) # ( !\regmem|regMemory[29][9]~q  & ( !\regmem|regMemory[28][9]~q  & ( (\intMem|instruction [22] & ((!\intMem|instruction [21] & (\regmem|regMemory[30][9]~q )) # (\intMem|instruction 
// [21] & ((\regmem|regMemory[31][9]~q ))))) ) ) )

	.dataa(!\intMem|instruction [22]),
	.datab(!\intMem|instruction [21]),
	.datac(!\regmem|regMemory[30][9]~q ),
	.datad(!\regmem|regMemory[31][9]~q ),
	.datae(!\regmem|regMemory[29][9]~q ),
	.dataf(!\regmem|regMemory[28][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux54~3 .extended_lut = "off";
defparam \regmem|Mux54~3 .lut_mask = 64'h041526378C9DAEBF;
defparam \regmem|Mux54~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N51
cyclonev_lcell_comb \regmem|Mux54~0 (
// Equation(s):
// \regmem|Mux54~0_combout  = ( \regmem|regMemory[16][9]~q  & ( \regmem|regMemory[18][9]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q ) # ((!\intMem|instruction [22] & ((\regmem|regMemory[17][9]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[19][9]~q 
// ))) ) ) ) # ( !\regmem|regMemory[16][9]~q  & ( \regmem|regMemory[18][9]~q  & ( (!\intMem|instruction [22] & (((\regmem|regMemory[17][9]~q  & \intMem|instruction[21]~DUPLICATE_q )))) # (\intMem|instruction [22] & (((!\intMem|instruction[21]~DUPLICATE_q )) 
// # (\regmem|regMemory[19][9]~q ))) ) ) ) # ( \regmem|regMemory[16][9]~q  & ( !\regmem|regMemory[18][9]~q  & ( (!\intMem|instruction [22] & (((!\intMem|instruction[21]~DUPLICATE_q ) # (\regmem|regMemory[17][9]~q )))) # (\intMem|instruction [22] & 
// (\regmem|regMemory[19][9]~q  & ((\intMem|instruction[21]~DUPLICATE_q )))) ) ) ) # ( !\regmem|regMemory[16][9]~q  & ( !\regmem|regMemory[18][9]~q  & ( (\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction [22] & ((\regmem|regMemory[17][9]~q ))) # 
// (\intMem|instruction [22] & (\regmem|regMemory[19][9]~q )))) ) ) )

	.dataa(!\regmem|regMemory[19][9]~q ),
	.datab(!\regmem|regMemory[17][9]~q ),
	.datac(!\intMem|instruction [22]),
	.datad(!\intMem|instruction[21]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[16][9]~q ),
	.dataf(!\regmem|regMemory[18][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux54~0 .extended_lut = "off";
defparam \regmem|Mux54~0 .lut_mask = 64'h0035F0350F35FF35;
defparam \regmem|Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N3
cyclonev_lcell_comb \regmem|Mux54~2 (
// Equation(s):
// \regmem|Mux54~2_combout  = ( \intMem|instruction[22]~DUPLICATE_q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[23][9]~q  ) ) ) # ( !\intMem|instruction[22]~DUPLICATE_q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( 
// \regmem|regMemory[21][9]~q  ) ) ) # ( \intMem|instruction[22]~DUPLICATE_q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[22][9]~q  ) ) ) # ( !\intMem|instruction[22]~DUPLICATE_q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( 
// \regmem|regMemory[20][9]~q  ) ) )

	.dataa(!\regmem|regMemory[21][9]~q ),
	.datab(!\regmem|regMemory[20][9]~q ),
	.datac(!\regmem|regMemory[22][9]~q ),
	.datad(!\regmem|regMemory[23][9]~q ),
	.datae(!\intMem|instruction[22]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux54~2 .extended_lut = "off";
defparam \regmem|Mux54~2 .lut_mask = 64'h33330F0F555500FF;
defparam \regmem|Mux54~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N3
cyclonev_lcell_comb \regmem|Mux54~4 (
// Equation(s):
// \regmem|Mux54~4_combout  = ( \regmem|Mux54~0_combout  & ( \regmem|Mux54~2_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q ) # ((!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux54~1_combout )) # (\intMem|instruction[23]~DUPLICATE_q  & 
// ((\regmem|Mux54~3_combout )))) ) ) ) # ( !\regmem|Mux54~0_combout  & ( \regmem|Mux54~2_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (\intMem|instruction[23]~DUPLICATE_q )) # (\intMem|instruction[24]~DUPLICATE_q  & 
// ((!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux54~1_combout )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux54~3_combout ))))) ) ) ) # ( \regmem|Mux54~0_combout  & ( !\regmem|Mux54~2_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q  & 
// (!\intMem|instruction[23]~DUPLICATE_q )) # (\intMem|instruction[24]~DUPLICATE_q  & ((!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux54~1_combout )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux54~3_combout ))))) ) ) ) # ( 
// !\regmem|Mux54~0_combout  & ( !\regmem|Mux54~2_combout  & ( (\intMem|instruction[24]~DUPLICATE_q  & ((!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux54~1_combout )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux54~3_combout ))))) ) ) )

	.dataa(!\intMem|instruction[24]~DUPLICATE_q ),
	.datab(!\intMem|instruction[23]~DUPLICATE_q ),
	.datac(!\regmem|Mux54~1_combout ),
	.datad(!\regmem|Mux54~3_combout ),
	.datae(!\regmem|Mux54~0_combout ),
	.dataf(!\regmem|Mux54~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux54~4 .extended_lut = "off";
defparam \regmem|Mux54~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \regmem|Mux54~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N33
cyclonev_lcell_comb \ula|Add0~48 (
// Equation(s):
// \ula|Add0~48_sumout  = SUM(( \ula|Add0~155_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux53~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux53~4_combout )))) ) + ( \ula|Add0~45  ))
// \ula|Add0~49  = CARRY(( \ula|Add0~155_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux53~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux53~4_combout )))) ) + ( \ula|Add0~45  ))

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux53~4_combout ),
	.datad(!\ula|Add0~155_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux53~9_combout ),
	.datag(gnd),
	.cin(\ula|Add0~45 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~48_sumout ),
	.cout(\ula|Add0~49 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~48 .extended_lut = "off";
defparam \ula|Add0~48 .lut_mask = 64'h0000FB73000000FF;
defparam \ula|Add0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N36
cyclonev_lcell_comb \ula|Add0~58 (
// Equation(s):
// \ula|Add0~58_sumout  = SUM(( \ula|Add0~156_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux52~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux52~4_combout )))) ) + ( \ula|Add0~49  ))
// \ula|Add0~59  = CARRY(( \ula|Add0~156_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux52~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux52~4_combout )))) ) + ( \ula|Add0~49  ))

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux52~4_combout ),
	.datad(!\ula|Add0~156_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux52~9_combout ),
	.datag(gnd),
	.cin(\ula|Add0~49 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~58_sumout ),
	.cout(\ula|Add0~59 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~58 .extended_lut = "off";
defparam \ula|Add0~58 .lut_mask = 64'h0000FB73000000FF;
defparam \ula|Add0~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N39
cyclonev_lcell_comb \ula|ShiftRight0~8 (
// Equation(s):
// \ula|ShiftRight0~8_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [12] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [14] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [13] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [15] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [15]),
	.datab(!\ulaIn1|ulaIn1MuxOut [14]),
	.datac(!\ulaIn1|ulaIn1MuxOut [12]),
	.datad(!\ulaIn1|ulaIn1MuxOut [13]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~8 .extended_lut = "off";
defparam \ula|ShiftRight0~8 .lut_mask = 64'h555500FF33330F0F;
defparam \ula|ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N0
cyclonev_lcell_comb \ula|ShiftRight0~1 (
// Equation(s):
// \ula|ShiftRight0~1_combout  = ( \ulaIn1|ulaIn1MuxOut [19] & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [17]))) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [16])) ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [19] & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [17]))) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [16])) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [19] & ( 
// !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [18]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [19] & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [18] & \ulaIn2|ulaIn2MuxOut[0]~1_combout ) ) 
// ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [18]),
	.datab(!\ulaIn1|ulaIn1MuxOut [16]),
	.datac(!\ulaIn1|ulaIn1MuxOut [17]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [19]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~1 .extended_lut = "off";
defparam \ula|ShiftRight0~1 .lut_mask = 64'h0055FF550F330F33;
defparam \ula|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N24
cyclonev_lcell_comb \ula|Mux19~1 (
// Equation(s):
// \ula|Mux19~1_combout  = ( \ula|ShiftRight0~1_combout  & ( \ula|ShiftRight0~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftRight0~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftRight0~8_combout )))) ) ) ) # ( !\ula|ShiftRight0~1_combout  & ( \ula|ShiftRight0~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftRight0~8_combout )))) ) ) ) # ( \ula|ShiftRight0~1_combout  & ( !\ula|ShiftRight0~0_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftRight0~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftRight0~8_combout  & \ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( 
// !\ula|ShiftRight0~1_combout  & ( !\ula|ShiftRight0~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftRight0~8_combout  & 
// \ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ula|ShiftRight0~8_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ula|ShiftRight0~1_combout ),
	.dataf(!\ula|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux19~1 .extended_lut = "off";
defparam \ula|Mux19~1 .lut_mask = 64'h440344CF770377CF;
defparam \ula|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N3
cyclonev_lcell_comb \ula|ShiftLeft0~39 (
// Equation(s):
// \ula|ShiftLeft0~39_combout  = ( \ula|ShiftLeft0~22_combout  & ( \ula|ShiftLeft0~38_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~21_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~30_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) ) ) # ( !\ula|ShiftLeft0~22_combout  & ( \ula|ShiftLeft0~38_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftLeft0~21_combout  & !\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftLeft0~30_combout ))) ) ) ) # ( \ula|ShiftLeft0~22_combout  & ( !\ula|ShiftLeft0~38_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftLeft0~21_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~30_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) ) # ( !\ula|ShiftLeft0~22_combout  & ( 
// !\ula|ShiftLeft0~38_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~21_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~30_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ula|ShiftLeft0~30_combout ),
	.datac(!\ula|ShiftLeft0~21_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(!\ula|ShiftLeft0~22_combout ),
	.dataf(!\ula|ShiftLeft0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~39 .extended_lut = "off";
defparam \ula|ShiftLeft0~39 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \ula|ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N51
cyclonev_lcell_comb \ula|Mux19~0 (
// Equation(s):
// \ula|Mux19~0_combout  = ( \ula|Mux30~0_combout  & ( \ula|ShiftLeft0~39_combout  & ( (\ula|Mux30~1_combout ) # (\ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( !\ula|Mux30~0_combout  & ( \ula|ShiftLeft0~39_combout  & ( (\ula|Mux30~1_combout  & 
// ((!\ula|ShiftRight0~10_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ula|ShiftRight0~10_combout  & (\ula|ShiftRight0~2_combout )))) ) ) ) # ( \ula|Mux30~0_combout  & ( !\ula|ShiftLeft0~39_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & !\ula|Mux30~1_combout ) ) 
// ) ) # ( !\ula|Mux30~0_combout  & ( !\ula|ShiftLeft0~39_combout  & ( (\ula|Mux30~1_combout  & ((!\ula|ShiftRight0~10_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ula|ShiftRight0~10_combout  & (\ula|ShiftRight0~2_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~2_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|ShiftRight0~10_combout ),
	.datad(!\ula|Mux30~1_combout ),
	.datae(!\ula|Mux30~0_combout ),
	.dataf(!\ula|ShiftLeft0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux19~0 .extended_lut = "off";
defparam \ula|Mux19~0 .lut_mask = 64'h00353300003533FF;
defparam \ula|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N36
cyclonev_lcell_comb \ula|Mux19~2 (
// Equation(s):
// \ula|Mux19~2_combout  = ( \ula|Mux19~1_combout  & ( \ula|Mux19~0_combout  & ( (!\ula|Mux30~5_combout ) # ((!\ula|Mux30~8_combout  & ((\ula|Add0~63_sumout ))) # (\ula|Mux30~8_combout  & (\ula|ShiftRight1~21_combout ))) ) ) ) # ( !\ula|Mux19~1_combout  & ( 
// \ula|Mux19~0_combout  & ( (!\ula|Mux30~5_combout  & (((!\ula|Mux30~8_combout )))) # (\ula|Mux30~5_combout  & ((!\ula|Mux30~8_combout  & ((\ula|Add0~63_sumout ))) # (\ula|Mux30~8_combout  & (\ula|ShiftRight1~21_combout )))) ) ) ) # ( \ula|Mux19~1_combout  
// & ( !\ula|Mux19~0_combout  & ( (!\ula|Mux30~5_combout  & (((\ula|Mux30~8_combout )))) # (\ula|Mux30~5_combout  & ((!\ula|Mux30~8_combout  & ((\ula|Add0~63_sumout ))) # (\ula|Mux30~8_combout  & (\ula|ShiftRight1~21_combout )))) ) ) ) # ( 
// !\ula|Mux19~1_combout  & ( !\ula|Mux19~0_combout  & ( (\ula|Mux30~5_combout  & ((!\ula|Mux30~8_combout  & ((\ula|Add0~63_sumout ))) # (\ula|Mux30~8_combout  & (\ula|ShiftRight1~21_combout )))) ) ) )

	.dataa(!\ula|ShiftRight1~21_combout ),
	.datab(!\ula|Mux30~5_combout ),
	.datac(!\ula|Add0~63_sumout ),
	.datad(!\ula|Mux30~8_combout ),
	.datae(!\ula|Mux19~1_combout ),
	.dataf(!\ula|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux19~2 .extended_lut = "off";
defparam \ula|Mux19~2 .lut_mask = 64'h031103DDCF11CFDD;
defparam \ula|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N36
cyclonev_lcell_comb \memToRegMux|Mux12~0 (
// Equation(s):
// \memToRegMux|Mux12~0_combout  = ( \ula|Mux19~3_combout  & ( \ula|Mux19~2_combout  & ( (!\control|Decoder1~0_combout  & (((!\control|aluOp [3]) # (!\control|aluOp [2])) # (\ula|Mux31~4_combout ))) ) ) ) # ( !\ula|Mux19~3_combout  & ( \ula|Mux19~2_combout  
// & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # ((\ula|Mux31~4_combout  & \control|aluOp [2])))) ) ) ) # ( \ula|Mux19~3_combout  & ( !\ula|Mux19~2_combout  & ( (!\control|Decoder1~0_combout  & (\control|aluOp [3] & ((!\control|aluOp [2]) # 
// (\ula|Mux31~4_combout )))) ) ) ) # ( !\ula|Mux19~3_combout  & ( !\ula|Mux19~2_combout  & ( (\ula|Mux31~4_combout  & (!\control|Decoder1~0_combout  & (\control|aluOp [3] & \control|aluOp [2]))) ) ) )

	.dataa(!\ula|Mux31~4_combout ),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\control|aluOp [2]),
	.datae(!\ula|Mux19~3_combout ),
	.dataf(!\ula|Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux12~0 .extended_lut = "off";
defparam \memToRegMux|Mux12~0 .lut_mask = 64'h00040C04C0C4CCC4;
defparam \memToRegMux|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N53
dffeas \regmem|regMemory[1][12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][12] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N39
cyclonev_lcell_comb \regmem|Mux19~6 (
// Equation(s):
// \regmem|Mux19~6_combout  = ( \intMem|instruction [17] & ( (!\intMem|instruction [16] & ((\regmem|regMemory[2][12]~q ))) # (\intMem|instruction [16] & (\regmem|regMemory[3][12]~q )) ) ) # ( !\intMem|instruction [17] & ( (\regmem|regMemory[1][12]~q  & 
// \intMem|instruction [16]) ) )

	.dataa(!\regmem|regMemory[1][12]~q ),
	.datab(!\intMem|instruction [16]),
	.datac(!\regmem|regMemory[3][12]~q ),
	.datad(!\regmem|regMemory[2][12]~q ),
	.datae(gnd),
	.dataf(!\intMem|instruction [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux19~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux19~6 .extended_lut = "off";
defparam \regmem|Mux19~6 .lut_mask = 64'h1111111103CF03CF;
defparam \regmem|Mux19~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N45
cyclonev_lcell_comb \regmem|Mux19~7 (
// Equation(s):
// \regmem|Mux19~7_combout  = ( \regmem|regMemory[14][12]~q  & ( \regmem|regMemory[13][12]~q  & ( (!\intMem|instruction [16] & (((\intMem|instruction [17]) # (\regmem|regMemory[12][12]~q )))) # (\intMem|instruction [16] & (((!\intMem|instruction [17])) # 
// (\regmem|regMemory[15][12]~q ))) ) ) ) # ( !\regmem|regMemory[14][12]~q  & ( \regmem|regMemory[13][12]~q  & ( (!\intMem|instruction [16] & (((\regmem|regMemory[12][12]~q  & !\intMem|instruction [17])))) # (\intMem|instruction [16] & 
// (((!\intMem|instruction [17])) # (\regmem|regMemory[15][12]~q ))) ) ) ) # ( \regmem|regMemory[14][12]~q  & ( !\regmem|regMemory[13][12]~q  & ( (!\intMem|instruction [16] & (((\intMem|instruction [17]) # (\regmem|regMemory[12][12]~q )))) # 
// (\intMem|instruction [16] & (\regmem|regMemory[15][12]~q  & ((\intMem|instruction [17])))) ) ) ) # ( !\regmem|regMemory[14][12]~q  & ( !\regmem|regMemory[13][12]~q  & ( (!\intMem|instruction [16] & (((\regmem|regMemory[12][12]~q  & !\intMem|instruction 
// [17])))) # (\intMem|instruction [16] & (\regmem|regMemory[15][12]~q  & ((\intMem|instruction [17])))) ) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\regmem|regMemory[15][12]~q ),
	.datac(!\regmem|regMemory[12][12]~q ),
	.datad(!\intMem|instruction [17]),
	.datae(!\regmem|regMemory[14][12]~q ),
	.dataf(!\regmem|regMemory[13][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux19~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux19~7 .extended_lut = "off";
defparam \regmem|Mux19~7 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \regmem|Mux19~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N18
cyclonev_lcell_comb \regmem|Mux19~8 (
// Equation(s):
// \regmem|Mux19~8_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[6][12]~q  & ( (!\intMem|instruction [17] & ((\regmem|regMemory[5][12]~q ))) # (\intMem|instruction [17] & (\regmem|regMemory[7][12]~q )) ) ) ) # ( 
// !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[6][12]~q  & ( (\intMem|instruction [17]) # (\regmem|regMemory[4][12]~q ) ) ) ) # ( \intMem|instruction[16]~DUPLICATE_q  & ( !\regmem|regMemory[6][12]~q  & ( (!\intMem|instruction [17] & 
// ((\regmem|regMemory[5][12]~q ))) # (\intMem|instruction [17] & (\regmem|regMemory[7][12]~q )) ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( !\regmem|regMemory[6][12]~q  & ( (\regmem|regMemory[4][12]~q  & !\intMem|instruction [17]) ) ) )

	.dataa(!\regmem|regMemory[4][12]~q ),
	.datab(!\regmem|regMemory[7][12]~q ),
	.datac(!\regmem|regMemory[5][12]~q ),
	.datad(!\intMem|instruction [17]),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[6][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux19~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux19~8 .extended_lut = "off";
defparam \regmem|Mux19~8 .lut_mask = 64'h55000F3355FF0F33;
defparam \regmem|Mux19~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N33
cyclonev_lcell_comb \regmem|Mux19~5 (
// Equation(s):
// \regmem|Mux19~5_combout  = ( \intMem|instruction [16] & ( \intMem|instruction [17] & ( \regmem|regMemory[11][12]~q  ) ) ) # ( !\intMem|instruction [16] & ( \intMem|instruction [17] & ( \regmem|regMemory[10][12]~q  ) ) ) # ( \intMem|instruction [16] & ( 
// !\intMem|instruction [17] & ( \regmem|regMemory[9][12]~q  ) ) ) # ( !\intMem|instruction [16] & ( !\intMem|instruction [17] & ( \regmem|regMemory[8][12]~q  ) ) )

	.dataa(!\regmem|regMemory[8][12]~q ),
	.datab(!\regmem|regMemory[11][12]~q ),
	.datac(!\regmem|regMemory[10][12]~q ),
	.datad(!\regmem|regMemory[9][12]~q ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\intMem|instruction [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux19~5 .extended_lut = "off";
defparam \regmem|Mux19~5 .lut_mask = 64'h555500FF0F0F3333;
defparam \regmem|Mux19~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N21
cyclonev_lcell_comb \regmem|Mux19~9 (
// Equation(s):
// \regmem|Mux19~9_combout  = ( \regmem|Mux19~8_combout  & ( \regmem|Mux19~5_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|Mux19~6_combout )) # (\intMem|instruction [18]))) # (\intMem|instruction[19]~DUPLICATE_q  & ((!\intMem|instruction 
// [18]) # ((\regmem|Mux19~7_combout )))) ) ) ) # ( !\regmem|Mux19~8_combout  & ( \regmem|Mux19~5_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (!\intMem|instruction [18] & (\regmem|Mux19~6_combout ))) # (\intMem|instruction[19]~DUPLICATE_q  & 
// ((!\intMem|instruction [18]) # ((\regmem|Mux19~7_combout )))) ) ) ) # ( \regmem|Mux19~8_combout  & ( !\regmem|Mux19~5_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|Mux19~6_combout )) # (\intMem|instruction [18]))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (\intMem|instruction [18] & ((\regmem|Mux19~7_combout )))) ) ) ) # ( !\regmem|Mux19~8_combout  & ( !\regmem|Mux19~5_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (!\intMem|instruction [18] & 
// (\regmem|Mux19~6_combout ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\intMem|instruction [18] & ((\regmem|Mux19~7_combout )))) ) ) )

	.dataa(!\intMem|instruction[19]~DUPLICATE_q ),
	.datab(!\intMem|instruction [18]),
	.datac(!\regmem|Mux19~6_combout ),
	.datad(!\regmem|Mux19~7_combout ),
	.datae(!\regmem|Mux19~8_combout ),
	.dataf(!\regmem|Mux19~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux19~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux19~9 .extended_lut = "off";
defparam \regmem|Mux19~9 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \regmem|Mux19~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N18
cyclonev_lcell_comb \regmem|Mux19~1 (
// Equation(s):
// \regmem|Mux19~1_combout  = ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[17][12]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[25][12]~q )) # (\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[29][12]~q ))) ) ) 
// ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[17][12]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q ) # (\regmem|regMemory[21][12]~q ) ) ) ) # ( \intMem|instruction[19]~DUPLICATE_q  & ( !\regmem|regMemory[17][12]~q  & ( 
// (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[25][12]~q )) # (\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[29][12]~q ))) ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( !\regmem|regMemory[17][12]~q  & ( 
// (\regmem|regMemory[21][12]~q  & \intMem|instruction[18]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[25][12]~q ),
	.datab(!\regmem|regMemory[21][12]~q ),
	.datac(!\intMem|instruction[18]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[29][12]~q ),
	.datae(!\intMem|instruction[19]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[17][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux19~1 .extended_lut = "off";
defparam \regmem|Mux19~1 .lut_mask = 64'h0303505FF3F3505F;
defparam \regmem|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N18
cyclonev_lcell_comb \regmem|Mux19~2 (
// Equation(s):
// \regmem|Mux19~2_combout  = ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[26][12]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q ) # (\regmem|regMemory[30][12]~q ) ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[26][12]~q 
//  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[18][12]~q ))) # (\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[22][12]~q )) ) ) ) # ( \intMem|instruction[19]~DUPLICATE_q  & ( !\regmem|regMemory[26][12]~q  & ( 
// (\regmem|regMemory[30][12]~q  & \intMem|instruction[18]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( !\regmem|regMemory[26][12]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[18][12]~q ))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[22][12]~q )) ) ) )

	.dataa(!\regmem|regMemory[22][12]~q ),
	.datab(!\regmem|regMemory[30][12]~q ),
	.datac(!\regmem|regMemory[18][12]~q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[19]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[26][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux19~2 .extended_lut = "off";
defparam \regmem|Mux19~2 .lut_mask = 64'h0F5500330F55FF33;
defparam \regmem|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N9
cyclonev_lcell_comb \regmem|Mux19~0 (
// Equation(s):
// \regmem|Mux19~0_combout  = ( \regmem|regMemory[24][12]~q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q ) # (\regmem|regMemory[28][12]~q ) ) ) ) # ( !\regmem|regMemory[24][12]~q  & ( \intMem|instruction[19]~DUPLICATE_q 
//  & ( (\intMem|instruction[18]~DUPLICATE_q  & \regmem|regMemory[28][12]~q ) ) ) ) # ( \regmem|regMemory[24][12]~q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[16][12]~q )) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[20][12]~q ))) ) ) ) # ( !\regmem|regMemory[24][12]~q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[16][12]~q )) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[20][12]~q ))) ) ) )

	.dataa(!\regmem|regMemory[16][12]~q ),
	.datab(!\regmem|regMemory[20][12]~q ),
	.datac(!\intMem|instruction[18]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[28][12]~q ),
	.datae(!\regmem|regMemory[24][12]~q ),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux19~0 .extended_lut = "off";
defparam \regmem|Mux19~0 .lut_mask = 64'h53535353000FF0FF;
defparam \regmem|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N48
cyclonev_lcell_comb \regmem|Mux19~3 (
// Equation(s):
// \regmem|Mux19~3_combout  = ( \intMem|instruction [19] & ( \regmem|regMemory[19][12]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[27][12]~q ))) # (\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[31][12]~q )) ) ) ) # ( 
// !\intMem|instruction [19] & ( \regmem|regMemory[19][12]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q ) # (\regmem|regMemory[23][12]~q ) ) ) ) # ( \intMem|instruction [19] & ( !\regmem|regMemory[19][12]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & 
// ((\regmem|regMemory[27][12]~q ))) # (\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[31][12]~q )) ) ) ) # ( !\intMem|instruction [19] & ( !\regmem|regMemory[19][12]~q  & ( (\regmem|regMemory[23][12]~q  & \intMem|instruction[18]~DUPLICATE_q ) ) ) 
// )

	.dataa(!\regmem|regMemory[31][12]~q ),
	.datab(!\regmem|regMemory[23][12]~q ),
	.datac(!\regmem|regMemory[27][12]~q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [19]),
	.dataf(!\regmem|regMemory[19][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux19~3 .extended_lut = "off";
defparam \regmem|Mux19~3 .lut_mask = 64'h00330F55FF330F55;
defparam \regmem|Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N27
cyclonev_lcell_comb \regmem|Mux19~4 (
// Equation(s):
// \regmem|Mux19~4_combout  = ( \regmem|Mux19~0_combout  & ( \regmem|Mux19~3_combout  & ( (!\intMem|instruction [16] & (((!\intMem|instruction[17]~DUPLICATE_q ) # (\regmem|Mux19~2_combout )))) # (\intMem|instruction [16] & 
// (((\intMem|instruction[17]~DUPLICATE_q )) # (\regmem|Mux19~1_combout ))) ) ) ) # ( !\regmem|Mux19~0_combout  & ( \regmem|Mux19~3_combout  & ( (!\intMem|instruction [16] & (((\regmem|Mux19~2_combout  & \intMem|instruction[17]~DUPLICATE_q )))) # 
// (\intMem|instruction [16] & (((\intMem|instruction[17]~DUPLICATE_q )) # (\regmem|Mux19~1_combout ))) ) ) ) # ( \regmem|Mux19~0_combout  & ( !\regmem|Mux19~3_combout  & ( (!\intMem|instruction [16] & (((!\intMem|instruction[17]~DUPLICATE_q ) # 
// (\regmem|Mux19~2_combout )))) # (\intMem|instruction [16] & (\regmem|Mux19~1_combout  & ((!\intMem|instruction[17]~DUPLICATE_q )))) ) ) ) # ( !\regmem|Mux19~0_combout  & ( !\regmem|Mux19~3_combout  & ( (!\intMem|instruction [16] & 
// (((\regmem|Mux19~2_combout  & \intMem|instruction[17]~DUPLICATE_q )))) # (\intMem|instruction [16] & (\regmem|Mux19~1_combout  & ((!\intMem|instruction[17]~DUPLICATE_q )))) ) ) )

	.dataa(!\regmem|Mux19~1_combout ),
	.datab(!\intMem|instruction [16]),
	.datac(!\regmem|Mux19~2_combout ),
	.datad(!\intMem|instruction[17]~DUPLICATE_q ),
	.datae(!\regmem|Mux19~0_combout ),
	.dataf(!\regmem|Mux19~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux19~4 .extended_lut = "off";
defparam \regmem|Mux19~4 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \regmem|Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N9
cyclonev_lcell_comb \ulaIn1|Mux12~0 (
// Equation(s):
// \ulaIn1|Mux12~0_combout  = ( \regmem|Mux19~9_combout  & ( \regmem|Mux19~4_combout  & ( ((!\control|in1Mux [1] & !\control|in1Mux [0])) # (\intMem|instruction [12]) ) ) ) # ( !\regmem|Mux19~9_combout  & ( \regmem|Mux19~4_combout  & ( (!\control|in1Mux [1] 
// & ((!\control|in1Mux [0] & ((\intMem|instruction [20]))) # (\control|in1Mux [0] & (\intMem|instruction [12])))) # (\control|in1Mux [1] & (((\intMem|instruction [12])))) ) ) ) # ( \regmem|Mux19~9_combout  & ( !\regmem|Mux19~4_combout  & ( (!\control|in1Mux 
// [1] & ((!\control|in1Mux [0] & ((!\intMem|instruction [20]))) # (\control|in1Mux [0] & (\intMem|instruction [12])))) # (\control|in1Mux [1] & (((\intMem|instruction [12])))) ) ) ) # ( !\regmem|Mux19~9_combout  & ( !\regmem|Mux19~4_combout  & ( 
// (\intMem|instruction [12] & ((\control|in1Mux [0]) # (\control|in1Mux [1]))) ) ) )

	.dataa(!\control|in1Mux [1]),
	.datab(!\control|in1Mux [0]),
	.datac(!\intMem|instruction [12]),
	.datad(!\intMem|instruction [20]),
	.datae(!\regmem|Mux19~9_combout ),
	.dataf(!\regmem|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux12~0 .extended_lut = "off";
defparam \ulaIn1|Mux12~0 .lut_mask = 64'h07078F07078F8F8F;
defparam \ulaIn1|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N36
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[12] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [12] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux12~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux12~0_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [12]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[12] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[12] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \ulaIn1|ulaIn1MuxOut[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N24
cyclonev_lcell_comb \ula|ShiftLeft0~38 (
// Equation(s):
// \ula|ShiftLeft0~38_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [12] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [12]),
	.datab(!\ulaIn1|ulaIn1MuxOut [10]),
	.datac(!\ulaIn1|ulaIn1MuxOut [11]),
	.datad(!\ulaIn1|ulaIn1MuxOut [9]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~38 .extended_lut = "off";
defparam \ula|ShiftLeft0~38 .lut_mask = 64'h00FF0F0F33335555;
defparam \ula|ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N12
cyclonev_lcell_comb \ula|Mux11~12 (
// Equation(s):
// \ula|Mux11~12_combout  = ( \ula|ShiftLeft0~30_combout  & ( \ula|ShiftLeft0~51_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # ((\ula|ShiftLeft0~46_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((\ula|ShiftLeft0~38_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) ) ) ) # ( !\ula|ShiftLeft0~30_combout  & ( \ula|ShiftLeft0~51_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~46_combout 
// )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftLeft0~38_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) ) ) ) # ( \ula|ShiftLeft0~30_combout  & ( !\ula|ShiftLeft0~51_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # ((\ula|ShiftLeft0~46_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~38_combout ))) ) ) ) # ( !\ula|ShiftLeft0~30_combout  & ( 
// !\ula|ShiftLeft0~51_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~46_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~38_combout ))) 
// ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ula|ShiftLeft0~38_combout ),
	.datad(!\ula|ShiftLeft0~46_combout ),
	.datae(!\ula|ShiftLeft0~30_combout ),
	.dataf(!\ula|ShiftLeft0~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~12 .extended_lut = "off";
defparam \ula|Mux11~12 .lut_mask = 64'h04268CAE15379DBF;
defparam \ula|Mux11~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N9
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[20]~11 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[20]~11_combout  = ( \regmem|Mux43~9_combout  & ( \regmem|Mux43~4_combout  & ( !\control|in2Mux~combout  ) ) ) # ( !\regmem|Mux43~9_combout  & ( \regmem|Mux43~4_combout  & ( (\intMem|instruction [25] & !\control|in2Mux~combout ) ) ) ) 
// # ( \regmem|Mux43~9_combout  & ( !\regmem|Mux43~4_combout  & ( (!\intMem|instruction [25] & !\control|in2Mux~combout ) ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction [25]),
	.datac(!\control|in2Mux~combout ),
	.datad(gnd),
	.datae(!\regmem|Mux43~9_combout ),
	.dataf(!\regmem|Mux43~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[20]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[20]~11 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[20]~11 .lut_mask = 64'h0000C0C03030F0F0;
defparam \ulaIn2|ulaIn2MuxOut[20]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N45
cyclonev_lcell_comb \ula|Mux11~14 (
// Equation(s):
// \ula|Mux11~14_combout  = ( \ula|Mux11~8_combout  & ( \ula|Mux8~2_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) ) # ( !\ula|Mux11~8_combout  & ( \ula|Mux8~2_combout  & ( (\ulaIn2|ulaIn2MuxOut[20]~11_combout  & \ula|Add0~51_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [4]),
	.datac(!\ulaIn2|ulaIn2MuxOut[20]~11_combout ),
	.datad(!\ula|Add0~51_combout ),
	.datae(!\ula|Mux11~8_combout ),
	.dataf(!\ula|Mux8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~14 .extended_lut = "off";
defparam \ula|Mux11~14 .lut_mask = 64'h00000000000F3333;
defparam \ula|Mux11~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N18
cyclonev_lcell_comb \ula|Mux11~16 (
// Equation(s):
// \ula|Mux11~16_combout  = ( !\control|aluOp [0] & ( \ulaIn2|ulaIn2MuxOut[20]~11_combout  & ( (!\ulaIn1|ulaIn1MuxOut [20] & (\control|aluOp [1] & \ula|Mux11~10_combout )) ) ) ) # ( \control|aluOp [0] & ( !\ulaIn2|ulaIn2MuxOut[20]~11_combout  & ( 
// (!\ulaIn1|ulaIn1MuxOut [20] & (\control|aluOp [1] & \ula|Mux11~10_combout )) ) ) ) # ( !\control|aluOp [0] & ( !\ulaIn2|ulaIn2MuxOut[20]~11_combout  & ( (\ulaIn1|ulaIn1MuxOut [20] & (\control|aluOp [1] & \ula|Mux11~10_combout )) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [20]),
	.datab(!\control|aluOp [1]),
	.datac(!\ula|Mux11~10_combout ),
	.datad(gnd),
	.datae(!\control|aluOp [0]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[20]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~16 .extended_lut = "off";
defparam \ula|Mux11~16 .lut_mask = 64'h0101020202020000;
defparam \ula|Mux11~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N18
cyclonev_lcell_comb \ula|Mux11~15 (
// Equation(s):
// \ula|Mux11~15_combout  = ( \regmem|Mux43~9_combout  & ( \regmem|Mux43~4_combout  & ( (\control|in2Mux~combout  & !\control|aluOp [0]) ) ) ) # ( !\regmem|Mux43~9_combout  & ( \regmem|Mux43~4_combout  & ( (!\control|aluOp [0] & 
// ((!\intMem|instruction[25]~DUPLICATE_q ) # (\control|in2Mux~combout ))) ) ) ) # ( \regmem|Mux43~9_combout  & ( !\regmem|Mux43~4_combout  & ( (!\control|aluOp [0] & ((\intMem|instruction[25]~DUPLICATE_q ) # (\control|in2Mux~combout ))) ) ) ) # ( 
// !\regmem|Mux43~9_combout  & ( !\regmem|Mux43~4_combout  & ( !\control|aluOp [0] ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\control|aluOp [0]),
	.datad(gnd),
	.datae(!\regmem|Mux43~9_combout ),
	.dataf(!\regmem|Mux43~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~15 .extended_lut = "off";
defparam \ula|Mux11~15 .lut_mask = 64'hF0F07070D0D05050;
defparam \ula|Mux11~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N54
cyclonev_lcell_comb \ula|Mux11~17 (
// Equation(s):
// \ula|Mux11~17_combout  = ( \ula|Mux11~10_combout  & ( (\ulaIn1|ulaIn1MuxOut [20] & !\control|aluOp [1]) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [20]),
	.datac(!\control|aluOp [1]),
	.datad(gnd),
	.datae(!\ula|Mux11~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~17 .extended_lut = "off";
defparam \ula|Mux11~17 .lut_mask = 64'h0000303000003030;
defparam \ula|Mux11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N48
cyclonev_lcell_comb \ula|ShiftRight1~7 (
// Equation(s):
// \ula|ShiftRight1~7_combout  = ( \ula|ShiftRight1~6_combout  & ( \ula|ShiftRight0~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~3_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~2_combout ))) ) ) ) # ( 
// !\ula|ShiftRight1~6_combout  & ( \ula|ShiftRight0~0_combout  & ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  ) ) ) # ( \ula|ShiftRight1~6_combout  & ( !\ula|ShiftRight0~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~3_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~2_combout ))) ) ) )

	.dataa(!\ula|ShiftRight0~3_combout ),
	.datab(gnd),
	.datac(!\ula|ShiftRight0~2_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(!\ula|ShiftRight1~6_combout ),
	.dataf(!\ula|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~7 .extended_lut = "off";
defparam \ula|ShiftRight1~7 .lut_mask = 64'h0000550F00FF550F;
defparam \ula|ShiftRight1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N0
cyclonev_lcell_comb \ula|Mux11~18 (
// Equation(s):
// \ula|Mux11~18_combout  = ( !\ula|Mux8~1_combout  & ( \ula|ShiftRight1~7_combout  & ( (!\ula|Mux11~14_combout  & (!\ula|Mux11~16_combout  & ((!\ula|Mux11~17_combout ) # (\ula|Mux11~15_combout )))) ) ) ) # ( \ula|Mux8~1_combout  & ( 
// !\ula|ShiftRight1~7_combout  & ( (!\ula|Mux11~14_combout  & (!\ula|Mux11~16_combout  & ((!\ula|Mux11~17_combout ) # (\ula|Mux11~15_combout )))) ) ) ) # ( !\ula|Mux8~1_combout  & ( !\ula|ShiftRight1~7_combout  & ( (!\ula|Mux11~14_combout  & 
// (!\ula|Mux11~16_combout  & ((!\ula|Mux11~17_combout ) # (\ula|Mux11~15_combout )))) ) ) )

	.dataa(!\ula|Mux11~14_combout ),
	.datab(!\ula|Mux11~16_combout ),
	.datac(!\ula|Mux11~15_combout ),
	.datad(!\ula|Mux11~17_combout ),
	.datae(!\ula|Mux8~1_combout ),
	.dataf(!\ula|ShiftRight1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~18 .extended_lut = "off";
defparam \ula|Mux11~18 .lut_mask = 64'h8808880888080000;
defparam \ula|Mux11~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N54
cyclonev_lcell_comb \ula|Mux11~19 (
// Equation(s):
// \ula|Mux11~19_combout  = ( \ula|Mux3~2_combout  & ( (!\ula|Mux11~13_combout  & (\ula|Mux11~18_combout  & ((!\ula|Mux3~1_combout ) # (!\ula|Mux11~12_combout )))) ) ) # ( !\ula|Mux3~2_combout  & ( \ula|Mux11~18_combout  ) )

	.dataa(!\ula|Mux11~13_combout ),
	.datab(!\ula|Mux3~1_combout ),
	.datac(!\ula|Mux11~12_combout ),
	.datad(!\ula|Mux11~18_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~19 .extended_lut = "off";
defparam \ula|Mux11~19 .lut_mask = 64'h00FF00FF00A800A8;
defparam \ula|Mux11~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N36
cyclonev_lcell_comb \ula|ShiftRight0~34 (
// Equation(s):
// \ula|ShiftRight0~34_combout  = ( \ula|ShiftRight0~3_combout  & ( \ula|ShiftRight0~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ulaIn1|ulaIn1MuxOut [31]))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~0_combout )))) ) ) ) # ( !\ula|ShiftRight0~3_combout  & ( \ula|ShiftRight0~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ulaIn1|ulaIn1MuxOut 
// [31]))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftRight0~0_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) ) # ( \ula|ShiftRight0~3_combout  & ( !\ula|ShiftRight0~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn1|ulaIn1MuxOut 
// [31] & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~0_combout )))) ) ) ) # ( !\ula|ShiftRight0~3_combout  & ( !\ula|ShiftRight0~2_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn1|ulaIn1MuxOut [31] & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftRight0~0_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ula|ShiftRight0~0_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(!\ula|ShiftRight0~3_combout ),
	.dataf(!\ula|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~34 .extended_lut = "off";
defparam \ula|ShiftRight0~34 .lut_mask = 64'h4403770344CF77CF;
defparam \ula|ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N9
cyclonev_lcell_comb \ula|Mux11~11 (
// Equation(s):
// \ula|Mux11~11_combout  = ( !\ula|Mux11~3_combout  & ( \ula|Add0~99_sumout  & ( (!\control|aluOp [3] & (!\ula|Mux11~2_combout  & ((!\ula|Mux11~9_combout ) # (\ula|ShiftRight0~34_combout )))) ) ) ) # ( !\ula|Mux11~3_combout  & ( !\ula|Add0~99_sumout  & ( 
// (!\control|aluOp [3] & (\ula|Mux11~9_combout  & (!\ula|Mux11~2_combout  & \ula|ShiftRight0~34_combout ))) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux11~9_combout ),
	.datac(!\ula|Mux11~2_combout ),
	.datad(!\ula|ShiftRight0~34_combout ),
	.datae(!\ula|Mux11~3_combout ),
	.dataf(!\ula|Add0~99_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~11 .extended_lut = "off";
defparam \ula|Mux11~11 .lut_mask = 64'h0020000080A00000;
defparam \ula|Mux11~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N21
cyclonev_lcell_comb \memToRegMux|Mux20~0 (
// Equation(s):
// \memToRegMux|Mux20~0_combout  = ( \ula|Mux11~19_combout  & ( \ula|Mux11~11_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux11~19_combout  & ( \ula|Mux11~11_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( \ula|Mux11~19_combout  & ( 
// !\ula|Mux11~11_combout  & ( (\control|aluOp [3] & (\ula|Mux14~0_combout  & (\ula|LessThan0~63_combout  & !\control|Decoder1~0_combout ))) ) ) ) # ( !\ula|Mux11~19_combout  & ( !\ula|Mux11~11_combout  & ( !\control|Decoder1~0_combout  ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux14~0_combout ),
	.datac(!\ula|LessThan0~63_combout ),
	.datad(!\control|Decoder1~0_combout ),
	.datae(!\ula|Mux11~19_combout ),
	.dataf(!\ula|Mux11~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux20~0 .extended_lut = "off";
defparam \memToRegMux|Mux20~0 .lut_mask = 64'hFF000100FF00FF00;
defparam \memToRegMux|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N55
dffeas \regmem|regMemory[24][20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][20] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N48
cyclonev_lcell_comb \regmem|Mux11~0 (
// Equation(s):
// \regmem|Mux11~0_combout  = ( \regmem|regMemory[20][20]~q  & ( \regmem|regMemory[16][20]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q ) # ((!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[24][20]~q )) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((\regmem|regMemory[28][20]~q )))) ) ) ) # ( !\regmem|regMemory[20][20]~q  & ( \regmem|regMemory[16][20]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction[19]~DUPLICATE_q  & 
// ((!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[24][20]~q )) # (\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[28][20]~q ))))) ) ) ) # ( \regmem|regMemory[20][20]~q  & ( !\regmem|regMemory[16][20]~q  & ( 
// (!\intMem|instruction[19]~DUPLICATE_q  & (((\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction[19]~DUPLICATE_q  & ((!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[24][20]~q )) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((\regmem|regMemory[28][20]~q ))))) ) ) ) # ( !\regmem|regMemory[20][20]~q  & ( !\regmem|regMemory[16][20]~q  & ( (\intMem|instruction[19]~DUPLICATE_q  & ((!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[24][20]~q )) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[28][20]~q ))))) ) ) )

	.dataa(!\regmem|regMemory[24][20]~q ),
	.datab(!\intMem|instruction[19]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[28][20]~q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[20][20]~q ),
	.dataf(!\regmem|regMemory[16][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux11~0 .extended_lut = "off";
defparam \regmem|Mux11~0 .lut_mask = 64'h110311CFDD03DDCF;
defparam \regmem|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N36
cyclonev_lcell_comb \regmem|Mux11~3 (
// Equation(s):
// \regmem|Mux11~3_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[31][20]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[27][20]~q  ) ) ) # ( \intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[23][20]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[19][20]~q  ) ) )

	.dataa(!\regmem|regMemory[23][20]~q ),
	.datab(!\regmem|regMemory[27][20]~q ),
	.datac(!\regmem|regMemory[31][20]~q ),
	.datad(!\regmem|regMemory[19][20]~q ),
	.datae(!\intMem|instruction[18]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux11~3 .extended_lut = "off";
defparam \regmem|Mux11~3 .lut_mask = 64'h00FF555533330F0F;
defparam \regmem|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N12
cyclonev_lcell_comb \regmem|Mux11~2 (
// Equation(s):
// \regmem|Mux11~2_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( \regmem|regMemory[26][20]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[22][20]~q )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[30][20]~q ))) ) ) 
// ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( \regmem|regMemory[26][20]~q  & ( (\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[18][20]~q ) ) ) ) # ( \intMem|instruction[18]~DUPLICATE_q  & ( !\regmem|regMemory[26][20]~q  & ( 
// (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[22][20]~q )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[30][20]~q ))) ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( !\regmem|regMemory[26][20]~q  & ( 
// (\regmem|regMemory[18][20]~q  & !\intMem|instruction[19]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[22][20]~q ),
	.datab(!\regmem|regMemory[30][20]~q ),
	.datac(!\regmem|regMemory[18][20]~q ),
	.datad(!\intMem|instruction[19]~DUPLICATE_q ),
	.datae(!\intMem|instruction[18]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[26][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux11~2 .extended_lut = "off";
defparam \regmem|Mux11~2 .lut_mask = 64'h0F0055330FFF5533;
defparam \regmem|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N54
cyclonev_lcell_comb \regmem|Mux11~1 (
// Equation(s):
// \regmem|Mux11~1_combout  = ( \regmem|regMemory[21][20]~q  & ( \regmem|regMemory[17][20]~q  & ( (!\intMem|instruction [19]) # ((!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[25][20]~q )) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((\regmem|regMemory[29][20]~q )))) ) ) ) # ( !\regmem|regMemory[21][20]~q  & ( \regmem|regMemory[17][20]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction [19])) # (\regmem|regMemory[25][20]~q ))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory[29][20]~q  & \intMem|instruction [19])))) ) ) ) # ( \regmem|regMemory[21][20]~q  & ( !\regmem|regMemory[17][20]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[25][20]~q  & 
// ((\intMem|instruction [19])))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction [19]) # (\regmem|regMemory[29][20]~q )))) ) ) ) # ( !\regmem|regMemory[21][20]~q  & ( !\regmem|regMemory[17][20]~q  & ( (\intMem|instruction [19] & 
// ((!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[25][20]~q )) # (\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[29][20]~q ))))) ) ) )

	.dataa(!\regmem|regMemory[25][20]~q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[29][20]~q ),
	.datad(!\intMem|instruction [19]),
	.datae(!\regmem|regMemory[21][20]~q ),
	.dataf(!\regmem|regMemory[17][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux11~1 .extended_lut = "off";
defparam \regmem|Mux11~1 .lut_mask = 64'h00473347CC47FF47;
defparam \regmem|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N36
cyclonev_lcell_comb \regmem|Mux11~4 (
// Equation(s):
// \regmem|Mux11~4_combout  = ( \regmem|Mux11~2_combout  & ( \regmem|Mux11~1_combout  & ( (!\intMem|instruction [16] & (((\regmem|Mux11~0_combout )) # (\intMem|instruction[17]~DUPLICATE_q ))) # (\intMem|instruction [16] & 
// ((!\intMem|instruction[17]~DUPLICATE_q ) # ((\regmem|Mux11~3_combout )))) ) ) ) # ( !\regmem|Mux11~2_combout  & ( \regmem|Mux11~1_combout  & ( (!\intMem|instruction [16] & (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux11~0_combout ))) # 
// (\intMem|instruction [16] & ((!\intMem|instruction[17]~DUPLICATE_q ) # ((\regmem|Mux11~3_combout )))) ) ) ) # ( \regmem|Mux11~2_combout  & ( !\regmem|Mux11~1_combout  & ( (!\intMem|instruction [16] & (((\regmem|Mux11~0_combout )) # 
// (\intMem|instruction[17]~DUPLICATE_q ))) # (\intMem|instruction [16] & (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux11~3_combout )))) ) ) ) # ( !\regmem|Mux11~2_combout  & ( !\regmem|Mux11~1_combout  & ( (!\intMem|instruction [16] & 
// (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux11~0_combout ))) # (\intMem|instruction [16] & (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux11~3_combout )))) ) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\intMem|instruction[17]~DUPLICATE_q ),
	.datac(!\regmem|Mux11~0_combout ),
	.datad(!\regmem|Mux11~3_combout ),
	.datae(!\regmem|Mux11~2_combout ),
	.dataf(!\regmem|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux11~4 .extended_lut = "off";
defparam \regmem|Mux11~4 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \regmem|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N15
cyclonev_lcell_comb \regmem|Mux11~5 (
// Equation(s):
// \regmem|Mux11~5_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[11][20]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( 
// \regmem|regMemory[10][20]~q  ) ) ) # ( \intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[9][20]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( 
// \regmem|regMemory[8][20]~q  ) ) )

	.dataa(!\regmem|regMemory[9][20]~q ),
	.datab(!\regmem|regMemory[8][20]~q ),
	.datac(!\regmem|regMemory[11][20]~q ),
	.datad(!\regmem|regMemory[10][20]~q ),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux11~5 .extended_lut = "off";
defparam \regmem|Mux11~5 .lut_mask = 64'h3333555500FF0F0F;
defparam \regmem|Mux11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N30
cyclonev_lcell_comb \regmem|Mux11~6 (
// Equation(s):
// \regmem|Mux11~6_combout  = ( \regmem|regMemory[1][20]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (\intMem|instruction[16]~DUPLICATE_q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[2][20]~q 
// ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[3][20]~q )))) ) ) # ( !\regmem|regMemory[1][20]~q  & ( (\intMem|instruction[17]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[2][20]~q ))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[3][20]~q )))) ) )

	.dataa(!\intMem|instruction[17]~DUPLICATE_q ),
	.datab(!\intMem|instruction[16]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[3][20]~q ),
	.datad(!\regmem|regMemory[2][20]~q ),
	.datae(gnd),
	.dataf(!\regmem|regMemory[1][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux11~6 .extended_lut = "off";
defparam \regmem|Mux11~6 .lut_mask = 64'h0145014523672367;
defparam \regmem|Mux11~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N9
cyclonev_lcell_comb \regmem|Mux11~7 (
// Equation(s):
// \regmem|Mux11~7_combout  = ( \intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[15][20]~q  ) ) ) # ( !\intMem|instruction [16] & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[14][20]~q  ) ) ) # ( 
// \intMem|instruction [16] & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[13][20]~q  ) ) ) # ( !\intMem|instruction [16] & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[12][20]~q  ) ) )

	.dataa(!\regmem|regMemory[15][20]~q ),
	.datab(!\regmem|regMemory[13][20]~q ),
	.datac(!\regmem|regMemory[14][20]~q ),
	.datad(!\regmem|regMemory[12][20]~q ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux11~7 .extended_lut = "off";
defparam \regmem|Mux11~7 .lut_mask = 64'h00FF33330F0F5555;
defparam \regmem|Mux11~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N39
cyclonev_lcell_comb \regmem|Mux11~8 (
// Equation(s):
// \regmem|Mux11~8_combout  = ( \regmem|regMemory[6][20]~q  & ( \regmem|regMemory[4][20]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q ) # ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[5][20]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & 
// ((\regmem|regMemory[7][20]~q )))) ) ) ) # ( !\regmem|regMemory[6][20]~q  & ( \regmem|regMemory[4][20]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (!\intMem|instruction[17]~DUPLICATE_q )) # (\intMem|instruction[16]~DUPLICATE_q  & 
// ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[5][20]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[7][20]~q ))))) ) ) ) # ( \regmem|regMemory[6][20]~q  & ( !\regmem|regMemory[4][20]~q  & ( 
// (!\intMem|instruction[16]~DUPLICATE_q  & (\intMem|instruction[17]~DUPLICATE_q )) # (\intMem|instruction[16]~DUPLICATE_q  & ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[5][20]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & 
// ((\regmem|regMemory[7][20]~q ))))) ) ) ) # ( !\regmem|regMemory[6][20]~q  & ( !\regmem|regMemory[4][20]~q  & ( (\intMem|instruction[16]~DUPLICATE_q  & ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[5][20]~q )) # 
// (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[7][20]~q ))))) ) ) )

	.dataa(!\intMem|instruction[16]~DUPLICATE_q ),
	.datab(!\intMem|instruction[17]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[5][20]~q ),
	.datad(!\regmem|regMemory[7][20]~q ),
	.datae(!\regmem|regMemory[6][20]~q ),
	.dataf(!\regmem|regMemory[4][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux11~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux11~8 .extended_lut = "off";
defparam \regmem|Mux11~8 .lut_mask = 64'h041526378C9DAEBF;
defparam \regmem|Mux11~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N24
cyclonev_lcell_comb \regmem|Mux11~9 (
// Equation(s):
// \regmem|Mux11~9_combout  = ( \regmem|Mux11~7_combout  & ( \regmem|Mux11~8_combout  & ( ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux11~6_combout ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux11~5_combout ))) # (\intMem|instruction 
// [18]) ) ) ) # ( !\regmem|Mux11~7_combout  & ( \regmem|Mux11~8_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|Mux11~6_combout )) # (\intMem|instruction [18]))) # (\intMem|instruction[19]~DUPLICATE_q  & (!\intMem|instruction [18] & 
// (\regmem|Mux11~5_combout ))) ) ) ) # ( \regmem|Mux11~7_combout  & ( !\regmem|Mux11~8_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (!\intMem|instruction [18] & ((\regmem|Mux11~6_combout )))) # (\intMem|instruction[19]~DUPLICATE_q  & 
// (((\regmem|Mux11~5_combout )) # (\intMem|instruction [18]))) ) ) ) # ( !\regmem|Mux11~7_combout  & ( !\regmem|Mux11~8_combout  & ( (!\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux11~6_combout ))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux11~5_combout )))) ) ) )

	.dataa(!\intMem|instruction[19]~DUPLICATE_q ),
	.datab(!\intMem|instruction [18]),
	.datac(!\regmem|Mux11~5_combout ),
	.datad(!\regmem|Mux11~6_combout ),
	.datae(!\regmem|Mux11~7_combout ),
	.dataf(!\regmem|Mux11~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux11~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux11~9 .extended_lut = "off";
defparam \regmem|Mux11~9 .lut_mask = 64'h048C159D26AE37BF;
defparam \regmem|Mux11~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N21
cyclonev_lcell_comb \ulaIn1|Mux20~0 (
// Equation(s):
// \ulaIn1|Mux20~0_combout  = ( \regmem|Mux11~4_combout  & ( \regmem|Mux11~9_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\intMem|instruction [15]))) ) ) ) # ( !\regmem|Mux11~4_combout  & ( \regmem|Mux11~9_combout  & ( (!\control|in1Mux 
// [1] & ((!\control|in1Mux [0] & ((!\intMem|instruction [20]))) # (\control|in1Mux [0] & (\intMem|instruction [15])))) ) ) ) # ( \regmem|Mux11~4_combout  & ( !\regmem|Mux11~9_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0] & 
// ((\intMem|instruction [20]))) # (\control|in1Mux [0] & (\intMem|instruction [15])))) ) ) ) # ( !\regmem|Mux11~4_combout  & ( !\regmem|Mux11~9_combout  & ( (\intMem|instruction [15] & (\control|in1Mux [0] & !\control|in1Mux [1])) ) ) )

	.dataa(!\intMem|instruction [15]),
	.datab(!\control|in1Mux [0]),
	.datac(!\control|in1Mux [1]),
	.datad(!\intMem|instruction [20]),
	.datae(!\regmem|Mux11~4_combout ),
	.dataf(!\regmem|Mux11~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux20~0 .extended_lut = "off";
defparam \ulaIn1|Mux20~0 .lut_mask = 64'h101010D0D010D0D0;
defparam \ulaIn1|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N48
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[20] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [20] = ( \ulaIn1|Mux20~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [20]) ) ) # ( !\ulaIn1|Mux20~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [20] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [20]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[20] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[20] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[20] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N12
cyclonev_lcell_comb \ula|ShiftRight0~27 (
// Equation(s):
// \ula|ShiftRight0~27_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [22] & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [21])) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [19]))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [22] & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [20]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [22] & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  
// & (\ulaIn1|ulaIn1MuxOut [21])) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [19]))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [22] & ( (\ulaIn1|ulaIn1MuxOut [20] & \ulaIn2|ulaIn2MuxOut[1]~2_combout ) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [20]),
	.datab(!\ulaIn1|ulaIn1MuxOut [21]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [19]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~27 .extended_lut = "off";
defparam \ula|ShiftRight0~27 .lut_mask = 64'h0505303FF5F5303F;
defparam \ula|ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N45
cyclonev_lcell_comb \ula|ShiftRight1~18 (
// Equation(s):
// \ula|ShiftRight1~18_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ula|ShiftRight0~27_combout )) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ula|ShiftRight0~28_combout )) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|ShiftRight0~27_combout ),
	.datad(!\ula|ShiftRight0~28_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~18 .extended_lut = "off";
defparam \ula|ShiftRight1~18 .lut_mask = 64'h0088008808080808;
defparam \ula|ShiftRight1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N6
cyclonev_lcell_comb \ula|ShiftRight0~32 (
// Equation(s):
// \ula|ShiftRight0~32_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [13] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [12] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [14] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [11]),
	.datab(!\ulaIn1|ulaIn1MuxOut [14]),
	.datac(!\ulaIn1|ulaIn1MuxOut [12]),
	.datad(!\ulaIn1|ulaIn1MuxOut [13]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~32 .extended_lut = "off";
defparam \ula|ShiftRight0~32 .lut_mask = 64'h33330F0F00FF5555;
defparam \ula|ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N3
cyclonev_lcell_comb \ula|ShiftRight1~19 (
// Equation(s):
// \ula|ShiftRight1~19_combout  = ( \ula|ShiftRight0~32_combout  & ( (\ula|Mux5~1_combout  & ((\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~33_combout ))) ) ) # ( !\ula|ShiftRight0~32_combout  & ( (\ula|ShiftRight0~33_combout  & 
// (\ula|Mux5~1_combout  & !\ulaIn2|ulaIn2MuxOut[2]~4_combout )) ) )

	.dataa(!\ula|ShiftRight0~33_combout ),
	.datab(gnd),
	.datac(!\ula|Mux5~1_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~19 .extended_lut = "off";
defparam \ula|ShiftRight1~19 .lut_mask = 64'h05000500050F050F;
defparam \ula|ShiftRight1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N42
cyclonev_lcell_comb \ula|Add0~61 (
// Equation(s):
// \ula|Add0~61_combout  = ( \ula|ShiftRight1~19_combout  & ( \ula|Add0~58_sumout  & ( (\ula|ShiftLeft0~15_combout ) # (\control|aluOp [1]) ) ) ) # ( !\ula|ShiftRight1~19_combout  & ( \ula|Add0~58_sumout  & ( ((\ula|ShiftLeft0~15_combout  & 
// ((\ula|ShiftRight1~18_combout ) # (\ula|ShiftRight1~20_combout )))) # (\control|aluOp [1]) ) ) ) # ( \ula|ShiftRight1~19_combout  & ( !\ula|Add0~58_sumout  & ( (!\control|aluOp [1] & \ula|ShiftLeft0~15_combout ) ) ) ) # ( !\ula|ShiftRight1~19_combout  & ( 
// !\ula|Add0~58_sumout  & ( (!\control|aluOp [1] & (\ula|ShiftLeft0~15_combout  & ((\ula|ShiftRight1~18_combout ) # (\ula|ShiftRight1~20_combout )))) ) ) )

	.dataa(!\ula|ShiftRight1~20_combout ),
	.datab(!\control|aluOp [1]),
	.datac(!\ula|ShiftRight1~18_combout ),
	.datad(!\ula|ShiftLeft0~15_combout ),
	.datae(!\ula|ShiftRight1~19_combout ),
	.dataf(!\ula|Add0~58_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~61 .extended_lut = "off";
defparam \ula|Add0~61 .lut_mask = 64'h004C00CC337F33FF;
defparam \ula|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N54
cyclonev_lcell_comb \ula|Add0~55 (
// Equation(s):
// \ula|Add0~55_combout  = ( \ula|ShiftRight0~10_combout  & ( \ula|ShiftLeft0~15_combout  & ( (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ula|ShiftRight0~29_combout  & \ula|Mux5~0_combout )) ) ) ) # ( !\ula|ShiftRight0~10_combout  & ( \ula|ShiftLeft0~15_combout  
// & ( (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux5~0_combout )) ) ) ) # ( \ula|ShiftRight0~10_combout  & ( !\ula|ShiftLeft0~15_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux5~0_combout ) ) ) ) # ( 
// !\ula|ShiftRight0~10_combout  & ( !\ula|ShiftLeft0~15_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux5~0_combout ) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|ShiftRight0~29_combout ),
	.datad(!\ula|Mux5~0_combout ),
	.datae(!\ula|ShiftRight0~10_combout ),
	.dataf(!\ula|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~55 .extended_lut = "off";
defparam \ula|Add0~55 .lut_mask = 64'h0033003300110005;
defparam \ula|Add0~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N48
cyclonev_lcell_comb \ula|Add0~54 (
// Equation(s):
// \ula|Add0~54_combout  = ( \ula|ShiftRight0~32_combout  & ( \ula|ShiftRight0~27_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~28_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~33_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) ) ) # ( !\ula|ShiftRight0~32_combout  & ( \ula|ShiftRight0~27_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~28_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~33_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) ) # ( \ula|ShiftRight0~32_combout  & ( !\ula|ShiftRight0~27_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (((\ula|ShiftRight0~28_combout  & !\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftRight0~33_combout ))) ) ) ) # ( !\ula|ShiftRight0~32_combout  & ( 
// !\ula|ShiftRight0~27_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~28_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~33_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~33_combout ),
	.datab(!\ula|ShiftRight0~28_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(!\ula|ShiftRight0~32_combout ),
	.dataf(!\ula|ShiftRight0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~54 .extended_lut = "off";
defparam \ula|Add0~54 .lut_mask = 64'h3500350F35F035FF;
defparam \ula|Add0~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N48
cyclonev_lcell_comb \ula|Add0~52 (
// Equation(s):
// \ula|Add0~52_combout  = ( \ula|ShiftLeft0~15_combout  & ( (\ula|Add0~51_combout  & (((\ula|ShiftRight1~19_combout ) # (\ula|ShiftRight1~18_combout )) # (\ula|ShiftRight1~20_combout ))) ) )

	.dataa(!\ula|Add0~51_combout ),
	.datab(!\ula|ShiftRight1~20_combout ),
	.datac(!\ula|ShiftRight1~18_combout ),
	.datad(!\ula|ShiftRight1~19_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~52 .extended_lut = "off";
defparam \ula|Add0~52 .lut_mask = 64'h0000000015551555;
defparam \ula|Add0~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N51
cyclonev_lcell_comb \ula|ShiftLeft0~37 (
// Equation(s):
// \ula|ShiftLeft0~37_combout  = ( \ula|ShiftRight1~6_combout  & ( \ula|ShiftLeft0~20_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftLeft0~28_combout ) ) ) ) # ( !\ula|ShiftRight1~6_combout  & ( \ula|ShiftLeft0~20_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftLeft0~36_combout ) ) ) ) # ( \ula|ShiftRight1~6_combout  & ( !\ula|ShiftLeft0~20_combout  & ( (\ula|ShiftLeft0~28_combout  & \ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) ) # ( !\ula|ShiftRight1~6_combout  & ( 
// !\ula|ShiftLeft0~20_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftLeft0~36_combout ) ) ) )

	.dataa(!\ula|ShiftLeft0~28_combout ),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ula|ShiftLeft0~36_combout ),
	.datae(!\ula|ShiftRight1~6_combout ),
	.dataf(!\ula|ShiftLeft0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~37 .extended_lut = "off";
defparam \ula|ShiftLeft0~37 .lut_mask = 64'h000F0505000FF5F5;
defparam \ula|ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N51
cyclonev_lcell_comb \ula|Add0~53 (
// Equation(s):
// \ula|Add0~53_combout  = ( \ula|ShiftLeft0~37_combout  & ( (\ula|Add0~2_combout  & \ula|Mux11~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Add0~2_combout ),
	.datad(!\ula|Mux11~1_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~53 .extended_lut = "off";
defparam \ula|Add0~53 .lut_mask = 64'h00000000000F000F;
defparam \ula|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N42
cyclonev_lcell_comb \ula|Add0~56 (
// Equation(s):
// \ula|Add0~56_combout  = ( !\ula|Add0~52_combout  & ( !\ula|Add0~53_combout  & ( (!\ula|Add0~55_combout  & ((!\ula|Mux11~1_combout ) # ((!\ula|Mux5~0_combout ) # (!\ula|Add0~54_combout )))) ) ) )

	.dataa(!\ula|Mux11~1_combout ),
	.datab(!\ula|Mux5~0_combout ),
	.datac(!\ula|Add0~55_combout ),
	.datad(!\ula|Add0~54_combout ),
	.datae(!\ula|Add0~52_combout ),
	.dataf(!\ula|Add0~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~56 .extended_lut = "off";
defparam \ula|Add0~56 .lut_mask = 64'hF0E0000000000000;
defparam \ula|Add0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N33
cyclonev_lcell_comb \ula|Mux20~0 (
// Equation(s):
// \ula|Mux20~0_combout  = ( \control|aluOp [2] & ( \ula|Mux31~4_combout  & ( (\control|aluOp [3]) # (\ula|Add0~61_combout ) ) ) ) # ( !\control|aluOp [2] & ( \ula|Mux31~4_combout  & ( (!\control|aluOp [3] & ((!\ula|Add0~56_combout ))) # (\control|aluOp [3] 
// & (\ula|Mux31~5_combout )) ) ) ) # ( \control|aluOp [2] & ( !\ula|Mux31~4_combout  & ( (\ula|Add0~61_combout  & !\control|aluOp [3]) ) ) ) # ( !\control|aluOp [2] & ( !\ula|Mux31~4_combout  & ( (!\control|aluOp [3] & ((!\ula|Add0~56_combout ))) # 
// (\control|aluOp [3] & (\ula|Mux31~5_combout )) ) ) )

	.dataa(!\ula|Mux31~5_combout ),
	.datab(!\ula|Add0~61_combout ),
	.datac(!\ula|Add0~56_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\control|aluOp [2]),
	.dataf(!\ula|Mux31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux20~0 .extended_lut = "off";
defparam \ula|Mux20~0 .lut_mask = 64'hF0553300F05533FF;
defparam \ula|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N12
cyclonev_lcell_comb \memToRegMux|Mux11~0 (
// Equation(s):
// \memToRegMux|Mux11~0_combout  = ( \ula|Mux20~0_combout  & ( !\control|Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|Decoder1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux11~0 .extended_lut = "off";
defparam \memToRegMux|Mux11~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \memToRegMux|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N24
cyclonev_lcell_comb \regmem|regMemory[29][11]~feeder (
// Equation(s):
// \regmem|regMemory[29][11]~feeder_combout  = ( \memToRegMux|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[29][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[29][11]~feeder .extended_lut = "off";
defparam \regmem|regMemory[29][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[29][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N26
dffeas \regmem|regMemory[29][11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[29][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][11] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N30
cyclonev_lcell_comb \regmem|Mux20~1 (
// Equation(s):
// \regmem|Mux20~1_combout  = ( \regmem|regMemory[25][11]~q  & ( \regmem|regMemory[21][11]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|regMemory[17][11]~q ) # (\intMem|instruction [18])))) # (\intMem|instruction[19]~DUPLICATE_q  & 
// (((!\intMem|instruction [18])) # (\regmem|regMemory[29][11]~q ))) ) ) ) # ( !\regmem|regMemory[25][11]~q  & ( \regmem|regMemory[21][11]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|regMemory[17][11]~q ) # (\intMem|instruction [18])))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[29][11]~q  & (\intMem|instruction [18]))) ) ) ) # ( \regmem|regMemory[25][11]~q  & ( !\regmem|regMemory[21][11]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18] & 
// \regmem|regMemory[17][11]~q )))) # (\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18])) # (\regmem|regMemory[29][11]~q ))) ) ) ) # ( !\regmem|regMemory[25][11]~q  & ( !\regmem|regMemory[21][11]~q  & ( 
// (!\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18] & \regmem|regMemory[17][11]~q )))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[29][11]~q  & (\intMem|instruction [18]))) ) ) )

	.dataa(!\intMem|instruction[19]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[29][11]~q ),
	.datac(!\intMem|instruction [18]),
	.datad(!\regmem|regMemory[17][11]~q ),
	.datae(!\regmem|regMemory[25][11]~q ),
	.dataf(!\regmem|regMemory[21][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux20~1 .extended_lut = "off";
defparam \regmem|Mux20~1 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \regmem|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N15
cyclonev_lcell_comb \regmem|Mux20~3 (
// Equation(s):
// \regmem|Mux20~3_combout  = ( \regmem|regMemory[27][11]~q  & ( \regmem|regMemory[23][11]~q  & ( (!\intMem|instruction [18] & (((\intMem|instruction[19]~DUPLICATE_q )) # (\regmem|regMemory[19][11]~q ))) # (\intMem|instruction [18] & 
// (((!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[31][11]~q )))) ) ) ) # ( !\regmem|regMemory[27][11]~q  & ( \regmem|regMemory[23][11]~q  & ( (!\intMem|instruction [18] & (\regmem|regMemory[19][11]~q  & ((!\intMem|instruction[19]~DUPLICATE_q 
// )))) # (\intMem|instruction [18] & (((!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[31][11]~q )))) ) ) ) # ( \regmem|regMemory[27][11]~q  & ( !\regmem|regMemory[23][11]~q  & ( (!\intMem|instruction [18] & 
// (((\intMem|instruction[19]~DUPLICATE_q )) # (\regmem|regMemory[19][11]~q ))) # (\intMem|instruction [18] & (((\regmem|regMemory[31][11]~q  & \intMem|instruction[19]~DUPLICATE_q )))) ) ) ) # ( !\regmem|regMemory[27][11]~q  & ( !\regmem|regMemory[23][11]~q  
// & ( (!\intMem|instruction [18] & (\regmem|regMemory[19][11]~q  & ((!\intMem|instruction[19]~DUPLICATE_q )))) # (\intMem|instruction [18] & (((\regmem|regMemory[31][11]~q  & \intMem|instruction[19]~DUPLICATE_q )))) ) ) )

	.dataa(!\regmem|regMemory[19][11]~q ),
	.datab(!\intMem|instruction [18]),
	.datac(!\regmem|regMemory[31][11]~q ),
	.datad(!\intMem|instruction[19]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[27][11]~q ),
	.dataf(!\regmem|regMemory[23][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux20~3 .extended_lut = "off";
defparam \regmem|Mux20~3 .lut_mask = 64'h440344CF770377CF;
defparam \regmem|Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N39
cyclonev_lcell_comb \regmem|Mux20~2 (
// Equation(s):
// \regmem|Mux20~2_combout  = ( \regmem|regMemory[22][11]~q  & ( \regmem|regMemory[26][11]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory[18][11]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & 
// (((!\intMem|instruction[18]~DUPLICATE_q ) # (\regmem|regMemory[30][11]~q )))) ) ) ) # ( !\regmem|regMemory[22][11]~q  & ( \regmem|regMemory[26][11]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[18][11]~q  & 
// ((!\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction[18]~DUPLICATE_q ) # (\regmem|regMemory[30][11]~q )))) ) ) ) # ( \regmem|regMemory[22][11]~q  & ( !\regmem|regMemory[26][11]~q  & ( 
// (!\intMem|instruction[19]~DUPLICATE_q  & (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory[18][11]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|regMemory[30][11]~q  & \intMem|instruction[18]~DUPLICATE_q )))) ) ) ) # ( 
// !\regmem|regMemory[22][11]~q  & ( !\regmem|regMemory[26][11]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[18][11]~q  & ((!\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction[19]~DUPLICATE_q  & 
// (((\regmem|regMemory[30][11]~q  & \intMem|instruction[18]~DUPLICATE_q )))) ) ) )

	.dataa(!\regmem|regMemory[18][11]~q ),
	.datab(!\regmem|regMemory[30][11]~q ),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[22][11]~q ),
	.dataf(!\regmem|regMemory[26][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux20~2 .extended_lut = "off";
defparam \regmem|Mux20~2 .lut_mask = 64'h500350F35F035FF3;
defparam \regmem|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N27
cyclonev_lcell_comb \regmem|Mux20~0 (
// Equation(s):
// \regmem|Mux20~0_combout  = ( \regmem|regMemory[20][11]~q  & ( \intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[28][11]~q ) ) ) ) # ( !\regmem|regMemory[20][11]~q  & ( \intMem|instruction[18]~DUPLICATE_q 
//  & ( (\regmem|regMemory[28][11]~q  & \intMem|instruction[19]~DUPLICATE_q ) ) ) ) # ( \regmem|regMemory[20][11]~q  & ( !\intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[16][11]~q ))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[24][11]~q )) ) ) ) # ( !\regmem|regMemory[20][11]~q  & ( !\intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[16][11]~q ))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[24][11]~q )) ) ) )

	.dataa(!\regmem|regMemory[28][11]~q ),
	.datab(!\intMem|instruction[19]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[24][11]~q ),
	.datad(!\regmem|regMemory[16][11]~q ),
	.datae(!\regmem|regMemory[20][11]~q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux20~0 .extended_lut = "off";
defparam \regmem|Mux20~0 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \regmem|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N21
cyclonev_lcell_comb \regmem|Mux20~4 (
// Equation(s):
// \regmem|Mux20~4_combout  = ( \regmem|Mux20~2_combout  & ( \regmem|Mux20~0_combout  & ( (!\intMem|instruction [16]) # ((!\intMem|instruction [17] & (\regmem|Mux20~1_combout )) # (\intMem|instruction [17] & ((\regmem|Mux20~3_combout )))) ) ) ) # ( 
// !\regmem|Mux20~2_combout  & ( \regmem|Mux20~0_combout  & ( (!\intMem|instruction [16] & (((!\intMem|instruction [17])))) # (\intMem|instruction [16] & ((!\intMem|instruction [17] & (\regmem|Mux20~1_combout )) # (\intMem|instruction [17] & 
// ((\regmem|Mux20~3_combout ))))) ) ) ) # ( \regmem|Mux20~2_combout  & ( !\regmem|Mux20~0_combout  & ( (!\intMem|instruction [16] & (((\intMem|instruction [17])))) # (\intMem|instruction [16] & ((!\intMem|instruction [17] & (\regmem|Mux20~1_combout )) # 
// (\intMem|instruction [17] & ((\regmem|Mux20~3_combout ))))) ) ) ) # ( !\regmem|Mux20~2_combout  & ( !\regmem|Mux20~0_combout  & ( (\intMem|instruction [16] & ((!\intMem|instruction [17] & (\regmem|Mux20~1_combout )) # (\intMem|instruction [17] & 
// ((\regmem|Mux20~3_combout ))))) ) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\regmem|Mux20~1_combout ),
	.datac(!\regmem|Mux20~3_combout ),
	.datad(!\intMem|instruction [17]),
	.datae(!\regmem|Mux20~2_combout ),
	.dataf(!\regmem|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux20~4 .extended_lut = "off";
defparam \regmem|Mux20~4 .lut_mask = 64'h110511AFBB05BBAF;
defparam \regmem|Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N39
cyclonev_lcell_comb \regmem|Mux20~7 (
// Equation(s):
// \regmem|Mux20~7_combout  = ( \intMem|instruction [17] & ( \regmem|regMemory[13][11]~q  & ( (!\intMem|instruction [16] & (\regmem|regMemory[14][11]~q )) # (\intMem|instruction [16] & ((\regmem|regMemory[15][11]~q ))) ) ) ) # ( !\intMem|instruction [17] & ( 
// \regmem|regMemory[13][11]~q  & ( (\regmem|regMemory[12][11]~q ) # (\intMem|instruction [16]) ) ) ) # ( \intMem|instruction [17] & ( !\regmem|regMemory[13][11]~q  & ( (!\intMem|instruction [16] & (\regmem|regMemory[14][11]~q )) # (\intMem|instruction [16] 
// & ((\regmem|regMemory[15][11]~q ))) ) ) ) # ( !\intMem|instruction [17] & ( !\regmem|regMemory[13][11]~q  & ( (!\intMem|instruction [16] & \regmem|regMemory[12][11]~q ) ) ) )

	.dataa(!\regmem|regMemory[14][11]~q ),
	.datab(!\regmem|regMemory[15][11]~q ),
	.datac(!\intMem|instruction [16]),
	.datad(!\regmem|regMemory[12][11]~q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory[13][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux20~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux20~7 .extended_lut = "off";
defparam \regmem|Mux20~7 .lut_mask = 64'h00F053530FFF5353;
defparam \regmem|Mux20~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N3
cyclonev_lcell_comb \regmem|Mux20~8 (
// Equation(s):
// \regmem|Mux20~8_combout  = ( \regmem|regMemory[6][11]~q  & ( \regmem|regMemory[4][11]~q  & ( (!\intMem|instruction [16]) # ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[5][11]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & 
// ((\regmem|regMemory[7][11]~q )))) ) ) ) # ( !\regmem|regMemory[6][11]~q  & ( \regmem|regMemory[4][11]~q  & ( (!\intMem|instruction [16] & (((!\intMem|instruction[17]~DUPLICATE_q )))) # (\intMem|instruction [16] & ((!\intMem|instruction[17]~DUPLICATE_q  & 
// (\regmem|regMemory[5][11]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[7][11]~q ))))) ) ) ) # ( \regmem|regMemory[6][11]~q  & ( !\regmem|regMemory[4][11]~q  & ( (!\intMem|instruction [16] & (((\intMem|instruction[17]~DUPLICATE_q )))) 
// # (\intMem|instruction [16] & ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[5][11]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[7][11]~q ))))) ) ) ) # ( !\regmem|regMemory[6][11]~q  & ( !\regmem|regMemory[4][11]~q  & ( 
// (\intMem|instruction [16] & ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[5][11]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[7][11]~q ))))) ) ) )

	.dataa(!\regmem|regMemory[5][11]~q ),
	.datab(!\intMem|instruction [16]),
	.datac(!\regmem|regMemory[7][11]~q ),
	.datad(!\intMem|instruction[17]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[6][11]~q ),
	.dataf(!\regmem|regMemory[4][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux20~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux20~8 .extended_lut = "off";
defparam \regmem|Mux20~8 .lut_mask = 64'h110311CFDD03DDCF;
defparam \regmem|Mux20~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N24
cyclonev_lcell_comb \regmem|Mux20~6 (
// Equation(s):
// \regmem|Mux20~6_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[2][11]~q )) # (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[3][11]~q ))) ) ) # ( 
// !\intMem|instruction[17]~DUPLICATE_q  & ( (\regmem|regMemory[1][11]~q  & \intMem|instruction[16]~DUPLICATE_q ) ) )

	.dataa(!\regmem|regMemory[2][11]~q ),
	.datab(!\regmem|regMemory[1][11]~q ),
	.datac(!\intMem|instruction[16]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[3][11]~q ),
	.datae(gnd),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux20~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux20~6 .extended_lut = "off";
defparam \regmem|Mux20~6 .lut_mask = 64'h03030303505F505F;
defparam \regmem|Mux20~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N42
cyclonev_lcell_comb \regmem|Mux20~5 (
// Equation(s):
// \regmem|Mux20~5_combout  = ( \regmem|regMemory[10][11]~q  & ( \intMem|instruction [17] & ( (!\intMem|instruction[16]~DUPLICATE_q ) # (\regmem|regMemory[11][11]~q ) ) ) ) # ( !\regmem|regMemory[10][11]~q  & ( \intMem|instruction [17] & ( 
// (\regmem|regMemory[11][11]~q  & \intMem|instruction[16]~DUPLICATE_q ) ) ) ) # ( \regmem|regMemory[10][11]~q  & ( !\intMem|instruction [17] & ( (!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[8][11]~q )) # (\intMem|instruction[16]~DUPLICATE_q  
// & ((\regmem|regMemory[9][11]~q ))) ) ) ) # ( !\regmem|regMemory[10][11]~q  & ( !\intMem|instruction [17] & ( (!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[8][11]~q )) # (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[9][11]~q ))) 
// ) ) )

	.dataa(!\regmem|regMemory[8][11]~q ),
	.datab(!\regmem|regMemory[9][11]~q ),
	.datac(!\regmem|regMemory[11][11]~q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[10][11]~q ),
	.dataf(!\intMem|instruction [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux20~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux20~5 .extended_lut = "off";
defparam \regmem|Mux20~5 .lut_mask = 64'h55335533000FFF0F;
defparam \regmem|Mux20~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N24
cyclonev_lcell_comb \regmem|Mux20~9 (
// Equation(s):
// \regmem|Mux20~9_combout  = ( \regmem|Mux20~6_combout  & ( \regmem|Mux20~5_combout  & ( (!\intMem|instruction [18]) # ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux20~8_combout ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux20~7_combout 
// ))) ) ) ) # ( !\regmem|Mux20~6_combout  & ( \regmem|Mux20~5_combout  & ( (!\intMem|instruction [18] & (\intMem|instruction[19]~DUPLICATE_q )) # (\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux20~8_combout ))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux20~7_combout )))) ) ) ) # ( \regmem|Mux20~6_combout  & ( !\regmem|Mux20~5_combout  & ( (!\intMem|instruction [18] & (!\intMem|instruction[19]~DUPLICATE_q )) # (\intMem|instruction [18] & 
// ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux20~8_combout ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux20~7_combout )))) ) ) ) # ( !\regmem|Mux20~6_combout  & ( !\regmem|Mux20~5_combout  & ( (\intMem|instruction [18] & 
// ((!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux20~8_combout ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux20~7_combout )))) ) ) )

	.dataa(!\intMem|instruction [18]),
	.datab(!\intMem|instruction[19]~DUPLICATE_q ),
	.datac(!\regmem|Mux20~7_combout ),
	.datad(!\regmem|Mux20~8_combout ),
	.datae(!\regmem|Mux20~6_combout ),
	.dataf(!\regmem|Mux20~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux20~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux20~9 .extended_lut = "off";
defparam \regmem|Mux20~9 .lut_mask = 64'h014589CD2367ABEF;
defparam \regmem|Mux20~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N15
cyclonev_lcell_comb \ulaIn1|Mux11~0 (
// Equation(s):
// \ulaIn1|Mux11~0_combout  = ( \regmem|Mux20~4_combout  & ( \regmem|Mux20~9_combout  & ( ((!\control|in1Mux [1] & !\control|in1Mux [0])) # (\intMem|instruction [11]) ) ) ) # ( !\regmem|Mux20~4_combout  & ( \regmem|Mux20~9_combout  & ( (!\control|in1Mux [1] 
// & ((!\control|in1Mux [0] & (!\intMem|instruction [20])) # (\control|in1Mux [0] & ((\intMem|instruction [11]))))) # (\control|in1Mux [1] & (((\intMem|instruction [11])))) ) ) ) # ( \regmem|Mux20~4_combout  & ( !\regmem|Mux20~9_combout  & ( 
// (!\control|in1Mux [1] & ((!\control|in1Mux [0] & (\intMem|instruction [20])) # (\control|in1Mux [0] & ((\intMem|instruction [11]))))) # (\control|in1Mux [1] & (((\intMem|instruction [11])))) ) ) ) # ( !\regmem|Mux20~4_combout  & ( !\regmem|Mux20~9_combout 
//  & ( (\intMem|instruction [11] & ((\control|in1Mux [0]) # (\control|in1Mux [1]))) ) ) )

	.dataa(!\control|in1Mux [1]),
	.datab(!\control|in1Mux [0]),
	.datac(!\intMem|instruction [20]),
	.datad(!\intMem|instruction [11]),
	.datae(!\regmem|Mux20~4_combout ),
	.dataf(!\regmem|Mux20~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux11~0 .extended_lut = "off";
defparam \ulaIn1|Mux11~0 .lut_mask = 64'h0077087F80F788FF;
defparam \ulaIn1|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N42
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[11] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [11] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [11] & ( \ulaIn1|Mux11~0_combout  ) ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) # ( \ulaIn1|Mux32~0_combout  & ( !\ulaIn1|ulaIn1MuxOut [11] & ( 
// \ulaIn1|Mux11~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux11~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ulaIn1|Mux32~0_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[11] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[11] .lut_mask = 64'h00003333FFFF3333;
defparam \ulaIn1|ulaIn1MuxOut[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N14
dffeas \regmem|regMemory[1][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N8
dffeas \regmem|regMemory[3][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N20
dffeas \regmem|regMemory[2][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N9
cyclonev_lcell_comb \regmem|Mux36~8 (
// Equation(s):
// \regmem|Mux36~8_combout  = ( \intMem|instruction[22]~DUPLICATE_q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[3][27]~q  ) ) ) # ( !\intMem|instruction[22]~DUPLICATE_q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( 
// \regmem|regMemory[1][27]~q  ) ) ) # ( \intMem|instruction[22]~DUPLICATE_q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[2][27]~q  ) ) )

	.dataa(!\regmem|regMemory[1][27]~q ),
	.datab(gnd),
	.datac(!\regmem|regMemory[3][27]~q ),
	.datad(!\regmem|regMemory[2][27]~q ),
	.datae(!\intMem|instruction[22]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux36~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux36~8 .extended_lut = "off";
defparam \regmem|Mux36~8 .lut_mask = 64'h000000FF55550F0F;
defparam \regmem|Mux36~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N26
dffeas \regmem|regMemory[10][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N32
dffeas \regmem|regMemory[9][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N14
dffeas \regmem|regMemory[11][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N41
dffeas \regmem|regMemory[8][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N33
cyclonev_lcell_comb \regmem|Mux36~5 (
// Equation(s):
// \regmem|Mux36~5_combout  = ( \intMem|instruction [21] & ( \regmem|regMemory[8][27]~q  & ( (!\intMem|instruction [22] & (\regmem|regMemory[9][27]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[11][27]~q ))) ) ) ) # ( !\intMem|instruction [21] & ( 
// \regmem|regMemory[8][27]~q  & ( (!\intMem|instruction [22]) # (\regmem|regMemory[10][27]~q ) ) ) ) # ( \intMem|instruction [21] & ( !\regmem|regMemory[8][27]~q  & ( (!\intMem|instruction [22] & (\regmem|regMemory[9][27]~q )) # (\intMem|instruction [22] & 
// ((\regmem|regMemory[11][27]~q ))) ) ) ) # ( !\intMem|instruction [21] & ( !\regmem|regMemory[8][27]~q  & ( (\regmem|regMemory[10][27]~q  & \intMem|instruction [22]) ) ) )

	.dataa(!\regmem|regMemory[10][27]~q ),
	.datab(!\regmem|regMemory[9][27]~q ),
	.datac(!\regmem|regMemory[11][27]~q ),
	.datad(!\intMem|instruction [22]),
	.datae(!\intMem|instruction [21]),
	.dataf(!\regmem|regMemory[8][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux36~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux36~5 .extended_lut = "off";
defparam \regmem|Mux36~5 .lut_mask = 64'h0055330FFF55330F;
defparam \regmem|Mux36~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N2
dffeas \regmem|regMemory[14][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N8
dffeas \regmem|regMemory[15][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y10_N42
cyclonev_lcell_comb \regmem|regMemory[12][27]~feeder (
// Equation(s):
// \regmem|regMemory[12][27]~feeder_combout  = ( \memToRegMux|Mux27~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[12][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[12][27]~feeder .extended_lut = "off";
defparam \regmem|regMemory[12][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[12][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y10_N44
dffeas \regmem|regMemory[12][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[12][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N20
dffeas \regmem|regMemory[13][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N21
cyclonev_lcell_comb \regmem|Mux36~6 (
// Equation(s):
// \regmem|Mux36~6_combout  = ( \intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[15][27]~q  ) ) ) # ( !\intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[13][27]~q  ) ) ) # ( 
// \intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[14][27]~q  ) ) ) # ( !\intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[12][27]~q  ) ) )

	.dataa(!\regmem|regMemory[14][27]~q ),
	.datab(!\regmem|regMemory[15][27]~q ),
	.datac(!\regmem|regMemory[12][27]~q ),
	.datad(!\regmem|regMemory[13][27]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux36~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux36~6 .extended_lut = "off";
defparam \regmem|Mux36~6 .lut_mask = 64'h0F0F555500FF3333;
defparam \regmem|Mux36~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N44
dffeas \regmem|regMemory[6][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N14
dffeas \regmem|regMemory[5][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N24
cyclonev_lcell_comb \regmem|regMemory[4][27]~feeder (
// Equation(s):
// \regmem|regMemory[4][27]~feeder_combout  = \memToRegMux|Mux27~0_combout 

	.dataa(!\memToRegMux|Mux27~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[4][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[4][27]~feeder .extended_lut = "off";
defparam \regmem|regMemory[4][27]~feeder .lut_mask = 64'h5555555555555555;
defparam \regmem|regMemory[4][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N25
dffeas \regmem|regMemory[4][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[4][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N23
dffeas \regmem|regMemory[7][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N15
cyclonev_lcell_comb \regmem|Mux36~7 (
// Equation(s):
// \regmem|Mux36~7_combout  = ( \intMem|instruction [22] & ( \intMem|instruction [21] & ( \regmem|regMemory[7][27]~q  ) ) ) # ( !\intMem|instruction [22] & ( \intMem|instruction [21] & ( \regmem|regMemory[5][27]~q  ) ) ) # ( \intMem|instruction [22] & ( 
// !\intMem|instruction [21] & ( \regmem|regMemory[6][27]~q  ) ) ) # ( !\intMem|instruction [22] & ( !\intMem|instruction [21] & ( \regmem|regMemory[4][27]~q  ) ) )

	.dataa(!\regmem|regMemory[6][27]~q ),
	.datab(!\regmem|regMemory[5][27]~q ),
	.datac(!\regmem|regMemory[4][27]~q ),
	.datad(!\regmem|regMemory[7][27]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux36~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux36~7 .extended_lut = "off";
defparam \regmem|Mux36~7 .lut_mask = 64'h0F0F5555333300FF;
defparam \regmem|Mux36~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N12
cyclonev_lcell_comb \regmem|Mux36~9 (
// Equation(s):
// \regmem|Mux36~9_combout  = ( \regmem|Mux36~6_combout  & ( \regmem|Mux36~7_combout  & ( ((!\intMem|instruction [24] & (\regmem|Mux36~8_combout )) # (\intMem|instruction [24] & ((\regmem|Mux36~5_combout )))) # (\intMem|instruction[23]~DUPLICATE_q ) ) ) ) # 
// ( !\regmem|Mux36~6_combout  & ( \regmem|Mux36~7_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((!\intMem|instruction [24] & (\regmem|Mux36~8_combout )) # (\intMem|instruction [24] & ((\regmem|Mux36~5_combout ))))) # 
// (\intMem|instruction[23]~DUPLICATE_q  & (((!\intMem|instruction [24])))) ) ) ) # ( \regmem|Mux36~6_combout  & ( !\regmem|Mux36~7_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((!\intMem|instruction [24] & (\regmem|Mux36~8_combout )) # 
// (\intMem|instruction [24] & ((\regmem|Mux36~5_combout ))))) # (\intMem|instruction[23]~DUPLICATE_q  & (((\intMem|instruction [24])))) ) ) ) # ( !\regmem|Mux36~6_combout  & ( !\regmem|Mux36~7_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & 
// ((!\intMem|instruction [24] & (\regmem|Mux36~8_combout )) # (\intMem|instruction [24] & ((\regmem|Mux36~5_combout ))))) ) ) )

	.dataa(!\intMem|instruction[23]~DUPLICATE_q ),
	.datab(!\regmem|Mux36~8_combout ),
	.datac(!\intMem|instruction [24]),
	.datad(!\regmem|Mux36~5_combout ),
	.datae(!\regmem|Mux36~6_combout ),
	.dataf(!\regmem|Mux36~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux36~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux36~9 .extended_lut = "off";
defparam \regmem|Mux36~9 .lut_mask = 64'h202A252F707A757F;
defparam \regmem|Mux36~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N53
dffeas \regmem|regMemory[17][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N15
cyclonev_lcell_comb \regmem|regMemory[21][27]~feeder (
// Equation(s):
// \regmem|regMemory[21][27]~feeder_combout  = ( \memToRegMux|Mux27~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[21][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[21][27]~feeder .extended_lut = "off";
defparam \regmem|regMemory[21][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[21][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N17
dffeas \regmem|regMemory[21][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[21][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N47
dffeas \regmem|regMemory[29][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N56
dffeas \regmem|regMemory[25][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N57
cyclonev_lcell_comb \regmem|Mux36~1 (
// Equation(s):
// \regmem|Mux36~1_combout  = ( \intMem|instruction[24]~DUPLICATE_q  & ( \intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[29][27]~q  ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( \intMem|instruction[23]~DUPLICATE_q  & ( 
// \regmem|regMemory[21][27]~q  ) ) ) # ( \intMem|instruction[24]~DUPLICATE_q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[25][27]~q  ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( 
// \regmem|regMemory[17][27]~q  ) ) )

	.dataa(!\regmem|regMemory[17][27]~q ),
	.datab(!\regmem|regMemory[21][27]~q ),
	.datac(!\regmem|regMemory[29][27]~q ),
	.datad(!\regmem|regMemory[25][27]~q ),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux36~1 .extended_lut = "off";
defparam \regmem|Mux36~1 .lut_mask = 64'h555500FF33330F0F;
defparam \regmem|Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N14
dffeas \regmem|regMemory[24][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N33
cyclonev_lcell_comb \regmem|regMemory[28][27]~feeder (
// Equation(s):
// \regmem|regMemory[28][27]~feeder_combout  = ( \memToRegMux|Mux27~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[28][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[28][27]~feeder .extended_lut = "off";
defparam \regmem|regMemory[28][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[28][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N35
dffeas \regmem|regMemory[28][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[28][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N59
dffeas \regmem|regMemory[16][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N36
cyclonev_lcell_comb \regmem|regMemory[20][27]~feeder (
// Equation(s):
// \regmem|regMemory[20][27]~feeder_combout  = ( \memToRegMux|Mux27~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[20][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[20][27]~feeder .extended_lut = "off";
defparam \regmem|regMemory[20][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[20][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N37
dffeas \regmem|regMemory[20][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[20][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N15
cyclonev_lcell_comb \regmem|Mux36~0 (
// Equation(s):
// \regmem|Mux36~0_combout  = ( \intMem|instruction [24] & ( \regmem|regMemory[20][27]~q  & ( (!\intMem|instruction [23] & (\regmem|regMemory[24][27]~q )) # (\intMem|instruction [23] & ((\regmem|regMemory[28][27]~q ))) ) ) ) # ( !\intMem|instruction [24] & ( 
// \regmem|regMemory[20][27]~q  & ( (\intMem|instruction [23]) # (\regmem|regMemory[16][27]~q ) ) ) ) # ( \intMem|instruction [24] & ( !\regmem|regMemory[20][27]~q  & ( (!\intMem|instruction [23] & (\regmem|regMemory[24][27]~q )) # (\intMem|instruction [23] 
// & ((\regmem|regMemory[28][27]~q ))) ) ) ) # ( !\intMem|instruction [24] & ( !\regmem|regMemory[20][27]~q  & ( (\regmem|regMemory[16][27]~q  & !\intMem|instruction [23]) ) ) )

	.dataa(!\regmem|regMemory[24][27]~q ),
	.datab(!\regmem|regMemory[28][27]~q ),
	.datac(!\regmem|regMemory[16][27]~q ),
	.datad(!\intMem|instruction [23]),
	.datae(!\intMem|instruction [24]),
	.dataf(!\regmem|regMemory[20][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux36~0 .extended_lut = "off";
defparam \regmem|Mux36~0 .lut_mask = 64'h0F0055330FFF5533;
defparam \regmem|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N55
dffeas \regmem|regMemory[18][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N32
dffeas \regmem|regMemory[30][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N14
dffeas \regmem|regMemory[22][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N50
dffeas \regmem|regMemory[26][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N51
cyclonev_lcell_comb \regmem|Mux36~2 (
// Equation(s):
// \regmem|Mux36~2_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[30][27]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[26][27]~q  ) ) ) # ( \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[22][27]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[18][27]~q  ) ) )

	.dataa(!\regmem|regMemory[18][27]~q ),
	.datab(!\regmem|regMemory[30][27]~q ),
	.datac(!\regmem|regMemory[22][27]~q ),
	.datad(!\regmem|regMemory[26][27]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux36~2 .extended_lut = "off";
defparam \regmem|Mux36~2 .lut_mask = 64'h55550F0F00FF3333;
defparam \regmem|Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N36
cyclonev_lcell_comb \regmem|regMemory[31][27]~feeder (
// Equation(s):
// \regmem|regMemory[31][27]~feeder_combout  = \memToRegMux|Mux27~0_combout 

	.dataa(!\memToRegMux|Mux27~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[31][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[31][27]~feeder .extended_lut = "off";
defparam \regmem|regMemory[31][27]~feeder .lut_mask = 64'h5555555555555555;
defparam \regmem|regMemory[31][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N38
dffeas \regmem|regMemory[31][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[31][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N50
dffeas \regmem|regMemory[23][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N20
dffeas \regmem|regMemory[27][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N21
cyclonev_lcell_comb \regmem|Mux36~3 (
// Equation(s):
// \regmem|Mux36~3_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction [24] & ( \regmem|regMemory[31][27]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction [24] & ( \regmem|regMemory[27][27]~q  ) ) ) # ( 
// \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction [24] & ( \regmem|regMemory[23][27]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction [24] & ( \regmem|regMemory[19][27]~q  ) ) )

	.dataa(!\regmem|regMemory[19][27]~q ),
	.datab(!\regmem|regMemory[31][27]~q ),
	.datac(!\regmem|regMemory[23][27]~q ),
	.datad(!\regmem|regMemory[27][27]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux36~3 .extended_lut = "off";
defparam \regmem|Mux36~3 .lut_mask = 64'h55550F0F00FF3333;
defparam \regmem|Mux36~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N42
cyclonev_lcell_comb \regmem|Mux36~4 (
// Equation(s):
// \regmem|Mux36~4_combout  = ( \regmem|Mux36~2_combout  & ( \regmem|Mux36~3_combout  & ( ((!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux36~0_combout ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux36~1_combout ))) # (\intMem|instruction 
// [22]) ) ) ) # ( !\regmem|Mux36~2_combout  & ( \regmem|Mux36~3_combout  & ( (!\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux36~0_combout ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux36~1_combout )))) # 
// (\intMem|instruction [22] & (((\intMem|instruction[21]~DUPLICATE_q )))) ) ) ) # ( \regmem|Mux36~2_combout  & ( !\regmem|Mux36~3_combout  & ( (!\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux36~0_combout ))) # 
// (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux36~1_combout )))) # (\intMem|instruction [22] & (((!\intMem|instruction[21]~DUPLICATE_q )))) ) ) ) # ( !\regmem|Mux36~2_combout  & ( !\regmem|Mux36~3_combout  & ( (!\intMem|instruction [22] & 
// ((!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux36~0_combout ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux36~1_combout )))) ) ) )

	.dataa(!\intMem|instruction [22]),
	.datab(!\regmem|Mux36~1_combout ),
	.datac(!\regmem|Mux36~0_combout ),
	.datad(!\intMem|instruction[21]~DUPLICATE_q ),
	.datae(!\regmem|Mux36~2_combout ),
	.dataf(!\regmem|Mux36~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux36~4 .extended_lut = "off";
defparam \regmem|Mux36~4 .lut_mask = 64'h0A225F220A775F77;
defparam \regmem|Mux36~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N21
cyclonev_lcell_comb \regmem|Mux36~10 (
// Equation(s):
// \regmem|Mux36~10_combout  = ( \regmem|Mux36~9_combout  & ( \regmem|Mux36~4_combout  ) ) # ( !\regmem|Mux36~9_combout  & ( \regmem|Mux36~4_combout  & ( \intMem|instruction [25] ) ) ) # ( \regmem|Mux36~9_combout  & ( !\regmem|Mux36~4_combout  & ( 
// !\intMem|instruction [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\intMem|instruction [25]),
	.datae(!\regmem|Mux36~9_combout ),
	.dataf(!\regmem|Mux36~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux36~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux36~10 .extended_lut = "off";
defparam \regmem|Mux36~10 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \regmem|Mux36~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N24
cyclonev_lcell_comb \ula|Mux4~5 (
// Equation(s):
// \ula|Mux4~5_combout  = ( !\control|aluOp [2] & ( (!\control|aluOp [0] & ((!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [27] & (!\control|in2Mux~combout  & \regmem|Mux36~10_combout ))) # (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [27] $ 
// (((!\regmem|Mux36~10_combout ) # (\control|in2Mux~combout ))))))) # (\control|aluOp [0] & (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [27] & ((!\regmem|Mux36~10_combout ) # (\control|in2Mux~combout ))))))) ) ) # ( \control|aluOp [2] & ( 
// (\control|aluOp [1] & (!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [11]))) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [11]),
	.datad(!\control|in2Mux~combout ),
	.datae(!\control|aluOp [2]),
	.dataf(!\regmem|Mux36~10_combout ),
	.datag(!\ulaIn1|ulaIn1MuxOut [27]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~5 .extended_lut = "on";
defparam \ula|Mux4~5 .lut_mask = 64'h161604046A160404;
defparam \ula|Mux4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N6
cyclonev_lcell_comb \ula|ShiftLeft0~58 (
// Equation(s):
// \ula|ShiftLeft0~58_combout  = ( \ulaIn1|ulaIn1MuxOut [26] & ( \ulaIn1|ulaIn1MuxOut [27] & ( ((!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [24]))) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [25]))) # 
// (\ulaIn2|ulaIn2MuxOut[1]~2_combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [26] & ( \ulaIn1|ulaIn1MuxOut [27] & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [24]))) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  
// & (\ulaIn1|ulaIn1MuxOut [25])))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (((\ulaIn2|ulaIn2MuxOut[0]~1_combout )))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [26] & ( !\ulaIn1|ulaIn1MuxOut [27] & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [24]))) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [25])))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (((!\ulaIn2|ulaIn2MuxOut[0]~1_combout )))) ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [26] & ( !\ulaIn1|ulaIn1MuxOut [27] & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [24]))) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [25])))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [25]),
	.datab(!\ulaIn1|ulaIn1MuxOut [24]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [26]),
	.dataf(!\ulaIn1|ulaIn1MuxOut [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~58 .extended_lut = "off";
defparam \ula|ShiftLeft0~58 .lut_mask = 64'h30503F50305F3F5F;
defparam \ula|ShiftLeft0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N42
cyclonev_lcell_comb \ula|ShiftLeft0~54 (
// Equation(s):
// \ula|ShiftLeft0~54_combout  = ( \ulaIn1|ulaIn1MuxOut [23] & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (\ulaIn1|ulaIn1MuxOut [21]) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [23] & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & \ulaIn1|ulaIn1MuxOut [21]) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [23] & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [20])) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [22]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [23] & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [20])) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [22]))) ) ) 
// )

	.dataa(!\ulaIn1|ulaIn1MuxOut [20]),
	.datab(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [22]),
	.datad(!\ulaIn1|ulaIn1MuxOut [21]),
	.datae(!\ulaIn1|ulaIn1MuxOut [23]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~54 .extended_lut = "off";
defparam \ula|ShiftLeft0~54 .lut_mask = 64'h4747474700CC33FF;
defparam \ula|ShiftLeft0~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N0
cyclonev_lcell_comb \ula|ShiftLeft0~59 (
// Equation(s):
// \ula|ShiftLeft0~59_combout  = ( \ula|ShiftLeft0~54_combout  & ( \ula|ShiftLeft0~50_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftLeft0~44_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((\ula|ShiftLeft0~58_combout )))) ) ) ) # ( !\ula|ShiftLeft0~54_combout  & ( \ula|ShiftLeft0~50_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftLeft0~44_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~58_combout )))) ) ) ) # ( \ula|ShiftLeft0~54_combout  & ( !\ula|ShiftLeft0~50_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~44_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((\ula|ShiftLeft0~58_combout )))) ) ) ) # ( 
// !\ula|ShiftLeft0~54_combout  & ( !\ula|ShiftLeft0~50_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~44_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// ((\ula|ShiftLeft0~58_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ula|ShiftLeft0~44_combout ),
	.datad(!\ula|ShiftLeft0~58_combout ),
	.datae(!\ula|ShiftLeft0~54_combout ),
	.dataf(!\ula|ShiftLeft0~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~59 .extended_lut = "off";
defparam \ula|ShiftLeft0~59 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \ula|ShiftLeft0~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N18
cyclonev_lcell_comb \ula|Mux4~0 (
// Equation(s):
// \ula|Mux4~0_combout  = ( \ula|ShiftLeft0~37_combout  & ( (!\control|aluOp [1] & (\ula|ShiftLeft0~15_combout  & ((\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (\ula|ShiftLeft0~59_combout )))) ) ) # ( !\ula|ShiftLeft0~37_combout  & ( (!\control|aluOp [1] & 
// (\ula|ShiftLeft0~59_combout  & (\ula|ShiftLeft0~15_combout  & !\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\ula|ShiftLeft0~59_combout ),
	.datac(!\ula|ShiftLeft0~15_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~0 .extended_lut = "off";
defparam \ula|Mux4~0 .lut_mask = 64'h02000200020A020A;
defparam \ula|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N39
cyclonev_lcell_comb \ula|Mux4~1 (
// Equation(s):
// \ula|Mux4~1_combout  = ( \ula|ShiftRight0~10_combout  & ( \ula|Mux11~1_combout  & ( (\control|aluOp [1] & \ula|ShiftRight0~29_combout ) ) ) ) # ( !\ula|ShiftRight0~10_combout  & ( \ula|Mux11~1_combout  & ( (\control|aluOp [1] & \ulaIn1|ulaIn1MuxOut [31]) 
// ) ) ) # ( \ula|ShiftRight0~10_combout  & ( !\ula|Mux11~1_combout  & ( (\control|aluOp [1] & \ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( !\ula|ShiftRight0~10_combout  & ( !\ula|Mux11~1_combout  & ( (\control|aluOp [1] & \ulaIn1|ulaIn1MuxOut [31]) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(gnd),
	.datad(!\ula|ShiftRight0~29_combout ),
	.datae(!\ula|ShiftRight0~10_combout ),
	.dataf(!\ula|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~1 .extended_lut = "off";
defparam \ula|Mux4~1 .lut_mask = 64'h1111111111110055;
defparam \ula|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N51
cyclonev_lcell_comb \ula|Mux4~2 (
// Equation(s):
// \ula|Mux4~2_combout  = ( \ula|ShiftRight1~4_combout  & ( (\ula|Mux30~6_combout  & (\ula|Mux5~1_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~29_combout )))) ) ) # ( !\ula|ShiftRight1~4_combout  & ( (\ula|Mux30~6_combout  & 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|Mux5~1_combout  & \ula|ShiftRight0~29_combout ))) ) )

	.dataa(!\ula|Mux30~6_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ula|Mux5~1_combout ),
	.datad(!\ula|ShiftRight0~29_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~2 .extended_lut = "off";
defparam \ula|Mux4~2 .lut_mask = 64'h0001000104050405;
defparam \ula|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N6
cyclonev_lcell_comb \ula|Mux4~9 (
// Equation(s):
// \ula|Mux4~9_combout  = ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( ((\control|aluOp [1] & (!\control|aluOp [2] & (\ula|ShiftLeft0~59_combout  & \control|aluOp [0])))) # (\ula|Mux4~2_combout ) ) ) # ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( ((\control|aluOp 
// [1] & (!\control|aluOp [2] & (\ula|ShiftLeft0~37_combout  & \control|aluOp [0])))) # (\ula|Mux4~2_combout ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [2]),
	.datac(!\ula|ShiftLeft0~37_combout ),
	.datad(!\control|aluOp [0]),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\ula|Mux4~2_combout ),
	.datag(!\ula|ShiftLeft0~59_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~9 .extended_lut = "on";
defparam \ula|Mux4~9 .lut_mask = 64'h00040004FFFFFFFF;
defparam \ula|Mux4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N30
cyclonev_lcell_comb \ula|Mux4~3 (
// Equation(s):
// \ula|Mux4~3_combout  = ( \control|aluOp [0] & ( \ula|Mux4~9_combout  & ( \ula|ShiftLeft0~15_combout  ) ) ) # ( !\control|aluOp [0] & ( \ula|Mux4~9_combout  & ( ((!\control|aluOp [2] & ((\ula|Mux4~1_combout ) # (\ula|Mux4~0_combout )))) # 
// (\ula|ShiftLeft0~15_combout ) ) ) ) # ( !\control|aluOp [0] & ( !\ula|Mux4~9_combout  & ( (!\control|aluOp [2] & ((\ula|Mux4~1_combout ) # (\ula|Mux4~0_combout ))) ) ) )

	.dataa(!\ula|ShiftLeft0~15_combout ),
	.datab(!\control|aluOp [2]),
	.datac(!\ula|Mux4~0_combout ),
	.datad(!\ula|Mux4~1_combout ),
	.datae(!\control|aluOp [0]),
	.dataf(!\ula|Mux4~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~3 .extended_lut = "off";
defparam \ula|Mux4~3 .lut_mask = 64'h0CCC00005DDD5555;
defparam \ula|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N51
cyclonev_lcell_comb \ula|Add0~172 (
// Equation(s):
// \ula|Add0~172_combout  = ( \ulaIn1|ulaIn1MuxOut [27] & ( !\control|aluOp [0] ) ) # ( !\ulaIn1|ulaIn1MuxOut [27] & ( \control|aluOp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~172 .extended_lut = "off";
defparam \ula|Add0~172 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \ula|Add0~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N24
cyclonev_lcell_comb \ula|Add0~127 (
// Equation(s):
// \ula|Add0~127_sumout  = SUM(( \ula|Add0~172_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux36~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux36~4_combout )))) ) + ( \ula|Add0~124  ))
// \ula|Add0~128  = CARRY(( \ula|Add0~172_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux36~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux36~4_combout )))) ) + ( \ula|Add0~124  ))

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux36~4_combout ),
	.datad(!\ula|Add0~172_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux36~9_combout ),
	.datag(gnd),
	.cin(\ula|Add0~124 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~127_sumout ),
	.cout(\ula|Add0~128 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~127 .extended_lut = "off";
defparam \ula|Add0~127 .lut_mask = 64'h0000FB73000000FF;
defparam \ula|Add0~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N0
cyclonev_lcell_comb \memToRegMux|Mux27~0 (
// Equation(s):
// \memToRegMux|Mux27~0_combout  = ( !\control|aluOp [3] & ( (!\control|Decoder1~0_combout  & ((((\ula|Mux15~1_combout  & \ula|Add0~127_sumout )) # (\ula|Mux4~3_combout )))) ) ) # ( \control|aluOp [3] & ( ((!\control|Decoder1~0_combout  & 
// (((\ula|Mux4~5_combout )) # (\ula|Mux15~0_combout )))) ) )

	.dataa(!\ula|Mux15~1_combout ),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\ula|Mux15~0_combout ),
	.datad(!\ula|Mux4~5_combout ),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux4~3_combout ),
	.datag(!\ula|Add0~127_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux27~0 .extended_lut = "on";
defparam \memToRegMux|Mux27~0 .lut_mask = 64'h04040CCCCCCC0CCC;
defparam \memToRegMux|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y14_N2
dffeas \regmem|regMemory[19][27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][27] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N57
cyclonev_lcell_comb \regmem|Mux4~3 (
// Equation(s):
// \regmem|Mux4~3_combout  = ( \regmem|regMemory[31][27]~q  & ( \regmem|regMemory[27][27]~q  & ( ((!\intMem|instruction [18] & (\regmem|regMemory[19][27]~q )) # (\intMem|instruction [18] & ((\regmem|regMemory[23][27]~q )))) # 
// (\intMem|instruction[19]~DUPLICATE_q ) ) ) ) # ( !\regmem|regMemory[31][27]~q  & ( \regmem|regMemory[27][27]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((!\intMem|instruction [18] & (\regmem|regMemory[19][27]~q )) # (\intMem|instruction [18] & 
// ((\regmem|regMemory[23][27]~q ))))) # (\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18])))) ) ) ) # ( \regmem|regMemory[31][27]~q  & ( !\regmem|regMemory[27][27]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((!\intMem|instruction 
// [18] & (\regmem|regMemory[19][27]~q )) # (\intMem|instruction [18] & ((\regmem|regMemory[23][27]~q ))))) # (\intMem|instruction[19]~DUPLICATE_q  & (((\intMem|instruction [18])))) ) ) ) # ( !\regmem|regMemory[31][27]~q  & ( !\regmem|regMemory[27][27]~q  & 
// ( (!\intMem|instruction[19]~DUPLICATE_q  & ((!\intMem|instruction [18] & (\regmem|regMemory[19][27]~q )) # (\intMem|instruction [18] & ((\regmem|regMemory[23][27]~q ))))) ) ) )

	.dataa(!\regmem|regMemory[19][27]~q ),
	.datab(!\regmem|regMemory[23][27]~q ),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\intMem|instruction [18]),
	.datae(!\regmem|regMemory[31][27]~q ),
	.dataf(!\regmem|regMemory[27][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux4~3 .extended_lut = "off";
defparam \regmem|Mux4~3 .lut_mask = 64'h5030503F5F305F3F;
defparam \regmem|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N30
cyclonev_lcell_comb \regmem|Mux4~1 (
// Equation(s):
// \regmem|Mux4~1_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction [19] & ( \regmem|regMemory[29][27]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction [19] & ( \regmem|regMemory[25][27]~q  ) ) ) # ( 
// \intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction [19] & ( \regmem|regMemory[21][27]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction [19] & ( \regmem|regMemory[17][27]~q  ) ) )

	.dataa(!\regmem|regMemory[21][27]~q ),
	.datab(!\regmem|regMemory[25][27]~q ),
	.datac(!\regmem|regMemory[17][27]~q ),
	.datad(!\regmem|regMemory[29][27]~q ),
	.datae(!\intMem|instruction[18]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux4~1 .extended_lut = "off";
defparam \regmem|Mux4~1 .lut_mask = 64'h0F0F5555333300FF;
defparam \regmem|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N48
cyclonev_lcell_comb \regmem|Mux4~0 (
// Equation(s):
// \regmem|Mux4~0_combout  = ( \intMem|instruction [18] & ( \intMem|instruction [19] & ( \regmem|regMemory[28][27]~q  ) ) ) # ( !\intMem|instruction [18] & ( \intMem|instruction [19] & ( \regmem|regMemory[24][27]~q  ) ) ) # ( \intMem|instruction [18] & ( 
// !\intMem|instruction [19] & ( \regmem|regMemory[20][27]~q  ) ) ) # ( !\intMem|instruction [18] & ( !\intMem|instruction [19] & ( \regmem|regMemory[16][27]~q  ) ) )

	.dataa(!\regmem|regMemory[28][27]~q ),
	.datab(!\regmem|regMemory[20][27]~q ),
	.datac(!\regmem|regMemory[24][27]~q ),
	.datad(!\regmem|regMemory[16][27]~q ),
	.datae(!\intMem|instruction [18]),
	.dataf(!\intMem|instruction [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux4~0 .extended_lut = "off";
defparam \regmem|Mux4~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \regmem|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N33
cyclonev_lcell_comb \regmem|Mux4~2 (
// Equation(s):
// \regmem|Mux4~2_combout  = ( \intMem|instruction [19] & ( \intMem|instruction[18]~DUPLICATE_q  & ( \regmem|regMemory[30][27]~q  ) ) ) # ( !\intMem|instruction [19] & ( \intMem|instruction[18]~DUPLICATE_q  & ( \regmem|regMemory[22][27]~q  ) ) ) # ( 
// \intMem|instruction [19] & ( !\intMem|instruction[18]~DUPLICATE_q  & ( \regmem|regMemory[26][27]~q  ) ) ) # ( !\intMem|instruction [19] & ( !\intMem|instruction[18]~DUPLICATE_q  & ( \regmem|regMemory[18][27]~q  ) ) )

	.dataa(!\regmem|regMemory[26][27]~q ),
	.datab(!\regmem|regMemory[30][27]~q ),
	.datac(!\regmem|regMemory[22][27]~q ),
	.datad(!\regmem|regMemory[18][27]~q ),
	.datae(!\intMem|instruction [19]),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux4~2 .extended_lut = "off";
defparam \regmem|Mux4~2 .lut_mask = 64'h00FF55550F0F3333;
defparam \regmem|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N0
cyclonev_lcell_comb \regmem|Mux4~4 (
// Equation(s):
// \regmem|Mux4~4_combout  = ( \regmem|Mux4~0_combout  & ( \regmem|Mux4~2_combout  & ( (!\intMem|instruction [16]) # ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux4~1_combout ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux4~3_combout ))) 
// ) ) ) # ( !\regmem|Mux4~0_combout  & ( \regmem|Mux4~2_combout  & ( (!\intMem|instruction [16] & (((\intMem|instruction[17]~DUPLICATE_q )))) # (\intMem|instruction [16] & ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux4~1_combout ))) # 
// (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux4~3_combout )))) ) ) ) # ( \regmem|Mux4~0_combout  & ( !\regmem|Mux4~2_combout  & ( (!\intMem|instruction [16] & (((!\intMem|instruction[17]~DUPLICATE_q )))) # (\intMem|instruction [16] & 
// ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux4~1_combout ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux4~3_combout )))) ) ) ) # ( !\regmem|Mux4~0_combout  & ( !\regmem|Mux4~2_combout  & ( (\intMem|instruction [16] & 
// ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux4~1_combout ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux4~3_combout )))) ) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\regmem|Mux4~3_combout ),
	.datac(!\intMem|instruction[17]~DUPLICATE_q ),
	.datad(!\regmem|Mux4~1_combout ),
	.datae(!\regmem|Mux4~0_combout ),
	.dataf(!\regmem|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux4~4 .extended_lut = "off";
defparam \regmem|Mux4~4 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \regmem|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N21
cyclonev_lcell_comb \regmem|Mux4~8 (
// Equation(s):
// \regmem|Mux4~8_combout  = ( \regmem|regMemory[7][27]~q  & ( \regmem|regMemory[5][27]~q  & ( ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[4][27]~q ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[6][27]~q ))) # 
// (\intMem|instruction[16]~DUPLICATE_q ) ) ) ) # ( !\regmem|regMemory[7][27]~q  & ( \regmem|regMemory[5][27]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ) # (\regmem|regMemory[4][27]~q )))) # 
// (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[6][27]~q  & ((!\intMem|instruction[16]~DUPLICATE_q )))) ) ) ) # ( \regmem|regMemory[7][27]~q  & ( !\regmem|regMemory[5][27]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & 
// (((\regmem|regMemory[4][27]~q  & !\intMem|instruction[16]~DUPLICATE_q )))) # (\intMem|instruction[17]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q )) # (\regmem|regMemory[6][27]~q ))) ) ) ) # ( !\regmem|regMemory[7][27]~q  & ( 
// !\regmem|regMemory[5][27]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[4][27]~q ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[6][27]~q )))) ) ) )

	.dataa(!\regmem|regMemory[6][27]~q ),
	.datab(!\intMem|instruction[17]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[4][27]~q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[7][27]~q ),
	.dataf(!\regmem|regMemory[5][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux4~8 .extended_lut = "off";
defparam \regmem|Mux4~8 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \regmem|Mux4~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N15
cyclonev_lcell_comb \regmem|Mux4~5 (
// Equation(s):
// \regmem|Mux4~5_combout  = ( \intMem|instruction [16] & ( \regmem|regMemory[8][27]~q  & ( (!\intMem|instruction [17] & ((\regmem|regMemory[9][27]~q ))) # (\intMem|instruction [17] & (\regmem|regMemory[11][27]~q )) ) ) ) # ( !\intMem|instruction [16] & ( 
// \regmem|regMemory[8][27]~q  & ( (!\intMem|instruction [17]) # (\regmem|regMemory[10][27]~q ) ) ) ) # ( \intMem|instruction [16] & ( !\regmem|regMemory[8][27]~q  & ( (!\intMem|instruction [17] & ((\regmem|regMemory[9][27]~q ))) # (\intMem|instruction [17] 
// & (\regmem|regMemory[11][27]~q )) ) ) ) # ( !\intMem|instruction [16] & ( !\regmem|regMemory[8][27]~q  & ( (\intMem|instruction [17] & \regmem|regMemory[10][27]~q ) ) ) )

	.dataa(!\intMem|instruction [17]),
	.datab(!\regmem|regMemory[11][27]~q ),
	.datac(!\regmem|regMemory[9][27]~q ),
	.datad(!\regmem|regMemory[10][27]~q ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\regmem|regMemory[8][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux4~5 .extended_lut = "off";
defparam \regmem|Mux4~5 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \regmem|Mux4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N54
cyclonev_lcell_comb \regmem|Mux4~6 (
// Equation(s):
// \regmem|Mux4~6_combout  = ( \regmem|regMemory[3][27]~q  & ( (!\intMem|instruction [16] & (\regmem|regMemory[2][27]~q  & ((\intMem|instruction [17])))) # (\intMem|instruction [16] & (((\intMem|instruction [17]) # (\regmem|regMemory[1][27]~q )))) ) ) # ( 
// !\regmem|regMemory[3][27]~q  & ( (!\intMem|instruction [16] & (\regmem|regMemory[2][27]~q  & ((\intMem|instruction [17])))) # (\intMem|instruction [16] & (((\regmem|regMemory[1][27]~q  & !\intMem|instruction [17])))) ) )

	.dataa(!\regmem|regMemory[2][27]~q ),
	.datab(!\intMem|instruction [16]),
	.datac(!\regmem|regMemory[1][27]~q ),
	.datad(!\intMem|instruction [17]),
	.datae(gnd),
	.dataf(!\regmem|regMemory[3][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux4~6 .extended_lut = "off";
defparam \regmem|Mux4~6 .lut_mask = 64'h0344034403770377;
defparam \regmem|Mux4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N27
cyclonev_lcell_comb \regmem|Mux4~7 (
// Equation(s):
// \regmem|Mux4~7_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[15][27]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[13][27]~q  ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[14][27]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[12][27]~q  ) ) )

	.dataa(!\regmem|regMemory[13][27]~q ),
	.datab(!\regmem|regMemory[12][27]~q ),
	.datac(!\regmem|regMemory[15][27]~q ),
	.datad(!\regmem|regMemory[14][27]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux4~7 .extended_lut = "off";
defparam \regmem|Mux4~7 .lut_mask = 64'h333300FF55550F0F;
defparam \regmem|Mux4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N48
cyclonev_lcell_comb \regmem|Mux4~9 (
// Equation(s):
// \regmem|Mux4~9_combout  = ( \regmem|Mux4~6_combout  & ( \regmem|Mux4~7_combout  & ( (!\intMem|instruction [18] & (((!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|Mux4~5_combout )))) # (\intMem|instruction [18] & (((\intMem|instruction[19]~DUPLICATE_q 
// )) # (\regmem|Mux4~8_combout ))) ) ) ) # ( !\regmem|Mux4~6_combout  & ( \regmem|Mux4~7_combout  & ( (!\intMem|instruction [18] & (((\intMem|instruction[19]~DUPLICATE_q  & \regmem|Mux4~5_combout )))) # (\intMem|instruction [18] & 
// (((\intMem|instruction[19]~DUPLICATE_q )) # (\regmem|Mux4~8_combout ))) ) ) ) # ( \regmem|Mux4~6_combout  & ( !\regmem|Mux4~7_combout  & ( (!\intMem|instruction [18] & (((!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|Mux4~5_combout )))) # 
// (\intMem|instruction [18] & (\regmem|Mux4~8_combout  & (!\intMem|instruction[19]~DUPLICATE_q ))) ) ) ) # ( !\regmem|Mux4~6_combout  & ( !\regmem|Mux4~7_combout  & ( (!\intMem|instruction [18] & (((\intMem|instruction[19]~DUPLICATE_q  & 
// \regmem|Mux4~5_combout )))) # (\intMem|instruction [18] & (\regmem|Mux4~8_combout  & (!\intMem|instruction[19]~DUPLICATE_q ))) ) ) )

	.dataa(!\intMem|instruction [18]),
	.datab(!\regmem|Mux4~8_combout ),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\regmem|Mux4~5_combout ),
	.datae(!\regmem|Mux4~6_combout ),
	.dataf(!\regmem|Mux4~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux4~9 .extended_lut = "off";
defparam \regmem|Mux4~9 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \regmem|Mux4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N39
cyclonev_lcell_comb \ulaIn1|Mux27~0 (
// Equation(s):
// \ulaIn1|Mux27~0_combout  = ( \regmem|Mux4~4_combout  & ( \regmem|Mux4~9_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\intMem|instruction [15]))) ) ) ) # ( !\regmem|Mux4~4_combout  & ( \regmem|Mux4~9_combout  & ( (!\control|in1Mux [1] & 
// ((!\control|in1Mux [0] & (!\intMem|instruction [20])) # (\control|in1Mux [0] & ((\intMem|instruction [15]))))) ) ) ) # ( \regmem|Mux4~4_combout  & ( !\regmem|Mux4~9_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0] & (\intMem|instruction [20])) 
// # (\control|in1Mux [0] & ((\intMem|instruction [15]))))) ) ) ) # ( !\regmem|Mux4~4_combout  & ( !\regmem|Mux4~9_combout  & ( (\control|in1Mux [0] & (!\control|in1Mux [1] & \intMem|instruction [15])) ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(!\control|in1Mux [0]),
	.datac(!\control|in1Mux [1]),
	.datad(!\intMem|instruction [15]),
	.datae(!\regmem|Mux4~4_combout ),
	.dataf(!\regmem|Mux4~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux27~0 .extended_lut = "off";
defparam \ulaIn1|Mux27~0 .lut_mask = 64'h0030407080B0C0F0;
defparam \ulaIn1|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N6
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[27] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [27] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux27~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux27~0_combout  & ( \ulaIn1|ulaIn1MuxOut [27] ) ) ) # ( !\ulaIn1|Mux32~0_combout  & ( !\ulaIn1|Mux27~0_combout  & ( 
// \ulaIn1|ulaIn1MuxOut [27] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [27]),
	.datae(!\ulaIn1|Mux32~0_combout ),
	.dataf(!\ulaIn1|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[27] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[27] .lut_mask = 64'h00FF000000FFFFFF;
defparam \ulaIn1|ulaIn1MuxOut[27] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N3
cyclonev_lcell_comb \ula|ShiftRight0~12 (
// Equation(s):
// \ula|ShiftRight0~12_combout  = ( \ulaIn1|ulaIn1MuxOut [25] & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (\ulaIn2|ulaIn2MuxOut[0]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [26]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [25] & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [26] & !\ulaIn2|ulaIn2MuxOut[0]~1_combout ) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [25] & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [28])) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [27]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [25] & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [28])) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [27]))) ) ) 
// )

	.dataa(!\ulaIn1|ulaIn1MuxOut [28]),
	.datab(!\ulaIn1|ulaIn1MuxOut [27]),
	.datac(!\ulaIn1|ulaIn1MuxOut [26]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [25]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~12 .extended_lut = "off";
defparam \ula|ShiftRight0~12 .lut_mask = 64'h553355330F000FFF;
defparam \ula|ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N3
cyclonev_lcell_comb \ula|ShiftRight1~8 (
// Equation(s):
// \ula|ShiftRight1~8_combout  = ( \ula|ShiftRight1~6_combout  & ( \ula|ShiftRight0~13_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~12_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight1~0_combout ))) ) ) ) # ( 
// !\ula|ShiftRight1~6_combout  & ( \ula|ShiftRight0~13_combout  & ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  ) ) ) # ( \ula|ShiftRight1~6_combout  & ( !\ula|ShiftRight0~13_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~12_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight1~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ula|ShiftRight0~12_combout ),
	.datad(!\ula|ShiftRight1~0_combout ),
	.datae(!\ula|ShiftRight1~6_combout ),
	.dataf(!\ula|ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~8 .extended_lut = "off";
defparam \ula|ShiftRight1~8 .lut_mask = 64'h00000C3F33330C3F;
defparam \ula|ShiftRight1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N27
cyclonev_lcell_comb \ula|Add0~150 (
// Equation(s):
// \ula|Add0~150_combout  = ( \ulaIn1|ulaIn1MuxOut [5] & ( !\control|aluOp [0] ) ) # ( !\ulaIn1|ulaIn1MuxOut [5] & ( \control|aluOp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~150 .extended_lut = "off";
defparam \ula|Add0~150 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \ula|Add0~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N39
cyclonev_lcell_comb \ula|Add0~16 (
// Equation(s):
// \ula|Add0~16_sumout  = SUM(( (!\control|in2Mux~combout  & ((\regmem|Mux61~11_combout ))) # (\control|in2Mux~combout  & (\intMem|instruction [8])) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [2]) ) + ( \ula|Add0~13  ))
// \ula|Add0~17  = CARRY(( (!\control|in2Mux~combout  & ((\regmem|Mux61~11_combout ))) # (\control|in2Mux~combout  & (\intMem|instruction [8])) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [2]) ) + ( \ula|Add0~13  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\intMem|instruction [8]),
	.datad(!\regmem|Mux61~11_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [2]),
	.datag(gnd),
	.cin(\ula|Add0~13 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~16_sumout ),
	.cout(\ula|Add0~17 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~16 .extended_lut = "off";
defparam \ula|Add0~16 .lut_mask = 64'h0000AA55000003CF;
defparam \ula|Add0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N42
cyclonev_lcell_comb \ula|Add0~20 (
// Equation(s):
// \ula|Add0~20_sumout  = SUM(( (!\control|in2Mux~combout  & ((\regmem|Mux60~11_combout ))) # (\control|in2Mux~combout  & (\intMem|instruction [8])) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [3]) ) + ( \ula|Add0~17  ))
// \ula|Add0~21  = CARRY(( (!\control|in2Mux~combout  & ((\regmem|Mux60~11_combout ))) # (\control|in2Mux~combout  & (\intMem|instruction [8])) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [3]) ) + ( \ula|Add0~17  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\intMem|instruction [8]),
	.datad(!\regmem|Mux60~11_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [3]),
	.datag(gnd),
	.cin(\ula|Add0~17 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~20_sumout ),
	.cout(\ula|Add0~21 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~20 .extended_lut = "off";
defparam \ula|Add0~20 .lut_mask = 64'h0000AA55000003CF;
defparam \ula|Add0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N45
cyclonev_lcell_comb \ula|Add0~24 (
// Equation(s):
// \ula|Add0~24_sumout  = SUM(( (!\control|in2Mux~combout  & ((\regmem|Mux59~11_combout ))) # (\control|in2Mux~combout  & (\intMem|instruction [10])) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [4]) ) + ( \ula|Add0~21  ))
// \ula|Add0~25  = CARRY(( (!\control|in2Mux~combout  & ((\regmem|Mux59~11_combout ))) # (\control|in2Mux~combout  & (\intMem|instruction [10])) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [4]) ) + ( \ula|Add0~21  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\intMem|instruction [10]),
	.datad(!\regmem|Mux59~11_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [4]),
	.datag(gnd),
	.cin(\ula|Add0~21 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~24_sumout ),
	.cout(\ula|Add0~25 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~24 .extended_lut = "off";
defparam \ula|Add0~24 .lut_mask = 64'h0000AA55000003CF;
defparam \ula|Add0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N48
cyclonev_lcell_comb \ula|Add0~28 (
// Equation(s):
// \ula|Add0~28_sumout  = SUM(( \ula|Add0~150_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux58~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux58~4_combout )))) ) + ( \ula|Add0~25  ))
// \ula|Add0~29  = CARRY(( \ula|Add0~150_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux58~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux58~4_combout )))) ) + ( \ula|Add0~25  ))

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux58~4_combout ),
	.datad(!\ula|Add0~150_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux58~9_combout ),
	.datag(gnd),
	.cin(\ula|Add0~25 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~28_sumout ),
	.cout(\ula|Add0~29 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~28 .extended_lut = "off";
defparam \ula|Add0~28 .lut_mask = 64'h0000FB73000000FF;
defparam \ula|Add0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N15
cyclonev_lcell_comb \ula|ShiftLeft0~25 (
// Equation(s):
// \ula|ShiftLeft0~25_combout  = ( \ula|ShiftLeft0~18_combout  & ( \ula|ShiftLeft0~24_combout  & ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  ) ) ) # ( !\ula|ShiftLeft0~18_combout  & ( \ula|ShiftLeft0~24_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// \ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) ) # ( \ula|ShiftLeft0~18_combout  & ( !\ula|ShiftLeft0~24_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ula|ShiftLeft0~18_combout ),
	.dataf(!\ula|ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~25 .extended_lut = "off";
defparam \ula|ShiftLeft0~25 .lut_mask = 64'h000000F0000F00FF;
defparam \ula|ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N51
cyclonev_lcell_comb \ula|ShiftRight0~35 (
// Equation(s):
// \ula|ShiftRight0~35_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \ula|ShiftRight0~13_combout  & ( (\ula|ShiftRight0~12_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \ula|ShiftRight0~13_combout  & 
// ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~11_combout )) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( !\ula|ShiftRight0~13_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ula|ShiftRight0~12_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( !\ula|ShiftRight0~13_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~11_combout )) ) ) )

	.dataa(!\ula|ShiftRight0~11_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ula|ShiftRight0~12_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.dataf(!\ula|ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~35 .extended_lut = "off";
defparam \ula|ShiftRight0~35 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \ula|ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N36
cyclonev_lcell_comb \ula|Mux26~0 (
// Equation(s):
// \ula|Mux26~0_combout  = ( \ula|Mux30~1_combout  & ( (!\ula|Mux30~0_combout  & ((\ula|ShiftRight0~35_combout ))) # (\ula|Mux30~0_combout  & (\ula|ShiftLeft0~25_combout )) ) ) # ( !\ula|Mux30~1_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux30~0_combout 
// ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ula|ShiftLeft0~25_combout ),
	.datac(!\ula|ShiftRight0~35_combout ),
	.datad(!\ula|Mux30~0_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux26~0 .extended_lut = "off";
defparam \ula|Mux26~0 .lut_mask = 64'h005500550F330F33;
defparam \ula|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N36
cyclonev_lcell_comb \ula|Mux26~1 (
// Equation(s):
// \ula|Mux26~1_combout  = ( \ula|ShiftRight0~18_combout  & ( \ula|ShiftRight0~16_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~14_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~17_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) ) ) # ( !\ula|ShiftRight0~18_combout  & ( \ula|ShiftRight0~16_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~14_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftRight0~17_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout ))) ) ) ) # ( \ula|ShiftRight0~18_combout  & ( !\ula|ShiftRight0~16_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (((\ula|ShiftRight0~14_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~17_combout ))) ) ) ) # ( !\ula|ShiftRight0~18_combout  & ( 
// !\ula|ShiftRight0~16_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~14_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~17_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ula|ShiftRight0~17_combout ),
	.datad(!\ula|ShiftRight0~14_combout ),
	.datae(!\ula|ShiftRight0~18_combout ),
	.dataf(!\ula|ShiftRight0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux26~1 .extended_lut = "off";
defparam \ula|Mux26~1 .lut_mask = 64'h048C26AE159D37BF;
defparam \ula|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N21
cyclonev_lcell_comb \ula|Mux26~2 (
// Equation(s):
// \ula|Mux26~2_combout  = ( \ula|Mux26~0_combout  & ( \ula|Mux26~1_combout  & ( (!\ula|Mux30~5_combout ) # ((!\ula|Mux30~8_combout  & ((\ula|Add0~28_sumout ))) # (\ula|Mux30~8_combout  & (\ula|ShiftRight1~8_combout ))) ) ) ) # ( !\ula|Mux26~0_combout  & ( 
// \ula|Mux26~1_combout  & ( (!\ula|Mux30~5_combout  & (((\ula|Mux30~8_combout )))) # (\ula|Mux30~5_combout  & ((!\ula|Mux30~8_combout  & ((\ula|Add0~28_sumout ))) # (\ula|Mux30~8_combout  & (\ula|ShiftRight1~8_combout )))) ) ) ) # ( \ula|Mux26~0_combout  & 
// ( !\ula|Mux26~1_combout  & ( (!\ula|Mux30~5_combout  & (((!\ula|Mux30~8_combout )))) # (\ula|Mux30~5_combout  & ((!\ula|Mux30~8_combout  & ((\ula|Add0~28_sumout ))) # (\ula|Mux30~8_combout  & (\ula|ShiftRight1~8_combout )))) ) ) ) # ( 
// !\ula|Mux26~0_combout  & ( !\ula|Mux26~1_combout  & ( (\ula|Mux30~5_combout  & ((!\ula|Mux30~8_combout  & ((\ula|Add0~28_sumout ))) # (\ula|Mux30~8_combout  & (\ula|ShiftRight1~8_combout )))) ) ) )

	.dataa(!\ula|ShiftRight1~8_combout ),
	.datab(!\ula|Mux30~5_combout ),
	.datac(!\ula|Mux30~8_combout ),
	.datad(!\ula|Add0~28_sumout ),
	.datae(!\ula|Mux26~0_combout ),
	.dataf(!\ula|Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux26~2 .extended_lut = "off";
defparam \ula|Mux26~2 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \ula|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N9
cyclonev_lcell_comb \memToRegMux|Mux5~0 (
// Equation(s):
// \memToRegMux|Mux5~0_combout  = ( \ula|Mux26~2_combout  & ( \ula|Mux31~4_combout  & ( (!\control|Decoder1~0_combout  & (((!\control|aluOp [3]) # (\ula|Mux26~3_combout )) # (\control|aluOp [2]))) ) ) ) # ( !\ula|Mux26~2_combout  & ( \ula|Mux31~4_combout  & 
// ( (\control|aluOp [3] & (!\control|Decoder1~0_combout  & ((\ula|Mux26~3_combout ) # (\control|aluOp [2])))) ) ) ) # ( \ula|Mux26~2_combout  & ( !\ula|Mux31~4_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # ((!\control|aluOp [2] & 
// \ula|Mux26~3_combout )))) ) ) ) # ( !\ula|Mux26~2_combout  & ( !\ula|Mux31~4_combout  & ( (!\control|aluOp [2] & (\control|aluOp [3] & (!\control|Decoder1~0_combout  & \ula|Mux26~3_combout ))) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [3]),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\ula|Mux26~3_combout ),
	.datae(!\ula|Mux26~2_combout ),
	.dataf(!\ula|Mux31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux5~0 .extended_lut = "off";
defparam \memToRegMux|Mux5~0 .lut_mask = 64'h0020C0E01030D0F0;
defparam \memToRegMux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N50
dffeas \regmem|regMemory[5][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][5] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N6
cyclonev_lcell_comb \regmem|Mux26~8 (
// Equation(s):
// \regmem|Mux26~8_combout  = ( \regmem|regMemory[7][5]~q  & ( \regmem|regMemory[6][5]~q  & ( ((!\intMem|instruction [16] & ((\regmem|regMemory[4][5]~q ))) # (\intMem|instruction [16] & (\regmem|regMemory[5][5]~q ))) # (\intMem|instruction [17]) ) ) ) # ( 
// !\regmem|regMemory[7][5]~q  & ( \regmem|regMemory[6][5]~q  & ( (!\intMem|instruction [16] & (((\intMem|instruction [17]) # (\regmem|regMemory[4][5]~q )))) # (\intMem|instruction [16] & (\regmem|regMemory[5][5]~q  & ((!\intMem|instruction [17])))) ) ) ) # 
// ( \regmem|regMemory[7][5]~q  & ( !\regmem|regMemory[6][5]~q  & ( (!\intMem|instruction [16] & (((\regmem|regMemory[4][5]~q  & !\intMem|instruction [17])))) # (\intMem|instruction [16] & (((\intMem|instruction [17])) # (\regmem|regMemory[5][5]~q ))) ) ) ) 
// # ( !\regmem|regMemory[7][5]~q  & ( !\regmem|regMemory[6][5]~q  & ( (!\intMem|instruction [17] & ((!\intMem|instruction [16] & ((\regmem|regMemory[4][5]~q ))) # (\intMem|instruction [16] & (\regmem|regMemory[5][5]~q )))) ) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\regmem|regMemory[5][5]~q ),
	.datac(!\regmem|regMemory[4][5]~q ),
	.datad(!\intMem|instruction [17]),
	.datae(!\regmem|regMemory[7][5]~q ),
	.dataf(!\regmem|regMemory[6][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux26~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux26~8 .extended_lut = "off";
defparam \regmem|Mux26~8 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \regmem|Mux26~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y9_N24
cyclonev_lcell_comb \regmem|Mux26~7 (
// Equation(s):
// \regmem|Mux26~7_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[15][5]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[13][5]~q  ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[14][5]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[12][5]~q  ) ) )

	.dataa(!\regmem|regMemory[15][5]~q ),
	.datab(!\regmem|regMemory[12][5]~q ),
	.datac(!\regmem|regMemory[13][5]~q ),
	.datad(!\regmem|regMemory[14][5]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux26~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux26~7 .extended_lut = "off";
defparam \regmem|Mux26~7 .lut_mask = 64'h333300FF0F0F5555;
defparam \regmem|Mux26~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N54
cyclonev_lcell_comb \regmem|Mux26~5 (
// Equation(s):
// \regmem|Mux26~5_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[11][5]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[9][5]~q  ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[10][5]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[8][5]~q  ) ) )

	.dataa(!\regmem|regMemory[9][5]~q ),
	.datab(!\regmem|regMemory[10][5]~q ),
	.datac(!\regmem|regMemory[8][5]~q ),
	.datad(!\regmem|regMemory[11][5]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux26~5 .extended_lut = "off";
defparam \regmem|Mux26~5 .lut_mask = 64'h0F0F3333555500FF;
defparam \regmem|Mux26~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N24
cyclonev_lcell_comb \regmem|Mux26~6 (
// Equation(s):
// \regmem|Mux26~6_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[3][5]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( 
// \regmem|regMemory[2][5]~q  ) ) ) # ( \intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[1][5]~q  ) ) )

	.dataa(!\regmem|regMemory[2][5]~q ),
	.datab(!\regmem|regMemory[3][5]~q ),
	.datac(gnd),
	.datad(!\regmem|regMemory[1][5]~q ),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux26~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux26~6 .extended_lut = "off";
defparam \regmem|Mux26~6 .lut_mask = 64'h000000FF55553333;
defparam \regmem|Mux26~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N48
cyclonev_lcell_comb \regmem|Mux26~9 (
// Equation(s):
// \regmem|Mux26~9_combout  = ( \regmem|Mux26~5_combout  & ( \regmem|Mux26~6_combout  & ( (!\intMem|instruction[18]~DUPLICATE_q ) # ((!\intMem|instruction [19] & (\regmem|Mux26~8_combout )) # (\intMem|instruction [19] & ((\regmem|Mux26~7_combout )))) ) ) ) # 
// ( !\regmem|Mux26~5_combout  & ( \regmem|Mux26~6_combout  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction [19])))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [19] & (\regmem|Mux26~8_combout )) # 
// (\intMem|instruction [19] & ((\regmem|Mux26~7_combout ))))) ) ) ) # ( \regmem|Mux26~5_combout  & ( !\regmem|Mux26~6_combout  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [19])))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\intMem|instruction [19] & (\regmem|Mux26~8_combout )) # (\intMem|instruction [19] & ((\regmem|Mux26~7_combout ))))) ) ) ) # ( !\regmem|Mux26~5_combout  & ( !\regmem|Mux26~6_combout  & ( (\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction 
// [19] & (\regmem|Mux26~8_combout )) # (\intMem|instruction [19] & ((\regmem|Mux26~7_combout ))))) ) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|Mux26~8_combout ),
	.datac(!\intMem|instruction [19]),
	.datad(!\regmem|Mux26~7_combout ),
	.datae(!\regmem|Mux26~5_combout ),
	.dataf(!\regmem|Mux26~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux26~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux26~9 .extended_lut = "off";
defparam \regmem|Mux26~9 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \regmem|Mux26~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N42
cyclonev_lcell_comb \regmem|Mux26~3 (
// Equation(s):
// \regmem|Mux26~3_combout  = ( \intMem|instruction [18] & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[31][5]~q  ) ) ) # ( !\intMem|instruction [18] & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[27][5]~q  ) ) ) # ( 
// \intMem|instruction [18] & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[23][5]~q  ) ) ) # ( !\intMem|instruction [18] & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[19][5]~q  ) ) )

	.dataa(!\regmem|regMemory[23][5]~q ),
	.datab(!\regmem|regMemory[27][5]~q ),
	.datac(!\regmem|regMemory[31][5]~q ),
	.datad(!\regmem|regMemory[19][5]~q ),
	.datae(!\intMem|instruction [18]),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux26~3 .extended_lut = "off";
defparam \regmem|Mux26~3 .lut_mask = 64'h00FF555533330F0F;
defparam \regmem|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N24
cyclonev_lcell_comb \regmem|Mux26~2 (
// Equation(s):
// \regmem|Mux26~2_combout  = ( \intMem|instruction [19] & ( \intMem|instruction [18] & ( \regmem|regMemory[30][5]~q  ) ) ) # ( !\intMem|instruction [19] & ( \intMem|instruction [18] & ( \regmem|regMemory[22][5]~q  ) ) ) # ( \intMem|instruction [19] & ( 
// !\intMem|instruction [18] & ( \regmem|regMemory[26][5]~q  ) ) ) # ( !\intMem|instruction [19] & ( !\intMem|instruction [18] & ( \regmem|regMemory[18][5]~q  ) ) )

	.dataa(!\regmem|regMemory[30][5]~q ),
	.datab(!\regmem|regMemory[22][5]~q ),
	.datac(!\regmem|regMemory[26][5]~q ),
	.datad(!\regmem|regMemory[18][5]~q ),
	.datae(!\intMem|instruction [19]),
	.dataf(!\intMem|instruction [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux26~2 .extended_lut = "off";
defparam \regmem|Mux26~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \regmem|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N51
cyclonev_lcell_comb \regmem|Mux26~1 (
// Equation(s):
// \regmem|Mux26~1_combout  = ( \regmem|regMemory[17][5]~q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[25][5]~q )) # (\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[29][5]~q ))) ) ) ) 
// # ( !\regmem|regMemory[17][5]~q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[25][5]~q )) # (\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[29][5]~q ))) ) ) ) # ( 
// \regmem|regMemory[17][5]~q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q ) # (\regmem|regMemory[21][5]~q ) ) ) ) # ( !\regmem|regMemory[17][5]~q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( 
// (\regmem|regMemory[21][5]~q  & \intMem|instruction[18]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[21][5]~q ),
	.datab(!\regmem|regMemory[25][5]~q ),
	.datac(!\regmem|regMemory[29][5]~q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[17][5]~q ),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux26~1 .extended_lut = "off";
defparam \regmem|Mux26~1 .lut_mask = 64'h0055FF55330F330F;
defparam \regmem|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N42
cyclonev_lcell_comb \regmem|Mux26~0 (
// Equation(s):
// \regmem|Mux26~0_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[28][5]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[24][5]~q  ) ) ) # ( \intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[20][5]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[16][5]~q  ) ) )

	.dataa(!\regmem|regMemory[24][5]~q ),
	.datab(!\regmem|regMemory[16][5]~q ),
	.datac(!\regmem|regMemory[20][5]~q ),
	.datad(!\regmem|regMemory[28][5]~q ),
	.datae(!\intMem|instruction[18]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux26~0 .extended_lut = "off";
defparam \regmem|Mux26~0 .lut_mask = 64'h33330F0F555500FF;
defparam \regmem|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N0
cyclonev_lcell_comb \regmem|Mux26~4 (
// Equation(s):
// \regmem|Mux26~4_combout  = ( \regmem|Mux26~1_combout  & ( \regmem|Mux26~0_combout  & ( (!\intMem|instruction[17]~DUPLICATE_q ) # ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|Mux26~2_combout ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|Mux26~3_combout ))) ) ) ) # ( !\regmem|Mux26~1_combout  & ( \regmem|Mux26~0_combout  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (!\intMem|instruction[16]~DUPLICATE_q )) # (\intMem|instruction[17]~DUPLICATE_q  & 
// ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|Mux26~2_combout ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|Mux26~3_combout )))) ) ) ) # ( \regmem|Mux26~1_combout  & ( !\regmem|Mux26~0_combout  & ( (!\intMem|instruction[17]~DUPLICATE_q  & 
// (\intMem|instruction[16]~DUPLICATE_q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|Mux26~2_combout ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|Mux26~3_combout )))) ) ) ) # ( 
// !\regmem|Mux26~1_combout  & ( !\regmem|Mux26~0_combout  & ( (\intMem|instruction[17]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|Mux26~2_combout ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|Mux26~3_combout )))) ) ) )

	.dataa(!\intMem|instruction[17]~DUPLICATE_q ),
	.datab(!\intMem|instruction[16]~DUPLICATE_q ),
	.datac(!\regmem|Mux26~3_combout ),
	.datad(!\regmem|Mux26~2_combout ),
	.datae(!\regmem|Mux26~1_combout ),
	.dataf(!\regmem|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux26~4 .extended_lut = "off";
defparam \regmem|Mux26~4 .lut_mask = 64'h0145236789CDABEF;
defparam \regmem|Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N24
cyclonev_lcell_comb \ulaIn1|Mux5~0 (
// Equation(s):
// \ulaIn1|Mux5~0_combout  = ( \regmem|Mux26~4_combout  & ( \control|in1Mux [1] & ( \intMem|instruction [5] ) ) ) # ( !\regmem|Mux26~4_combout  & ( \control|in1Mux [1] & ( \intMem|instruction [5] ) ) ) # ( \regmem|Mux26~4_combout  & ( !\control|in1Mux [1] & 
// ( (!\control|in1Mux [0] & (((\intMem|instruction [20]) # (\regmem|Mux26~9_combout )))) # (\control|in1Mux [0] & (\intMem|instruction [5])) ) ) ) # ( !\regmem|Mux26~4_combout  & ( !\control|in1Mux [1] & ( (!\control|in1Mux [0] & (((\regmem|Mux26~9_combout  
// & !\intMem|instruction [20])))) # (\control|in1Mux [0] & (\intMem|instruction [5])) ) ) )

	.dataa(!\intMem|instruction [5]),
	.datab(!\control|in1Mux [0]),
	.datac(!\regmem|Mux26~9_combout ),
	.datad(!\intMem|instruction [20]),
	.datae(!\regmem|Mux26~4_combout ),
	.dataf(!\control|in1Mux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux5~0 .extended_lut = "off";
defparam \ulaIn1|Mux5~0 .lut_mask = 64'h1D111DDD55555555;
defparam \ulaIn1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N21
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[5] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [5] = ( \ulaIn1|ulaIn1MuxOut [5] & ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux5~0_combout  ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [5] & ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux5~0_combout  ) ) ) # ( \ulaIn1|ulaIn1MuxOut [5] & ( 
// !\ulaIn1|Mux32~0_combout  ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux5~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ulaIn1|ulaIn1MuxOut [5]),
	.dataf(!\ulaIn1|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[5] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[5] .lut_mask = 64'h0000FFFF33333333;
defparam \ulaIn1|ulaIn1MuxOut[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N18
cyclonev_lcell_comb \ula|ShiftRight0~16 (
// Equation(s):
// \ula|ShiftRight0~16_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [5]),
	.datab(!\ulaIn1|ulaIn1MuxOut [6]),
	.datac(!\ulaIn1|ulaIn1MuxOut [7]),
	.datad(!\ulaIn1|ulaIn1MuxOut [8]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~16 .extended_lut = "off";
defparam \ula|ShiftRight0~16 .lut_mask = 64'h00FF33330F0F5555;
defparam \ula|ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N42
cyclonev_lcell_comb \ula|Mux30~3 (
// Equation(s):
// \ula|Mux30~3_combout  = ( \ulaIn1|ulaIn1MuxOut [1] & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (\ulaIn1|ulaIn1MuxOut [3]) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [1] & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & \ulaIn1|ulaIn1MuxOut [3]) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [1] & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [4])) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [2]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [1] & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [4])) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [2]))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [4]),
	.datab(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [2]),
	.datad(!\ulaIn1|ulaIn1MuxOut [3]),
	.datae(!\ulaIn1|ulaIn1MuxOut [1]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~3 .extended_lut = "off";
defparam \ula|Mux30~3 .lut_mask = 64'h4747474700CC33FF;
defparam \ula|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N48
cyclonev_lcell_comb \ula|Mux30~4 (
// Equation(s):
// \ula|Mux30~4_combout  = ( \ula|ShiftRight0~17_combout  & ( \ula|Mux30~3_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~18_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~16_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) ) ) # ( !\ula|ShiftRight0~17_combout  & ( \ula|Mux30~3_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ula|ShiftRight0~18_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftRight0~16_combout ))) ) ) ) # ( \ula|ShiftRight0~17_combout  & ( !\ula|Mux30~3_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftRight0~18_combout ) 
// # (\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~16_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ))) ) ) ) # ( !\ula|ShiftRight0~17_combout  & ( !\ula|Mux30~3_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~18_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~16_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~16_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(!\ula|ShiftRight0~18_combout ),
	.datae(!\ula|ShiftRight0~17_combout ),
	.dataf(!\ula|Mux30~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~4 .extended_lut = "off";
defparam \ula|Mux30~4 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \ula|Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N15
cyclonev_lcell_comb \ula|Mux30~2 (
// Equation(s):
// \ula|Mux30~2_combout  = ( \ula|ShiftRight0~15_combout  & ( \ula|ShiftLeft0~18_combout  & ( (!\ula|Mux30~0_combout  & (((\ula|Mux30~1_combout )))) # (\ula|Mux30~0_combout  & ((!\ula|Mux30~1_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ula|Mux30~1_combout  
// & (\ula|ShiftRight0~10_combout )))) ) ) ) # ( !\ula|ShiftRight0~15_combout  & ( \ula|ShiftLeft0~18_combout  & ( (\ula|Mux30~0_combout  & ((!\ula|Mux30~1_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ula|Mux30~1_combout  & (\ula|ShiftRight0~10_combout )))) 
// ) ) ) # ( \ula|ShiftRight0~15_combout  & ( !\ula|ShiftLeft0~18_combout  & ( (!\ula|Mux30~0_combout  & ((\ula|Mux30~1_combout ))) # (\ula|Mux30~0_combout  & (\ulaIn1|ulaIn1MuxOut [31] & !\ula|Mux30~1_combout )) ) ) ) # ( !\ula|ShiftRight0~15_combout  & ( 
// !\ula|ShiftLeft0~18_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & (\ula|Mux30~0_combout  & !\ula|Mux30~1_combout )) ) ) )

	.dataa(!\ula|ShiftRight0~10_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|Mux30~0_combout ),
	.datad(!\ula|Mux30~1_combout ),
	.datae(!\ula|ShiftRight0~15_combout ),
	.dataf(!\ula|ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~2 .extended_lut = "off";
defparam \ula|Mux30~2 .lut_mask = 64'h030003F0030503F5;
defparam \ula|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N0
cyclonev_lcell_comb \ula|Mux30~9 (
// Equation(s):
// \ula|Mux30~9_combout  = ( \ula|Mux30~8_combout  & ( \ula|Mux30~2_combout  & ( (!\ula|Mux30~5_combout  & (\ula|Mux30~4_combout )) # (\ula|Mux30~5_combout  & ((\ula|ShiftRight1~1_combout ))) ) ) ) # ( !\ula|Mux30~8_combout  & ( \ula|Mux30~2_combout  & ( 
// (!\ula|Mux30~5_combout ) # (\ula|Add0~12_sumout ) ) ) ) # ( \ula|Mux30~8_combout  & ( !\ula|Mux30~2_combout  & ( (!\ula|Mux30~5_combout  & (\ula|Mux30~4_combout )) # (\ula|Mux30~5_combout  & ((\ula|ShiftRight1~1_combout ))) ) ) ) # ( !\ula|Mux30~8_combout 
//  & ( !\ula|Mux30~2_combout  & ( (\ula|Add0~12_sumout  & \ula|Mux30~5_combout ) ) ) )

	.dataa(!\ula|Add0~12_sumout ),
	.datab(!\ula|Mux30~5_combout ),
	.datac(!\ula|Mux30~4_combout ),
	.datad(!\ula|ShiftRight1~1_combout ),
	.datae(!\ula|Mux30~8_combout ),
	.dataf(!\ula|Mux30~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~9 .extended_lut = "off";
defparam \ula|Mux30~9 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \ula|Mux30~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N12
cyclonev_lcell_comb \ula|Mux30~10 (
// Equation(s):
// \ula|Mux30~10_combout  = ( \control|aluOp [1] & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [1]) ) ) ) # ( !\control|aluOp [1] & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut 
// [1]) ) ) ) # ( \control|aluOp [1] & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\control|aluOp [0] & !\ulaIn1|ulaIn1MuxOut [1]) ) ) ) # ( !\control|aluOp [1] & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [1]) # (\control|aluOp [0]) ) ) 
// )

	.dataa(gnd),
	.datab(!\control|aluOp [0]),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [1]),
	.datae(!\control|aluOp [1]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~10 .extended_lut = "off";
defparam \ula|Mux30~10 .lut_mask = 64'h33FFCC00003333CC;
defparam \ula|Mux30~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N24
cyclonev_lcell_comb \memToRegMux|Mux1~0 (
// Equation(s):
// \memToRegMux|Mux1~0_combout  = ( \ula|Mux30~9_combout  & ( \ula|Mux30~10_combout  & ( (!\control|Decoder1~0_combout  & (((!\control|aluOp [3]) # (!\control|aluOp [2])) # (\ula|Mux31~4_combout ))) ) ) ) # ( !\ula|Mux30~9_combout  & ( \ula|Mux30~10_combout  
// & ( (!\control|Decoder1~0_combout  & (\control|aluOp [3] & ((!\control|aluOp [2]) # (\ula|Mux31~4_combout )))) ) ) ) # ( \ula|Mux30~9_combout  & ( !\ula|Mux30~10_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # ((\ula|Mux31~4_combout 
//  & \control|aluOp [2])))) ) ) ) # ( !\ula|Mux30~9_combout  & ( !\ula|Mux30~10_combout  & ( (\ula|Mux31~4_combout  & (!\control|Decoder1~0_combout  & (\control|aluOp [3] & \control|aluOp [2]))) ) ) )

	.dataa(!\ula|Mux31~4_combout ),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\control|aluOp [2]),
	.datae(!\ula|Mux30~9_combout ),
	.dataf(!\ula|Mux30~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux1~0 .extended_lut = "off";
defparam \memToRegMux|Mux1~0 .lut_mask = 64'h0004C0C40C04CCC4;
defparam \memToRegMux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N26
dffeas \regmem|regMemory[15][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\memToRegMux|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][1] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N15
cyclonev_lcell_comb \regmem|Mux62~9 (
// Equation(s):
// \regmem|Mux62~9_combout  = ( \intMem|instruction [22] & ( \intMem|instruction [21] & ( \regmem|regMemory[15][1]~q  ) ) ) # ( !\intMem|instruction [22] & ( \intMem|instruction [21] & ( \regmem|regMemory[13][1]~q  ) ) ) # ( \intMem|instruction [22] & ( 
// !\intMem|instruction [21] & ( \regmem|regMemory[14][1]~q  ) ) ) # ( !\intMem|instruction [22] & ( !\intMem|instruction [21] & ( \regmem|regMemory[12][1]~q  ) ) )

	.dataa(!\regmem|regMemory[15][1]~q ),
	.datab(!\regmem|regMemory[13][1]~q ),
	.datac(!\regmem|regMemory[14][1]~q ),
	.datad(!\regmem|regMemory[12][1]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux62~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux62~9 .extended_lut = "off";
defparam \regmem|Mux62~9 .lut_mask = 64'h00FF0F0F33335555;
defparam \regmem|Mux62~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N39
cyclonev_lcell_comb \regmem|Mux62~8 (
// Equation(s):
// \regmem|Mux62~8_combout  = ( \intMem|instruction [22] & ( \intMem|instruction [21] & ( \regmem|regMemory[11][1]~q  ) ) ) # ( !\intMem|instruction [22] & ( \intMem|instruction [21] & ( \regmem|regMemory[9][1]~q  ) ) ) # ( \intMem|instruction [22] & ( 
// !\intMem|instruction [21] & ( \regmem|regMemory[10][1]~q  ) ) ) # ( !\intMem|instruction [22] & ( !\intMem|instruction [21] & ( \regmem|regMemory[8][1]~q  ) ) )

	.dataa(!\regmem|regMemory[10][1]~q ),
	.datab(!\regmem|regMemory[8][1]~q ),
	.datac(!\regmem|regMemory[9][1]~q ),
	.datad(!\regmem|regMemory[11][1]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux62~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux62~8 .extended_lut = "off";
defparam \regmem|Mux62~8 .lut_mask = 64'h333355550F0F00FF;
defparam \regmem|Mux62~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N33
cyclonev_lcell_comb \regmem|Mux62~10 (
// Equation(s):
// \regmem|Mux62~10_combout  = ( \regmem|Mux62~8_combout  & ( (\intMem|instruction [24] & (!\intMem|instruction[25]~DUPLICATE_q  & ((!\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|Mux62~9_combout )))) ) ) # ( !\regmem|Mux62~8_combout  & ( 
// (\intMem|instruction [24] & (!\intMem|instruction[25]~DUPLICATE_q  & (\intMem|instruction[23]~DUPLICATE_q  & \regmem|Mux62~9_combout ))) ) )

	.dataa(!\intMem|instruction [24]),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\intMem|instruction[23]~DUPLICATE_q ),
	.datad(!\regmem|Mux62~9_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux62~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux62~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux62~10 .extended_lut = "off";
defparam \regmem|Mux62~10 .lut_mask = 64'h0004000440444044;
defparam \regmem|Mux62~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N42
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[1]~2 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[1]~2_combout  = ( \regmem|Mux62~4_combout  & ( \control|in2Mux~combout  & ( !\intMem|instruction [7] ) ) ) # ( !\regmem|Mux62~4_combout  & ( \control|in2Mux~combout  & ( !\intMem|instruction [7] ) ) ) # ( \regmem|Mux62~4_combout  & ( 
// !\control|in2Mux~combout  & ( (!\intMem|instruction[25]~DUPLICATE_q  & (!\regmem|Mux62~10_combout  & !\regmem|Mux62~7_combout )) ) ) ) # ( !\regmem|Mux62~4_combout  & ( !\control|in2Mux~combout  & ( (!\regmem|Mux62~10_combout  & !\regmem|Mux62~7_combout ) 
// ) ) )

	.dataa(!\intMem|instruction [7]),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux62~10_combout ),
	.datad(!\regmem|Mux62~7_combout ),
	.datae(!\regmem|Mux62~4_combout ),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[1]~2 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[1]~2 .lut_mask = 64'hF000C000AAAAAAAA;
defparam \ulaIn2|ulaIn2MuxOut[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N21
cyclonev_lcell_comb \ula|ShiftRight0~38 (
// Equation(s):
// \ula|ShiftRight0~38_combout  = ( \control|in2Mux~combout  & ( \regmem|Mux63~11_combout  & ( (!\intMem|instruction [6] & (\ulaIn1|ulaIn1MuxOut [30])) # (\intMem|instruction [6] & ((\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # ( !\control|in2Mux~combout  & ( 
// \regmem|Mux63~11_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( \control|in2Mux~combout  & ( !\regmem|Mux63~11_combout  & ( (!\intMem|instruction [6] & (\ulaIn1|ulaIn1MuxOut [30])) # (\intMem|instruction [6] & ((\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # ( 
// !\control|in2Mux~combout  & ( !\regmem|Mux63~11_combout  & ( \ulaIn1|ulaIn1MuxOut [30] ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction [6]),
	.datac(!\ulaIn1|ulaIn1MuxOut [30]),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\regmem|Mux63~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~38 .extended_lut = "off";
defparam \ula|ShiftRight0~38 .lut_mask = 64'h0F0F0C3F00FF0C3F;
defparam \ula|ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N0
cyclonev_lcell_comb \ula|ShiftRight1~21 (
// Equation(s):
// \ula|ShiftRight1~21_combout  = ( \ula|ShiftRight0~38_combout  & ( \ula|ShiftRight0~10_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout ) # ((!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [29])) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [28])))) ) ) ) # ( !\ula|ShiftRight0~38_combout  & ( \ula|ShiftRight0~10_combout  & ( (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [29])) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [28]))))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [29]),
	.datab(!\ulaIn1|ulaIn1MuxOut [28]),
	.datac(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datae(!\ula|ShiftRight0~38_combout ),
	.dataf(!\ula|ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~21 .extended_lut = "off";
defparam \ula|ShiftRight1~21 .lut_mask = 64'h000000000053FF53;
defparam \ula|ShiftRight1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N54
cyclonev_lcell_comb \ula|Mux3~6 (
// Equation(s):
// \ula|Mux3~6_combout  = ( \ula|ShiftRight0~42_combout  & ( !\ula|ShiftRight1~21_combout  & ( (\ula|ShiftLeft0~17_combout  & (\ula|Mux30~6_combout  & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ula|ShiftLeft0~6_combout ))) ) ) ) # ( !\ula|ShiftRight0~42_combout 
//  & ( !\ula|ShiftRight1~21_combout  ) )

	.dataa(!\ula|ShiftLeft0~17_combout ),
	.datab(!\ula|Mux30~6_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\ula|ShiftLeft0~6_combout ),
	.datae(!\ula|ShiftRight0~42_combout ),
	.dataf(!\ula|ShiftRight1~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~6 .extended_lut = "off";
defparam \ula|Mux3~6 .lut_mask = 64'hFFFF001000000000;
defparam \ula|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N3
cyclonev_lcell_comb \regmem|Mux35~0 (
// Equation(s):
// \regmem|Mux35~0_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction [24] & ( \regmem|regMemory[28][28]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction [24] & ( \regmem|regMemory[24][28]~q  ) ) ) # ( 
// \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction [24] & ( \regmem|regMemory[20][28]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction [24] & ( \regmem|regMemory[16][28]~q  ) ) )

	.dataa(!\regmem|regMemory[24][28]~q ),
	.datab(!\regmem|regMemory[20][28]~q ),
	.datac(!\regmem|regMemory[16][28]~q ),
	.datad(!\regmem|regMemory[28][28]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux35~0 .extended_lut = "off";
defparam \regmem|Mux35~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \regmem|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N39
cyclonev_lcell_comb \regmem|Mux35~1 (
// Equation(s):
// \regmem|Mux35~1_combout  = ( \regmem|regMemory[21][28]~q  & ( \intMem|instruction [24] & ( (!\intMem|instruction [23] & ((\regmem|regMemory[25][28]~q ))) # (\intMem|instruction [23] & (\regmem|regMemory[29][28]~q )) ) ) ) # ( !\regmem|regMemory[21][28]~q  
// & ( \intMem|instruction [24] & ( (!\intMem|instruction [23] & ((\regmem|regMemory[25][28]~q ))) # (\intMem|instruction [23] & (\regmem|regMemory[29][28]~q )) ) ) ) # ( \regmem|regMemory[21][28]~q  & ( !\intMem|instruction [24] & ( (\intMem|instruction 
// [23]) # (\regmem|regMemory[17][28]~q ) ) ) ) # ( !\regmem|regMemory[21][28]~q  & ( !\intMem|instruction [24] & ( (\regmem|regMemory[17][28]~q  & !\intMem|instruction [23]) ) ) )

	.dataa(!\regmem|regMemory[17][28]~q ),
	.datab(!\regmem|regMemory[29][28]~q ),
	.datac(!\intMem|instruction [23]),
	.datad(!\regmem|regMemory[25][28]~q ),
	.datae(!\regmem|regMemory[21][28]~q ),
	.dataf(!\intMem|instruction [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux35~1 .extended_lut = "off";
defparam \regmem|Mux35~1 .lut_mask = 64'h50505F5F03F303F3;
defparam \regmem|Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N39
cyclonev_lcell_comb \regmem|Mux35~2 (
// Equation(s):
// \regmem|Mux35~2_combout  = ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[30][28]~q  & ( (\intMem|instruction [23]) # (\regmem|regMemory[26][28]~q ) ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[30][28]~q  & ( 
// (!\intMem|instruction [23] & ((\regmem|regMemory[18][28]~q ))) # (\intMem|instruction [23] & (\regmem|regMemory[22][28]~q )) ) ) ) # ( \intMem|instruction[24]~DUPLICATE_q  & ( !\regmem|regMemory[30][28]~q  & ( (\regmem|regMemory[26][28]~q  & 
// !\intMem|instruction [23]) ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( !\regmem|regMemory[30][28]~q  & ( (!\intMem|instruction [23] & ((\regmem|regMemory[18][28]~q ))) # (\intMem|instruction [23] & (\regmem|regMemory[22][28]~q )) ) ) )

	.dataa(!\regmem|regMemory[26][28]~q ),
	.datab(!\regmem|regMemory[22][28]~q ),
	.datac(!\intMem|instruction [23]),
	.datad(!\regmem|regMemory[18][28]~q ),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[30][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux35~2 .extended_lut = "off";
defparam \regmem|Mux35~2 .lut_mask = 64'h03F3505003F35F5F;
defparam \regmem|Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y11_N3
cyclonev_lcell_comb \regmem|Mux35~3 (
// Equation(s):
// \regmem|Mux35~3_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction [24] & ( \regmem|regMemory[31][28]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction [24] & ( \regmem|regMemory[27][28]~q  ) ) ) # ( 
// \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction [24] & ( \regmem|regMemory[23][28]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction [24] & ( \regmem|regMemory[19][28]~q  ) ) )

	.dataa(!\regmem|regMemory[27][28]~q ),
	.datab(!\regmem|regMemory[23][28]~q ),
	.datac(!\regmem|regMemory[31][28]~q ),
	.datad(!\regmem|regMemory[19][28]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux35~3 .extended_lut = "off";
defparam \regmem|Mux35~3 .lut_mask = 64'h00FF333355550F0F;
defparam \regmem|Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N54
cyclonev_lcell_comb \regmem|Mux35~4 (
// Equation(s):
// \regmem|Mux35~4_combout  = ( \regmem|Mux35~2_combout  & ( \regmem|Mux35~3_combout  & ( ((!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux35~0_combout )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux35~1_combout )))) # (\intMem|instruction 
// [22]) ) ) ) # ( !\regmem|Mux35~2_combout  & ( \regmem|Mux35~3_combout  & ( (!\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux35~0_combout )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux35~1_combout ))))) # 
// (\intMem|instruction [22] & (\intMem|instruction[21]~DUPLICATE_q )) ) ) ) # ( \regmem|Mux35~2_combout  & ( !\regmem|Mux35~3_combout  & ( (!\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux35~0_combout )) # 
// (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux35~1_combout ))))) # (\intMem|instruction [22] & (!\intMem|instruction[21]~DUPLICATE_q )) ) ) ) # ( !\regmem|Mux35~2_combout  & ( !\regmem|Mux35~3_combout  & ( (!\intMem|instruction [22] & 
// ((!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux35~0_combout )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux35~1_combout ))))) ) ) )

	.dataa(!\intMem|instruction [22]),
	.datab(!\intMem|instruction[21]~DUPLICATE_q ),
	.datac(!\regmem|Mux35~0_combout ),
	.datad(!\regmem|Mux35~1_combout ),
	.datae(!\regmem|Mux35~2_combout ),
	.dataf(!\regmem|Mux35~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux35~4 .extended_lut = "off";
defparam \regmem|Mux35~4 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \regmem|Mux35~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N33
cyclonev_lcell_comb \regmem|Mux35~10 (
// Equation(s):
// \regmem|Mux35~10_combout  = ( \regmem|Mux35~9_combout  & ( (!\intMem|instruction[25]~DUPLICATE_q ) # (\regmem|Mux35~4_combout ) ) ) # ( !\regmem|Mux35~9_combout  & ( (\intMem|instruction[25]~DUPLICATE_q  & \regmem|Mux35~4_combout ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regmem|Mux35~4_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux35~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux35~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux35~10 .extended_lut = "off";
defparam \regmem|Mux35~10 .lut_mask = 64'h00330033CCFFCCFF;
defparam \regmem|Mux35~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N36
cyclonev_lcell_comb \ula|Mux3~7 (
// Equation(s):
// \ula|Mux3~7_combout  = ( \ulaIn1|ulaIn1MuxOut [28] & ( !\control|aluOp [1] $ (((!\control|aluOp [0] & ((!\regmem|Mux35~10_combout ) # (\control|in2Mux~combout ))))) ) ) # ( !\ulaIn1|ulaIn1MuxOut [28] & ( (!\control|aluOp [0] & (!\control|in2Mux~combout  & 
// (\control|aluOp [1] & \regmem|Mux35~10_combout ))) # (\control|aluOp [0] & (!\control|aluOp [1] $ (((!\regmem|Mux35~10_combout ) # (\control|in2Mux~combout ))))) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [1]),
	.datad(!\regmem|Mux35~10_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [28]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~7 .extended_lut = "off";
defparam \ula|Mux3~7 .lut_mask = 64'h03293CB403293CB4;
defparam \ula|Mux3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N36
cyclonev_lcell_comb \ula|Mux3~8 (
// Equation(s):
// \ula|Mux3~8_combout  = ( \ula|Mux8~1_combout  & ( \ula|ShiftRight1~21_combout  ) ) # ( !\ula|Mux8~1_combout  & ( \ula|ShiftRight1~21_combout  & ( (\ula|Mux8~2_combout  & ((!\ula|Mux11~8_combout  & ((\ula|Mux3~7_combout ))) # (\ula|Mux11~8_combout  & 
// (\ulaIn1|ulaIn1MuxOut [12])))) ) ) ) # ( \ula|Mux8~1_combout  & ( !\ula|ShiftRight1~21_combout  & ( (\ula|Mux8~2_combout  & ((!\ula|Mux11~8_combout  & ((\ula|Mux3~7_combout ))) # (\ula|Mux11~8_combout  & (\ulaIn1|ulaIn1MuxOut [12])))) ) ) ) # ( 
// !\ula|Mux8~1_combout  & ( !\ula|ShiftRight1~21_combout  & ( (\ula|Mux8~2_combout  & ((!\ula|Mux11~8_combout  & ((\ula|Mux3~7_combout ))) # (\ula|Mux11~8_combout  & (\ulaIn1|ulaIn1MuxOut [12])))) ) ) )

	.dataa(!\ula|Mux8~2_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [12]),
	.datac(!\ula|Mux3~7_combout ),
	.datad(!\ula|Mux11~8_combout ),
	.datae(!\ula|Mux8~1_combout ),
	.dataf(!\ula|ShiftRight1~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~8 .extended_lut = "off";
defparam \ula|Mux3~8 .lut_mask = 64'h051105110511FFFF;
defparam \ula|Mux3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N30
cyclonev_lcell_comb \ula|Mux3~3 (
// Equation(s):
// \ula|Mux3~3_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [28] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [26] ) ) ) # ( 
// \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [27] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [25] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [26]),
	.datab(!\ulaIn1|ulaIn1MuxOut [27]),
	.datac(!\ulaIn1|ulaIn1MuxOut [25]),
	.datad(!\ulaIn1|ulaIn1MuxOut [28]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~3 .extended_lut = "off";
defparam \ula|Mux3~3 .lut_mask = 64'h0F0F3333555500FF;
defparam \ula|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N48
cyclonev_lcell_comb \ula|Mux3~4 (
// Equation(s):
// \ula|Mux3~4_combout  = ( \ula|ShiftLeft0~55_combout  & ( \ula|ShiftLeft0~51_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftLeft0~46_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|Mux3~3_combout )))) ) ) ) # ( !\ula|ShiftLeft0~55_combout  & ( \ula|ShiftLeft0~51_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftLeft0~46_combout ))) 
// # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|Mux3~3_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) ) # ( \ula|ShiftLeft0~55_combout  & ( !\ula|ShiftLeft0~51_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~46_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|Mux3~3_combout )))) ) ) ) # ( !\ula|ShiftLeft0~55_combout  & ( !\ula|ShiftLeft0~51_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~46_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|Mux3~3_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ula|ShiftLeft0~46_combout ),
	.datac(!\ula|Mux3~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(!\ula|ShiftLeft0~55_combout ),
	.dataf(!\ula|ShiftLeft0~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~4 .extended_lut = "off";
defparam \ula|Mux3~4 .lut_mask = 64'h2205770522AF77AF;
defparam \ula|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N12
cyclonev_lcell_comb \ula|Mux3~5 (
// Equation(s):
// \ula|Mux3~5_combout  = ( \ula|Mux3~1_combout  & ( \ula|ShiftLeft0~39_combout  & ( (!\ula|Mux3~4_combout  & (!\ula|Mux3~0_combout  & ((!\ula|Mux5~0_combout ) # (!\ulaIn1|ulaIn1MuxOut [31])))) ) ) ) # ( !\ula|Mux3~1_combout  & ( \ula|ShiftLeft0~39_combout  
// & ( (!\ula|Mux3~0_combout  & ((!\ula|Mux5~0_combout ) # (!\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # ( \ula|Mux3~1_combout  & ( !\ula|ShiftLeft0~39_combout  & ( (!\ula|Mux3~4_combout  & ((!\ula|Mux5~0_combout ) # (!\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # ( 
// !\ula|Mux3~1_combout  & ( !\ula|ShiftLeft0~39_combout  & ( (!\ula|Mux5~0_combout ) # (!\ulaIn1|ulaIn1MuxOut [31]) ) ) )

	.dataa(!\ula|Mux5~0_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|Mux3~4_combout ),
	.datad(!\ula|Mux3~0_combout ),
	.datae(!\ula|Mux3~1_combout ),
	.dataf(!\ula|ShiftLeft0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~5 .extended_lut = "off";
defparam \ula|Mux3~5 .lut_mask = 64'hEEEEE0E0EE00E000;
defparam \ula|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N0
cyclonev_lcell_comb \ula|Mux3~9 (
// Equation(s):
// \ula|Mux3~9_combout  = ( !\ula|Mux3~8_combout  & ( \ula|Mux3~5_combout  & ( (!\ula|Mux7~3_combout ) # (\ula|Mux3~6_combout ) ) ) ) # ( !\ula|Mux3~8_combout  & ( !\ula|Mux3~5_combout  & ( (!\ula|Mux3~2_combout  & ((!\ula|Mux7~3_combout ) # 
// (\ula|Mux3~6_combout ))) ) ) )

	.dataa(!\ula|Mux7~3_combout ),
	.datab(gnd),
	.datac(!\ula|Mux3~6_combout ),
	.datad(!\ula|Mux3~2_combout ),
	.datae(!\ula|Mux3~8_combout ),
	.dataf(!\ula|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~9 .extended_lut = "off";
defparam \ula|Mux3~9 .lut_mask = 64'hAF000000AFAF0000;
defparam \ula|Mux3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N57
cyclonev_lcell_comb \ula|Add0~173 (
// Equation(s):
// \ula|Add0~173_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [28] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [28] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~173 .extended_lut = "off";
defparam \ula|Add0~173 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ula|Add0~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N27
cyclonev_lcell_comb \ula|Add0~131 (
// Equation(s):
// \ula|Add0~131_sumout  = SUM(( \ula|Add0~173_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux35~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux35~4_combout )))) ) + ( \ula|Add0~128  ))
// \ula|Add0~132  = CARRY(( \ula|Add0~173_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux35~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux35~4_combout )))) ) + ( \ula|Add0~128  ))

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux35~4_combout ),
	.datad(!\ula|Add0~173_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux35~9_combout ),
	.datag(gnd),
	.cin(\ula|Add0~128 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~131_sumout ),
	.cout(\ula|Add0~132 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~131 .extended_lut = "off";
defparam \ula|Add0~131 .lut_mask = 64'h0000FB73000000FF;
defparam \ula|Add0~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N51
cyclonev_lcell_comb \ula|Mux3~11 (
// Equation(s):
// \ula|Mux3~11_combout  = (\ula|Mux2~1_combout  & \ula|Add0~131_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux2~1_combout ),
	.datad(!\ula|Add0~131_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~11 .extended_lut = "off";
defparam \ula|Mux3~11 .lut_mask = 64'h000F000F000F000F;
defparam \ula|Mux3~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N9
cyclonev_lcell_comb \memToRegMux|Mux28~0 (
// Equation(s):
// \memToRegMux|Mux28~0_combout  = ( \ula|Mux3~9_combout  & ( \ula|Mux3~11_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux3~9_combout  & ( \ula|Mux3~11_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( \ula|Mux3~9_combout  & ( 
// !\ula|Mux3~11_combout  & ( (\ula|Mux14~0_combout  & (\control|aluOp [3] & (!\control|Decoder1~0_combout  & \ula|LessThan0~63_combout ))) ) ) ) # ( !\ula|Mux3~9_combout  & ( !\ula|Mux3~11_combout  & ( !\control|Decoder1~0_combout  ) ) )

	.dataa(!\ula|Mux14~0_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\ula|LessThan0~63_combout ),
	.datae(!\ula|Mux3~9_combout ),
	.dataf(!\ula|Mux3~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux28~0 .extended_lut = "off";
defparam \memToRegMux|Mux28~0 .lut_mask = 64'hF0F00010F0F0F0F0;
defparam \memToRegMux|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N5
dffeas \regmem|regMemory[8][28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][28] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N33
cyclonev_lcell_comb \regmem|Mux35~5 (
// Equation(s):
// \regmem|Mux35~5_combout  = ( \regmem|regMemory[11][28]~q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( (\intMem|instruction[21]~DUPLICATE_q ) # (\regmem|regMemory[10][28]~q ) ) ) ) # ( !\regmem|regMemory[11][28]~q  & ( \intMem|instruction[22]~DUPLICATE_q  
// & ( (\regmem|regMemory[10][28]~q  & !\intMem|instruction[21]~DUPLICATE_q ) ) ) ) # ( \regmem|regMemory[11][28]~q  & ( !\intMem|instruction[22]~DUPLICATE_q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[8][28]~q )) # 
// (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[9][28]~q ))) ) ) ) # ( !\regmem|regMemory[11][28]~q  & ( !\intMem|instruction[22]~DUPLICATE_q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[8][28]~q )) # 
// (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[9][28]~q ))) ) ) )

	.dataa(!\regmem|regMemory[8][28]~q ),
	.datab(!\regmem|regMemory[10][28]~q ),
	.datac(!\regmem|regMemory[9][28]~q ),
	.datad(!\intMem|instruction[21]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[11][28]~q ),
	.dataf(!\intMem|instruction[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux35~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux35~5 .extended_lut = "off";
defparam \regmem|Mux35~5 .lut_mask = 64'h550F550F330033FF;
defparam \regmem|Mux35~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N9
cyclonev_lcell_comb \regmem|Mux35~6 (
// Equation(s):
// \regmem|Mux35~6_combout  = ( \regmem|regMemory[14][28]~q  & ( \intMem|instruction [22] & ( (!\intMem|instruction[21]~DUPLICATE_q ) # (\regmem|regMemory[15][28]~q ) ) ) ) # ( !\regmem|regMemory[14][28]~q  & ( \intMem|instruction [22] & ( 
// (\intMem|instruction[21]~DUPLICATE_q  & \regmem|regMemory[15][28]~q ) ) ) ) # ( \regmem|regMemory[14][28]~q  & ( !\intMem|instruction [22] & ( (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[12][28]~q )) # (\intMem|instruction[21]~DUPLICATE_q  
// & ((\regmem|regMemory[13][28]~q ))) ) ) ) # ( !\regmem|regMemory[14][28]~q  & ( !\intMem|instruction [22] & ( (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[12][28]~q )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[13][28]~q 
// ))) ) ) )

	.dataa(!\regmem|regMemory[12][28]~q ),
	.datab(!\regmem|regMemory[13][28]~q ),
	.datac(!\intMem|instruction[21]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[15][28]~q ),
	.datae(!\regmem|regMemory[14][28]~q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux35~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux35~6 .extended_lut = "off";
defparam \regmem|Mux35~6 .lut_mask = 64'h53535353000FF0FF;
defparam \regmem|Mux35~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N3
cyclonev_lcell_comb \regmem|Mux35~8 (
// Equation(s):
// \regmem|Mux35~8_combout  = ( \regmem|regMemory[1][28]~q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[2][28]~q )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[3][28]~q ))) ) ) ) 
// # ( !\regmem|regMemory[1][28]~q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[2][28]~q )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[3][28]~q ))) ) ) ) # ( 
// \regmem|regMemory[1][28]~q  & ( !\intMem|instruction[22]~DUPLICATE_q  & ( \intMem|instruction[21]~DUPLICATE_q  ) ) )

	.dataa(!\regmem|regMemory[2][28]~q ),
	.datab(gnd),
	.datac(!\intMem|instruction[21]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[3][28]~q ),
	.datae(!\regmem|regMemory[1][28]~q ),
	.dataf(!\intMem|instruction[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux35~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux35~8 .extended_lut = "off";
defparam \regmem|Mux35~8 .lut_mask = 64'h00000F0F505F505F;
defparam \regmem|Mux35~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N15
cyclonev_lcell_comb \regmem|Mux35~7 (
// Equation(s):
// \regmem|Mux35~7_combout  = ( \intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[7][28]~q  ) ) ) # ( !\intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[5][28]~q  ) ) ) # ( 
// \intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[6][28]~q  ) ) ) # ( !\intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[4][28]~q  ) ) )

	.dataa(!\regmem|regMemory[7][28]~q ),
	.datab(!\regmem|regMemory[6][28]~q ),
	.datac(!\regmem|regMemory[5][28]~q ),
	.datad(!\regmem|regMemory[4][28]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux35~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux35~7 .extended_lut = "off";
defparam \regmem|Mux35~7 .lut_mask = 64'h00FF33330F0F5555;
defparam \regmem|Mux35~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N24
cyclonev_lcell_comb \regmem|Mux35~9 (
// Equation(s):
// \regmem|Mux35~9_combout  = ( \regmem|Mux35~8_combout  & ( \regmem|Mux35~7_combout  & ( (!\intMem|instruction [24]) # ((!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux35~5_combout )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux35~6_combout 
// )))) ) ) ) # ( !\regmem|Mux35~8_combout  & ( \regmem|Mux35~7_combout  & ( (!\intMem|instruction [24] & (\intMem|instruction[23]~DUPLICATE_q )) # (\intMem|instruction [24] & ((!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux35~5_combout )) # 
// (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux35~6_combout ))))) ) ) ) # ( \regmem|Mux35~8_combout  & ( !\regmem|Mux35~7_combout  & ( (!\intMem|instruction [24] & (!\intMem|instruction[23]~DUPLICATE_q )) # (\intMem|instruction [24] & 
// ((!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux35~5_combout )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux35~6_combout ))))) ) ) ) # ( !\regmem|Mux35~8_combout  & ( !\regmem|Mux35~7_combout  & ( (\intMem|instruction [24] & 
// ((!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux35~5_combout )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux35~6_combout ))))) ) ) )

	.dataa(!\intMem|instruction [24]),
	.datab(!\intMem|instruction[23]~DUPLICATE_q ),
	.datac(!\regmem|Mux35~5_combout ),
	.datad(!\regmem|Mux35~6_combout ),
	.datae(!\regmem|Mux35~8_combout ),
	.dataf(!\regmem|Mux35~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux35~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux35~9 .extended_lut = "off";
defparam \regmem|Mux35~9 .lut_mask = 64'h04158C9D2637AEBF;
defparam \regmem|Mux35~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N0
cyclonev_lcell_comb \ula|ShiftLeft0~9 (
// Equation(s):
// \ula|ShiftLeft0~9_combout  = ( \regmem|Mux35~4_combout  & ( \regmem|Mux36~4_combout  & ( (!\control|in2Mux~combout  & (((\regmem|Mux36~9_combout ) # (\regmem|Mux35~9_combout )) # (\intMem|instruction[25]~DUPLICATE_q ))) ) ) ) # ( !\regmem|Mux35~4_combout  
// & ( \regmem|Mux36~4_combout  & ( (!\control|in2Mux~combout  & (((\regmem|Mux36~9_combout ) # (\regmem|Mux35~9_combout )) # (\intMem|instruction[25]~DUPLICATE_q ))) ) ) ) # ( \regmem|Mux35~4_combout  & ( !\regmem|Mux36~4_combout  & ( 
// (!\control|in2Mux~combout  & (((\regmem|Mux36~9_combout ) # (\regmem|Mux35~9_combout )) # (\intMem|instruction[25]~DUPLICATE_q ))) ) ) ) # ( !\regmem|Mux35~4_combout  & ( !\regmem|Mux36~4_combout  & ( (!\control|in2Mux~combout  & 
// (!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux36~9_combout ) # (\regmem|Mux35~9_combout )))) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux35~9_combout ),
	.datad(!\regmem|Mux36~9_combout ),
	.datae(!\regmem|Mux35~4_combout ),
	.dataf(!\regmem|Mux36~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~9 .extended_lut = "off";
defparam \ula|ShiftLeft0~9 .lut_mask = 64'h08882AAA2AAA2AAA;
defparam \ula|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N6
cyclonev_lcell_comb \ula|ShiftLeft0~8 (
// Equation(s):
// \ula|ShiftLeft0~8_combout  = ( \regmem|Mux38~4_combout  & ( !\control|in2Mux~combout  & ( ((\regmem|Mux38~9_combout ) # (\intMem|instruction[25]~DUPLICATE_q )) # (\regmem|Mux37~9_combout ) ) ) ) # ( !\regmem|Mux38~4_combout  & ( !\control|in2Mux~combout  
// & ( (!\intMem|instruction[25]~DUPLICATE_q  & (((\regmem|Mux38~9_combout )) # (\regmem|Mux37~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (((\regmem|Mux37~4_combout )))) ) ) )

	.dataa(!\regmem|Mux37~9_combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux38~9_combout ),
	.datad(!\regmem|Mux37~4_combout ),
	.datae(!\regmem|Mux38~4_combout ),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~8 .extended_lut = "off";
defparam \ula|ShiftLeft0~8 .lut_mask = 64'h4C7F7F7F00000000;
defparam \ula|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N0
cyclonev_lcell_comb \ula|ShiftLeft0~11 (
// Equation(s):
// \ula|ShiftLeft0~11_combout  = ( \regmem|Mux58~4_combout  & ( !\control|in2Mux~combout  & ( ((\regmem|Mux58~9_combout ) # (\regmem|Mux57~9_combout )) # (\intMem|instruction [25]) ) ) ) # ( !\regmem|Mux58~4_combout  & ( !\control|in2Mux~combout  & ( 
// (!\intMem|instruction [25] & (((\regmem|Mux58~9_combout ) # (\regmem|Mux57~9_combout )))) # (\intMem|instruction [25] & (\regmem|Mux57~4_combout )) ) ) )

	.dataa(!\regmem|Mux57~4_combout ),
	.datab(!\intMem|instruction [25]),
	.datac(!\regmem|Mux57~9_combout ),
	.datad(!\regmem|Mux58~9_combout ),
	.datae(!\regmem|Mux58~4_combout ),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~11 .extended_lut = "off";
defparam \ula|ShiftLeft0~11 .lut_mask = 64'h1DDD3FFF00000000;
defparam \ula|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N45
cyclonev_lcell_comb \regmem|Mux32~5 (
// Equation(s):
// \regmem|Mux32~5_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[11][31]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[10][31]~q  ) ) ) # ( 
// \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[9][31]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[8][31]~q  ) ) )

	.dataa(!\regmem|regMemory[11][31]~q ),
	.datab(!\regmem|regMemory[9][31]~q ),
	.datac(!\regmem|regMemory[10][31]~q ),
	.datad(!\regmem|regMemory[8][31]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux32~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux32~5 .extended_lut = "off";
defparam \regmem|Mux32~5 .lut_mask = 64'h00FF33330F0F5555;
defparam \regmem|Mux32~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N39
cyclonev_lcell_comb \regmem|Mux32~6 (
// Equation(s):
// \regmem|Mux32~6_combout  = ( \regmem|regMemory[14][31]~q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( (!\intMem|instruction [22] & (\regmem|regMemory[13][31]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[15][31]~q ))) ) ) ) # ( 
// !\regmem|regMemory[14][31]~q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( (!\intMem|instruction [22] & (\regmem|regMemory[13][31]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[15][31]~q ))) ) ) ) # ( \regmem|regMemory[14][31]~q  & ( 
// !\intMem|instruction[21]~DUPLICATE_q  & ( (\intMem|instruction [22]) # (\regmem|regMemory[12][31]~q ) ) ) ) # ( !\regmem|regMemory[14][31]~q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( (\regmem|regMemory[12][31]~q  & !\intMem|instruction [22]) ) ) )

	.dataa(!\regmem|regMemory[13][31]~q ),
	.datab(!\regmem|regMemory[12][31]~q ),
	.datac(!\regmem|regMemory[15][31]~q ),
	.datad(!\intMem|instruction [22]),
	.datae(!\regmem|regMemory[14][31]~q ),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux32~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux32~6 .extended_lut = "off";
defparam \regmem|Mux32~6 .lut_mask = 64'h330033FF550F550F;
defparam \regmem|Mux32~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N9
cyclonev_lcell_comb \regmem|Mux32~8 (
// Equation(s):
// \regmem|Mux32~8_combout  = ( \regmem|regMemory[1][31]~q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[2][31]~q )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[3][31]~q ))) ) ) ) 
// # ( !\regmem|regMemory[1][31]~q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[2][31]~q )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[3][31]~q ))) ) ) ) # ( 
// \regmem|regMemory[1][31]~q  & ( !\intMem|instruction[22]~DUPLICATE_q  & ( \intMem|instruction[21]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\regmem|regMemory[2][31]~q ),
	.datac(!\regmem|regMemory[3][31]~q ),
	.datad(!\intMem|instruction[21]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[1][31]~q ),
	.dataf(!\intMem|instruction[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux32~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux32~8 .extended_lut = "off";
defparam \regmem|Mux32~8 .lut_mask = 64'h000000FF330F330F;
defparam \regmem|Mux32~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N9
cyclonev_lcell_comb \regmem|Mux32~7 (
// Equation(s):
// \regmem|Mux32~7_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[7][31]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[6][31]~q  ) ) ) # ( 
// \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[5][31]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[4][31]~q  ) ) )

	.dataa(!\regmem|regMemory[4][31]~q ),
	.datab(!\regmem|regMemory[6][31]~q ),
	.datac(!\regmem|regMemory[7][31]~q ),
	.datad(!\regmem|regMemory[5][31]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux32~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux32~7 .extended_lut = "off";
defparam \regmem|Mux32~7 .lut_mask = 64'h555500FF33330F0F;
defparam \regmem|Mux32~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N54
cyclonev_lcell_comb \regmem|Mux32~9 (
// Equation(s):
// \regmem|Mux32~9_combout  = ( \regmem|Mux32~8_combout  & ( \regmem|Mux32~7_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q ) # ((!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux32~5_combout )) # (\intMem|instruction[23]~DUPLICATE_q  & 
// ((\regmem|Mux32~6_combout )))) ) ) ) # ( !\regmem|Mux32~8_combout  & ( \regmem|Mux32~7_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux32~5_combout  & (\intMem|instruction[24]~DUPLICATE_q ))) # (\intMem|instruction[23]~DUPLICATE_q  & 
// (((!\intMem|instruction[24]~DUPLICATE_q ) # (\regmem|Mux32~6_combout )))) ) ) ) # ( \regmem|Mux32~8_combout  & ( !\regmem|Mux32~7_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (((!\intMem|instruction[24]~DUPLICATE_q )) # (\regmem|Mux32~5_combout 
// ))) # (\intMem|instruction[23]~DUPLICATE_q  & (((\intMem|instruction[24]~DUPLICATE_q  & \regmem|Mux32~6_combout )))) ) ) ) # ( !\regmem|Mux32~8_combout  & ( !\regmem|Mux32~7_combout  & ( (\intMem|instruction[24]~DUPLICATE_q  & 
// ((!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux32~5_combout )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux32~6_combout ))))) ) ) )

	.dataa(!\intMem|instruction[23]~DUPLICATE_q ),
	.datab(!\regmem|Mux32~5_combout ),
	.datac(!\intMem|instruction[24]~DUPLICATE_q ),
	.datad(!\regmem|Mux32~6_combout ),
	.datae(!\regmem|Mux32~8_combout ),
	.dataf(!\regmem|Mux32~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux32~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux32~9 .extended_lut = "off";
defparam \regmem|Mux32~9 .lut_mask = 64'h0207A2A75257F2F7;
defparam \regmem|Mux32~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N6
cyclonev_lcell_comb \ula|ShiftLeft0~12 (
// Equation(s):
// \ula|ShiftLeft0~12_combout  = ( \regmem|Mux32~9_combout  & ( \regmem|Mux32~4_combout  & ( !\control|in2Mux~combout  ) ) ) # ( !\regmem|Mux32~9_combout  & ( \regmem|Mux32~4_combout  & ( (!\control|in2Mux~combout  & ((\intMem|instruction[25]~DUPLICATE_q ) # 
// (\regmem|Mux40~9_combout ))) ) ) ) # ( \regmem|Mux32~9_combout  & ( !\regmem|Mux32~4_combout  & ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q ) # (\regmem|Mux40~4_combout ))) ) ) ) # ( !\regmem|Mux32~9_combout  & ( 
// !\regmem|Mux32~4_combout  & ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux40~9_combout )) # (\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux40~4_combout ))))) ) ) )

	.dataa(!\regmem|Mux40~9_combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux40~4_combout ),
	.datad(!\control|in2Mux~combout ),
	.datae(!\regmem|Mux32~9_combout ),
	.dataf(!\regmem|Mux32~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~12 .extended_lut = "off";
defparam \ula|ShiftLeft0~12 .lut_mask = 64'h4700CF007700FF00;
defparam \ula|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N42
cyclonev_lcell_comb \ula|ShiftLeft0~7 (
// Equation(s):
// \ula|ShiftLeft0~7_combout  = ( \regmem|Mux41~9_combout  & ( \regmem|Mux39~9_combout  & ( (!\control|in2Mux~combout  & (((!\intMem|instruction [25]) # (\regmem|Mux41~4_combout )) # (\regmem|Mux39~4_combout ))) ) ) ) # ( !\regmem|Mux41~9_combout  & ( 
// \regmem|Mux39~9_combout  & ( (!\control|in2Mux~combout  & (((!\intMem|instruction [25]) # (\regmem|Mux41~4_combout )) # (\regmem|Mux39~4_combout ))) ) ) ) # ( \regmem|Mux41~9_combout  & ( !\regmem|Mux39~9_combout  & ( (!\control|in2Mux~combout  & 
// (((!\intMem|instruction [25]) # (\regmem|Mux41~4_combout )) # (\regmem|Mux39~4_combout ))) ) ) ) # ( !\regmem|Mux41~9_combout  & ( !\regmem|Mux39~9_combout  & ( (\intMem|instruction [25] & (!\control|in2Mux~combout  & ((\regmem|Mux41~4_combout ) # 
// (\regmem|Mux39~4_combout )))) ) ) )

	.dataa(!\regmem|Mux39~4_combout ),
	.datab(!\intMem|instruction [25]),
	.datac(!\regmem|Mux41~4_combout ),
	.datad(!\control|in2Mux~combout ),
	.datae(!\regmem|Mux41~9_combout ),
	.dataf(!\regmem|Mux39~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~7 .extended_lut = "off";
defparam \ula|ShiftLeft0~7 .lut_mask = 64'h1300DF00DF00DF00;
defparam \ula|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N51
cyclonev_lcell_comb \ula|ShiftLeft0~13 (
// Equation(s):
// \ula|ShiftLeft0~13_combout  = ( !\ula|ShiftLeft0~12_combout  & ( !\ula|ShiftLeft0~7_combout  & ( (!\ula|ShiftLeft0~9_combout  & (!\ula|ShiftLeft0~10_combout  & (!\ula|ShiftLeft0~8_combout  & !\ula|ShiftLeft0~11_combout ))) ) ) )

	.dataa(!\ula|ShiftLeft0~9_combout ),
	.datab(!\ula|ShiftLeft0~10_combout ),
	.datac(!\ula|ShiftLeft0~8_combout ),
	.datad(!\ula|ShiftLeft0~11_combout ),
	.datae(!\ula|ShiftLeft0~12_combout ),
	.dataf(!\ula|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~13 .extended_lut = "off";
defparam \ula|ShiftLeft0~13 .lut_mask = 64'h8000000000000000;
defparam \ula|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N48
cyclonev_lcell_comb \ula|Mux11~4 (
// Equation(s):
// \ula|Mux11~4_combout  = ( \ula|ShiftLeft0~13_combout  & ( (\ula|ShiftLeft0~6_combout  & (\ula|Mux11~0_combout  & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & !\ula|ShiftLeft0~14_combout ))) ) )

	.dataa(!\ula|ShiftLeft0~6_combout ),
	.datab(!\ula|Mux11~0_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\ula|ShiftLeft0~14_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~4 .extended_lut = "off";
defparam \ula|Mux11~4 .lut_mask = 64'h0000000010001000;
defparam \ula|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N42
cyclonev_lcell_comb \ula|Mux2~1 (
// Equation(s):
// \ula|Mux2~1_combout  = ( !\ula|Mux11~3_combout  & ( (!\ula|Mux11~4_combout  & (\ula|Mux11~6_combout  & (!\control|aluOp [3] & !\ula|Mux11~7_combout ))) ) )

	.dataa(!\ula|Mux11~4_combout ),
	.datab(!\ula|Mux11~6_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux11~7_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~1 .extended_lut = "off";
defparam \ula|Mux2~1 .lut_mask = 64'h2000200000000000;
defparam \ula|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N39
cyclonev_lcell_comb \ula|Mux1~1 (
// Equation(s):
// \ula|Mux1~1_combout  = ( \ula|Mux8~1_combout  & ( \ula|ShiftRight1~23_combout  ) )

	.dataa(!\ula|ShiftRight1~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~1 .extended_lut = "off";
defparam \ula|Mux1~1 .lut_mask = 64'h0000000055555555;
defparam \ula|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N48
cyclonev_lcell_comb \ula|Mux1~3 (
// Equation(s):
// \ula|Mux1~3_combout  = ( \ulaIn1|ulaIn1MuxOut [29] & ( \ulaIn1|ulaIn1MuxOut [27] & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout ) # ((!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [28]))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & 
// (\ulaIn1|ulaIn1MuxOut [30]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [29] & ( \ulaIn1|ulaIn1MuxOut [27] & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (((!\ulaIn2|ulaIn2MuxOut[0]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [28])))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & 
// (\ulaIn1|ulaIn1MuxOut [30] & ((\ulaIn2|ulaIn2MuxOut[0]~1_combout )))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [29] & ( !\ulaIn1|ulaIn1MuxOut [27] & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (((\ulaIn1|ulaIn1MuxOut [28] & \ulaIn2|ulaIn2MuxOut[0]~1_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (((!\ulaIn2|ulaIn2MuxOut[0]~1_combout )) # (\ulaIn1|ulaIn1MuxOut [30]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [29] & ( !\ulaIn1|ulaIn1MuxOut [27] & ( (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [28]))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [30])))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [30]),
	.datab(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [28]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [29]),
	.dataf(!\ulaIn1|ulaIn1MuxOut [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~3 .extended_lut = "off";
defparam \ula|Mux1~3 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \ula|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N18
cyclonev_lcell_comb \ula|Mux1~4 (
// Equation(s):
// \ula|Mux1~4_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftLeft0~57_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~53_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|Mux1~3_combout ))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftLeft0~57_combout  & ( (\ula|ShiftLeft0~49_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftLeft0~57_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~53_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|Mux1~3_combout ))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftLeft0~57_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  
// & \ula|ShiftLeft0~49_combout ) ) ) )

	.dataa(!\ula|ShiftLeft0~53_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ula|ShiftLeft0~49_combout ),
	.datad(!\ula|Mux1~3_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.dataf(!\ula|ShiftLeft0~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~4 .extended_lut = "off";
defparam \ula|Mux1~4 .lut_mask = 64'h0C0C44773F3F4477;
defparam \ula|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N36
cyclonev_lcell_comb \ula|Mux1~5 (
// Equation(s):
// \ula|Mux1~5_combout  = ( \ula|Mux1~4_combout  & ( ((\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux5~0_combout )) # (\ula|Mux3~1_combout ) ) ) # ( !\ula|Mux1~4_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux5~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|Mux3~1_combout ),
	.datad(!\ula|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~5 .extended_lut = "off";
defparam \ula|Mux1~5 .lut_mask = 64'h003300330F3F0F3F;
defparam \ula|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N45
cyclonev_lcell_comb \ula|Mux1~2 (
// Equation(s):
// \ula|Mux1~2_combout  = ( \ula|ShiftLeft0~43_combout  & ( \ula|Mux3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ula|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~2 .extended_lut = "off";
defparam \ula|Mux1~2 .lut_mask = 64'h0000000000FF00FF;
defparam \ula|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N48
cyclonev_lcell_comb \ula|Mux1~6 (
// Equation(s):
// \ula|Mux1~6_combout  = ( \ula|Mux1~2_combout  & ( \ula|Mux8~0_combout  & ( (!\ula|Mux3~2_combout  & (!\ula|Mux1~1_combout  & !\ula|ShiftRight0~40_combout )) ) ) ) # ( !\ula|Mux1~2_combout  & ( \ula|Mux8~0_combout  & ( (!\ula|Mux1~1_combout  & 
// (!\ula|ShiftRight0~40_combout  & ((!\ula|Mux3~2_combout ) # (!\ula|Mux1~5_combout )))) ) ) ) # ( \ula|Mux1~2_combout  & ( !\ula|Mux8~0_combout  & ( (!\ula|Mux3~2_combout  & !\ula|Mux1~1_combout ) ) ) ) # ( !\ula|Mux1~2_combout  & ( !\ula|Mux8~0_combout  & 
// ( (!\ula|Mux1~1_combout  & ((!\ula|Mux3~2_combout ) # (!\ula|Mux1~5_combout ))) ) ) )

	.dataa(!\ula|Mux3~2_combout ),
	.datab(!\ula|Mux1~1_combout ),
	.datac(!\ula|Mux1~5_combout ),
	.datad(!\ula|ShiftRight0~40_combout ),
	.datae(!\ula|Mux1~2_combout ),
	.dataf(!\ula|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~6 .extended_lut = "off";
defparam \ula|Mux1~6 .lut_mask = 64'hC8C88888C8008800;
defparam \ula|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N3
cyclonev_lcell_comb \regmem|Mux33~3 (
// Equation(s):
// \regmem|Mux33~3_combout  = ( \regmem|regMemory[27][30]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[31][30]~q ) ) ) ) # ( !\regmem|regMemory[27][30]~q  & ( \intMem|instruction[24]~DUPLICATE_q 
//  & ( (\intMem|instruction[23]~DUPLICATE_q  & \regmem|regMemory[31][30]~q ) ) ) ) # ( \regmem|regMemory[27][30]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[19][30]~q ))) # 
// (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[23][30]~q )) ) ) ) # ( !\regmem|regMemory[27][30]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[19][30]~q ))) # 
// (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[23][30]~q )) ) ) )

	.dataa(!\intMem|instruction[23]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[23][30]~q ),
	.datac(!\regmem|regMemory[31][30]~q ),
	.datad(!\regmem|regMemory[19][30]~q ),
	.datae(!\regmem|regMemory[27][30]~q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux33~3 .extended_lut = "off";
defparam \regmem|Mux33~3 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \regmem|Mux33~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N33
cyclonev_lcell_comb \regmem|Mux33~1 (
// Equation(s):
// \regmem|Mux33~1_combout  = ( \intMem|instruction [23] & ( \intMem|instruction [24] & ( \regmem|regMemory[29][30]~q  ) ) ) # ( !\intMem|instruction [23] & ( \intMem|instruction [24] & ( \regmem|regMemory[25][30]~q  ) ) ) # ( \intMem|instruction [23] & ( 
// !\intMem|instruction [24] & ( \regmem|regMemory[21][30]~q  ) ) ) # ( !\intMem|instruction [23] & ( !\intMem|instruction [24] & ( \regmem|regMemory[17][30]~q  ) ) )

	.dataa(!\regmem|regMemory[25][30]~q ),
	.datab(!\regmem|regMemory[21][30]~q ),
	.datac(!\regmem|regMemory[29][30]~q ),
	.datad(!\regmem|regMemory[17][30]~q ),
	.datae(!\intMem|instruction [23]),
	.dataf(!\intMem|instruction [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux33~1 .extended_lut = "off";
defparam \regmem|Mux33~1 .lut_mask = 64'h00FF333355550F0F;
defparam \regmem|Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N33
cyclonev_lcell_comb \regmem|Mux33~0 (
// Equation(s):
// \regmem|Mux33~0_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction [24] & ( \regmem|regMemory[28][30]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction [24] & ( \regmem|regMemory[24][30]~q  ) ) ) # ( 
// \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction [24] & ( \regmem|regMemory[20][30]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction [24] & ( \regmem|regMemory[16][30]~q  ) ) )

	.dataa(!\regmem|regMemory[28][30]~q ),
	.datab(!\regmem|regMemory[20][30]~q ),
	.datac(!\regmem|regMemory[24][30]~q ),
	.datad(!\regmem|regMemory[16][30]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux33~0 .extended_lut = "off";
defparam \regmem|Mux33~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \regmem|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N51
cyclonev_lcell_comb \regmem|Mux33~2 (
// Equation(s):
// \regmem|Mux33~2_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[30][30]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[26][30]~q  ) ) ) # ( \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[22][30]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[18][30]~q  ) ) )

	.dataa(!\regmem|regMemory[22][30]~q ),
	.datab(!\regmem|regMemory[18][30]~q ),
	.datac(!\regmem|regMemory[30][30]~q ),
	.datad(!\regmem|regMemory[26][30]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux33~2 .extended_lut = "off";
defparam \regmem|Mux33~2 .lut_mask = 64'h3333555500FF0F0F;
defparam \regmem|Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N18
cyclonev_lcell_comb \regmem|Mux33~4 (
// Equation(s):
// \regmem|Mux33~4_combout  = ( \regmem|Mux33~0_combout  & ( \regmem|Mux33~2_combout  & ( (!\intMem|instruction[21]~DUPLICATE_q ) # ((!\intMem|instruction [22] & ((\regmem|Mux33~1_combout ))) # (\intMem|instruction [22] & (\regmem|Mux33~3_combout ))) ) ) ) # 
// ( !\regmem|Mux33~0_combout  & ( \regmem|Mux33~2_combout  & ( (!\intMem|instruction [22] & (((\intMem|instruction[21]~DUPLICATE_q  & \regmem|Mux33~1_combout )))) # (\intMem|instruction [22] & (((!\intMem|instruction[21]~DUPLICATE_q )) # 
// (\regmem|Mux33~3_combout ))) ) ) ) # ( \regmem|Mux33~0_combout  & ( !\regmem|Mux33~2_combout  & ( (!\intMem|instruction [22] & (((!\intMem|instruction[21]~DUPLICATE_q ) # (\regmem|Mux33~1_combout )))) # (\intMem|instruction [22] & (\regmem|Mux33~3_combout 
//  & (\intMem|instruction[21]~DUPLICATE_q ))) ) ) ) # ( !\regmem|Mux33~0_combout  & ( !\regmem|Mux33~2_combout  & ( (\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction [22] & ((\regmem|Mux33~1_combout ))) # (\intMem|instruction [22] & 
// (\regmem|Mux33~3_combout )))) ) ) )

	.dataa(!\intMem|instruction [22]),
	.datab(!\regmem|Mux33~3_combout ),
	.datac(!\intMem|instruction[21]~DUPLICATE_q ),
	.datad(!\regmem|Mux33~1_combout ),
	.datae(!\regmem|Mux33~0_combout ),
	.dataf(!\regmem|Mux33~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux33~4 .extended_lut = "off";
defparam \regmem|Mux33~4 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \regmem|Mux33~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N27
cyclonev_lcell_comb \ula|Add0~175 (
// Equation(s):
// \ula|Add0~175_combout  = ( \ulaIn1|ulaIn1MuxOut [30] & ( !\control|aluOp [0] ) ) # ( !\ulaIn1|ulaIn1MuxOut [30] & ( \control|aluOp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~175 .extended_lut = "off";
defparam \ula|Add0~175 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \ula|Add0~175 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N20
dffeas \regmem|regMemory[25][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[25][4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[25][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[25][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N49
dffeas \regmem|regMemory[17][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[17][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[17][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[17][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N54
cyclonev_lcell_comb \regmem|regMemory[21][29]~feeder (
// Equation(s):
// \regmem|regMemory[21][29]~feeder_combout  = ( \memToRegMux|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[21][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[21][29]~feeder .extended_lut = "off";
defparam \regmem|regMemory[21][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[21][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N55
dffeas \regmem|regMemory[21][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[21][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[21][30]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[21][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[21][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N33
cyclonev_lcell_comb \regmem|regMemory[29][29]~feeder (
// Equation(s):
// \regmem|regMemory[29][29]~feeder_combout  = ( \memToRegMux|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[29][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[29][29]~feeder .extended_lut = "off";
defparam \regmem|regMemory[29][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[29][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N35
dffeas \regmem|regMemory[29][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[29][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[29][29]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[29][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[29][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N21
cyclonev_lcell_comb \regmem|Mux34~1 (
// Equation(s):
// \regmem|Mux34~1_combout  = ( \intMem|instruction [24] & ( \intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[29][29]~q  ) ) ) # ( !\intMem|instruction [24] & ( \intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[21][29]~q  ) ) ) # ( 
// \intMem|instruction [24] & ( !\intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[25][29]~q  ) ) ) # ( !\intMem|instruction [24] & ( !\intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[17][29]~q  ) ) )

	.dataa(!\regmem|regMemory[25][29]~q ),
	.datab(!\regmem|regMemory[17][29]~q ),
	.datac(!\regmem|regMemory[21][29]~q ),
	.datad(!\regmem|regMemory[29][29]~q ),
	.datae(!\intMem|instruction [24]),
	.dataf(!\intMem|instruction[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux34~1 .extended_lut = "off";
defparam \regmem|Mux34~1 .lut_mask = 64'h333355550F0F00FF;
defparam \regmem|Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N26
dffeas \regmem|regMemory[24][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[24][19]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[24][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[24][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N54
cyclonev_lcell_comb \regmem|regMemory[20][29]~feeder (
// Equation(s):
// \regmem|regMemory[20][29]~feeder_combout  = ( \memToRegMux|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[20][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[20][29]~feeder .extended_lut = "off";
defparam \regmem|regMemory[20][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[20][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N56
dffeas \regmem|regMemory[20][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[20][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[20][26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[20][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[20][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N8
dffeas \regmem|regMemory[28][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[28][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[28][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[28][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N14
dffeas \regmem|regMemory[16][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N27
cyclonev_lcell_comb \regmem|Mux34~0 (
// Equation(s):
// \regmem|Mux34~0_combout  = ( \intMem|instruction [24] & ( \intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[28][29]~q  ) ) ) # ( !\intMem|instruction [24] & ( \intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[20][29]~q  ) ) ) # ( 
// \intMem|instruction [24] & ( !\intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[24][29]~q  ) ) ) # ( !\intMem|instruction [24] & ( !\intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[16][29]~q  ) ) )

	.dataa(!\regmem|regMemory[24][29]~q ),
	.datab(!\regmem|regMemory[20][29]~q ),
	.datac(!\regmem|regMemory[28][29]~q ),
	.datad(!\regmem|regMemory[16][29]~q ),
	.datae(!\intMem|instruction [24]),
	.dataf(!\intMem|instruction[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux34~0 .extended_lut = "off";
defparam \regmem|Mux34~0 .lut_mask = 64'h00FF555533330F0F;
defparam \regmem|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N2
dffeas \regmem|regMemory[26][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[26][26]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[26][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[26][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N42
cyclonev_lcell_comb \regmem|regMemory[30][29]~feeder (
// Equation(s):
// \regmem|regMemory[30][29]~feeder_combout  = ( \memToRegMux|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[30][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[30][29]~feeder .extended_lut = "off";
defparam \regmem|regMemory[30][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[30][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N44
dffeas \regmem|regMemory[30][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[30][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[30][15]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[30][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[30][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N50
dffeas \regmem|regMemory[22][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[22][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[22][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[22][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N51
cyclonev_lcell_comb \regmem|regMemory[18][29]~feeder (
// Equation(s):
// \regmem|regMemory[18][29]~feeder_combout  = ( \memToRegMux|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[18][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[18][29]~feeder .extended_lut = "off";
defparam \regmem|regMemory[18][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[18][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N52
dffeas \regmem|regMemory[18][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[18][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N21
cyclonev_lcell_comb \regmem|Mux34~2 (
// Equation(s):
// \regmem|Mux34~2_combout  = ( \intMem|instruction [23] & ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[30][29]~q  ) ) ) # ( !\intMem|instruction [23] & ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[26][29]~q  ) ) ) # ( 
// \intMem|instruction [23] & ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[22][29]~q  ) ) ) # ( !\intMem|instruction [23] & ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[18][29]~q  ) ) )

	.dataa(!\regmem|regMemory[26][29]~q ),
	.datab(!\regmem|regMemory[30][29]~q ),
	.datac(!\regmem|regMemory[22][29]~q ),
	.datad(!\regmem|regMemory[18][29]~q ),
	.datae(!\intMem|instruction [23]),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux34~2 .extended_lut = "off";
defparam \regmem|Mux34~2 .lut_mask = 64'h00FF0F0F55553333;
defparam \regmem|Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N38
dffeas \regmem|regMemory[27][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[27][24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[27][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[27][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N47
dffeas \regmem|regMemory[31][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N42
cyclonev_lcell_comb \regmem|regMemory[19][29]~feeder (
// Equation(s):
// \regmem|regMemory[19][29]~feeder_combout  = ( \memToRegMux|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[19][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[19][29]~feeder .extended_lut = "off";
defparam \regmem|regMemory[19][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[19][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N44
dffeas \regmem|regMemory[19][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[19][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N39
cyclonev_lcell_comb \regmem|Mux34~3 (
// Equation(s):
// \regmem|Mux34~3_combout  = ( \regmem|regMemory[23][29]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction [23] & (\regmem|regMemory[27][29]~q )) # (\intMem|instruction [23] & ((\regmem|regMemory[31][29]~q ))) ) ) ) # ( 
// !\regmem|regMemory[23][29]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction [23] & (\regmem|regMemory[27][29]~q )) # (\intMem|instruction [23] & ((\regmem|regMemory[31][29]~q ))) ) ) ) # ( \regmem|regMemory[23][29]~q  & ( 
// !\intMem|instruction[24]~DUPLICATE_q  & ( (\intMem|instruction [23]) # (\regmem|regMemory[19][29]~q ) ) ) ) # ( !\regmem|regMemory[23][29]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( (\regmem|regMemory[19][29]~q  & !\intMem|instruction [23]) ) ) )

	.dataa(!\regmem|regMemory[27][29]~q ),
	.datab(!\regmem|regMemory[31][29]~q ),
	.datac(!\regmem|regMemory[19][29]~q ),
	.datad(!\intMem|instruction [23]),
	.datae(!\regmem|regMemory[23][29]~q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux34~3 .extended_lut = "off";
defparam \regmem|Mux34~3 .lut_mask = 64'h0F000FFF55335533;
defparam \regmem|Mux34~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N0
cyclonev_lcell_comb \regmem|Mux34~4 (
// Equation(s):
// \regmem|Mux34~4_combout  = ( \regmem|Mux34~2_combout  & ( \regmem|Mux34~3_combout  & ( ((!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux34~0_combout ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux34~1_combout ))) # (\intMem|instruction 
// [22]) ) ) ) # ( !\regmem|Mux34~2_combout  & ( \regmem|Mux34~3_combout  & ( (!\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux34~0_combout ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux34~1_combout )))) # 
// (\intMem|instruction [22] & (((\intMem|instruction[21]~DUPLICATE_q )))) ) ) ) # ( \regmem|Mux34~2_combout  & ( !\regmem|Mux34~3_combout  & ( (!\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux34~0_combout ))) # 
// (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux34~1_combout )))) # (\intMem|instruction [22] & (((!\intMem|instruction[21]~DUPLICATE_q )))) ) ) ) # ( !\regmem|Mux34~2_combout  & ( !\regmem|Mux34~3_combout  & ( (!\intMem|instruction [22] & 
// ((!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux34~0_combout ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux34~1_combout )))) ) ) )

	.dataa(!\regmem|Mux34~1_combout ),
	.datab(!\intMem|instruction [22]),
	.datac(!\regmem|Mux34~0_combout ),
	.datad(!\intMem|instruction[21]~DUPLICATE_q ),
	.datae(!\regmem|Mux34~2_combout ),
	.dataf(!\regmem|Mux34~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux34~4 .extended_lut = "off";
defparam \regmem|Mux34~4 .lut_mask = 64'h0C443F440C773F77;
defparam \regmem|Mux34~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y9_N2
dffeas \regmem|regMemory[9][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[9][18]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[9][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[9][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N54
cyclonev_lcell_comb \regmem|regMemory[10][29]~feeder (
// Equation(s):
// \regmem|regMemory[10][29]~feeder_combout  = ( \memToRegMux|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[10][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[10][29]~feeder .extended_lut = "off";
defparam \regmem|regMemory[10][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[10][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y9_N55
dffeas \regmem|regMemory[10][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[10][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[10][18]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[10][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[10][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N26
dffeas \regmem|regMemory[11][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[11][18]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[11][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N2
dffeas \regmem|regMemory[8][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[8][17]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[8][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[8][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N9
cyclonev_lcell_comb \regmem|Mux34~5 (
// Equation(s):
// \regmem|Mux34~5_combout  = ( \regmem|regMemory[8][29]~q  & ( \intMem|instruction [22] & ( (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[10][29]~q )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[11][29]~q ))) ) ) ) # ( 
// !\regmem|regMemory[8][29]~q  & ( \intMem|instruction [22] & ( (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[10][29]~q )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[11][29]~q ))) ) ) ) # ( \regmem|regMemory[8][29]~q  & ( 
// !\intMem|instruction [22] & ( (!\intMem|instruction[21]~DUPLICATE_q ) # (\regmem|regMemory[9][29]~q ) ) ) ) # ( !\regmem|regMemory[8][29]~q  & ( !\intMem|instruction [22] & ( (\regmem|regMemory[9][29]~q  & \intMem|instruction[21]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[9][29]~q ),
	.datab(!\regmem|regMemory[10][29]~q ),
	.datac(!\intMem|instruction[21]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[11][29]~q ),
	.datae(!\regmem|regMemory[8][29]~q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux34~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux34~5 .extended_lut = "off";
defparam \regmem|Mux34~5 .lut_mask = 64'h0505F5F5303F303F;
defparam \regmem|Mux34~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N57
cyclonev_lcell_comb \regmem|regMemory[14][29]~feeder (
// Equation(s):
// \regmem|regMemory[14][29]~feeder_combout  = ( \memToRegMux|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[14][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[14][29]~feeder .extended_lut = "off";
defparam \regmem|regMemory[14][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[14][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N59
dffeas \regmem|regMemory[14][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[14][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[14][18]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[14][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[14][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N45
cyclonev_lcell_comb \regmem|regMemory[12][29]~feeder (
// Equation(s):
// \regmem|regMemory[12][29]~feeder_combout  = ( \memToRegMux|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[12][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[12][29]~feeder .extended_lut = "off";
defparam \regmem|regMemory[12][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[12][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N47
dffeas \regmem|regMemory[12][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[12][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[12][18]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[12][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[12][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N59
dffeas \regmem|regMemory[13][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N51
cyclonev_lcell_comb \regmem|regMemory[15][29]~feeder (
// Equation(s):
// \regmem|regMemory[15][29]~feeder_combout  = ( \memToRegMux|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[15][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[15][29]~feeder .extended_lut = "off";
defparam \regmem|regMemory[15][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[15][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y8_N53
dffeas \regmem|regMemory[15][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[15][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[15][18]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[15][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[15][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N9
cyclonev_lcell_comb \regmem|Mux34~6 (
// Equation(s):
// \regmem|Mux34~6_combout  = ( \intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[15][29]~q  ) ) ) # ( !\intMem|instruction [22] & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[13][29]~q  ) ) ) # ( 
// \intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[14][29]~q  ) ) ) # ( !\intMem|instruction [22] & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[12][29]~q  ) ) )

	.dataa(!\regmem|regMemory[14][29]~q ),
	.datab(!\regmem|regMemory[12][29]~q ),
	.datac(!\regmem|regMemory[13][29]~q ),
	.datad(!\regmem|regMemory[15][29]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux34~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux34~6 .extended_lut = "off";
defparam \regmem|Mux34~6 .lut_mask = 64'h333355550F0F00FF;
defparam \regmem|Mux34~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N38
dffeas \regmem|regMemory[2][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[2][27]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[2][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N47
dffeas \regmem|regMemory[3][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N44
dffeas \regmem|regMemory[1][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N39
cyclonev_lcell_comb \regmem|Mux34~8 (
// Equation(s):
// \regmem|Mux34~8_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[1][29]~q  & ( (!\intMem|instruction[22]~DUPLICATE_q ) # (\regmem|regMemory[3][29]~q ) ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[1][29]~q  & 
// ( (\regmem|regMemory[2][29]~q  & \intMem|instruction[22]~DUPLICATE_q ) ) ) ) # ( \intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[1][29]~q  & ( (\regmem|regMemory[3][29]~q  & \intMem|instruction[22]~DUPLICATE_q ) ) ) ) # ( 
// !\intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[1][29]~q  & ( (\regmem|regMemory[2][29]~q  & \intMem|instruction[22]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[2][29]~q ),
	.datab(!\regmem|regMemory[3][29]~q ),
	.datac(gnd),
	.datad(!\intMem|instruction[22]~DUPLICATE_q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[1][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux34~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux34~8 .extended_lut = "off";
defparam \regmem|Mux34~8 .lut_mask = 64'h005500330055FF33;
defparam \regmem|Mux34~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y12_N50
dffeas \regmem|regMemory[7][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N54
cyclonev_lcell_comb \regmem|regMemory[6][29]~feeder (
// Equation(s):
// \regmem|regMemory[6][29]~feeder_combout  = ( \memToRegMux|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[6][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[6][29]~feeder .extended_lut = "off";
defparam \regmem|regMemory[6][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[6][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N55
dffeas \regmem|regMemory[6][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[6][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[6][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[6][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N0
cyclonev_lcell_comb \regmem|regMemory[4][29]~feeder (
// Equation(s):
// \regmem|regMemory[4][29]~feeder_combout  = ( \memToRegMux|Mux29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[4][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[4][29]~feeder .extended_lut = "off";
defparam \regmem|regMemory[4][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[4][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N2
dffeas \regmem|regMemory[4][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[4][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y12_N56
dffeas \regmem|regMemory[5][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[5][25]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[5][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[5][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N57
cyclonev_lcell_comb \regmem|Mux34~7 (
// Equation(s):
// \regmem|Mux34~7_combout  = ( \intMem|instruction[22]~DUPLICATE_q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[7][29]~q  ) ) ) # ( !\intMem|instruction[22]~DUPLICATE_q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( 
// \regmem|regMemory[5][29]~q  ) ) ) # ( \intMem|instruction[22]~DUPLICATE_q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[6][29]~q  ) ) ) # ( !\intMem|instruction[22]~DUPLICATE_q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( 
// \regmem|regMemory[4][29]~q  ) ) )

	.dataa(!\regmem|regMemory[7][29]~q ),
	.datab(!\regmem|regMemory[6][29]~q ),
	.datac(!\regmem|regMemory[4][29]~q ),
	.datad(!\regmem|regMemory[5][29]~q ),
	.datae(!\intMem|instruction[22]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux34~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux34~7 .extended_lut = "off";
defparam \regmem|Mux34~7 .lut_mask = 64'h0F0F333300FF5555;
defparam \regmem|Mux34~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N12
cyclonev_lcell_comb \regmem|Mux34~9 (
// Equation(s):
// \regmem|Mux34~9_combout  = ( \regmem|Mux34~8_combout  & ( \regmem|Mux34~7_combout  & ( (!\intMem|instruction [24]) # ((!\intMem|instruction [23] & (\regmem|Mux34~5_combout )) # (\intMem|instruction [23] & ((\regmem|Mux34~6_combout )))) ) ) ) # ( 
// !\regmem|Mux34~8_combout  & ( \regmem|Mux34~7_combout  & ( (!\intMem|instruction [23] & (\regmem|Mux34~5_combout  & ((\intMem|instruction [24])))) # (\intMem|instruction [23] & (((!\intMem|instruction [24]) # (\regmem|Mux34~6_combout )))) ) ) ) # ( 
// \regmem|Mux34~8_combout  & ( !\regmem|Mux34~7_combout  & ( (!\intMem|instruction [23] & (((!\intMem|instruction [24])) # (\regmem|Mux34~5_combout ))) # (\intMem|instruction [23] & (((\regmem|Mux34~6_combout  & \intMem|instruction [24])))) ) ) ) # ( 
// !\regmem|Mux34~8_combout  & ( !\regmem|Mux34~7_combout  & ( (\intMem|instruction [24] & ((!\intMem|instruction [23] & (\regmem|Mux34~5_combout )) # (\intMem|instruction [23] & ((\regmem|Mux34~6_combout ))))) ) ) )

	.dataa(!\regmem|Mux34~5_combout ),
	.datab(!\intMem|instruction [23]),
	.datac(!\regmem|Mux34~6_combout ),
	.datad(!\intMem|instruction [24]),
	.datae(!\regmem|Mux34~8_combout ),
	.dataf(!\regmem|Mux34~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux34~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux34~9 .extended_lut = "off";
defparam \regmem|Mux34~9 .lut_mask = 64'h0047CC473347FF47;
defparam \regmem|Mux34~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N36
cyclonev_lcell_comb \ula|Add0~174 (
// Equation(s):
// \ula|Add0~174_combout  = ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [29] ) ) # ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [29] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control|aluOp [0]),
	.dataf(!\ulaIn1|ulaIn1MuxOut [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~174 .extended_lut = "off";
defparam \ula|Add0~174 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \ula|Add0~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N30
cyclonev_lcell_comb \ula|Add0~135 (
// Equation(s):
// \ula|Add0~135_sumout  = SUM(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux34~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux34~4_combout )))) ) + ( \ula|Add0~174_combout  ) + ( \ula|Add0~132  ))
// \ula|Add0~136  = CARRY(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux34~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux34~4_combout )))) ) + ( \ula|Add0~174_combout  ) + ( \ula|Add0~132  ))

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux34~4_combout ),
	.datad(!\regmem|Mux34~9_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~174_combout ),
	.datag(gnd),
	.cin(\ula|Add0~132 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~135_sumout ),
	.cout(\ula|Add0~136 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~135 .extended_lut = "off";
defparam \ula|Add0~135 .lut_mask = 64'h0000FF000000048C;
defparam \ula|Add0~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N33
cyclonev_lcell_comb \ula|Add0~139 (
// Equation(s):
// \ula|Add0~139_sumout  = SUM(( \ula|Add0~175_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux33~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux33~4_combout )))) ) + ( \ula|Add0~136  ))
// \ula|Add0~140  = CARRY(( \ula|Add0~175_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux33~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux33~4_combout )))) ) + ( \ula|Add0~136  ))

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux33~4_combout ),
	.datad(!\ula|Add0~175_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux33~9_combout ),
	.datag(gnd),
	.cin(\ula|Add0~136 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~139_sumout ),
	.cout(\ula|Add0~140 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~139 .extended_lut = "off";
defparam \ula|Add0~139 .lut_mask = 64'h0000FB73000000FF;
defparam \ula|Add0~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N51
cyclonev_lcell_comb \regmem|Mux33~10 (
// Equation(s):
// \regmem|Mux33~10_combout  = ( \regmem|Mux33~4_combout  & ( (\regmem|Mux33~9_combout ) # (\intMem|instruction[25]~DUPLICATE_q ) ) ) # ( !\regmem|Mux33~4_combout  & ( (!\intMem|instruction[25]~DUPLICATE_q  & \regmem|Mux33~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction[25]~DUPLICATE_q ),
	.datad(!\regmem|Mux33~9_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux33~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux33~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux33~10 .extended_lut = "off";
defparam \regmem|Mux33~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \regmem|Mux33~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N36
cyclonev_lcell_comb \ula|Mux1~10 (
// Equation(s):
// \ula|Mux1~10_combout  = ( !\control|aluOp [2] & ( (!\control|aluOp [0] & ((!\control|aluOp [1] & (!\control|in2Mux~combout  & (\ulaIn1|ulaIn1MuxOut [30] & \regmem|Mux33~10_combout ))) # (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [30] $ 
// (((!\regmem|Mux33~10_combout ) # (\control|in2Mux~combout ))))))) # (\control|aluOp [0] & (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [30] & ((!\regmem|Mux33~10_combout ) # (\control|in2Mux~combout ))))))) ) ) # ( \control|aluOp [2] & ( 
// (!\control|aluOp [0] & (\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [14]))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn1|ulaIn1MuxOut [14]),
	.datad(!\ulaIn1|ulaIn1MuxOut [30]),
	.datae(!\control|aluOp [2]),
	.dataf(!\regmem|Mux33~10_combout ),
	.datag(!\control|in2Mux~combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~10 .extended_lut = "on";
defparam \ula|Mux1~10 .lut_mask = 64'h1166020261C60202;
defparam \ula|Mux1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N42
cyclonev_lcell_comb \ula|Mux1~0 (
// Equation(s):
// \ula|Mux1~0_combout  = ( \ula|Mux1~10_combout  & ( \ula|LessThan0~52_combout  & ( \control|aluOp [3] ) ) ) # ( !\ula|Mux1~10_combout  & ( \ula|LessThan0~52_combout  & ( (\ula|Mux14~0_combout  & \control|aluOp [3]) ) ) ) # ( \ula|Mux1~10_combout  & ( 
// !\ula|LessThan0~52_combout  & ( \control|aluOp [3] ) ) ) # ( !\ula|Mux1~10_combout  & ( !\ula|LessThan0~52_combout  & ( (\ula|Mux14~0_combout  & (\control|aluOp [3] & ((\ula|LessThan0~53_combout ) # (\ula|LessThan0~54_combout )))) ) ) )

	.dataa(!\ula|Mux14~0_combout ),
	.datab(!\ula|LessThan0~54_combout ),
	.datac(!\ula|LessThan0~53_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux1~10_combout ),
	.dataf(!\ula|LessThan0~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~0 .extended_lut = "off";
defparam \ula|Mux1~0 .lut_mask = 64'h001500FF005500FF;
defparam \ula|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N42
cyclonev_lcell_comb \memToRegMux|Mux30~0 (
// Equation(s):
// \memToRegMux|Mux30~0_combout  = ( \ula|Mux1~0_combout  & ( !\control|Decoder1~0_combout  ) ) # ( !\ula|Mux1~0_combout  & ( (!\control|Decoder1~0_combout  & ((!\ula|Mux1~6_combout ) # ((\ula|Mux2~1_combout  & \ula|Add0~139_sumout )))) ) )

	.dataa(!\control|Decoder1~0_combout ),
	.datab(!\ula|Mux2~1_combout ),
	.datac(!\ula|Mux1~6_combout ),
	.datad(!\ula|Add0~139_sumout ),
	.datae(gnd),
	.dataf(!\ula|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux30~0 .extended_lut = "off";
defparam \memToRegMux|Mux30~0 .lut_mask = 64'hA0A2A0A2AAAAAAAA;
defparam \memToRegMux|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N26
dffeas \regmem|regMemory[4][30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][30] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N21
cyclonev_lcell_comb \regmem|Mux33~7 (
// Equation(s):
// \regmem|Mux33~7_combout  = ( \regmem|regMemory[7][30]~q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( (\regmem|regMemory[5][30]~q ) # (\intMem|instruction [22]) ) ) ) # ( !\regmem|regMemory[7][30]~q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( 
// (!\intMem|instruction [22] & \regmem|regMemory[5][30]~q ) ) ) ) # ( \regmem|regMemory[7][30]~q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( (!\intMem|instruction [22] & (\regmem|regMemory[4][30]~q )) # (\intMem|instruction [22] & 
// ((\regmem|regMemory[6][30]~q ))) ) ) ) # ( !\regmem|regMemory[7][30]~q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( (!\intMem|instruction [22] & (\regmem|regMemory[4][30]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[6][30]~q ))) ) ) )

	.dataa(!\regmem|regMemory[4][30]~q ),
	.datab(!\regmem|regMemory[6][30]~q ),
	.datac(!\intMem|instruction [22]),
	.datad(!\regmem|regMemory[5][30]~q ),
	.datae(!\regmem|regMemory[7][30]~q ),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux33~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux33~7 .extended_lut = "off";
defparam \regmem|Mux33~7 .lut_mask = 64'h5353535300F00FFF;
defparam \regmem|Mux33~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N57
cyclonev_lcell_comb \regmem|Mux33~8 (
// Equation(s):
// \regmem|Mux33~8_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[1][30]~q  & ( (!\intMem|instruction [22]) # (\regmem|regMemory[3][30]~q ) ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[1][30]~q  & ( 
// (\regmem|regMemory[2][30]~q  & \intMem|instruction [22]) ) ) ) # ( \intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[1][30]~q  & ( (\regmem|regMemory[3][30]~q  & \intMem|instruction [22]) ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( 
// !\regmem|regMemory[1][30]~q  & ( (\regmem|regMemory[2][30]~q  & \intMem|instruction [22]) ) ) )

	.dataa(!\regmem|regMemory[3][30]~q ),
	.datab(!\regmem|regMemory[2][30]~q ),
	.datac(gnd),
	.datad(!\intMem|instruction [22]),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[1][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux33~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux33~8 .extended_lut = "off";
defparam \regmem|Mux33~8 .lut_mask = 64'h003300550033FF55;
defparam \regmem|Mux33~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N9
cyclonev_lcell_comb \regmem|Mux33~5 (
// Equation(s):
// \regmem|Mux33~5_combout  = ( \regmem|regMemory[8][30]~q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[10][30]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[11][30]~q )) ) ) 
// ) # ( !\regmem|regMemory[8][30]~q  & ( \intMem|instruction[22]~DUPLICATE_q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[10][30]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[11][30]~q )) ) ) ) # ( 
// \regmem|regMemory[8][30]~q  & ( !\intMem|instruction[22]~DUPLICATE_q  & ( (!\intMem|instruction[21]~DUPLICATE_q ) # (\regmem|regMemory[9][30]~q ) ) ) ) # ( !\regmem|regMemory[8][30]~q  & ( !\intMem|instruction[22]~DUPLICATE_q  & ( 
// (\regmem|regMemory[9][30]~q  & \intMem|instruction[21]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[11][30]~q ),
	.datab(!\regmem|regMemory[9][30]~q ),
	.datac(!\intMem|instruction[21]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[10][30]~q ),
	.datae(!\regmem|regMemory[8][30]~q ),
	.dataf(!\intMem|instruction[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux33~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux33~5 .extended_lut = "off";
defparam \regmem|Mux33~5 .lut_mask = 64'h0303F3F305F505F5;
defparam \regmem|Mux33~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N21
cyclonev_lcell_comb \regmem|Mux33~6 (
// Equation(s):
// \regmem|Mux33~6_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[15][30]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( \intMem|instruction [22] & ( \regmem|regMemory[14][30]~q  ) ) ) # ( 
// \intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[13][30]~q  ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\intMem|instruction [22] & ( \regmem|regMemory[12][30]~q  ) ) )

	.dataa(!\regmem|regMemory[13][30]~q ),
	.datab(!\regmem|regMemory[14][30]~q ),
	.datac(!\regmem|regMemory[15][30]~q ),
	.datad(!\regmem|regMemory[12][30]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux33~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux33~6 .extended_lut = "off";
defparam \regmem|Mux33~6 .lut_mask = 64'h00FF555533330F0F;
defparam \regmem|Mux33~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N0
cyclonev_lcell_comb \regmem|Mux33~9 (
// Equation(s):
// \regmem|Mux33~9_combout  = ( \regmem|Mux33~5_combout  & ( \regmem|Mux33~6_combout  & ( ((!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux33~8_combout ))) # (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux33~7_combout ))) # (\intMem|instruction 
// [24]) ) ) ) # ( !\regmem|Mux33~5_combout  & ( \regmem|Mux33~6_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (!\intMem|instruction [24] & ((\regmem|Mux33~8_combout )))) # (\intMem|instruction[23]~DUPLICATE_q  & (((\regmem|Mux33~7_combout )) # 
// (\intMem|instruction [24]))) ) ) ) # ( \regmem|Mux33~5_combout  & ( !\regmem|Mux33~6_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (((\regmem|Mux33~8_combout )) # (\intMem|instruction [24]))) # (\intMem|instruction[23]~DUPLICATE_q  & 
// (!\intMem|instruction [24] & (\regmem|Mux33~7_combout ))) ) ) ) # ( !\regmem|Mux33~5_combout  & ( !\regmem|Mux33~6_combout  & ( (!\intMem|instruction [24] & ((!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux33~8_combout ))) # 
// (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux33~7_combout )))) ) ) )

	.dataa(!\intMem|instruction[23]~DUPLICATE_q ),
	.datab(!\intMem|instruction [24]),
	.datac(!\regmem|Mux33~7_combout ),
	.datad(!\regmem|Mux33~8_combout ),
	.datae(!\regmem|Mux33~5_combout ),
	.dataf(!\regmem|Mux33~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux33~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux33~9 .extended_lut = "off";
defparam \regmem|Mux33~9 .lut_mask = 64'h048C26AE159D37BF;
defparam \regmem|Mux33~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N18
cyclonev_lcell_comb \ula|ShiftLeft0~10 (
// Equation(s):
// \ula|ShiftLeft0~10_combout  = ( \regmem|Mux34~9_combout  & ( \regmem|Mux34~4_combout  & ( !\control|in2Mux~combout  ) ) ) # ( !\regmem|Mux34~9_combout  & ( \regmem|Mux34~4_combout  & ( (!\control|in2Mux~combout  & ((\regmem|Mux33~9_combout ) # 
// (\intMem|instruction[25]~DUPLICATE_q ))) ) ) ) # ( \regmem|Mux34~9_combout  & ( !\regmem|Mux34~4_combout  & ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q ) # (\regmem|Mux33~4_combout ))) ) ) ) # ( !\regmem|Mux34~9_combout  & ( 
// !\regmem|Mux34~4_combout  & ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux33~9_combout )) # (\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux33~4_combout ))))) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux33~9_combout ),
	.datad(!\regmem|Mux33~4_combout ),
	.datae(!\regmem|Mux34~9_combout ),
	.dataf(!\regmem|Mux34~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~10 .extended_lut = "off";
defparam \ula|ShiftLeft0~10 .lut_mask = 64'h082A88AA2A2AAAAA;
defparam \ula|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N15
cyclonev_lcell_comb \regmem|Mux58~10 (
// Equation(s):
// \regmem|Mux58~10_combout  = ( \regmem|Mux58~9_combout  & ( (!\intMem|instruction[25]~DUPLICATE_q ) # (\regmem|Mux58~4_combout ) ) ) # ( !\regmem|Mux58~9_combout  & ( (\intMem|instruction[25]~DUPLICATE_q  & \regmem|Mux58~4_combout ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux58~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|Mux58~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux58~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux58~10 .extended_lut = "off";
defparam \regmem|Mux58~10 .lut_mask = 64'h03030303CFCFCFCF;
defparam \regmem|Mux58~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N54
cyclonev_lcell_comb \regmem|Mux40~10 (
// Equation(s):
// \regmem|Mux40~10_combout  = ( \regmem|Mux40~4_combout  & ( (\intMem|instruction[25]~DUPLICATE_q ) # (\regmem|Mux40~9_combout ) ) ) # ( !\regmem|Mux40~4_combout  & ( (\regmem|Mux40~9_combout  & !\intMem|instruction[25]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regmem|Mux40~9_combout ),
	.datad(!\intMem|instruction[25]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regmem|Mux40~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux40~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux40~10 .extended_lut = "off";
defparam \regmem|Mux40~10 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \regmem|Mux40~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N12
cyclonev_lcell_comb \regmem|Mux32~10 (
// Equation(s):
// \regmem|Mux32~10_combout  = ( \regmem|Mux32~9_combout  & ( (!\intMem|instruction[25]~DUPLICATE_q ) # (\regmem|Mux32~4_combout ) ) ) # ( !\regmem|Mux32~9_combout  & ( (\intMem|instruction[25]~DUPLICATE_q  & \regmem|Mux32~4_combout ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux32~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|Mux32~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux32~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux32~10 .extended_lut = "off";
defparam \regmem|Mux32~10 .lut_mask = 64'h03030303CFCFCFCF;
defparam \regmem|Mux32~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N57
cyclonev_lcell_comb \ula|ShiftLeft0~16 (
// Equation(s):
// \ula|ShiftLeft0~16_combout  = ( \regmem|Mux32~10_combout  & ( !\control|in2Mux~combout  ) ) # ( !\regmem|Mux32~10_combout  & ( (!\control|in2Mux~combout  & (((\regmem|Mux40~10_combout ) # (\regmem|Mux58~10_combout )) # (\regmem|Mux57~10_combout ))) ) )

	.dataa(!\regmem|Mux57~10_combout ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux58~10_combout ),
	.datad(!\regmem|Mux40~10_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux32~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~16 .extended_lut = "off";
defparam \ula|ShiftLeft0~16 .lut_mask = 64'h4CCC4CCCCCCCCCCC;
defparam \ula|ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N36
cyclonev_lcell_comb \ula|ShiftLeft0~17 (
// Equation(s):
// \ula|ShiftLeft0~17_combout  = ( !\ula|ShiftLeft0~14_combout  & ( !\ula|ShiftLeft0~7_combout  & ( (!\ula|ShiftLeft0~10_combout  & (!\ula|ShiftLeft0~8_combout  & (!\ula|ShiftLeft0~9_combout  & !\ula|ShiftLeft0~16_combout ))) ) ) )

	.dataa(!\ula|ShiftLeft0~10_combout ),
	.datab(!\ula|ShiftLeft0~8_combout ),
	.datac(!\ula|ShiftLeft0~9_combout ),
	.datad(!\ula|ShiftLeft0~16_combout ),
	.datae(!\ula|ShiftLeft0~14_combout ),
	.dataf(!\ula|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~17 .extended_lut = "off";
defparam \ula|ShiftLeft0~17 .lut_mask = 64'h8000000000000000;
defparam \ula|ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N42
cyclonev_lcell_comb \ula|Mux11~2 (
// Equation(s):
// \ula|Mux11~2_combout  = ( \ula|ShiftLeft0~6_combout  & ( \ula|ShiftLeft0~17_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\control|aluOp [2] & ((!\control|aluOp [1]) # (\control|aluOp [0])))) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & 
// ((!\control|aluOp [2]) # ((!\control|aluOp [1])))) ) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( \ula|ShiftLeft0~17_combout  & ( (!\control|aluOp [2]) # (!\control|aluOp [1]) ) ) ) # ( \ula|ShiftLeft0~6_combout  & ( !\ula|ShiftLeft0~17_combout  & ( 
// (!\control|aluOp [2]) # (!\control|aluOp [1]) ) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( !\ula|ShiftLeft0~17_combout  & ( (!\control|aluOp [2]) # (!\control|aluOp [1]) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\control|aluOp [2]),
	.datac(!\control|aluOp [0]),
	.datad(!\control|aluOp [1]),
	.datae(!\ula|ShiftLeft0~6_combout ),
	.dataf(!\ula|ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~2 .extended_lut = "off";
defparam \ula|Mux11~2 .lut_mask = 64'hFFCCFFCCFFCCDD4C;
defparam \ula|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N12
cyclonev_lcell_comb \ula|Mux10~0 (
// Equation(s):
// \ula|Mux10~0_combout  = ( \ula|ShiftRight0~35_combout  & ( !\control|aluOp [3] & ( (\ula|Mux11~6_combout  & (\ula|Mux11~4_combout  & (!\ula|Mux11~7_combout  & !\ula|Mux11~3_combout ))) ) ) )

	.dataa(!\ula|Mux11~6_combout ),
	.datab(!\ula|Mux11~4_combout ),
	.datac(!\ula|Mux11~7_combout ),
	.datad(!\ula|Mux11~3_combout ),
	.datae(!\ula|ShiftRight0~35_combout ),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~0 .extended_lut = "off";
defparam \ula|Mux10~0 .lut_mask = 64'h0000100000000000;
defparam \ula|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N0
cyclonev_lcell_comb \ula|Mux10~1 (
// Equation(s):
// \ula|Mux10~1_combout  = ( \ula|ShiftLeft0~52_combout  & ( \ula|ShiftLeft0~48_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~32_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~40_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) ) # ( !\ula|ShiftLeft0~52_combout  & ( \ula|ShiftLeft0~48_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftLeft0~32_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftLeft0~40_combout )))) ) ) ) # ( \ula|ShiftLeft0~52_combout  & ( !\ula|ShiftLeft0~48_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~32_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftLeft0~40_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( !\ula|ShiftLeft0~52_combout  & ( !\ula|ShiftLeft0~48_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~32_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~40_combout ))))) ) ) )

	.dataa(!\ula|ShiftLeft0~32_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ula|ShiftLeft0~40_combout ),
	.datae(!\ula|ShiftLeft0~52_combout ),
	.dataf(!\ula|ShiftLeft0~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~1 .extended_lut = "off";
defparam \ula|Mux10~1 .lut_mask = 64'h407043734C7C4F7F;
defparam \ula|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N54
cyclonev_lcell_comb \ula|Mux10~2 (
// Equation(s):
// \ula|Mux10~2_combout  = ( \ula|ShiftLeft0~25_combout  & ( \ula|Mux10~1_combout  & ( (!\ula|Mux3~0_combout  & (!\ula|Mux3~1_combout  & ((!\ulaIn1|ulaIn1MuxOut [31]) # (!\ula|Mux5~0_combout )))) ) ) ) # ( !\ula|ShiftLeft0~25_combout  & ( 
// \ula|Mux10~1_combout  & ( (!\ula|Mux3~1_combout  & ((!\ulaIn1|ulaIn1MuxOut [31]) # (!\ula|Mux5~0_combout ))) ) ) ) # ( \ula|ShiftLeft0~25_combout  & ( !\ula|Mux10~1_combout  & ( (!\ula|Mux3~0_combout  & ((!\ulaIn1|ulaIn1MuxOut [31]) # 
// (!\ula|Mux5~0_combout ))) ) ) ) # ( !\ula|ShiftLeft0~25_combout  & ( !\ula|Mux10~1_combout  & ( (!\ulaIn1|ulaIn1MuxOut [31]) # (!\ula|Mux5~0_combout ) ) ) )

	.dataa(!\ula|Mux3~0_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|Mux3~1_combout ),
	.datad(!\ula|Mux5~0_combout ),
	.datae(!\ula|ShiftLeft0~25_combout ),
	.dataf(!\ula|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~2 .extended_lut = "off";
defparam \ula|Mux10~2 .lut_mask = 64'hFFCCAA88F0C0A080;
defparam \ula|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N33
cyclonev_lcell_comb \regmem|Mux42~10 (
// Equation(s):
// \regmem|Mux42~10_combout  = ( \regmem|Mux42~4_combout  & ( (\intMem|instruction[25]~DUPLICATE_q ) # (\regmem|Mux42~9_combout ) ) ) # ( !\regmem|Mux42~4_combout  & ( (\regmem|Mux42~9_combout  & !\intMem|instruction[25]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regmem|Mux42~9_combout ),
	.datad(!\intMem|instruction[25]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regmem|Mux42~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux42~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux42~10 .extended_lut = "off";
defparam \regmem|Mux42~10 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \regmem|Mux42~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N30
cyclonev_lcell_comb \ula|Mux10~3 (
// Equation(s):
// \ula|Mux10~3_combout  = ( \regmem|Mux42~10_combout  & ( (!\control|in2Mux~combout  & (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [21] & !\control|aluOp [0]))))) # (\control|in2Mux~combout  & ((!\ulaIn1|ulaIn1MuxOut [21] & (\control|aluOp [1] & 
// \control|aluOp [0])) # (\ulaIn1|ulaIn1MuxOut [21] & (!\control|aluOp [1] $ (!\control|aluOp [0]))))) ) ) # ( !\regmem|Mux42~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [21] & (\control|aluOp [1] & \control|aluOp [0])) # (\ulaIn1|ulaIn1MuxOut [21] & 
// (!\control|aluOp [1] $ (!\control|aluOp [0]))) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [21]),
	.datac(!\control|aluOp [1]),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\regmem|Mux42~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~3 .extended_lut = "off";
defparam \ula|Mux10~3 .lut_mask = 64'h033C033C29B429B4;
defparam \ula|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N30
cyclonev_lcell_comb \ula|Mux10~4 (
// Equation(s):
// \ula|Mux10~4_combout  = ( \ula|ShiftRight1~8_combout  & ( \ula|Mux8~1_combout  ) ) # ( !\ula|ShiftRight1~8_combout  & ( \ula|Mux8~1_combout  & ( (\ula|Mux8~2_combout  & ((!\ula|Mux11~8_combout  & (\ula|Mux10~3_combout )) # (\ula|Mux11~8_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [5]))))) ) ) ) # ( \ula|ShiftRight1~8_combout  & ( !\ula|Mux8~1_combout  & ( (\ula|Mux8~2_combout  & ((!\ula|Mux11~8_combout  & (\ula|Mux10~3_combout )) # (\ula|Mux11~8_combout  & ((\ulaIn1|ulaIn1MuxOut [5]))))) ) ) ) # ( 
// !\ula|ShiftRight1~8_combout  & ( !\ula|Mux8~1_combout  & ( (\ula|Mux8~2_combout  & ((!\ula|Mux11~8_combout  & (\ula|Mux10~3_combout )) # (\ula|Mux11~8_combout  & ((\ulaIn1|ulaIn1MuxOut [5]))))) ) ) )

	.dataa(!\ula|Mux8~2_combout ),
	.datab(!\ula|Mux11~8_combout ),
	.datac(!\ula|Mux10~3_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [5]),
	.datae(!\ula|ShiftRight1~8_combout ),
	.dataf(!\ula|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~4 .extended_lut = "off";
defparam \ula|Mux10~4 .lut_mask = 64'h041504150415FFFF;
defparam \ula|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N6
cyclonev_lcell_comb \ula|Mux10~5 (
// Equation(s):
// \ula|Mux10~5_combout  = ( \ula|Add0~103_sumout  & ( !\ula|Mux10~4_combout  & ( (!\ula|Mux10~0_combout  & ((!\ula|Mux2~0_combout ) # ((\ula|Mux11~2_combout  & \ula|Mux10~2_combout )))) ) ) ) # ( !\ula|Add0~103_sumout  & ( !\ula|Mux10~4_combout  & ( 
// (!\ula|Mux10~0_combout  & ((!\ula|Mux11~2_combout ) # ((!\ula|Mux2~0_combout ) # (\ula|Mux10~2_combout )))) ) ) )

	.dataa(!\ula|Mux11~2_combout ),
	.datab(!\ula|Mux10~0_combout ),
	.datac(!\ula|Mux10~2_combout ),
	.datad(!\ula|Mux2~0_combout ),
	.datae(!\ula|Add0~103_sumout ),
	.dataf(!\ula|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~5 .extended_lut = "off";
defparam \ula|Mux10~5 .lut_mask = 64'hCC8CCC0400000000;
defparam \ula|Mux10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N18
cyclonev_lcell_comb \memToRegMux|Mux21~0 (
// Equation(s):
// \memToRegMux|Mux21~0_combout  = ( \ula|LessThan0~63_combout  & ( \ula|Mux10~5_combout  & ( (\ula|Mux14~0_combout  & (\control|aluOp [3] & !\control|Decoder1~0_combout )) ) ) ) # ( \ula|LessThan0~63_combout  & ( !\ula|Mux10~5_combout  & ( 
// !\control|Decoder1~0_combout  ) ) ) # ( !\ula|LessThan0~63_combout  & ( !\ula|Mux10~5_combout  & ( !\control|Decoder1~0_combout  ) ) )

	.dataa(!\ula|Mux14~0_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\control|Decoder1~0_combout ),
	.datad(gnd),
	.datae(!\ula|LessThan0~63_combout ),
	.dataf(!\ula|Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux21~0 .extended_lut = "off";
defparam \memToRegMux|Mux21~0 .lut_mask = 64'hF0F0F0F000001010;
defparam \memToRegMux|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N36
cyclonev_lcell_comb \regmem|regMemory[3][21]~feeder (
// Equation(s):
// \regmem|regMemory[3][21]~feeder_combout  = ( \memToRegMux|Mux21~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[3][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[3][21]~feeder .extended_lut = "off";
defparam \regmem|regMemory[3][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[3][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N38
dffeas \regmem|regMemory[3][21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[3][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[3][21] .is_wysiwyg = "true";
defparam \regmem|regMemory[3][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N42
cyclonev_lcell_comb \regmem|Mux42~8 (
// Equation(s):
// \regmem|Mux42~8_combout  = ( \regmem|regMemory[2][21]~q  & ( \intMem|instruction [22] & ( (!\intMem|instruction[21]~DUPLICATE_q ) # (\regmem|regMemory[3][21]~q ) ) ) ) # ( !\regmem|regMemory[2][21]~q  & ( \intMem|instruction [22] & ( 
// (\regmem|regMemory[3][21]~q  & \intMem|instruction[21]~DUPLICATE_q ) ) ) ) # ( \regmem|regMemory[2][21]~q  & ( !\intMem|instruction [22] & ( (\regmem|regMemory[1][21]~q  & \intMem|instruction[21]~DUPLICATE_q ) ) ) ) # ( !\regmem|regMemory[2][21]~q  & ( 
// !\intMem|instruction [22] & ( (\regmem|regMemory[1][21]~q  & \intMem|instruction[21]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\regmem|regMemory[3][21]~q ),
	.datac(!\regmem|regMemory[1][21]~q ),
	.datad(!\intMem|instruction[21]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[2][21]~q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux42~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux42~8 .extended_lut = "off";
defparam \regmem|Mux42~8 .lut_mask = 64'h000F000F0033FF33;
defparam \regmem|Mux42~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N45
cyclonev_lcell_comb \regmem|Mux42~6 (
// Equation(s):
// \regmem|Mux42~6_combout  = ( \regmem|regMemory[13][21]~q  & ( \intMem|instruction [21] & ( (!\intMem|instruction [22]) # (\regmem|regMemory[15][21]~q ) ) ) ) # ( !\regmem|regMemory[13][21]~q  & ( \intMem|instruction [21] & ( (\regmem|regMemory[15][21]~q  
// & \intMem|instruction [22]) ) ) ) # ( \regmem|regMemory[13][21]~q  & ( !\intMem|instruction [21] & ( (!\intMem|instruction [22] & ((\regmem|regMemory[12][21]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[14][21]~q )) ) ) ) # ( 
// !\regmem|regMemory[13][21]~q  & ( !\intMem|instruction [21] & ( (!\intMem|instruction [22] & ((\regmem|regMemory[12][21]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[14][21]~q )) ) ) )

	.dataa(!\regmem|regMemory[14][21]~q ),
	.datab(!\regmem|regMemory[15][21]~q ),
	.datac(!\intMem|instruction [22]),
	.datad(!\regmem|regMemory[12][21]~q ),
	.datae(!\regmem|regMemory[13][21]~q ),
	.dataf(!\intMem|instruction [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux42~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux42~6 .extended_lut = "off";
defparam \regmem|Mux42~6 .lut_mask = 64'h05F505F50303F3F3;
defparam \regmem|Mux42~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N51
cyclonev_lcell_comb \regmem|Mux42~5 (
// Equation(s):
// \regmem|Mux42~5_combout  = ( \regmem|regMemory[9][21]~q  & ( \intMem|instruction [22] & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[10][21]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[11][21]~q )) ) ) ) # ( 
// !\regmem|regMemory[9][21]~q  & ( \intMem|instruction [22] & ( (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[10][21]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[11][21]~q )) ) ) ) # ( \regmem|regMemory[9][21]~q  & ( 
// !\intMem|instruction [22] & ( (\intMem|instruction[21]~DUPLICATE_q ) # (\regmem|regMemory[8][21]~q ) ) ) ) # ( !\regmem|regMemory[9][21]~q  & ( !\intMem|instruction [22] & ( (\regmem|regMemory[8][21]~q  & !\intMem|instruction[21]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[8][21]~q ),
	.datab(!\regmem|regMemory[11][21]~q ),
	.datac(!\intMem|instruction[21]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[10][21]~q ),
	.datae(!\regmem|regMemory[9][21]~q ),
	.dataf(!\intMem|instruction [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux42~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux42~5 .extended_lut = "off";
defparam \regmem|Mux42~5 .lut_mask = 64'h50505F5F03F303F3;
defparam \regmem|Mux42~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N6
cyclonev_lcell_comb \regmem|Mux42~7 (
// Equation(s):
// \regmem|Mux42~7_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[4][21]~q  & ( (!\intMem|instruction [22] & (\regmem|regMemory[5][21]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[7][21]~q ))) ) ) ) # ( 
// !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[4][21]~q  & ( (!\intMem|instruction [22]) # (\regmem|regMemory[6][21]~q ) ) ) ) # ( \intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[4][21]~q  & ( (!\intMem|instruction [22] & 
// (\regmem|regMemory[5][21]~q )) # (\intMem|instruction [22] & ((\regmem|regMemory[7][21]~q ))) ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[4][21]~q  & ( (\regmem|regMemory[6][21]~q  & \intMem|instruction [22]) ) ) )

	.dataa(!\regmem|regMemory[6][21]~q ),
	.datab(!\regmem|regMemory[5][21]~q ),
	.datac(!\intMem|instruction [22]),
	.datad(!\regmem|regMemory[7][21]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[4][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux42~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux42~7 .extended_lut = "off";
defparam \regmem|Mux42~7 .lut_mask = 64'h0505303FF5F5303F;
defparam \regmem|Mux42~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N33
cyclonev_lcell_comb \regmem|Mux42~9 (
// Equation(s):
// \regmem|Mux42~9_combout  = ( \regmem|Mux42~5_combout  & ( \regmem|Mux42~7_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (((\regmem|Mux42~8_combout )) # (\intMem|instruction[23]~DUPLICATE_q ))) # (\intMem|instruction[24]~DUPLICATE_q  & 
// ((!\intMem|instruction[23]~DUPLICATE_q ) # ((\regmem|Mux42~6_combout )))) ) ) ) # ( !\regmem|Mux42~5_combout  & ( \regmem|Mux42~7_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (((\regmem|Mux42~8_combout )) # (\intMem|instruction[23]~DUPLICATE_q 
// ))) # (\intMem|instruction[24]~DUPLICATE_q  & (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux42~6_combout )))) ) ) ) # ( \regmem|Mux42~5_combout  & ( !\regmem|Mux42~7_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q  & 
// (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux42~8_combout ))) # (\intMem|instruction[24]~DUPLICATE_q  & ((!\intMem|instruction[23]~DUPLICATE_q ) # ((\regmem|Mux42~6_combout )))) ) ) ) # ( !\regmem|Mux42~5_combout  & ( !\regmem|Mux42~7_combout  & ( 
// (!\intMem|instruction[24]~DUPLICATE_q  & (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux42~8_combout ))) # (\intMem|instruction[24]~DUPLICATE_q  & (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux42~6_combout )))) ) ) )

	.dataa(!\intMem|instruction[24]~DUPLICATE_q ),
	.datab(!\intMem|instruction[23]~DUPLICATE_q ),
	.datac(!\regmem|Mux42~8_combout ),
	.datad(!\regmem|Mux42~6_combout ),
	.datae(!\regmem|Mux42~5_combout ),
	.dataf(!\regmem|Mux42~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux42~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux42~9 .extended_lut = "off";
defparam \regmem|Mux42~9 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \regmem|Mux42~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N48
cyclonev_lcell_comb \ula|ShiftLeft0~4 (
// Equation(s):
// \ula|ShiftLeft0~4_combout  = ( \regmem|Mux43~4_combout  & ( \regmem|Mux43~9_combout  & ( !\control|in2Mux~combout  ) ) ) # ( !\regmem|Mux43~4_combout  & ( \regmem|Mux43~9_combout  & ( (!\control|in2Mux~combout  & ((!\intMem|instruction [25]) # 
// (\regmem|Mux42~4_combout ))) ) ) ) # ( \regmem|Mux43~4_combout  & ( !\regmem|Mux43~9_combout  & ( (!\control|in2Mux~combout  & ((\regmem|Mux42~9_combout ) # (\intMem|instruction [25]))) ) ) ) # ( !\regmem|Mux43~4_combout  & ( !\regmem|Mux43~9_combout  & ( 
// (!\control|in2Mux~combout  & ((!\intMem|instruction [25] & (\regmem|Mux42~9_combout )) # (\intMem|instruction [25] & ((\regmem|Mux42~4_combout ))))) ) ) )

	.dataa(!\intMem|instruction [25]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux42~9_combout ),
	.datad(!\regmem|Mux42~4_combout ),
	.datae(!\regmem|Mux43~4_combout ),
	.dataf(!\regmem|Mux43~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~4 .extended_lut = "off";
defparam \ula|ShiftLeft0~4 .lut_mask = 64'h084C4C4C88CCCCCC;
defparam \ula|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N36
cyclonev_lcell_comb \ula|ShiftLeft0~3 (
// Equation(s):
// \ula|ShiftLeft0~3_combout  = ( \regmem|Mux47~4_combout  & ( \regmem|Mux46~4_combout  & ( (!\control|in2Mux~combout  & (((\regmem|Mux47~9_combout ) # (\regmem|Mux46~9_combout )) # (\intMem|instruction [25]))) ) ) ) # ( !\regmem|Mux47~4_combout  & ( 
// \regmem|Mux46~4_combout  & ( (!\control|in2Mux~combout  & (((\regmem|Mux47~9_combout ) # (\regmem|Mux46~9_combout )) # (\intMem|instruction [25]))) ) ) ) # ( \regmem|Mux47~4_combout  & ( !\regmem|Mux46~4_combout  & ( (!\control|in2Mux~combout  & 
// (((\regmem|Mux47~9_combout ) # (\regmem|Mux46~9_combout )) # (\intMem|instruction [25]))) ) ) ) # ( !\regmem|Mux47~4_combout  & ( !\regmem|Mux46~4_combout  & ( (!\intMem|instruction [25] & (!\control|in2Mux~combout  & ((\regmem|Mux47~9_combout ) # 
// (\regmem|Mux46~9_combout )))) ) ) )

	.dataa(!\intMem|instruction [25]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux46~9_combout ),
	.datad(!\regmem|Mux47~9_combout ),
	.datae(!\regmem|Mux47~4_combout ),
	.dataf(!\regmem|Mux46~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~3 .extended_lut = "off";
defparam \ula|ShiftLeft0~3 .lut_mask = 64'h08884CCC4CCC4CCC;
defparam \ula|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N54
cyclonev_lcell_comb \ula|ShiftLeft0~2 (
// Equation(s):
// \ula|ShiftLeft0~2_combout  = ( \regmem|Mux48~4_combout  & ( \regmem|Mux49~9_combout  & ( !\control|in2Mux~combout  ) ) ) # ( !\regmem|Mux48~4_combout  & ( \regmem|Mux49~9_combout  & ( (!\control|in2Mux~combout  & ((!\intMem|instruction [25]) # 
// (\regmem|Mux49~4_combout ))) ) ) ) # ( \regmem|Mux48~4_combout  & ( !\regmem|Mux49~9_combout  & ( (!\control|in2Mux~combout  & ((\regmem|Mux48~9_combout ) # (\intMem|instruction [25]))) ) ) ) # ( !\regmem|Mux48~4_combout  & ( !\regmem|Mux49~9_combout  & ( 
// (!\control|in2Mux~combout  & ((!\intMem|instruction [25] & ((\regmem|Mux48~9_combout ))) # (\intMem|instruction [25] & (\regmem|Mux49~4_combout )))) ) ) )

	.dataa(!\intMem|instruction [25]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux49~4_combout ),
	.datad(!\regmem|Mux48~9_combout ),
	.datae(!\regmem|Mux48~4_combout ),
	.dataf(!\regmem|Mux49~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~2 .extended_lut = "off";
defparam \ula|ShiftLeft0~2 .lut_mask = 64'h048C44CC8C8CCCCC;
defparam \ula|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N6
cyclonev_lcell_comb \ula|ShiftLeft0~0 (
// Equation(s):
// \ula|ShiftLeft0~0_combout  = ( \regmem|Mux52~4_combout  & ( \regmem|Mux52~9_combout  & ( !\control|in2Mux~combout  ) ) ) # ( !\regmem|Mux52~4_combout  & ( \regmem|Mux52~9_combout  & ( (!\control|in2Mux~combout  & ((!\intMem|instruction [25]) # 
// (\regmem|Mux53~4_combout ))) ) ) ) # ( \regmem|Mux52~4_combout  & ( !\regmem|Mux52~9_combout  & ( (!\control|in2Mux~combout  & ((\regmem|Mux53~9_combout ) # (\intMem|instruction [25]))) ) ) ) # ( !\regmem|Mux52~4_combout  & ( !\regmem|Mux52~9_combout  & ( 
// (!\control|in2Mux~combout  & ((!\intMem|instruction [25] & (\regmem|Mux53~9_combout )) # (\intMem|instruction [25] & ((\regmem|Mux53~4_combout ))))) ) ) )

	.dataa(!\intMem|instruction [25]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux53~9_combout ),
	.datad(!\regmem|Mux53~4_combout ),
	.datae(!\regmem|Mux52~4_combout ),
	.dataf(!\regmem|Mux52~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~0 .extended_lut = "off";
defparam \ula|ShiftLeft0~0 .lut_mask = 64'h084C4C4C88CCCCCC;
defparam \ula|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N0
cyclonev_lcell_comb \ula|ShiftLeft0~5 (
// Equation(s):
// \ula|ShiftLeft0~5_combout  = ( \regmem|Mux44~4_combout  & ( \regmem|Mux44~9_combout  & ( !\control|in2Mux~combout  ) ) ) # ( !\regmem|Mux44~4_combout  & ( \regmem|Mux44~9_combout  & ( (!\control|in2Mux~combout  & ((!\intMem|instruction [25]) # 
// (\regmem|Mux45~4_combout ))) ) ) ) # ( \regmem|Mux44~4_combout  & ( !\regmem|Mux44~9_combout  & ( (!\control|in2Mux~combout  & ((\regmem|Mux45~9_combout ) # (\intMem|instruction [25]))) ) ) ) # ( !\regmem|Mux44~4_combout  & ( !\regmem|Mux44~9_combout  & ( 
// (!\control|in2Mux~combout  & ((!\intMem|instruction [25] & ((\regmem|Mux45~9_combout ))) # (\intMem|instruction [25] & (\regmem|Mux45~4_combout )))) ) ) )

	.dataa(!\intMem|instruction [25]),
	.datab(!\regmem|Mux45~4_combout ),
	.datac(!\regmem|Mux45~9_combout ),
	.datad(!\control|in2Mux~combout ),
	.datae(!\regmem|Mux44~4_combout ),
	.dataf(!\regmem|Mux44~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~5 .extended_lut = "off";
defparam \ula|ShiftLeft0~5 .lut_mask = 64'h1B005F00BB00FF00;
defparam \ula|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N42
cyclonev_lcell_comb \ula|ShiftLeft0~1 (
// Equation(s):
// \ula|ShiftLeft0~1_combout  = ( \regmem|Mux50~9_combout  & ( \regmem|Mux50~4_combout  & ( !\control|in2Mux~combout  ) ) ) # ( !\regmem|Mux50~9_combout  & ( \regmem|Mux50~4_combout  & ( (!\control|in2Mux~combout  & ((\regmem|Mux51~9_combout ) # 
// (\intMem|instruction [25]))) ) ) ) # ( \regmem|Mux50~9_combout  & ( !\regmem|Mux50~4_combout  & ( (!\control|in2Mux~combout  & ((!\intMem|instruction [25]) # (\regmem|Mux51~4_combout ))) ) ) ) # ( !\regmem|Mux50~9_combout  & ( !\regmem|Mux50~4_combout  & 
// ( (!\control|in2Mux~combout  & ((!\intMem|instruction [25] & ((\regmem|Mux51~9_combout ))) # (\intMem|instruction [25] & (\regmem|Mux51~4_combout )))) ) ) )

	.dataa(!\intMem|instruction [25]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux51~4_combout ),
	.datad(!\regmem|Mux51~9_combout ),
	.datae(!\regmem|Mux50~9_combout ),
	.dataf(!\regmem|Mux50~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~1 .extended_lut = "off";
defparam \ula|ShiftLeft0~1 .lut_mask = 64'h048C8C8C44CCCCCC;
defparam \ula|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N18
cyclonev_lcell_comb \ula|ShiftLeft0~6 (
// Equation(s):
// \ula|ShiftLeft0~6_combout  = ( !\ula|ShiftLeft0~5_combout  & ( !\ula|ShiftLeft0~1_combout  & ( (!\ula|ShiftLeft0~4_combout  & (!\ula|ShiftLeft0~3_combout  & (!\ula|ShiftLeft0~2_combout  & !\ula|ShiftLeft0~0_combout ))) ) ) )

	.dataa(!\ula|ShiftLeft0~4_combout ),
	.datab(!\ula|ShiftLeft0~3_combout ),
	.datac(!\ula|ShiftLeft0~2_combout ),
	.datad(!\ula|ShiftLeft0~0_combout ),
	.datae(!\ula|ShiftLeft0~5_combout ),
	.dataf(!\ula|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~6 .extended_lut = "off";
defparam \ula|ShiftLeft0~6 .lut_mask = 64'h8000000000000000;
defparam \ula|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N30
cyclonev_lcell_comb \ula|Mux30~8 (
// Equation(s):
// \ula|Mux30~8_combout  = ( \ula|ShiftLeft0~6_combout  & ( \ula|ShiftLeft0~13_combout  & ( (!\ula|ShiftLeft0~14_combout  & (((!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ula|Mux30~7_combout )) # (\ula|Mux30~6_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\ula|Mux30~6_combout ),
	.datac(!\ula|ShiftLeft0~14_combout ),
	.datad(!\ula|Mux30~7_combout ),
	.datae(!\ula|ShiftLeft0~6_combout ),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~8 .extended_lut = "off";
defparam \ula|Mux30~8 .lut_mask = 64'h00000000000030B0;
defparam \ula|Mux30~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N39
cyclonev_lcell_comb \ula|ShiftRight0~24 (
// Equation(s):
// \ula|ShiftRight0~24_combout  = ( \ulaIn1|ulaIn1MuxOut [8] & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [6]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [8] & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & \ulaIn1|ulaIn1MuxOut [6]) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [8] & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [9]))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & 
// (\ulaIn1|ulaIn1MuxOut [7])) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [8] & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [9]))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [7])) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [7]),
	.datab(!\ulaIn1|ulaIn1MuxOut [9]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [6]),
	.datae(!\ulaIn1|ulaIn1MuxOut [8]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~24 .extended_lut = "off";
defparam \ula|ShiftRight0~24 .lut_mask = 64'h35353535000FF0FF;
defparam \ula|ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N36
cyclonev_lcell_comb \ula|ShiftRight0~25 (
// Equation(s):
// \ula|ShiftRight0~25_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [12] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [13] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [10]),
	.datab(!\ulaIn1|ulaIn1MuxOut [11]),
	.datac(!\ulaIn1|ulaIn1MuxOut [13]),
	.datad(!\ulaIn1|ulaIn1MuxOut [12]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~25 .extended_lut = "off";
defparam \ula|ShiftRight0~25 .lut_mask = 64'h0F0F333300FF5555;
defparam \ula|ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N6
cyclonev_lcell_comb \ula|Mux25~1 (
// Equation(s):
// \ula|Mux25~1_combout  = ( \ula|ShiftRight0~25_combout  & ( \ula|ShiftRight0~22_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~26_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (\ula|ShiftRight0~24_combout ))) ) ) ) # ( !\ula|ShiftRight0~25_combout  & ( \ula|ShiftRight0~22_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~26_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~24_combout )))) ) ) ) # ( \ula|ShiftRight0~25_combout  & ( !\ula|ShiftRight0~22_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~26_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (\ula|ShiftRight0~24_combout )))) ) ) ) # ( !\ula|ShiftRight0~25_combout  & ( !\ula|ShiftRight0~22_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~26_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~24_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ula|ShiftRight0~24_combout ),
	.datac(!\ula|ShiftRight0~26_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ula|ShiftRight0~25_combout ),
	.dataf(!\ula|ShiftRight0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux25~1 .extended_lut = "off";
defparam \ula|Mux25~1 .lut_mask = 64'h051105BBAF11AFBB;
defparam \ula|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N18
cyclonev_lcell_comb \ula|Add0~151 (
// Equation(s):
// \ula|Add0~151_combout  = ( \ulaIn1|ulaIn1MuxOut [6] & ( !\control|aluOp [0] ) ) # ( !\ulaIn1|ulaIn1MuxOut [6] & ( \control|aluOp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~151 .extended_lut = "off";
defparam \ula|Add0~151 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \ula|Add0~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N51
cyclonev_lcell_comb \ula|Add0~32 (
// Equation(s):
// \ula|Add0~32_sumout  = SUM(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux57~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux57~4_combout )))) ) + ( \ula|Add0~151_combout  ) + ( \ula|Add0~29  ))
// \ula|Add0~33  = CARRY(( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux57~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux57~4_combout )))) ) + ( \ula|Add0~151_combout  ) + ( \ula|Add0~29  ))

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux57~4_combout ),
	.datad(!\regmem|Mux57~9_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~151_combout ),
	.datag(gnd),
	.cin(\ula|Add0~29 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~32_sumout ),
	.cout(\ula|Add0~33 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~32 .extended_lut = "off";
defparam \ula|Add0~32 .lut_mask = 64'h0000FF000000048C;
defparam \ula|Add0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y10_N9
cyclonev_lcell_comb \ula|Mux25~0 (
// Equation(s):
// \ula|Mux25~0_combout  = ( \ula|Mux30~0_combout  & ( \ula|ShiftLeft0~27_combout  & ( (\ula|Mux30~1_combout ) # (\ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( !\ula|Mux30~0_combout  & ( \ula|ShiftLeft0~27_combout  & ( (\ula|ShiftRight0~36_combout  & 
// \ula|Mux30~1_combout ) ) ) ) # ( \ula|Mux30~0_combout  & ( !\ula|ShiftLeft0~27_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & !\ula|Mux30~1_combout ) ) ) ) # ( !\ula|Mux30~0_combout  & ( !\ula|ShiftLeft0~27_combout  & ( (\ula|ShiftRight0~36_combout  & 
// \ula|Mux30~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|ShiftRight0~36_combout ),
	.datad(!\ula|Mux30~1_combout ),
	.datae(!\ula|Mux30~0_combout ),
	.dataf(!\ula|ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux25~0 .extended_lut = "off";
defparam \ula|Mux25~0 .lut_mask = 64'h000F3300000F33FF;
defparam \ula|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y10_N51
cyclonev_lcell_comb \ula|Mux25~2 (
// Equation(s):
// \ula|Mux25~2_combout  = ( \ula|Add0~32_sumout  & ( \ula|Mux25~0_combout  & ( (!\ula|Mux30~8_combout ) # ((!\ula|Mux30~5_combout  & ((\ula|Mux25~1_combout ))) # (\ula|Mux30~5_combout  & (\ula|ShiftRight1~9_combout ))) ) ) ) # ( !\ula|Add0~32_sumout  & ( 
// \ula|Mux25~0_combout  & ( (!\ula|Mux30~8_combout  & (((!\ula|Mux30~5_combout )))) # (\ula|Mux30~8_combout  & ((!\ula|Mux30~5_combout  & ((\ula|Mux25~1_combout ))) # (\ula|Mux30~5_combout  & (\ula|ShiftRight1~9_combout )))) ) ) ) # ( \ula|Add0~32_sumout  & 
// ( !\ula|Mux25~0_combout  & ( (!\ula|Mux30~8_combout  & (((\ula|Mux30~5_combout )))) # (\ula|Mux30~8_combout  & ((!\ula|Mux30~5_combout  & ((\ula|Mux25~1_combout ))) # (\ula|Mux30~5_combout  & (\ula|ShiftRight1~9_combout )))) ) ) ) # ( !\ula|Add0~32_sumout 
//  & ( !\ula|Mux25~0_combout  & ( (\ula|Mux30~8_combout  & ((!\ula|Mux30~5_combout  & ((\ula|Mux25~1_combout ))) # (\ula|Mux30~5_combout  & (\ula|ShiftRight1~9_combout )))) ) ) )

	.dataa(!\ula|Mux30~8_combout ),
	.datab(!\ula|ShiftRight1~9_combout ),
	.datac(!\ula|Mux25~1_combout ),
	.datad(!\ula|Mux30~5_combout ),
	.datae(!\ula|Add0~32_sumout ),
	.dataf(!\ula|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux25~2 .extended_lut = "off";
defparam \ula|Mux25~2 .lut_mask = 64'h051105BBAF11AFBB;
defparam \ula|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y10_N3
cyclonev_lcell_comb \memToRegMux|Mux6~0 (
// Equation(s):
// \memToRegMux|Mux6~0_combout  = ( \ula|Mux15~0_combout  & ( \ula|Mux25~2_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux15~0_combout  & ( \ula|Mux25~2_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # 
// (\ula|Mux25~3_combout ))) ) ) ) # ( \ula|Mux15~0_combout  & ( !\ula|Mux25~2_combout  & ( (\control|aluOp [3] & !\control|Decoder1~0_combout ) ) ) ) # ( !\ula|Mux15~0_combout  & ( !\ula|Mux25~2_combout  & ( (\control|aluOp [3] & 
// (!\control|Decoder1~0_combout  & \ula|Mux25~3_combout )) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\ula|Mux25~3_combout ),
	.datad(gnd),
	.datae(!\ula|Mux15~0_combout ),
	.dataf(!\ula|Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux6~0 .extended_lut = "off";
defparam \memToRegMux|Mux6~0 .lut_mask = 64'h040444448C8CCCCC;
defparam \memToRegMux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y11_N56
dffeas \regmem|regMemory[31][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][6] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y11_N57
cyclonev_lcell_comb \regmem|Mux57~3 (
// Equation(s):
// \regmem|Mux57~3_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction [24] & ( \regmem|regMemory[31][6]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction [24] & ( \regmem|regMemory[27][6]~q  ) ) ) # ( 
// \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction [24] & ( \regmem|regMemory[23][6]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction [24] & ( \regmem|regMemory[19][6]~q  ) ) )

	.dataa(!\regmem|regMemory[31][6]~q ),
	.datab(!\regmem|regMemory[27][6]~q ),
	.datac(!\regmem|regMemory[19][6]~q ),
	.datad(!\regmem|regMemory[23][6]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux57~3 .extended_lut = "off";
defparam \regmem|Mux57~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \regmem|Mux57~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N51
cyclonev_lcell_comb \regmem|Mux57~1 (
// Equation(s):
// \regmem|Mux57~1_combout  = ( \intMem|instruction [23] & ( \intMem|instruction [24] & ( \regmem|regMemory[29][6]~q  ) ) ) # ( !\intMem|instruction [23] & ( \intMem|instruction [24] & ( \regmem|regMemory[25][6]~q  ) ) ) # ( \intMem|instruction [23] & ( 
// !\intMem|instruction [24] & ( \regmem|regMemory[21][6]~q  ) ) ) # ( !\intMem|instruction [23] & ( !\intMem|instruction [24] & ( \regmem|regMemory[17][6]~q  ) ) )

	.dataa(!\regmem|regMemory[25][6]~q ),
	.datab(!\regmem|regMemory[21][6]~q ),
	.datac(!\regmem|regMemory[29][6]~q ),
	.datad(!\regmem|regMemory[17][6]~q ),
	.datae(!\intMem|instruction [23]),
	.dataf(!\intMem|instruction [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux57~1 .extended_lut = "off";
defparam \regmem|Mux57~1 .lut_mask = 64'h00FF333355550F0F;
defparam \regmem|Mux57~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N48
cyclonev_lcell_comb \regmem|Mux57~2 (
// Equation(s):
// \regmem|Mux57~2_combout  = ( \intMem|instruction [24] & ( \intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[30][6]~q  ) ) ) # ( !\intMem|instruction [24] & ( \intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[22][6]~q  ) ) ) # ( 
// \intMem|instruction [24] & ( !\intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[26][6]~q  ) ) ) # ( !\intMem|instruction [24] & ( !\intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[18][6]~q  ) ) )

	.dataa(!\regmem|regMemory[30][6]~q ),
	.datab(!\regmem|regMemory[26][6]~q ),
	.datac(!\regmem|regMemory[22][6]~q ),
	.datad(!\regmem|regMemory[18][6]~q ),
	.datae(!\intMem|instruction [24]),
	.dataf(!\intMem|instruction[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux57~2 .extended_lut = "off";
defparam \regmem|Mux57~2 .lut_mask = 64'h00FF33330F0F5555;
defparam \regmem|Mux57~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y11_N57
cyclonev_lcell_comb \regmem|Mux57~0 (
// Equation(s):
// \regmem|Mux57~0_combout  = ( \intMem|instruction [24] & ( \intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[28][6]~q  ) ) ) # ( !\intMem|instruction [24] & ( \intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[20][6]~q  ) ) ) # ( 
// \intMem|instruction [24] & ( !\intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[24][6]~q  ) ) ) # ( !\intMem|instruction [24] & ( !\intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[16][6]~q  ) ) )

	.dataa(!\regmem|regMemory[24][6]~q ),
	.datab(!\regmem|regMemory[20][6]~q ),
	.datac(!\regmem|regMemory[16][6]~q ),
	.datad(!\regmem|regMemory[28][6]~q ),
	.datae(!\intMem|instruction [24]),
	.dataf(!\intMem|instruction[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux57~0 .extended_lut = "off";
defparam \regmem|Mux57~0 .lut_mask = 64'h0F0F5555333300FF;
defparam \regmem|Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N36
cyclonev_lcell_comb \regmem|Mux57~4 (
// Equation(s):
// \regmem|Mux57~4_combout  = ( \regmem|Mux57~2_combout  & ( \regmem|Mux57~0_combout  & ( (!\intMem|instruction[21]~DUPLICATE_q ) # ((!\intMem|instruction [22] & ((\regmem|Mux57~1_combout ))) # (\intMem|instruction [22] & (\regmem|Mux57~3_combout ))) ) ) ) # 
// ( !\regmem|Mux57~2_combout  & ( \regmem|Mux57~0_combout  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (!\intMem|instruction [22])) # (\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction [22] & ((\regmem|Mux57~1_combout ))) # (\intMem|instruction 
// [22] & (\regmem|Mux57~3_combout )))) ) ) ) # ( \regmem|Mux57~2_combout  & ( !\regmem|Mux57~0_combout  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (\intMem|instruction [22])) # (\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction [22] & 
// ((\regmem|Mux57~1_combout ))) # (\intMem|instruction [22] & (\regmem|Mux57~3_combout )))) ) ) ) # ( !\regmem|Mux57~2_combout  & ( !\regmem|Mux57~0_combout  & ( (\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction [22] & ((\regmem|Mux57~1_combout 
// ))) # (\intMem|instruction [22] & (\regmem|Mux57~3_combout )))) ) ) )

	.dataa(!\intMem|instruction[21]~DUPLICATE_q ),
	.datab(!\intMem|instruction [22]),
	.datac(!\regmem|Mux57~3_combout ),
	.datad(!\regmem|Mux57~1_combout ),
	.datae(!\regmem|Mux57~2_combout ),
	.dataf(!\regmem|Mux57~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux57~4 .extended_lut = "off";
defparam \regmem|Mux57~4 .lut_mask = 64'h0145236789CDABEF;
defparam \regmem|Mux57~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N54
cyclonev_lcell_comb \ula|Add0~36 (
// Equation(s):
// \ula|Add0~36_sumout  = SUM(( \ula|Add0~152_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux56~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux56~4_combout )))) ) + ( \ula|Add0~33  ))
// \ula|Add0~37  = CARRY(( \ula|Add0~152_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux56~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux56~4_combout )))) ) + ( \ula|Add0~33  ))

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux56~4_combout ),
	.datad(!\ula|Add0~152_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux56~9_combout ),
	.datag(gnd),
	.cin(\ula|Add0~33 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~36_sumout ),
	.cout(\ula|Add0~37 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~36 .extended_lut = "off";
defparam \ula|Add0~36 .lut_mask = 64'h0000FB73000000FF;
defparam \ula|Add0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N36
cyclonev_lcell_comb \ula|ShiftRight1~10 (
// Equation(s):
// \ula|ShiftRight1~10_combout  = ( \ula|ShiftRight1~6_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~29_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight1~4_combout )) ) ) # ( !\ula|ShiftRight1~6_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ula|ShiftRight0~28_combout ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ula|ShiftRight1~4_combout ),
	.datac(!\ula|ShiftRight0~28_combout ),
	.datad(!\ula|ShiftRight0~29_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~10 .extended_lut = "off";
defparam \ula|ShiftRight1~10 .lut_mask = 64'h0505050511BB11BB;
defparam \ula|ShiftRight1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N24
cyclonev_lcell_comb \ula|ShiftRight0~31 (
// Equation(s):
// \ula|ShiftRight0~31_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [9]),
	.datab(!\ulaIn1|ulaIn1MuxOut [8]),
	.datac(!\ulaIn1|ulaIn1MuxOut [10]),
	.datad(!\ulaIn1|ulaIn1MuxOut [7]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~31 .extended_lut = "off";
defparam \ula|ShiftRight0~31 .lut_mask = 64'h0F0F3333555500FF;
defparam \ula|ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N12
cyclonev_lcell_comb \ula|Mux24~1 (
// Equation(s):
// \ula|Mux24~1_combout  = ( \ula|ShiftRight0~32_combout  & ( \ula|ShiftRight0~27_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~33_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (\ula|ShiftRight0~31_combout ))) ) ) ) # ( !\ula|ShiftRight0~32_combout  & ( \ula|ShiftRight0~27_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~33_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~31_combout )))) ) ) ) # ( \ula|ShiftRight0~32_combout  & ( !\ula|ShiftRight0~27_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~33_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (\ula|ShiftRight0~31_combout )))) ) ) ) # ( !\ula|ShiftRight0~32_combout  & ( !\ula|ShiftRight0~27_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~33_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~31_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ula|ShiftRight0~31_combout ),
	.datad(!\ula|ShiftRight0~33_combout ),
	.datae(!\ula|ShiftRight0~32_combout ),
	.dataf(!\ula|ShiftRight0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux24~1 .extended_lut = "off";
defparam \ula|Mux24~1 .lut_mask = 64'h0145236789CDABEF;
defparam \ula|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N45
cyclonev_lcell_comb \ula|ShiftRight0~37 (
// Equation(s):
// \ula|ShiftRight0~37_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftRight0~29_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~28_combout )) ) ) ) # 
// ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftRight0~29_combout  & ( (\ulaIn1|ulaIn1MuxOut [31]) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftRight0~29_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~28_combout )) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftRight0~29_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) ) )

	.dataa(gnd),
	.datab(!\ula|ShiftRight0~28_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.dataf(!\ula|ShiftRight0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~37 .extended_lut = "off";
defparam \ula|ShiftRight0~37 .lut_mask = 64'h00F003F30FFF03F3;
defparam \ula|ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N6
cyclonev_lcell_comb \ula|ShiftLeft0~29 (
// Equation(s):
// \ula|ShiftLeft0~29_combout  = ( \ula|ShiftLeft0~20_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftLeft0~28_combout ))) ) ) # ( !\ula|ShiftLeft0~20_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ula|ShiftLeft0~28_combout )) ) )

	.dataa(gnd),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(!\ula|ShiftLeft0~28_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~29 .extended_lut = "off";
defparam \ula|ShiftLeft0~29 .lut_mask = 64'h0003000330333033;
defparam \ula|ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N15
cyclonev_lcell_comb \ula|Mux24~0 (
// Equation(s):
// \ula|Mux24~0_combout  = ( \ula|ShiftLeft0~29_combout  & ( (!\ula|Mux30~1_combout  & (\ulaIn1|ulaIn1MuxOut [31] & ((\ula|Mux30~0_combout )))) # (\ula|Mux30~1_combout  & (((\ula|Mux30~0_combout ) # (\ula|ShiftRight0~37_combout )))) ) ) # ( 
// !\ula|ShiftLeft0~29_combout  & ( (!\ula|Mux30~1_combout  & (\ulaIn1|ulaIn1MuxOut [31] & ((\ula|Mux30~0_combout )))) # (\ula|Mux30~1_combout  & (((\ula|ShiftRight0~37_combout  & !\ula|Mux30~0_combout )))) ) )

	.dataa(!\ula|Mux30~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|ShiftRight0~37_combout ),
	.datad(!\ula|Mux30~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux24~0 .extended_lut = "off";
defparam \ula|Mux24~0 .lut_mask = 64'h0522052205770577;
defparam \ula|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N54
cyclonev_lcell_comb \ula|Mux24~2 (
// Equation(s):
// \ula|Mux24~2_combout  = ( \ula|Mux24~1_combout  & ( \ula|Mux24~0_combout  & ( (!\ula|Mux30~5_combout ) # ((!\ula|Mux30~8_combout  & (\ula|Add0~36_sumout )) # (\ula|Mux30~8_combout  & ((\ula|ShiftRight1~10_combout )))) ) ) ) # ( !\ula|Mux24~1_combout  & ( 
// \ula|Mux24~0_combout  & ( (!\ula|Mux30~5_combout  & (((!\ula|Mux30~8_combout )))) # (\ula|Mux30~5_combout  & ((!\ula|Mux30~8_combout  & (\ula|Add0~36_sumout )) # (\ula|Mux30~8_combout  & ((\ula|ShiftRight1~10_combout ))))) ) ) ) # ( \ula|Mux24~1_combout  
// & ( !\ula|Mux24~0_combout  & ( (!\ula|Mux30~5_combout  & (((\ula|Mux30~8_combout )))) # (\ula|Mux30~5_combout  & ((!\ula|Mux30~8_combout  & (\ula|Add0~36_sumout )) # (\ula|Mux30~8_combout  & ((\ula|ShiftRight1~10_combout ))))) ) ) ) # ( 
// !\ula|Mux24~1_combout  & ( !\ula|Mux24~0_combout  & ( (\ula|Mux30~5_combout  & ((!\ula|Mux30~8_combout  & (\ula|Add0~36_sumout )) # (\ula|Mux30~8_combout  & ((\ula|ShiftRight1~10_combout ))))) ) ) )

	.dataa(!\ula|Add0~36_sumout ),
	.datab(!\ula|ShiftRight1~10_combout ),
	.datac(!\ula|Mux30~5_combout ),
	.datad(!\ula|Mux30~8_combout ),
	.datae(!\ula|Mux24~1_combout ),
	.dataf(!\ula|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux24~2 .extended_lut = "off";
defparam \ula|Mux24~2 .lut_mask = 64'h050305F3F503F5F3;
defparam \ula|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N54
cyclonev_lcell_comb \memToRegMux|Mux7~0 (
// Equation(s):
// \memToRegMux|Mux7~0_combout  = ( \ula|Mux15~0_combout  & ( \ula|Mux24~2_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux15~0_combout  & ( \ula|Mux24~2_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # 
// (\ula|Mux24~3_combout ))) ) ) ) # ( \ula|Mux15~0_combout  & ( !\ula|Mux24~2_combout  & ( (\control|aluOp [3] & !\control|Decoder1~0_combout ) ) ) ) # ( !\ula|Mux15~0_combout  & ( !\ula|Mux24~2_combout  & ( (\ula|Mux24~3_combout  & (\control|aluOp [3] & 
// !\control|Decoder1~0_combout )) ) ) )

	.dataa(!\ula|Mux24~3_combout ),
	.datab(gnd),
	.datac(!\control|aluOp [3]),
	.datad(!\control|Decoder1~0_combout ),
	.datae(!\ula|Mux15~0_combout ),
	.dataf(!\ula|Mux24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux7~0 .extended_lut = "off";
defparam \memToRegMux|Mux7~0 .lut_mask = 64'h05000F00F500FF00;
defparam \memToRegMux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N12
cyclonev_lcell_comb \regmem|regMemory[16][7]~feeder (
// Equation(s):
// \regmem|regMemory[16][7]~feeder_combout  = ( \memToRegMux|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[16][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[16][7]~feeder .extended_lut = "off";
defparam \regmem|regMemory[16][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[16][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N14
dffeas \regmem|regMemory[16][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[16][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[16][18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[16][7] .is_wysiwyg = "true";
defparam \regmem|regMemory[16][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N48
cyclonev_lcell_comb \regmem|Mux56~0 (
// Equation(s):
// \regmem|Mux56~0_combout  = ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[18][7]~q  & ( (!\intMem|instruction [22] & ((\regmem|regMemory[17][7]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[19][7]~q )) ) ) ) # ( 
// !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[18][7]~q  & ( (\regmem|regMemory[16][7]~q ) # (\intMem|instruction [22]) ) ) ) # ( \intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[18][7]~q  & ( (!\intMem|instruction [22] & 
// ((\regmem|regMemory[17][7]~q ))) # (\intMem|instruction [22] & (\regmem|regMemory[19][7]~q )) ) ) ) # ( !\intMem|instruction[21]~DUPLICATE_q  & ( !\regmem|regMemory[18][7]~q  & ( (!\intMem|instruction [22] & \regmem|regMemory[16][7]~q ) ) ) )

	.dataa(!\intMem|instruction [22]),
	.datab(!\regmem|regMemory[16][7]~q ),
	.datac(!\regmem|regMemory[19][7]~q ),
	.datad(!\regmem|regMemory[17][7]~q ),
	.datae(!\intMem|instruction[21]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[18][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux56~0 .extended_lut = "off";
defparam \regmem|Mux56~0 .lut_mask = 64'h222205AF777705AF;
defparam \regmem|Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N9
cyclonev_lcell_comb \regmem|Mux56~1 (
// Equation(s):
// \regmem|Mux56~1_combout  = ( \intMem|instruction [22] & ( \intMem|instruction [21] & ( \regmem|regMemory[27][7]~q  ) ) ) # ( !\intMem|instruction [22] & ( \intMem|instruction [21] & ( \regmem|regMemory[25][7]~q  ) ) ) # ( \intMem|instruction [22] & ( 
// !\intMem|instruction [21] & ( \regmem|regMemory[26][7]~q  ) ) ) # ( !\intMem|instruction [22] & ( !\intMem|instruction [21] & ( \regmem|regMemory[24][7]~q  ) ) )

	.dataa(!\regmem|regMemory[25][7]~q ),
	.datab(!\regmem|regMemory[27][7]~q ),
	.datac(!\regmem|regMemory[24][7]~q ),
	.datad(!\regmem|regMemory[26][7]~q ),
	.datae(!\intMem|instruction [22]),
	.dataf(!\intMem|instruction [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux56~1 .extended_lut = "off";
defparam \regmem|Mux56~1 .lut_mask = 64'h0F0F00FF55553333;
defparam \regmem|Mux56~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N9
cyclonev_lcell_comb \regmem|Mux56~2 (
// Equation(s):
// \regmem|Mux56~2_combout  = ( \regmem|regMemory[22][7]~q  & ( \regmem|regMemory[21][7]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (((\intMem|instruction [22])) # (\regmem|regMemory[20][7]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & 
// (((!\intMem|instruction [22]) # (\regmem|regMemory[23][7]~q )))) ) ) ) # ( !\regmem|regMemory[22][7]~q  & ( \regmem|regMemory[21][7]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[20][7]~q  & ((!\intMem|instruction [22])))) # 
// (\intMem|instruction[21]~DUPLICATE_q  & (((!\intMem|instruction [22]) # (\regmem|regMemory[23][7]~q )))) ) ) ) # ( \regmem|regMemory[22][7]~q  & ( !\regmem|regMemory[21][7]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (((\intMem|instruction [22])) # 
// (\regmem|regMemory[20][7]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (((\regmem|regMemory[23][7]~q  & \intMem|instruction [22])))) ) ) ) # ( !\regmem|regMemory[22][7]~q  & ( !\regmem|regMemory[21][7]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & 
// (\regmem|regMemory[20][7]~q  & ((!\intMem|instruction [22])))) # (\intMem|instruction[21]~DUPLICATE_q  & (((\regmem|regMemory[23][7]~q  & \intMem|instruction [22])))) ) ) )

	.dataa(!\regmem|regMemory[20][7]~q ),
	.datab(!\regmem|regMemory[23][7]~q ),
	.datac(!\intMem|instruction[21]~DUPLICATE_q ),
	.datad(!\intMem|instruction [22]),
	.datae(!\regmem|regMemory[22][7]~q ),
	.dataf(!\regmem|regMemory[21][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux56~2 .extended_lut = "off";
defparam \regmem|Mux56~2 .lut_mask = 64'h500350F35F035FF3;
defparam \regmem|Mux56~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N39
cyclonev_lcell_comb \regmem|Mux56~3 (
// Equation(s):
// \regmem|Mux56~3_combout  = ( \regmem|regMemory[28][7]~q  & ( \regmem|regMemory[29][7]~q  & ( (!\intMem|instruction [22]) # ((!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[30][7]~q )) # (\intMem|instruction[21]~DUPLICATE_q  & 
// ((\regmem|regMemory[31][7]~q )))) ) ) ) # ( !\regmem|regMemory[28][7]~q  & ( \regmem|regMemory[29][7]~q  & ( (!\intMem|instruction [22] & (\intMem|instruction[21]~DUPLICATE_q )) # (\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & 
// (\regmem|regMemory[30][7]~q )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[31][7]~q ))))) ) ) ) # ( \regmem|regMemory[28][7]~q  & ( !\regmem|regMemory[29][7]~q  & ( (!\intMem|instruction [22] & (!\intMem|instruction[21]~DUPLICATE_q )) # 
// (\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[30][7]~q )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[31][7]~q ))))) ) ) ) # ( !\regmem|regMemory[28][7]~q  & ( !\regmem|regMemory[29][7]~q  & ( 
// (\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[30][7]~q )) # (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[31][7]~q ))))) ) ) )

	.dataa(!\intMem|instruction [22]),
	.datab(!\intMem|instruction[21]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[30][7]~q ),
	.datad(!\regmem|regMemory[31][7]~q ),
	.datae(!\regmem|regMemory[28][7]~q ),
	.dataf(!\regmem|regMemory[29][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux56~3 .extended_lut = "off";
defparam \regmem|Mux56~3 .lut_mask = 64'h04158C9D2637AEBF;
defparam \regmem|Mux56~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N12
cyclonev_lcell_comb \regmem|Mux56~4 (
// Equation(s):
// \regmem|Mux56~4_combout  = ( \regmem|Mux56~2_combout  & ( \regmem|Mux56~3_combout  & ( ((!\intMem|instruction [24] & (\regmem|Mux56~0_combout )) # (\intMem|instruction [24] & ((\regmem|Mux56~1_combout )))) # (\intMem|instruction[23]~DUPLICATE_q ) ) ) ) # 
// ( !\regmem|Mux56~2_combout  & ( \regmem|Mux56~3_combout  & ( (!\intMem|instruction [24] & (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux56~0_combout ))) # (\intMem|instruction [24] & (((\regmem|Mux56~1_combout )) # 
// (\intMem|instruction[23]~DUPLICATE_q ))) ) ) ) # ( \regmem|Mux56~2_combout  & ( !\regmem|Mux56~3_combout  & ( (!\intMem|instruction [24] & (((\regmem|Mux56~0_combout )) # (\intMem|instruction[23]~DUPLICATE_q ))) # (\intMem|instruction [24] & 
// (!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux56~1_combout )))) ) ) ) # ( !\regmem|Mux56~2_combout  & ( !\regmem|Mux56~3_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((!\intMem|instruction [24] & (\regmem|Mux56~0_combout )) # 
// (\intMem|instruction [24] & ((\regmem|Mux56~1_combout ))))) ) ) )

	.dataa(!\intMem|instruction [24]),
	.datab(!\intMem|instruction[23]~DUPLICATE_q ),
	.datac(!\regmem|Mux56~0_combout ),
	.datad(!\regmem|Mux56~1_combout ),
	.datae(!\regmem|Mux56~2_combout ),
	.dataf(!\regmem|Mux56~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux56~4 .extended_lut = "off";
defparam \regmem|Mux56~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regmem|Mux56~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N9
cyclonev_lcell_comb \ula|ShiftRight0~7 (
// Equation(s):
// \ula|ShiftRight0~7_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [9]),
	.datab(!\ulaIn1|ulaIn1MuxOut [11]),
	.datac(!\ulaIn1|ulaIn1MuxOut [10]),
	.datad(!\ulaIn1|ulaIn1MuxOut [8]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~7 .extended_lut = "off";
defparam \ula|ShiftRight0~7 .lut_mask = 64'h333355550F0F00FF;
defparam \ula|ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N30
cyclonev_lcell_comb \ula|Mux23~1 (
// Equation(s):
// \ula|Mux23~1_combout  = ( \ula|ShiftRight0~7_combout  & ( \ula|ShiftRight0~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # ((\ula|ShiftRight0~8_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((\ula|ShiftRight0~1_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) ) ) ) # ( !\ula|ShiftRight0~7_combout  & ( \ula|ShiftRight0~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # 
// ((\ula|ShiftRight0~8_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~1_combout )))) ) ) ) # ( \ula|ShiftRight0~7_combout  & ( !\ula|ShiftRight0~0_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~8_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftRight0~1_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) ) ) ) # ( 
// !\ula|ShiftRight0~7_combout  & ( !\ula|ShiftRight0~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~8_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// ((\ula|ShiftRight0~1_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ula|ShiftRight0~8_combout ),
	.datad(!\ula|ShiftRight0~1_combout ),
	.datae(!\ula|ShiftRight0~7_combout ),
	.dataf(!\ula|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux23~1 .extended_lut = "off";
defparam \ula|Mux23~1 .lut_mask = 64'h024613578ACE9BDF;
defparam \ula|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N30
cyclonev_lcell_comb \ula|Mux23~0 (
// Equation(s):
// \ula|Mux23~0_combout  = ( \ula|Mux30~0_combout  & ( \ula|ShiftLeft0~31_combout  & ( (\ula|Mux30~1_combout ) # (\ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( !\ula|Mux30~0_combout  & ( \ula|ShiftLeft0~31_combout  & ( (\ula|Mux30~1_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ulaIn1|ulaIn1MuxOut [31])) # (\ula|ShiftRight1~11_combout ))) ) ) ) # ( \ula|Mux30~0_combout  & ( !\ula|ShiftLeft0~31_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & !\ula|Mux30~1_combout ) ) ) ) # ( 
// !\ula|Mux30~0_combout  & ( !\ula|ShiftLeft0~31_combout  & ( (\ula|Mux30~1_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ulaIn1|ulaIn1MuxOut [31])) # (\ula|ShiftRight1~11_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|Mux30~1_combout ),
	.datad(!\ula|ShiftRight1~11_combout ),
	.datae(!\ula|Mux30~0_combout ),
	.dataf(!\ula|ShiftLeft0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux23~0 .extended_lut = "off";
defparam \ula|Mux23~0 .lut_mask = 64'h020F3030020F3F3F;
defparam \ula|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N42
cyclonev_lcell_comb \ula|Mux23~2 (
// Equation(s):
// \ula|Mux23~2_combout  = ( \ula|Mux30~8_combout  & ( \ula|Mux23~0_combout  & ( (!\ula|Mux30~5_combout  & ((\ula|Mux23~1_combout ))) # (\ula|Mux30~5_combout  & (\ula|ShiftRight1~11_combout )) ) ) ) # ( !\ula|Mux30~8_combout  & ( \ula|Mux23~0_combout  & ( 
// (!\ula|Mux30~5_combout ) # (\ula|Add0~40_sumout ) ) ) ) # ( \ula|Mux30~8_combout  & ( !\ula|Mux23~0_combout  & ( (!\ula|Mux30~5_combout  & ((\ula|Mux23~1_combout ))) # (\ula|Mux30~5_combout  & (\ula|ShiftRight1~11_combout )) ) ) ) # ( 
// !\ula|Mux30~8_combout  & ( !\ula|Mux23~0_combout  & ( (\ula|Add0~40_sumout  & \ula|Mux30~5_combout ) ) ) )

	.dataa(!\ula|Add0~40_sumout ),
	.datab(!\ula|ShiftRight1~11_combout ),
	.datac(!\ula|Mux30~5_combout ),
	.datad(!\ula|Mux23~1_combout ),
	.datae(!\ula|Mux30~8_combout ),
	.dataf(!\ula|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux23~2 .extended_lut = "off";
defparam \ula|Mux23~2 .lut_mask = 64'h050503F3F5F503F3;
defparam \ula|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N39
cyclonev_lcell_comb \memToRegMux|Mux8~0 (
// Equation(s):
// \memToRegMux|Mux8~0_combout  = ( \ula|Mux23~3_combout  & ( \ula|Mux23~2_combout  & ( (!\control|Decoder1~0_combout  & (((!\control|aluOp [2]) # (!\control|aluOp [3])) # (\ula|Mux31~4_combout ))) ) ) ) # ( !\ula|Mux23~3_combout  & ( \ula|Mux23~2_combout  & 
// ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # ((\ula|Mux31~4_combout  & \control|aluOp [2])))) ) ) ) # ( \ula|Mux23~3_combout  & ( !\ula|Mux23~2_combout  & ( (!\control|Decoder1~0_combout  & (\control|aluOp [3] & ((!\control|aluOp [2]) # 
// (\ula|Mux31~4_combout )))) ) ) ) # ( !\ula|Mux23~3_combout  & ( !\ula|Mux23~2_combout  & ( (\ula|Mux31~4_combout  & (!\control|Decoder1~0_combout  & (\control|aluOp [2] & \control|aluOp [3]))) ) ) )

	.dataa(!\ula|Mux31~4_combout ),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux23~3_combout ),
	.dataf(!\ula|Mux23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux8~0 .extended_lut = "off";
defparam \memToRegMux|Mux8~0 .lut_mask = 64'h000400C4CC04CCC4;
defparam \memToRegMux|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N54
cyclonev_lcell_comb \regmem|regMemory[18][8]~feeder (
// Equation(s):
// \regmem|regMemory[18][8]~feeder_combout  = ( \memToRegMux|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[18][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[18][8]~feeder .extended_lut = "off";
defparam \regmem|regMemory[18][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[18][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N56
dffeas \regmem|regMemory[18][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[18][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][8] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N33
cyclonev_lcell_comb \regmem|Mux55~2 (
// Equation(s):
// \regmem|Mux55~2_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[22][8]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q ) # (\regmem|regMemory[30][8]~q ) ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[22][8]~q  & 
// ( (!\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[18][8]~q )) # (\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[26][8]~q ))) ) ) ) # ( \intMem|instruction[23]~DUPLICATE_q  & ( !\regmem|regMemory[22][8]~q  & ( 
// (\regmem|regMemory[30][8]~q  & \intMem|instruction[24]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\regmem|regMemory[22][8]~q  & ( (!\intMem|instruction[24]~DUPLICATE_q  & (\regmem|regMemory[18][8]~q )) # 
// (\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|regMemory[26][8]~q ))) ) ) )

	.dataa(!\regmem|regMemory[18][8]~q ),
	.datab(!\regmem|regMemory[30][8]~q ),
	.datac(!\intMem|instruction[24]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[26][8]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[22][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux55~2 .extended_lut = "off";
defparam \regmem|Mux55~2 .lut_mask = 64'h505F0303505FF3F3;
defparam \regmem|Mux55~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N27
cyclonev_lcell_comb \regmem|Mux55~1 (
// Equation(s):
// \regmem|Mux55~1_combout  = ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[29][8]~q  & ( (\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[25][8]~q ) ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[29][8]~q  & 
// ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[17][8]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[21][8]~q ))) ) ) ) # ( \intMem|instruction[24]~DUPLICATE_q  & ( !\regmem|regMemory[29][8]~q  & ( 
// (\regmem|regMemory[25][8]~q  & !\intMem|instruction[23]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( !\regmem|regMemory[29][8]~q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[17][8]~q )) # 
// (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[21][8]~q ))) ) ) )

	.dataa(!\regmem|regMemory[17][8]~q ),
	.datab(!\regmem|regMemory[25][8]~q ),
	.datac(!\regmem|regMemory[21][8]~q ),
	.datad(!\intMem|instruction[23]~DUPLICATE_q ),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[29][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux55~1 .extended_lut = "off";
defparam \regmem|Mux55~1 .lut_mask = 64'h550F3300550F33FF;
defparam \regmem|Mux55~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N15
cyclonev_lcell_comb \regmem|Mux55~3 (
// Equation(s):
// \regmem|Mux55~3_combout  = ( \intMem|instruction[24]~DUPLICATE_q  & ( \intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[31][8]~q  ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( \intMem|instruction[23]~DUPLICATE_q  & ( 
// \regmem|regMemory[23][8]~q  ) ) ) # ( \intMem|instruction[24]~DUPLICATE_q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[27][8]~q  ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( 
// \regmem|regMemory[19][8]~q  ) ) )

	.dataa(!\regmem|regMemory[23][8]~q ),
	.datab(!\regmem|regMemory[19][8]~q ),
	.datac(!\regmem|regMemory[31][8]~q ),
	.datad(!\regmem|regMemory[27][8]~q ),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux55~3 .extended_lut = "off";
defparam \regmem|Mux55~3 .lut_mask = 64'h333300FF55550F0F;
defparam \regmem|Mux55~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N9
cyclonev_lcell_comb \regmem|Mux55~0 (
// Equation(s):
// \regmem|Mux55~0_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[28][8]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[24][8]~q  ) ) ) # ( \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[20][8]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[16][8]~q  ) ) )

	.dataa(!\regmem|regMemory[28][8]~q ),
	.datab(!\regmem|regMemory[20][8]~q ),
	.datac(!\regmem|regMemory[16][8]~q ),
	.datad(!\regmem|regMemory[24][8]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux55~0 .extended_lut = "off";
defparam \regmem|Mux55~0 .lut_mask = 64'h0F0F333300FF5555;
defparam \regmem|Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N39
cyclonev_lcell_comb \regmem|Mux55~4 (
// Equation(s):
// \regmem|Mux55~4_combout  = ( \regmem|Mux55~3_combout  & ( \regmem|Mux55~0_combout  & ( (!\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q ) # ((\regmem|Mux55~1_combout )))) # (\intMem|instruction [22] & (((\regmem|Mux55~2_combout )) # 
// (\intMem|instruction[21]~DUPLICATE_q ))) ) ) ) # ( !\regmem|Mux55~3_combout  & ( \regmem|Mux55~0_combout  & ( (!\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q ) # ((\regmem|Mux55~1_combout )))) # (\intMem|instruction [22] & 
// (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux55~2_combout ))) ) ) ) # ( \regmem|Mux55~3_combout  & ( !\regmem|Mux55~0_combout  & ( (!\intMem|instruction [22] & (\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux55~1_combout )))) # 
// (\intMem|instruction [22] & (((\regmem|Mux55~2_combout )) # (\intMem|instruction[21]~DUPLICATE_q ))) ) ) ) # ( !\regmem|Mux55~3_combout  & ( !\regmem|Mux55~0_combout  & ( (!\intMem|instruction [22] & (\intMem|instruction[21]~DUPLICATE_q  & 
// ((\regmem|Mux55~1_combout )))) # (\intMem|instruction [22] & (!\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux55~2_combout ))) ) ) )

	.dataa(!\intMem|instruction [22]),
	.datab(!\intMem|instruction[21]~DUPLICATE_q ),
	.datac(!\regmem|Mux55~2_combout ),
	.datad(!\regmem|Mux55~1_combout ),
	.datae(!\regmem|Mux55~3_combout ),
	.dataf(!\regmem|Mux55~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux55~4 .extended_lut = "off";
defparam \regmem|Mux55~4 .lut_mask = 64'h042615378CAE9DBF;
defparam \regmem|Mux55~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N9
cyclonev_lcell_comb \regmem|Mux55~10 (
// Equation(s):
// \regmem|Mux55~10_combout  = ( \regmem|Mux55~9_combout  & ( (!\intMem|instruction[25]~DUPLICATE_q ) # (\regmem|Mux55~4_combout ) ) ) # ( !\regmem|Mux55~9_combout  & ( (\regmem|Mux55~4_combout  & \intMem|instruction[25]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regmem|Mux55~4_combout ),
	.datad(!\intMem|instruction[25]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regmem|Mux55~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux55~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux55~10 .extended_lut = "off";
defparam \regmem|Mux55~10 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \regmem|Mux55~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N27
cyclonev_lcell_comb \ula|ShiftLeft0~14 (
// Equation(s):
// \ula|ShiftLeft0~14_combout  = ( \regmem|Mux54~10_combout  & ( !\control|in2Mux~combout  ) ) # ( !\regmem|Mux54~10_combout  & ( (!\control|in2Mux~combout  & ((\regmem|Mux56~10_combout ) # (\regmem|Mux55~10_combout ))) ) )

	.dataa(gnd),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux55~10_combout ),
	.datad(!\regmem|Mux56~10_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux54~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~14 .extended_lut = "off";
defparam \ula|ShiftLeft0~14 .lut_mask = 64'h0CCC0CCCCCCCCCCC;
defparam \ula|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N0
cyclonev_lcell_comb \ula|Mux11~1 (
// Equation(s):
// \ula|Mux11~1_combout  = ( \ula|ShiftLeft0~13_combout  & ( (!\ula|ShiftLeft0~14_combout  & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ula|ShiftLeft0~6_combout )) ) )

	.dataa(gnd),
	.datab(!\ula|ShiftLeft0~14_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\ula|ShiftLeft0~6_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~1 .extended_lut = "off";
defparam \ula|Mux11~1 .lut_mask = 64'h0000000000C000C0;
defparam \ula|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N27
cyclonev_lcell_comb \ula|Mux15~6 (
// Equation(s):
// \ula|Mux15~6_combout  = ( \ula|ShiftRight0~4_combout  & ( (\ula|Mux11~1_combout  & ((\ula|Mux30~6_combout ) # (\ula|Mux11~0_combout ))) ) )

	.dataa(!\ula|Mux11~1_combout ),
	.datab(gnd),
	.datac(!\ula|Mux11~0_combout ),
	.datad(!\ula|Mux30~6_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~6 .extended_lut = "off";
defparam \ula|Mux15~6 .lut_mask = 64'h0000000005550555;
defparam \ula|Mux15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N30
cyclonev_lcell_comb \ula|ShiftLeft0~47 (
// Equation(s):
// \ula|ShiftLeft0~47_combout  = ( \ula|ShiftLeft0~22_combout  & ( \ula|ShiftLeft0~30_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~38_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// ((\ula|ShiftLeft0~46_combout )))) ) ) ) # ( !\ula|ShiftLeft0~22_combout  & ( \ula|ShiftLeft0~30_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~38_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~46_combout ))))) ) ) ) # ( \ula|ShiftLeft0~22_combout  & ( !\ula|ShiftLeft0~30_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~38_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// ((\ula|ShiftLeft0~46_combout ))))) ) ) ) # ( !\ula|ShiftLeft0~22_combout  & ( !\ula|ShiftLeft0~30_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~38_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~46_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ula|ShiftLeft0~38_combout ),
	.datac(!\ula|ShiftLeft0~46_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(!\ula|ShiftLeft0~22_combout ),
	.dataf(!\ula|ShiftLeft0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~47 .extended_lut = "off";
defparam \ula|ShiftLeft0~47 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \ula|ShiftLeft0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N27
cyclonev_lcell_comb \ula|Mux15~2 (
// Equation(s):
// \ula|Mux15~2_combout  = ( \ula|ShiftLeft0~13_combout  & ( (!\ula|ShiftLeft0~14_combout  & (\ula|ShiftLeft0~6_combout  & (!\control|aluOp [2] & \ula|Add0~2_combout ))) ) )

	.dataa(!\ula|ShiftLeft0~14_combout ),
	.datab(!\ula|ShiftLeft0~6_combout ),
	.datac(!\control|aluOp [2]),
	.datad(!\ula|Add0~2_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~2 .extended_lut = "off";
defparam \ula|Mux15~2 .lut_mask = 64'h0000000000200020;
defparam \ula|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N42
cyclonev_lcell_comb \ula|Mux15~3 (
// Equation(s):
// \ula|Mux15~3_combout  = ( \control|aluOp [1] & ( \ulaIn1|ulaIn1MuxOut [31] & ( (!\control|aluOp [0] & !\control|aluOp [2]) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control|aluOp [1]),
	.dataf(!\ulaIn1|ulaIn1MuxOut [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~3 .extended_lut = "off";
defparam \ula|Mux15~3 .lut_mask = 64'h0000000000008888;
defparam \ula|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N24
cyclonev_lcell_comb \ula|Mux15~4 (
// Equation(s):
// \ula|Mux15~4_combout  = ( \ula|ShiftLeft0~13_combout  & ( (\ula|Mux15~3_combout  & (((!\ula|ShiftLeft0~6_combout ) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout )) # (\ula|ShiftLeft0~14_combout ))) ) ) # ( !\ula|ShiftLeft0~13_combout  & ( \ula|Mux15~3_combout  ) )

	.dataa(!\ula|ShiftLeft0~14_combout ),
	.datab(!\ula|ShiftLeft0~6_combout ),
	.datac(!\ula|Mux15~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~4 .extended_lut = "off";
defparam \ula|Mux15~4 .lut_mask = 64'h0F0F0F0F0D0F0D0F;
defparam \ula|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N54
cyclonev_lcell_comb \ula|Mux15~5 (
// Equation(s):
// \ula|Mux15~5_combout  = ( \ula|Mux15~2_combout  & ( !\ula|Mux15~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (((!\ula|ShiftLeft0~47_combout )))) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((!\ula|ShiftLeft0~21_combout ) # 
// ((!\ula|ShiftRight0~10_combout )))) ) ) ) # ( !\ula|Mux15~2_combout  & ( !\ula|Mux15~4_combout  ) )

	.dataa(!\ula|ShiftLeft0~21_combout ),
	.datab(!\ula|ShiftLeft0~47_combout ),
	.datac(!\ula|ShiftRight0~10_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\ula|Mux15~2_combout ),
	.dataf(!\ula|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~5 .extended_lut = "off";
defparam \ula|Mux15~5 .lut_mask = 64'hFFFFCCFA00000000;
defparam \ula|Mux15~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N12
cyclonev_lcell_comb \ula|Mux15~7 (
// Equation(s):
// \ula|Mux15~7_combout  = ( \ula|Mux15~1_combout  & ( \ula|Add0~83_sumout  & ( (\control|aluOp [3] & !\ula|Mux15~9_combout ) ) ) ) # ( !\ula|Mux15~1_combout  & ( \ula|Add0~83_sumout  & ( (!\ula|Mux15~9_combout  & (((!\ula|Mux15~6_combout  & 
// \ula|Mux15~5_combout )) # (\control|aluOp [3]))) ) ) ) # ( \ula|Mux15~1_combout  & ( !\ula|Add0~83_sumout  & ( (!\ula|Mux15~9_combout  & (((!\ula|Mux15~6_combout  & \ula|Mux15~5_combout )) # (\control|aluOp [3]))) ) ) ) # ( !\ula|Mux15~1_combout  & ( 
// !\ula|Add0~83_sumout  & ( (!\ula|Mux15~9_combout  & (((!\ula|Mux15~6_combout  & \ula|Mux15~5_combout )) # (\control|aluOp [3]))) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux15~9_combout ),
	.datac(!\ula|Mux15~6_combout ),
	.datad(!\ula|Mux15~5_combout ),
	.datae(!\ula|Mux15~1_combout ),
	.dataf(!\ula|Add0~83_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~7 .extended_lut = "off";
defparam \ula|Mux15~7 .lut_mask = 64'h44C444C444C44444;
defparam \ula|Mux15~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N24
cyclonev_lcell_comb \memToRegMux|Mux16~0 (
// Equation(s):
// \memToRegMux|Mux16~0_combout  = ( \ula|Mux15~0_combout  & ( (!\control|Decoder1~0_combout  & ((!\ula|Mux15~7_combout ) # (\control|aluOp [3]))) ) ) # ( !\ula|Mux15~0_combout  & ( (!\ula|Mux15~7_combout  & !\control|Decoder1~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ula|Mux15~7_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\control|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux16~0 .extended_lut = "off";
defparam \memToRegMux|Mux16~0 .lut_mask = 64'hCC00CC00CF00CF00;
defparam \memToRegMux|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N27
cyclonev_lcell_comb \regmem|regMemory[18][16]~feeder (
// Equation(s):
// \regmem|regMemory[18][16]~feeder_combout  = ( \memToRegMux|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[18][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[18][16]~feeder .extended_lut = "off";
defparam \regmem|regMemory[18][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[18][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N29
dffeas \regmem|regMemory[18][16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[18][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[18][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[18][16] .is_wysiwyg = "true";
defparam \regmem|regMemory[18][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N15
cyclonev_lcell_comb \regmem|Mux15~2 (
// Equation(s):
// \regmem|Mux15~2_combout  = ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[22][16]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[26][16]~q ))) # (\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[30][16]~q )) ) ) 
// ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[22][16]~q  & ( (\intMem|instruction[18]~DUPLICATE_q ) # (\regmem|regMemory[18][16]~q ) ) ) ) # ( \intMem|instruction[19]~DUPLICATE_q  & ( !\regmem|regMemory[22][16]~q  & ( 
// (!\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[26][16]~q ))) # (\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[30][16]~q )) ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( !\regmem|regMemory[22][16]~q  & ( 
// (\regmem|regMemory[18][16]~q  & !\intMem|instruction[18]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[18][16]~q ),
	.datab(!\regmem|regMemory[30][16]~q ),
	.datac(!\intMem|instruction[18]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[26][16]~q ),
	.datae(!\intMem|instruction[19]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[22][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux15~2 .extended_lut = "off";
defparam \regmem|Mux15~2 .lut_mask = 64'h505003F35F5F03F3;
defparam \regmem|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N33
cyclonev_lcell_comb \regmem|Mux15~1 (
// Equation(s):
// \regmem|Mux15~1_combout  = ( \regmem|regMemory[21][16]~q  & ( \intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[29][16]~q ) ) ) ) # ( !\regmem|regMemory[21][16]~q  & ( \intMem|instruction[18]~DUPLICATE_q 
//  & ( (\regmem|regMemory[29][16]~q  & \intMem|instruction[19]~DUPLICATE_q ) ) ) ) # ( \regmem|regMemory[21][16]~q  & ( !\intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[17][16]~q )) # 
// (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[25][16]~q ))) ) ) ) # ( !\regmem|regMemory[21][16]~q  & ( !\intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[17][16]~q )) # 
// (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[25][16]~q ))) ) ) )

	.dataa(!\regmem|regMemory[17][16]~q ),
	.datab(!\regmem|regMemory[25][16]~q ),
	.datac(!\regmem|regMemory[29][16]~q ),
	.datad(!\intMem|instruction[19]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[21][16]~q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux15~1 .extended_lut = "off";
defparam \regmem|Mux15~1 .lut_mask = 64'h55335533000FFF0F;
defparam \regmem|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N3
cyclonev_lcell_comb \regmem|Mux15~0 (
// Equation(s):
// \regmem|Mux15~0_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[28][16]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[24][16]~q  ) ) ) # ( \intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[20][16]~q  ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( 
// \regmem|regMemory[16][16]~q  ) ) )

	.dataa(!\regmem|regMemory[28][16]~q ),
	.datab(!\regmem|regMemory[24][16]~q ),
	.datac(!\regmem|regMemory[16][16]~q ),
	.datad(!\regmem|regMemory[20][16]~q ),
	.datae(!\intMem|instruction[18]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux15~0 .extended_lut = "off";
defparam \regmem|Mux15~0 .lut_mask = 64'h0F0F00FF33335555;
defparam \regmem|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N45
cyclonev_lcell_comb \regmem|Mux15~3 (
// Equation(s):
// \regmem|Mux15~3_combout  = ( \regmem|regMemory[27][16]~q  & ( \regmem|regMemory[19][16]~q  & ( (!\intMem|instruction [18]) # ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[23][16]~q )) # (\intMem|instruction[19]~DUPLICATE_q  & 
// ((\regmem|regMemory[31][16]~q )))) ) ) ) # ( !\regmem|regMemory[27][16]~q  & ( \regmem|regMemory[19][16]~q  & ( (!\intMem|instruction [18] & (((!\intMem|instruction[19]~DUPLICATE_q )))) # (\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  
// & (\regmem|regMemory[23][16]~q )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[31][16]~q ))))) ) ) ) # ( \regmem|regMemory[27][16]~q  & ( !\regmem|regMemory[19][16]~q  & ( (!\intMem|instruction [18] & 
// (((\intMem|instruction[19]~DUPLICATE_q )))) # (\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[23][16]~q )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[31][16]~q ))))) ) ) ) # ( 
// !\regmem|regMemory[27][16]~q  & ( !\regmem|regMemory[19][16]~q  & ( (\intMem|instruction [18] & ((!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[23][16]~q )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[31][16]~q ))))) ) ) )

	.dataa(!\regmem|regMemory[23][16]~q ),
	.datab(!\intMem|instruction [18]),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[31][16]~q ),
	.datae(!\regmem|regMemory[27][16]~q ),
	.dataf(!\regmem|regMemory[19][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux15~3 .extended_lut = "off";
defparam \regmem|Mux15~3 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \regmem|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N0
cyclonev_lcell_comb \regmem|Mux15~4 (
// Equation(s):
// \regmem|Mux15~4_combout  = ( \regmem|Mux15~0_combout  & ( \regmem|Mux15~3_combout  & ( (!\intMem|instruction [16] & ((!\intMem|instruction[17]~DUPLICATE_q ) # ((\regmem|Mux15~2_combout )))) # (\intMem|instruction [16] & (((\regmem|Mux15~1_combout )) # 
// (\intMem|instruction[17]~DUPLICATE_q ))) ) ) ) # ( !\regmem|Mux15~0_combout  & ( \regmem|Mux15~3_combout  & ( (!\intMem|instruction [16] & (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux15~2_combout ))) # (\intMem|instruction [16] & 
// (((\regmem|Mux15~1_combout )) # (\intMem|instruction[17]~DUPLICATE_q ))) ) ) ) # ( \regmem|Mux15~0_combout  & ( !\regmem|Mux15~3_combout  & ( (!\intMem|instruction [16] & ((!\intMem|instruction[17]~DUPLICATE_q ) # ((\regmem|Mux15~2_combout )))) # 
// (\intMem|instruction [16] & (!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux15~1_combout )))) ) ) ) # ( !\regmem|Mux15~0_combout  & ( !\regmem|Mux15~3_combout  & ( (!\intMem|instruction [16] & (\intMem|instruction[17]~DUPLICATE_q  & 
// (\regmem|Mux15~2_combout ))) # (\intMem|instruction [16] & (!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux15~1_combout )))) ) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\intMem|instruction[17]~DUPLICATE_q ),
	.datac(!\regmem|Mux15~2_combout ),
	.datad(!\regmem|Mux15~1_combout ),
	.datae(!\regmem|Mux15~0_combout ),
	.dataf(!\regmem|Mux15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux15~4 .extended_lut = "off";
defparam \regmem|Mux15~4 .lut_mask = 64'h02468ACE13579BDF;
defparam \regmem|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N33
cyclonev_lcell_comb \regmem|Mux15~5 (
// Equation(s):
// \regmem|Mux15~5_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[9][16]~q  & ( (!\intMem|instruction [16] & (\regmem|regMemory[10][16]~q )) # (\intMem|instruction [16] & ((\regmem|regMemory[11][16]~q ))) ) ) ) # ( 
// !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[9][16]~q  & ( (\regmem|regMemory[8][16]~q ) # (\intMem|instruction [16]) ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\regmem|regMemory[9][16]~q  & ( (!\intMem|instruction [16] & 
// (\regmem|regMemory[10][16]~q )) # (\intMem|instruction [16] & ((\regmem|regMemory[11][16]~q ))) ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\regmem|regMemory[9][16]~q  & ( (!\intMem|instruction [16] & \regmem|regMemory[8][16]~q ) ) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\regmem|regMemory[10][16]~q ),
	.datac(!\regmem|regMemory[11][16]~q ),
	.datad(!\regmem|regMemory[8][16]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[9][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux15~5 .extended_lut = "off";
defparam \regmem|Mux15~5 .lut_mask = 64'h00AA272755FF2727;
defparam \regmem|Mux15~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N15
cyclonev_lcell_comb \regmem|Mux15~8 (
// Equation(s):
// \regmem|Mux15~8_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[4][16]~q  & ( (!\intMem|instruction [16] & (\regmem|regMemory[6][16]~q )) # (\intMem|instruction [16] & ((\regmem|regMemory[7][16]~q ))) ) ) ) # ( 
// !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[4][16]~q  & ( (!\intMem|instruction [16]) # (\regmem|regMemory[5][16]~q ) ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\regmem|regMemory[4][16]~q  & ( (!\intMem|instruction [16] & 
// (\regmem|regMemory[6][16]~q )) # (\intMem|instruction [16] & ((\regmem|regMemory[7][16]~q ))) ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\regmem|regMemory[4][16]~q  & ( (\intMem|instruction [16] & \regmem|regMemory[5][16]~q ) ) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\regmem|regMemory[6][16]~q ),
	.datac(!\regmem|regMemory[7][16]~q ),
	.datad(!\regmem|regMemory[5][16]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[4][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux15~8 .extended_lut = "off";
defparam \regmem|Mux15~8 .lut_mask = 64'h00552727AAFF2727;
defparam \regmem|Mux15~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N12
cyclonev_lcell_comb \regmem|Mux15~7 (
// Equation(s):
// \regmem|Mux15~7_combout  = ( \regmem|regMemory[12][16]~q  & ( \regmem|regMemory[15][16]~q  & ( (!\intMem|instruction [17] & (((!\intMem|instruction [16])) # (\regmem|regMemory[13][16]~q ))) # (\intMem|instruction [17] & (((\intMem|instruction [16]) # 
// (\regmem|regMemory[14][16]~q )))) ) ) ) # ( !\regmem|regMemory[12][16]~q  & ( \regmem|regMemory[15][16]~q  & ( (!\intMem|instruction [17] & (\regmem|regMemory[13][16]~q  & ((\intMem|instruction [16])))) # (\intMem|instruction [17] & (((\intMem|instruction 
// [16]) # (\regmem|regMemory[14][16]~q )))) ) ) ) # ( \regmem|regMemory[12][16]~q  & ( !\regmem|regMemory[15][16]~q  & ( (!\intMem|instruction [17] & (((!\intMem|instruction [16])) # (\regmem|regMemory[13][16]~q ))) # (\intMem|instruction [17] & 
// (((\regmem|regMemory[14][16]~q  & !\intMem|instruction [16])))) ) ) ) # ( !\regmem|regMemory[12][16]~q  & ( !\regmem|regMemory[15][16]~q  & ( (!\intMem|instruction [17] & (\regmem|regMemory[13][16]~q  & ((\intMem|instruction [16])))) # 
// (\intMem|instruction [17] & (((\regmem|regMemory[14][16]~q  & !\intMem|instruction [16])))) ) ) )

	.dataa(!\regmem|regMemory[13][16]~q ),
	.datab(!\intMem|instruction [17]),
	.datac(!\regmem|regMemory[14][16]~q ),
	.datad(!\intMem|instruction [16]),
	.datae(!\regmem|regMemory[12][16]~q ),
	.dataf(!\regmem|regMemory[15][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux15~7 .extended_lut = "off";
defparam \regmem|Mux15~7 .lut_mask = 64'h0344CF440377CF77;
defparam \regmem|Mux15~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N33
cyclonev_lcell_comb \regmem|Mux15~6 (
// Equation(s):
// \regmem|Mux15~6_combout  = ( \regmem|regMemory[3][16]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[1][16]~q ))) # (\intMem|instruction[17]~DUPLICATE_q  & (((\regmem|regMemory[2][16]~q )) # 
// (\intMem|instruction[16]~DUPLICATE_q ))) ) ) # ( !\regmem|regMemory[3][16]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[1][16]~q ))) # (\intMem|instruction[17]~DUPLICATE_q  & 
// (!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[2][16]~q )))) ) )

	.dataa(!\intMem|instruction[17]~DUPLICATE_q ),
	.datab(!\intMem|instruction[16]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[1][16]~q ),
	.datad(!\regmem|regMemory[2][16]~q ),
	.datae(gnd),
	.dataf(!\regmem|regMemory[3][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux15~6 .extended_lut = "off";
defparam \regmem|Mux15~6 .lut_mask = 64'h0246024613571357;
defparam \regmem|Mux15~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N42
cyclonev_lcell_comb \regmem|Mux15~9 (
// Equation(s):
// \regmem|Mux15~9_combout  = ( \regmem|Mux15~7_combout  & ( \regmem|Mux15~6_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18]) # (\regmem|Mux15~8_combout )))) # (\intMem|instruction[19]~DUPLICATE_q  & (((\intMem|instruction 
// [18])) # (\regmem|Mux15~5_combout ))) ) ) ) # ( !\regmem|Mux15~7_combout  & ( \regmem|Mux15~6_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18]) # (\regmem|Mux15~8_combout )))) # (\intMem|instruction[19]~DUPLICATE_q  & 
// (\regmem|Mux15~5_combout  & ((!\intMem|instruction [18])))) ) ) ) # ( \regmem|Mux15~7_combout  & ( !\regmem|Mux15~6_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|Mux15~8_combout  & \intMem|instruction [18])))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (((\intMem|instruction [18])) # (\regmem|Mux15~5_combout ))) ) ) ) # ( !\regmem|Mux15~7_combout  & ( !\regmem|Mux15~6_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|Mux15~8_combout  & 
// \intMem|instruction [18])))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux15~5_combout  & ((!\intMem|instruction [18])))) ) ) )

	.dataa(!\regmem|Mux15~5_combout ),
	.datab(!\regmem|Mux15~8_combout ),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\intMem|instruction [18]),
	.datae(!\regmem|Mux15~7_combout ),
	.dataf(!\regmem|Mux15~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux15~9 .extended_lut = "off";
defparam \regmem|Mux15~9 .lut_mask = 64'h0530053FF530F53F;
defparam \regmem|Mux15~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N18
cyclonev_lcell_comb \ulaIn1|Mux16~0 (
// Equation(s):
// \ulaIn1|Mux16~0_combout  = ( \regmem|Mux15~4_combout  & ( \regmem|Mux15~9_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\intMem|instruction [15]))) ) ) ) # ( !\regmem|Mux15~4_combout  & ( \regmem|Mux15~9_combout  & ( (!\control|in1Mux 
// [1] & ((!\control|in1Mux [0] & ((!\intMem|instruction [20]))) # (\control|in1Mux [0] & (\intMem|instruction [15])))) ) ) ) # ( \regmem|Mux15~4_combout  & ( !\regmem|Mux15~9_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0] & 
// ((\intMem|instruction [20]))) # (\control|in1Mux [0] & (\intMem|instruction [15])))) ) ) ) # ( !\regmem|Mux15~4_combout  & ( !\regmem|Mux15~9_combout  & ( (\intMem|instruction [15] & (\control|in1Mux [0] & !\control|in1Mux [1])) ) ) )

	.dataa(!\intMem|instruction [15]),
	.datab(!\control|in1Mux [0]),
	.datac(!\intMem|instruction [20]),
	.datad(!\control|in1Mux [1]),
	.datae(!\regmem|Mux15~4_combout ),
	.dataf(!\regmem|Mux15~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux16~0 .extended_lut = "off";
defparam \ulaIn1|Mux16~0 .lut_mask = 64'h11001D00D100DD00;
defparam \ulaIn1|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N6
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[16] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [16] = ( \ulaIn1|Mux16~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [16]) ) ) # ( !\ulaIn1|Mux16~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [16] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [16]),
	.datac(gnd),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[16] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[16] .lut_mask = 64'h3300330033FF33FF;
defparam \ulaIn1|ulaIn1MuxOut[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N30
cyclonev_lcell_comb \ula|ShiftRight0~26 (
// Equation(s):
// \ula|ShiftRight0~26_combout  = ( \ulaIn1|ulaIn1MuxOut [14] & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [15]) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [14] & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & \ulaIn1|ulaIn1MuxOut [15]) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [14] & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [17]))) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & 
// (\ulaIn1|ulaIn1MuxOut [16])) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [14] & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [17]))) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [16])) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [16]),
	.datac(!\ulaIn1|ulaIn1MuxOut [15]),
	.datad(!\ulaIn1|ulaIn1MuxOut [17]),
	.datae(!\ulaIn1|ulaIn1MuxOut [14]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~26 .extended_lut = "off";
defparam \ula|ShiftRight0~26 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \ula|ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N57
cyclonev_lcell_comb \ula|ShiftRight1~17 (
// Equation(s):
// \ula|ShiftRight1~17_combout  = ( \ula|ShiftRight0~21_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~22_combout ) ) ) # ( !\ula|ShiftRight0~21_combout  & ( (\ula|ShiftRight0~22_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|ShiftRight0~22_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~17 .extended_lut = "off";
defparam \ula|ShiftRight1~17 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ula|ShiftRight1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N48
cyclonev_lcell_comb \ula|Mux21~0 (
// Equation(s):
// \ula|Mux21~0_combout  = ( \ula|Mux30~12_combout  & ( \ula|ShiftLeft0~15_combout  & ( (!\ula|Mux22~1_combout  & (\ula|ShiftLeft0~35_combout  & ((!\control|aluOp [2]) # (\control|aluOp [1])))) ) ) ) # ( !\ula|Mux30~12_combout  & ( \ula|ShiftLeft0~15_combout 
//  & ( (\control|aluOp [2] & (!\ula|Mux22~1_combout  & (\control|aluOp [1] & \ula|ShiftLeft0~35_combout ))) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\ula|Mux22~1_combout ),
	.datac(!\control|aluOp [1]),
	.datad(!\ula|ShiftLeft0~35_combout ),
	.datae(!\ula|Mux30~12_combout ),
	.dataf(!\ula|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~0 .extended_lut = "off";
defparam \ula|Mux21~0 .lut_mask = 64'h000000000004008C;
defparam \ula|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N27
cyclonev_lcell_comb \ula|Mux21~1 (
// Equation(s):
// \ula|Mux21~1_combout  = ( \ula|Mux22~6_combout  & ( (\ula|ShiftRight1~16_combout  & (!\ula|Mux22~8_combout  & !\ula|Mux22~7_combout )) ) ) # ( !\ula|Mux22~6_combout  & ( (\ula|Add0~48_sumout  & (!\ula|Mux22~8_combout  & !\ula|Mux22~7_combout )) ) )

	.dataa(!\ula|Add0~48_sumout ),
	.datab(!\ula|ShiftRight1~16_combout ),
	.datac(!\ula|Mux22~8_combout ),
	.datad(!\ula|Mux22~7_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux22~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~1 .extended_lut = "off";
defparam \ula|Mux21~1 .lut_mask = 64'h5000500030003000;
defparam \ula|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N12
cyclonev_lcell_comb \ula|Mux21~2 (
// Equation(s):
// \ula|Mux21~2_combout  = ( !\ula|Mux22~4_combout  & ( \ula|Mux22~3_combout  & ( (!\ula|Mux21~1_combout  & ((!\ula|Mux22~0_combout ) # (!\ula|ShiftRight1~15_combout ))) ) ) ) # ( \ula|Mux22~4_combout  & ( !\ula|Mux22~3_combout  & ( (!\ula|Mux21~0_combout  & 
// (!\ula|Mux21~1_combout  & ((!\ula|Mux22~0_combout ) # (!\ula|ShiftRight1~15_combout )))) ) ) ) # ( !\ula|Mux22~4_combout  & ( !\ula|Mux22~3_combout  & ( (!\ula|Mux21~1_combout  & ((!\ula|Mux22~0_combout ) # (!\ula|ShiftRight1~15_combout ))) ) ) )

	.dataa(!\ula|Mux21~0_combout ),
	.datab(!\ula|Mux21~1_combout ),
	.datac(!\ula|Mux22~0_combout ),
	.datad(!\ula|ShiftRight1~15_combout ),
	.datae(!\ula|Mux22~4_combout ),
	.dataf(!\ula|Mux22~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~2 .extended_lut = "off";
defparam \ula|Mux21~2 .lut_mask = 64'hCCC08880CCC00000;
defparam \ula|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N54
cyclonev_lcell_comb \ula|Mux21~3 (
// Equation(s):
// \ula|Mux21~3_combout  = ( \ula|Mux22~12_combout  & ( \ula|Mux21~2_combout  & ( (!\ula|Mux22~11_combout  & ((\ula|ShiftRight1~17_combout ))) # (\ula|Mux22~11_combout  & (\ula|ShiftRight0~26_combout )) ) ) ) # ( !\ula|Mux22~12_combout  & ( 
// \ula|Mux21~2_combout  & ( (\ula|ShiftRight0~25_combout  & \ula|Mux22~11_combout ) ) ) ) # ( \ula|Mux22~12_combout  & ( !\ula|Mux21~2_combout  & ( (!\ula|Mux22~11_combout  & ((\ula|ShiftRight1~17_combout ))) # (\ula|Mux22~11_combout  & 
// (\ula|ShiftRight0~26_combout )) ) ) ) # ( !\ula|Mux22~12_combout  & ( !\ula|Mux21~2_combout  & ( (!\ula|Mux22~11_combout ) # (\ula|ShiftRight0~25_combout ) ) ) )

	.dataa(!\ula|ShiftRight0~26_combout ),
	.datab(!\ula|ShiftRight0~25_combout ),
	.datac(!\ula|ShiftRight1~17_combout ),
	.datad(!\ula|Mux22~11_combout ),
	.datae(!\ula|Mux22~12_combout ),
	.dataf(!\ula|Mux21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~3 .extended_lut = "off";
defparam \ula|Mux21~3 .lut_mask = 64'hFF330F5500330F55;
defparam \ula|Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N30
cyclonev_lcell_comb \regmem|Mux53~10 (
// Equation(s):
// \regmem|Mux53~10_combout  = ( \regmem|Mux53~9_combout  & ( (!\intMem|instruction[25]~DUPLICATE_q ) # (\regmem|Mux53~4_combout ) ) ) # ( !\regmem|Mux53~9_combout  & ( (\intMem|instruction[25]~DUPLICATE_q  & \regmem|Mux53~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction[25]~DUPLICATE_q ),
	.datad(!\regmem|Mux53~4_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux53~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux53~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux53~10 .extended_lut = "off";
defparam \regmem|Mux53~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \regmem|Mux53~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N30
cyclonev_lcell_comb \ula|Mux21~5 (
// Equation(s):
// \ula|Mux21~5_combout  = ( !\control|aluOp [2] & ( (!\control|aluOp [0] & ((!\control|aluOp [1] & (!\control|in2Mux~combout  & (\ulaIn1|ulaIn1MuxOut [10] & \regmem|Mux53~10_combout ))) # (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [10] $ 
// (((!\regmem|Mux53~10_combout ) # (\control|in2Mux~combout ))))))) # (\control|aluOp [0] & (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [10] & ((!\regmem|Mux53~10_combout ) # (\control|in2Mux~combout ))))))) ) ) # ( \control|aluOp [2] & ( 
// (!\control|aluOp [1] & (!\control|aluOp [0] & (\ula|LessThan0~63_combout ))) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [0]),
	.datac(!\ula|LessThan0~63_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [10]),
	.datae(!\control|aluOp [2]),
	.dataf(!\regmem|Mux53~10_combout ),
	.datag(!\control|in2Mux~combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~5 .extended_lut = "on";
defparam \ula|Mux21~5 .lut_mask = 64'h1166080861A60808;
defparam \ula|Mux21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N24
cyclonev_lcell_comb \memToRegMux|Mux10~0 (
// Equation(s):
// \memToRegMux|Mux10~0_combout  = ( \ula|Mux21~3_combout  & ( \ula|Mux21~5_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux21~3_combout  & ( \ula|Mux21~5_combout  & ( (\control|aluOp [3] & !\control|Decoder1~0_combout ) ) ) ) # ( 
// \ula|Mux21~3_combout  & ( !\ula|Mux21~5_combout  & ( (!\control|aluOp [3] & !\control|Decoder1~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [3]),
	.datac(!\control|Decoder1~0_combout ),
	.datad(gnd),
	.datae(!\ula|Mux21~3_combout ),
	.dataf(!\ula|Mux21~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux10~0 .extended_lut = "off";
defparam \memToRegMux|Mux10~0 .lut_mask = 64'h0000C0C03030F0F0;
defparam \memToRegMux|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N26
dffeas \regmem|regMemory[13][10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[13][18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[13][10] .is_wysiwyg = "true";
defparam \regmem|regMemory[13][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N36
cyclonev_lcell_comb \regmem|Mux21~7 (
// Equation(s):
// \regmem|Mux21~7_combout  = ( \intMem|instruction [16] & ( \regmem|regMemory[14][10]~q  & ( (!\intMem|instruction [17] & (\regmem|regMemory[13][10]~q )) # (\intMem|instruction [17] & ((\regmem|regMemory[15][10]~q ))) ) ) ) # ( !\intMem|instruction [16] & ( 
// \regmem|regMemory[14][10]~q  & ( (\regmem|regMemory[12][10]~q ) # (\intMem|instruction [17]) ) ) ) # ( \intMem|instruction [16] & ( !\regmem|regMemory[14][10]~q  & ( (!\intMem|instruction [17] & (\regmem|regMemory[13][10]~q )) # (\intMem|instruction [17] 
// & ((\regmem|regMemory[15][10]~q ))) ) ) ) # ( !\intMem|instruction [16] & ( !\regmem|regMemory[14][10]~q  & ( (!\intMem|instruction [17] & \regmem|regMemory[12][10]~q ) ) ) )

	.dataa(!\intMem|instruction [17]),
	.datab(!\regmem|regMemory[13][10]~q ),
	.datac(!\regmem|regMemory[12][10]~q ),
	.datad(!\regmem|regMemory[15][10]~q ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\regmem|regMemory[14][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux21~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux21~7 .extended_lut = "off";
defparam \regmem|Mux21~7 .lut_mask = 64'h0A0A22775F5F2277;
defparam \regmem|Mux21~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N33
cyclonev_lcell_comb \regmem|Mux21~6 (
// Equation(s):
// \regmem|Mux21~6_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[3][10]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( 
// \regmem|regMemory[2][10]~q  ) ) ) # ( \intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[1][10]~q  ) ) )

	.dataa(gnd),
	.datab(!\regmem|regMemory[1][10]~q ),
	.datac(!\regmem|regMemory[2][10]~q ),
	.datad(!\regmem|regMemory[3][10]~q ),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux21~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux21~6 .extended_lut = "off";
defparam \regmem|Mux21~6 .lut_mask = 64'h000033330F0F00FF;
defparam \regmem|Mux21~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N51
cyclonev_lcell_comb \regmem|Mux21~8 (
// Equation(s):
// \regmem|Mux21~8_combout  = ( \intMem|instruction [17] & ( \regmem|regMemory[5][10]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory[6][10]~q )) # (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[7][10]~q ))) ) ) ) # ( 
// !\intMem|instruction [17] & ( \regmem|regMemory[5][10]~q  & ( (\intMem|instruction[16]~DUPLICATE_q ) # (\regmem|regMemory[4][10]~q ) ) ) ) # ( \intMem|instruction [17] & ( !\regmem|regMemory[5][10]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory[6][10]~q )) # (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory[7][10]~q ))) ) ) ) # ( !\intMem|instruction [17] & ( !\regmem|regMemory[5][10]~q  & ( (\regmem|regMemory[4][10]~q  & !\intMem|instruction[16]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[4][10]~q ),
	.datab(!\regmem|regMemory[6][10]~q ),
	.datac(!\intMem|instruction[16]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[7][10]~q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory[5][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux21~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux21~8 .extended_lut = "off";
defparam \regmem|Mux21~8 .lut_mask = 64'h5050303F5F5F303F;
defparam \regmem|Mux21~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N21
cyclonev_lcell_comb \regmem|Mux21~5 (
// Equation(s):
// \regmem|Mux21~5_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction [17] & ( \regmem|regMemory[11][10]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction [17] & ( \regmem|regMemory[10][10]~q  ) ) ) # ( 
// \intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction [17] & ( \regmem|regMemory[9][10]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction [17] & ( \regmem|regMemory[8][10]~q  ) ) )

	.dataa(!\regmem|regMemory[8][10]~q ),
	.datab(!\regmem|regMemory[11][10]~q ),
	.datac(!\regmem|regMemory[10][10]~q ),
	.datad(!\regmem|regMemory[9][10]~q ),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux21~5 .extended_lut = "off";
defparam \regmem|Mux21~5 .lut_mask = 64'h555500FF0F0F3333;
defparam \regmem|Mux21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N0
cyclonev_lcell_comb \regmem|Mux21~9 (
// Equation(s):
// \regmem|Mux21~9_combout  = ( \regmem|Mux21~8_combout  & ( \regmem|Mux21~5_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|Mux21~6_combout ) # (\intMem|instruction [18])))) # (\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction 
// [18])) # (\regmem|Mux21~7_combout ))) ) ) ) # ( !\regmem|Mux21~8_combout  & ( \regmem|Mux21~5_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18] & \regmem|Mux21~6_combout )))) # (\intMem|instruction[19]~DUPLICATE_q  & 
// (((!\intMem|instruction [18])) # (\regmem|Mux21~7_combout ))) ) ) ) # ( \regmem|Mux21~8_combout  & ( !\regmem|Mux21~5_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|Mux21~6_combout ) # (\intMem|instruction [18])))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux21~7_combout  & (\intMem|instruction [18]))) ) ) ) # ( !\regmem|Mux21~8_combout  & ( !\regmem|Mux21~5_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18] & 
// \regmem|Mux21~6_combout )))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux21~7_combout  & (\intMem|instruction [18]))) ) ) )

	.dataa(!\regmem|Mux21~7_combout ),
	.datab(!\intMem|instruction[19]~DUPLICATE_q ),
	.datac(!\intMem|instruction [18]),
	.datad(!\regmem|Mux21~6_combout ),
	.datae(!\regmem|Mux21~8_combout ),
	.dataf(!\regmem|Mux21~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux21~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux21~9 .extended_lut = "off";
defparam \regmem|Mux21~9 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \regmem|Mux21~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N45
cyclonev_lcell_comb \regmem|Mux21~2 (
// Equation(s):
// \regmem|Mux21~2_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( \regmem|regMemory[22][10]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[30][10]~q ) ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( \regmem|regMemory[22][10]~q 
//  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[18][10]~q )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[26][10]~q ))) ) ) ) # ( \intMem|instruction[18]~DUPLICATE_q  & ( !\regmem|regMemory[22][10]~q  & ( 
// (\intMem|instruction[19]~DUPLICATE_q  & \regmem|regMemory[30][10]~q ) ) ) ) # ( !\intMem|instruction[18]~DUPLICATE_q  & ( !\regmem|regMemory[22][10]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[18][10]~q )) # 
// (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[26][10]~q ))) ) ) )

	.dataa(!\regmem|regMemory[18][10]~q ),
	.datab(!\intMem|instruction[19]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[30][10]~q ),
	.datad(!\regmem|regMemory[26][10]~q ),
	.datae(!\intMem|instruction[18]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[22][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux21~2 .extended_lut = "off";
defparam \regmem|Mux21~2 .lut_mask = 64'h447703034477CFCF;
defparam \regmem|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N39
cyclonev_lcell_comb \regmem|Mux21~1 (
// Equation(s):
// \regmem|Mux21~1_combout  = ( \regmem|regMemory[29][10]~q  & ( \regmem|regMemory[17][10]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[25][10]~q )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((\intMem|instruction[19]~DUPLICATE_q )) # (\regmem|regMemory[21][10]~q ))) ) ) ) # ( !\regmem|regMemory[29][10]~q  & ( \regmem|regMemory[17][10]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[19]~DUPLICATE_q ) # 
// (\regmem|regMemory[25][10]~q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[21][10]~q  & (!\intMem|instruction[19]~DUPLICATE_q ))) ) ) ) # ( \regmem|regMemory[29][10]~q  & ( !\regmem|regMemory[17][10]~q  & ( 
// (!\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[19]~DUPLICATE_q  & \regmem|regMemory[25][10]~q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[19]~DUPLICATE_q )) # (\regmem|regMemory[21][10]~q ))) ) ) ) # ( 
// !\regmem|regMemory[29][10]~q  & ( !\regmem|regMemory[17][10]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[19]~DUPLICATE_q  & \regmem|regMemory[25][10]~q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[21][10]~q  
// & (!\intMem|instruction[19]~DUPLICATE_q ))) ) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[21][10]~q ),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[25][10]~q ),
	.datae(!\regmem|regMemory[29][10]~q ),
	.dataf(!\regmem|regMemory[17][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux21~1 .extended_lut = "off";
defparam \regmem|Mux21~1 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \regmem|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N9
cyclonev_lcell_comb \regmem|Mux21~0 (
// Equation(s):
// \regmem|Mux21~0_combout  = ( \intMem|instruction [19] & ( \regmem|regMemory[16][10]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[24][10]~q ))) # (\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[28][10]~q )) ) ) ) # ( 
// !\intMem|instruction [19] & ( \regmem|regMemory[16][10]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q ) # (\regmem|regMemory[20][10]~q ) ) ) ) # ( \intMem|instruction [19] & ( !\regmem|regMemory[16][10]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & 
// ((\regmem|regMemory[24][10]~q ))) # (\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[28][10]~q )) ) ) ) # ( !\intMem|instruction [19] & ( !\regmem|regMemory[16][10]~q  & ( (\intMem|instruction[18]~DUPLICATE_q  & \regmem|regMemory[20][10]~q ) ) ) 
// )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[28][10]~q ),
	.datac(!\regmem|regMemory[20][10]~q ),
	.datad(!\regmem|regMemory[24][10]~q ),
	.datae(!\intMem|instruction [19]),
	.dataf(!\regmem|regMemory[16][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux21~0 .extended_lut = "off";
defparam \regmem|Mux21~0 .lut_mask = 64'h050511BBAFAF11BB;
defparam \regmem|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N21
cyclonev_lcell_comb \regmem|Mux21~3 (
// Equation(s):
// \regmem|Mux21~3_combout  = ( \intMem|instruction [19] & ( \regmem|regMemory[23][10]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[27][10]~q ))) # (\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[31][10]~q )) ) ) ) # ( 
// !\intMem|instruction [19] & ( \regmem|regMemory[23][10]~q  & ( (\regmem|regMemory[19][10]~q ) # (\intMem|instruction[18]~DUPLICATE_q ) ) ) ) # ( \intMem|instruction [19] & ( !\regmem|regMemory[23][10]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & 
// ((\regmem|regMemory[27][10]~q ))) # (\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[31][10]~q )) ) ) ) # ( !\intMem|instruction [19] & ( !\regmem|regMemory[23][10]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & \regmem|regMemory[19][10]~q ) ) 
// ) )

	.dataa(!\regmem|regMemory[31][10]~q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[19][10]~q ),
	.datad(!\regmem|regMemory[27][10]~q ),
	.datae(!\intMem|instruction [19]),
	.dataf(!\regmem|regMemory[23][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux21~3 .extended_lut = "off";
defparam \regmem|Mux21~3 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \regmem|Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N12
cyclonev_lcell_comb \regmem|Mux21~4 (
// Equation(s):
// \regmem|Mux21~4_combout  = ( \regmem|Mux21~0_combout  & ( \regmem|Mux21~3_combout  & ( (!\intMem|instruction [16] & (((!\intMem|instruction [17])) # (\regmem|Mux21~2_combout ))) # (\intMem|instruction [16] & (((\regmem|Mux21~1_combout ) # 
// (\intMem|instruction [17])))) ) ) ) # ( !\regmem|Mux21~0_combout  & ( \regmem|Mux21~3_combout  & ( (!\intMem|instruction [16] & (\regmem|Mux21~2_combout  & (\intMem|instruction [17]))) # (\intMem|instruction [16] & (((\regmem|Mux21~1_combout ) # 
// (\intMem|instruction [17])))) ) ) ) # ( \regmem|Mux21~0_combout  & ( !\regmem|Mux21~3_combout  & ( (!\intMem|instruction [16] & (((!\intMem|instruction [17])) # (\regmem|Mux21~2_combout ))) # (\intMem|instruction [16] & (((!\intMem|instruction [17] & 
// \regmem|Mux21~1_combout )))) ) ) ) # ( !\regmem|Mux21~0_combout  & ( !\regmem|Mux21~3_combout  & ( (!\intMem|instruction [16] & (\regmem|Mux21~2_combout  & (\intMem|instruction [17]))) # (\intMem|instruction [16] & (((!\intMem|instruction [17] & 
// \regmem|Mux21~1_combout )))) ) ) )

	.dataa(!\regmem|Mux21~2_combout ),
	.datab(!\intMem|instruction [16]),
	.datac(!\intMem|instruction [17]),
	.datad(!\regmem|Mux21~1_combout ),
	.datae(!\regmem|Mux21~0_combout ),
	.dataf(!\regmem|Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux21~4 .extended_lut = "off";
defparam \regmem|Mux21~4 .lut_mask = 64'h0434C4F40737C7F7;
defparam \regmem|Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N54
cyclonev_lcell_comb \ulaIn1|Mux10~0 (
// Equation(s):
// \ulaIn1|Mux10~0_combout  = ( \regmem|Mux21~9_combout  & ( \regmem|Mux21~4_combout  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\intMem|instruction [10]) ) ) ) # ( !\regmem|Mux21~9_combout  & ( \regmem|Mux21~4_combout  & ( (!\control|in1Mux [0] 
// & ((!\control|in1Mux [1] & ((\intMem|instruction [20]))) # (\control|in1Mux [1] & (\intMem|instruction [10])))) # (\control|in1Mux [0] & (\intMem|instruction [10])) ) ) ) # ( \regmem|Mux21~9_combout  & ( !\regmem|Mux21~4_combout  & ( (!\control|in1Mux [0] 
// & ((!\control|in1Mux [1] & ((!\intMem|instruction [20]))) # (\control|in1Mux [1] & (\intMem|instruction [10])))) # (\control|in1Mux [0] & (\intMem|instruction [10])) ) ) ) # ( !\regmem|Mux21~9_combout  & ( !\regmem|Mux21~4_combout  & ( 
// (\intMem|instruction [10] & ((\control|in1Mux [1]) # (\control|in1Mux [0]))) ) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(!\intMem|instruction [10]),
	.datac(!\intMem|instruction [20]),
	.datad(!\control|in1Mux [1]),
	.datae(!\regmem|Mux21~9_combout ),
	.dataf(!\regmem|Mux21~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux10~0 .extended_lut = "off";
defparam \ulaIn1|Mux10~0 .lut_mask = 64'h1133B1331B33BB33;
defparam \ulaIn1|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N6
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[10] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [10] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux10~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux10~0_combout ),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [10]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[10] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[10] .lut_mask = 64'h00FF00FF33333333;
defparam \ulaIn1|ulaIn1MuxOut[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N39
cyclonev_lcell_comb \ula|LessThan0~9 (
// Equation(s):
// \ula|LessThan0~9_combout  = ( \regmem|Mux53~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [10] & (\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [11]))) # (\ulaIn1|ulaIn1MuxOut [10] & (!\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [11] $ 
// (\regmem|Mux52~10_combout )))) ) ) # ( !\regmem|Mux53~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [10] & (!\ulaIn1|ulaIn1MuxOut [11] $ (((!\control|in2Mux~combout  & \regmem|Mux52~10_combout ))))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [10]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [11]),
	.datad(!\regmem|Mux52~10_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux53~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~9 .extended_lut = "off";
defparam \ula|LessThan0~9 .lut_mask = 64'hA028A02860246024;
defparam \ula|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N6
cyclonev_lcell_comb \ula|LessThan0~11 (
// Equation(s):
// \ula|LessThan0~11_combout  = ( \regmem|Mux54~10_combout  & ( (!\control|in2Mux~combout  & (\ulaIn1|ulaIn1MuxOut [9] & (!\regmem|Mux55~10_combout  $ (\ulaIn1|ulaIn1MuxOut [8])))) # (\control|in2Mux~combout  & (((!\ulaIn1|ulaIn1MuxOut [8] & 
// !\ulaIn1|ulaIn1MuxOut [9])))) ) ) # ( !\regmem|Mux54~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [9] & (!\ulaIn1|ulaIn1MuxOut [8] $ (((!\control|in2Mux~combout  & \regmem|Mux55~10_combout ))))) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\regmem|Mux55~10_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [8]),
	.datad(!\ulaIn1|ulaIn1MuxOut [9]),
	.datae(gnd),
	.dataf(!\regmem|Mux54~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~11 .extended_lut = "off";
defparam \ula|LessThan0~11 .lut_mask = 64'hD200D20050825082;
defparam \ula|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N0
cyclonev_lcell_comb \ula|LessThan0~8 (
// Equation(s):
// \ula|LessThan0~8_combout  = ( \regmem|Mux50~10_combout  & ( (!\control|in2Mux~combout  & (\ulaIn1|ulaIn1MuxOut [13] & (!\ulaIn1|ulaIn1MuxOut [12] $ (\regmem|Mux51~10_combout )))) # (\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [12] & 
// (!\ulaIn1|ulaIn1MuxOut [13]))) ) ) # ( !\regmem|Mux50~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [13] & (!\ulaIn1|ulaIn1MuxOut [12] $ (((!\control|in2Mux~combout  & \regmem|Mux51~10_combout ))))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [12]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [13]),
	.datad(!\regmem|Mux51~10_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux50~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~8 .extended_lut = "off";
defparam \ula|LessThan0~8 .lut_mask = 64'hA060A06028242824;
defparam \ula|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N15
cyclonev_lcell_comb \ula|LessThan0~7 (
// Equation(s):
// \ula|LessThan0~7_combout  = ( \regmem|Mux48~10_combout  & ( \ulaIn1|ulaIn1MuxOut [14] & ( (\ulaIn1|ulaIn1MuxOut [15] & (!\control|in2Mux~combout  & \regmem|Mux49~10_combout )) ) ) ) # ( !\regmem|Mux48~10_combout  & ( \ulaIn1|ulaIn1MuxOut [14] & ( 
// (!\ulaIn1|ulaIn1MuxOut [15] & (!\control|in2Mux~combout  & \regmem|Mux49~10_combout )) ) ) ) # ( \regmem|Mux48~10_combout  & ( !\ulaIn1|ulaIn1MuxOut [14] & ( (!\ulaIn1|ulaIn1MuxOut [15] & (\control|in2Mux~combout )) # (\ulaIn1|ulaIn1MuxOut [15] & 
// (!\control|in2Mux~combout  & !\regmem|Mux49~10_combout )) ) ) ) # ( !\regmem|Mux48~10_combout  & ( !\ulaIn1|ulaIn1MuxOut [14] & ( (!\ulaIn1|ulaIn1MuxOut [15] & ((!\regmem|Mux49~10_combout ) # (\control|in2Mux~combout ))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [15]),
	.datab(gnd),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|Mux49~10_combout ),
	.datae(!\regmem|Mux48~10_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~7 .extended_lut = "off";
defparam \ula|LessThan0~7 .lut_mask = 64'hAA0A5A0A00A00050;
defparam \ula|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N39
cyclonev_lcell_comb \ula|LessThan0~3 (
// Equation(s):
// \ula|LessThan0~3_combout  = ( \regmem|Mux46~4_combout  & ( \ulaIn1|ulaIn1MuxOut [17] & ( ((!\intMem|instruction [25] & !\regmem|Mux46~9_combout )) # (\control|in2Mux~combout ) ) ) ) # ( !\regmem|Mux46~4_combout  & ( \ulaIn1|ulaIn1MuxOut [17] & ( 
// ((!\regmem|Mux46~9_combout ) # (\control|in2Mux~combout )) # (\intMem|instruction [25]) ) ) ) # ( \regmem|Mux46~4_combout  & ( !\ulaIn1|ulaIn1MuxOut [17] & ( (!\control|in2Mux~combout  & ((\regmem|Mux46~9_combout ) # (\intMem|instruction [25]))) ) ) ) # ( 
// !\regmem|Mux46~4_combout  & ( !\ulaIn1|ulaIn1MuxOut [17] & ( (!\intMem|instruction [25] & (\regmem|Mux46~9_combout  & !\control|in2Mux~combout )) ) ) )

	.dataa(!\intMem|instruction [25]),
	.datab(gnd),
	.datac(!\regmem|Mux46~9_combout ),
	.datad(!\control|in2Mux~combout ),
	.datae(!\regmem|Mux46~4_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~3 .extended_lut = "off";
defparam \ula|LessThan0~3 .lut_mask = 64'h0A005F00F5FFA0FF;
defparam \ula|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N15
cyclonev_lcell_comb \ula|LessThan0~1 (
// Equation(s):
// \ula|LessThan0~1_combout  = ( \control|in2Mux~combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) # ( !\control|in2Mux~combout  & ( \ulaIn1|ulaIn1MuxOut [19] & ( (!\intMem|instruction[25]~DUPLICATE_q  & ((!\regmem|Mux44~9_combout ))) # 
// (\intMem|instruction[25]~DUPLICATE_q  & (!\regmem|Mux44~4_combout )) ) ) ) # ( !\control|in2Mux~combout  & ( !\ulaIn1|ulaIn1MuxOut [19] & ( (!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux44~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & 
// (\regmem|Mux44~4_combout )) ) ) )

	.dataa(!\regmem|Mux44~4_combout ),
	.datab(gnd),
	.datac(!\intMem|instruction[25]~DUPLICATE_q ),
	.datad(!\regmem|Mux44~9_combout ),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~1 .extended_lut = "off";
defparam \ula|LessThan0~1 .lut_mask = 64'h05F50000FA0AFFFF;
defparam \ula|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N48
cyclonev_lcell_comb \ula|LessThan0~5 (
// Equation(s):
// \ula|LessThan0~5_combout  = ( \regmem|Mux47~9_combout  & ( !\ulaIn1|ulaIn1MuxOut [16] $ ((((\intMem|instruction[25]~DUPLICATE_q  & !\regmem|Mux47~4_combout )) # (\control|in2Mux~combout ))) ) ) # ( !\regmem|Mux47~9_combout  & ( !\ulaIn1|ulaIn1MuxOut [16] 
// $ ((((!\intMem|instruction[25]~DUPLICATE_q ) # (!\regmem|Mux47~4_combout )) # (\control|in2Mux~combout ))) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\ulaIn1|ulaIn1MuxOut [16]),
	.datad(!\regmem|Mux47~4_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux47~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~5 .extended_lut = "off";
defparam \ula|LessThan0~5 .lut_mask = 64'h0F2D0F2D87A587A5;
defparam \ula|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N30
cyclonev_lcell_comb \ula|LessThan0~0 (
// Equation(s):
// \ula|LessThan0~0_combout  = ( \regmem|Mux42~4_combout  & ( \regmem|Mux42~9_combout  & ( !\control|in2Mux~combout  $ (\ulaIn1|ulaIn1MuxOut [21]) ) ) ) # ( !\regmem|Mux42~4_combout  & ( \regmem|Mux42~9_combout  & ( !\ulaIn1|ulaIn1MuxOut [21] $ 
// (((\control|in2Mux~combout ) # (\intMem|instruction [25]))) ) ) ) # ( \regmem|Mux42~4_combout  & ( !\regmem|Mux42~9_combout  & ( !\ulaIn1|ulaIn1MuxOut [21] $ (((!\intMem|instruction [25]) # (\control|in2Mux~combout ))) ) ) ) # ( !\regmem|Mux42~4_combout  
// & ( !\regmem|Mux42~9_combout  & ( \ulaIn1|ulaIn1MuxOut [21] ) ) )

	.dataa(!\intMem|instruction [25]),
	.datab(gnd),
	.datac(!\control|in2Mux~combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [21]),
	.datae(!\regmem|Mux42~4_combout ),
	.dataf(!\regmem|Mux42~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~0 .extended_lut = "off";
defparam \ula|LessThan0~0 .lut_mask = 64'h00FF50AFA05FF00F;
defparam \ula|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N42
cyclonev_lcell_comb \ula|LessThan0~2 (
// Equation(s):
// \ula|LessThan0~2_combout  = ( \control|in2Mux~combout  & ( \regmem|Mux43~4_combout  & ( \ulaIn1|ulaIn1MuxOut [20] ) ) ) # ( !\control|in2Mux~combout  & ( \regmem|Mux43~4_combout  & ( !\ulaIn1|ulaIn1MuxOut [20] $ (((!\intMem|instruction[25]~DUPLICATE_q  & 
// !\regmem|Mux43~9_combout ))) ) ) ) # ( \control|in2Mux~combout  & ( !\regmem|Mux43~4_combout  & ( \ulaIn1|ulaIn1MuxOut [20] ) ) ) # ( !\control|in2Mux~combout  & ( !\regmem|Mux43~4_combout  & ( !\ulaIn1|ulaIn1MuxOut [20] $ (((!\regmem|Mux43~9_combout ) # 
// (\intMem|instruction[25]~DUPLICATE_q ))) ) ) )

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\ulaIn1|ulaIn1MuxOut [20]),
	.datac(gnd),
	.datad(!\regmem|Mux43~9_combout ),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\regmem|Mux43~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~2 .extended_lut = "off";
defparam \ula|LessThan0~2 .lut_mask = 64'h3399333366CC3333;
defparam \ula|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N42
cyclonev_lcell_comb \ula|LessThan0~4 (
// Equation(s):
// \ula|LessThan0~4_combout  = ( \ulaIn1|ulaIn1MuxOut [18] & ( ((!\intMem|instruction[25]~DUPLICATE_q  & (!\regmem|Mux45~9_combout )) # (\intMem|instruction[25]~DUPLICATE_q  & ((!\regmem|Mux45~4_combout )))) # (\control|in2Mux~combout ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [18] & ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux45~9_combout )) # (\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux45~4_combout ))))) ) )

	.dataa(!\regmem|Mux45~9_combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux45~4_combout ),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~4 .extended_lut = "off";
defparam \ula|LessThan0~4 .lut_mask = 64'h47004700B8FFB8FF;
defparam \ula|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N6
cyclonev_lcell_comb \ula|LessThan0~6 (
// Equation(s):
// \ula|LessThan0~6_combout  = ( !\ula|LessThan0~2_combout  & ( !\ula|LessThan0~4_combout  & ( (!\ula|LessThan0~3_combout  & (!\ula|LessThan0~1_combout  & (!\ula|LessThan0~5_combout  & !\ula|LessThan0~0_combout ))) ) ) )

	.dataa(!\ula|LessThan0~3_combout ),
	.datab(!\ula|LessThan0~1_combout ),
	.datac(!\ula|LessThan0~5_combout ),
	.datad(!\ula|LessThan0~0_combout ),
	.datae(!\ula|LessThan0~2_combout ),
	.dataf(!\ula|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~6 .extended_lut = "off";
defparam \ula|LessThan0~6 .lut_mask = 64'h8000000000000000;
defparam \ula|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N15
cyclonev_lcell_comb \ula|LessThan0~10 (
// Equation(s):
// \ula|LessThan0~10_combout  = ( \regmem|Mux57~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [7] & ((!\ulaIn1|ulaIn1MuxOut [6]) # ((!\control|in2Mux~combout )))) # (\ulaIn1|ulaIn1MuxOut [7] & (((!\control|in2Mux~combout  & \regmem|Mux56~10_combout )))) ) ) # ( 
// !\regmem|Mux57~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [6] & ((!\ulaIn1|ulaIn1MuxOut [7]) # ((!\control|in2Mux~combout  & \regmem|Mux56~10_combout )))) # (\ulaIn1|ulaIn1MuxOut [6] & (!\ulaIn1|ulaIn1MuxOut [7] & (!\control|in2Mux~combout  & 
// \regmem|Mux56~10_combout ))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [6]),
	.datab(!\ulaIn1|ulaIn1MuxOut [7]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|Mux56~10_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux57~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~10 .extended_lut = "off";
defparam \ula|LessThan0~10 .lut_mask = 64'h88E888E8C8F8C8F8;
defparam \ula|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N0
cyclonev_lcell_comb \ula|LessThan0~12 (
// Equation(s):
// \ula|LessThan0~12_combout  = ( \ula|LessThan0~6_combout  & ( !\ula|LessThan0~10_combout  & ( (\ula|LessThan0~9_combout  & (\ula|LessThan0~11_combout  & (\ula|LessThan0~8_combout  & \ula|LessThan0~7_combout ))) ) ) )

	.dataa(!\ula|LessThan0~9_combout ),
	.datab(!\ula|LessThan0~11_combout ),
	.datac(!\ula|LessThan0~8_combout ),
	.datad(!\ula|LessThan0~7_combout ),
	.datae(!\ula|LessThan0~6_combout ),
	.dataf(!\ula|LessThan0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~12 .extended_lut = "off";
defparam \ula|LessThan0~12 .lut_mask = 64'h0000000100000000;
defparam \ula|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N57
cyclonev_lcell_comb \ula|LessThan0~50 (
// Equation(s):
// \ula|LessThan0~50_combout  = ( \regmem|Mux32~9_combout  & ( !\ulaIn1|ulaIn1MuxOut [31] $ ((((\intMem|instruction[25]~DUPLICATE_q  & !\regmem|Mux32~4_combout )) # (\control|in2Mux~combout ))) ) ) # ( !\regmem|Mux32~9_combout  & ( !\ulaIn1|ulaIn1MuxOut [31] 
// $ (((!\intMem|instruction[25]~DUPLICATE_q ) # ((!\regmem|Mux32~4_combout ) # (\control|in2Mux~combout )))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|Mux32~4_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux32~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~50 .extended_lut = "off";
defparam \ula|LessThan0~50 .lut_mask = 64'h5565556595A595A5;
defparam \ula|LessThan0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N54
cyclonev_lcell_comb \regmem|Mux34~10 (
// Equation(s):
// \regmem|Mux34~10_combout  = ( \regmem|Mux34~4_combout  & ( \regmem|Mux34~9_combout  ) ) # ( !\regmem|Mux34~4_combout  & ( \regmem|Mux34~9_combout  & ( !\intMem|instruction [25] ) ) ) # ( \regmem|Mux34~4_combout  & ( !\regmem|Mux34~9_combout  & ( 
// \intMem|instruction [25] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction [25]),
	.datad(gnd),
	.datae(!\regmem|Mux34~4_combout ),
	.dataf(!\regmem|Mux34~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux34~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux34~10 .extended_lut = "off";
defparam \regmem|Mux34~10 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \regmem|Mux34~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N42
cyclonev_lcell_comb \ula|LessThan0~51 (
// Equation(s):
// \ula|LessThan0~51_combout  = ( \regmem|Mux34~10_combout  & ( \regmem|Mux33~10_combout  & ( (!\ula|LessThan0~50_combout  & ((!\ulaIn1|ulaIn1MuxOut [29] & (\control|in2Mux~combout  & !\ulaIn1|ulaIn1MuxOut [30])) # (\ulaIn1|ulaIn1MuxOut [29] & 
// (!\control|in2Mux~combout  & \ulaIn1|ulaIn1MuxOut [30])))) ) ) ) # ( !\regmem|Mux34~10_combout  & ( \regmem|Mux33~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [29] & (!\ula|LessThan0~50_combout  & (!\control|in2Mux~combout  $ (!\ulaIn1|ulaIn1MuxOut [30])))) ) ) 
// ) # ( \regmem|Mux34~10_combout  & ( !\regmem|Mux33~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [30] & (!\ula|LessThan0~50_combout  & (!\ulaIn1|ulaIn1MuxOut [29] $ (!\control|in2Mux~combout )))) ) ) ) # ( !\regmem|Mux34~10_combout  & ( !\regmem|Mux33~10_combout 
//  & ( (!\ulaIn1|ulaIn1MuxOut [29] & (!\ulaIn1|ulaIn1MuxOut [30] & !\ula|LessThan0~50_combout )) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [29]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [30]),
	.datad(!\ula|LessThan0~50_combout ),
	.datae(!\regmem|Mux34~10_combout ),
	.dataf(!\regmem|Mux33~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~51 .extended_lut = "off";
defparam \ula|LessThan0~51 .lut_mask = 64'hA000600028002400;
defparam \ula|LessThan0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N12
cyclonev_lcell_comb \ula|LessThan0~44 (
// Equation(s):
// \ula|LessThan0~44_combout  = ( \ulaIn1|ulaIn1MuxOut [22] & ( \regmem|Mux41~4_combout  & ( ((!\intMem|instruction [25] & !\regmem|Mux41~9_combout )) # (\control|in2Mux~combout ) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [22] & ( !\regmem|Mux41~4_combout  & ( 
// ((!\regmem|Mux41~9_combout ) # (\control|in2Mux~combout )) # (\intMem|instruction [25]) ) ) )

	.dataa(!\intMem|instruction [25]),
	.datab(gnd),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|Mux41~9_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [22]),
	.dataf(!\regmem|Mux41~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~44 .extended_lut = "off";
defparam \ula|LessThan0~44 .lut_mask = 64'h0000FF5F0000AF0F;
defparam \ula|LessThan0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N0
cyclonev_lcell_comb \ula|LessThan0~45 (
// Equation(s):
// \ula|LessThan0~45_combout  = ( \ulaIn1|ulaIn1MuxOut [26] & ( ((!\intMem|instruction[25]~DUPLICATE_q  & (!\regmem|Mux37~9_combout )) # (\intMem|instruction[25]~DUPLICATE_q  & ((!\regmem|Mux37~4_combout )))) # (\control|in2Mux~combout ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux37~9_combout ),
	.datad(!\regmem|Mux37~4_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~45 .extended_lut = "off";
defparam \ula|LessThan0~45 .lut_mask = 64'h00000000F7D5F7D5;
defparam \ula|LessThan0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N48
cyclonev_lcell_comb \ula|LessThan0~46 (
// Equation(s):
// \ula|LessThan0~46_combout  = ( \regmem|Mux35~10_combout  & ( \regmem|Mux36~10_combout  & ( (!\control|in2Mux~combout  & ((!\ulaIn1|ulaIn1MuxOut [27]) # ((!\ula|LessThan0~45_combout ) # (!\ulaIn1|ulaIn1MuxOut [28])))) # (\control|in2Mux~combout  & 
// (!\ulaIn1|ulaIn1MuxOut [27] & (!\ula|LessThan0~45_combout  & !\ulaIn1|ulaIn1MuxOut [28]))) ) ) ) # ( !\regmem|Mux35~10_combout  & ( \regmem|Mux36~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [28] & ((!\control|in2Mux~combout  & ((!\ulaIn1|ulaIn1MuxOut [27]) # 
// (!\ula|LessThan0~45_combout ))) # (\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [27] & !\ula|LessThan0~45_combout )))) ) ) ) # ( \regmem|Mux35~10_combout  & ( !\regmem|Mux36~10_combout  & ( (!\control|in2Mux~combout  & ((!\ulaIn1|ulaIn1MuxOut [28]) # 
// ((!\ulaIn1|ulaIn1MuxOut [27] & !\ula|LessThan0~45_combout )))) # (\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [27] & (!\ula|LessThan0~45_combout  & !\ulaIn1|ulaIn1MuxOut [28]))) ) ) ) # ( !\regmem|Mux35~10_combout  & ( !\regmem|Mux36~10_combout  & ( 
// (!\ulaIn1|ulaIn1MuxOut [27] & (!\ula|LessThan0~45_combout  & !\ulaIn1|ulaIn1MuxOut [28])) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [27]),
	.datac(!\ula|LessThan0~45_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [28]),
	.datae(!\regmem|Mux35~10_combout ),
	.dataf(!\regmem|Mux36~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~46 .extended_lut = "off";
defparam \ula|LessThan0~46 .lut_mask = 64'hC000EA80E800EAA8;
defparam \ula|LessThan0~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N51
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[23]~6 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[23]~6_combout  = ( !\control|in2Mux~combout  & ( (!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux40~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux40~4_combout )) ) )

	.dataa(!\regmem|Mux40~4_combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regmem|Mux40~9_combout ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[23]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[23]~6 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[23]~6 .lut_mask = 64'h11DD11DD00000000;
defparam \ulaIn2|ulaIn2MuxOut[23]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N18
cyclonev_lcell_comb \ula|LessThan0~36 (
// Equation(s):
// \ula|LessThan0~36_combout  = ( \regmem|Mux38~9_combout  & ( !\ulaIn1|ulaIn1MuxOut [25] $ ((((\intMem|instruction[25]~DUPLICATE_q  & !\regmem|Mux38~4_combout )) # (\control|in2Mux~combout ))) ) ) # ( !\regmem|Mux38~9_combout  & ( !\ulaIn1|ulaIn1MuxOut [25] 
// $ ((((!\intMem|instruction[25]~DUPLICATE_q ) # (!\regmem|Mux38~4_combout )) # (\control|in2Mux~combout ))) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux38~4_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [25]),
	.datae(gnd),
	.dataf(!\regmem|Mux38~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~36 .extended_lut = "off";
defparam \ula|LessThan0~36 .lut_mask = 64'h02FD02FD8A758A75;
defparam \ula|LessThan0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N21
cyclonev_lcell_comb \ula|LessThan0~37 (
// Equation(s):
// \ula|LessThan0~37_combout  = ( \regmem|Mux39~9_combout  & ( !\ulaIn1|ulaIn1MuxOut [24] $ ((((\intMem|instruction[25]~DUPLICATE_q  & !\regmem|Mux39~4_combout )) # (\control|in2Mux~combout ))) ) ) # ( !\regmem|Mux39~9_combout  & ( !\ulaIn1|ulaIn1MuxOut [24] 
// $ ((((!\intMem|instruction[25]~DUPLICATE_q ) # (!\regmem|Mux39~4_combout )) # (\control|in2Mux~combout ))) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux39~4_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [24]),
	.datae(gnd),
	.dataf(!\regmem|Mux39~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~37 .extended_lut = "off";
defparam \ula|LessThan0~37 .lut_mask = 64'h02FD02FD8A758A75;
defparam \ula|LessThan0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N12
cyclonev_lcell_comb \ula|LessThan0~35 (
// Equation(s):
// \ula|LessThan0~35_combout  = ( \ulaIn1|ulaIn1MuxOut [26] & ( ((!\intMem|instruction[25]~DUPLICATE_q  & (!\regmem|Mux37~9_combout )) # (\intMem|instruction[25]~DUPLICATE_q  & ((!\regmem|Mux37~4_combout )))) # (\control|in2Mux~combout ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [26] & ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux37~9_combout )) # (\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux37~4_combout ))))) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux37~9_combout ),
	.datad(!\regmem|Mux37~4_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~35 .extended_lut = "off";
defparam \ula|LessThan0~35 .lut_mask = 64'h082A082AF7D5F7D5;
defparam \ula|LessThan0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N30
cyclonev_lcell_comb \ula|LessThan0~41 (
// Equation(s):
// \ula|LessThan0~41_combout  = ( \ulaIn1|ulaIn1MuxOut [28] & ( ((!\intMem|instruction[25]~DUPLICATE_q  & (!\regmem|Mux35~9_combout )) # (\intMem|instruction[25]~DUPLICATE_q  & ((!\regmem|Mux35~4_combout )))) # (\control|in2Mux~combout ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [28] & ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux35~9_combout )) # (\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux35~4_combout ))))) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux35~9_combout ),
	.datad(!\regmem|Mux35~4_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~41 .extended_lut = "off";
defparam \ula|LessThan0~41 .lut_mask = 64'h082A082AF7D5F7D5;
defparam \ula|LessThan0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N45
cyclonev_lcell_comb \ula|LessThan0~42 (
// Equation(s):
// \ula|LessThan0~42_combout  = ( \ulaIn1|ulaIn1MuxOut [27] & ( \regmem|Mux36~4_combout  & ( ((!\intMem|instruction [25] & !\regmem|Mux36~9_combout )) # (\control|in2Mux~combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [27] & ( \regmem|Mux36~4_combout  & ( 
// (!\control|in2Mux~combout  & ((\regmem|Mux36~9_combout ) # (\intMem|instruction [25]))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [27] & ( !\regmem|Mux36~4_combout  & ( ((!\regmem|Mux36~9_combout ) # (\control|in2Mux~combout )) # (\intMem|instruction [25]) ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [27] & ( !\regmem|Mux36~4_combout  & ( (!\intMem|instruction [25] & (\regmem|Mux36~9_combout  & !\control|in2Mux~combout )) ) ) )

	.dataa(!\intMem|instruction [25]),
	.datab(gnd),
	.datac(!\regmem|Mux36~9_combout ),
	.datad(!\control|in2Mux~combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [27]),
	.dataf(!\regmem|Mux36~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~42 .extended_lut = "off";
defparam \ula|LessThan0~42 .lut_mask = 64'h0A00F5FF5F00A0FF;
defparam \ula|LessThan0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N36
cyclonev_lcell_comb \ula|LessThan0~43 (
// Equation(s):
// \ula|LessThan0~43_combout  = ( !\ula|LessThan0~41_combout  & ( !\ula|LessThan0~42_combout  & ( (!\ula|LessThan0~36_combout  & (!\ula|LessThan0~37_combout  & !\ula|LessThan0~35_combout )) ) ) )

	.dataa(!\ula|LessThan0~36_combout ),
	.datab(gnd),
	.datac(!\ula|LessThan0~37_combout ),
	.datad(!\ula|LessThan0~35_combout ),
	.datae(!\ula|LessThan0~41_combout ),
	.dataf(!\ula|LessThan0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~43 .extended_lut = "off";
defparam \ula|LessThan0~43 .lut_mask = 64'hA000000000000000;
defparam \ula|LessThan0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N3
cyclonev_lcell_comb \ula|LessThan0~47 (
// Equation(s):
// \ula|LessThan0~47_combout  = ( \regmem|Mux39~9_combout  & ( (\ulaIn1|ulaIn1MuxOut [24] & (((\intMem|instruction[25]~DUPLICATE_q  & !\regmem|Mux39~4_combout )) # (\control|in2Mux~combout ))) ) ) # ( !\regmem|Mux39~9_combout  & ( (\ulaIn1|ulaIn1MuxOut [24] 
// & (((!\intMem|instruction[25]~DUPLICATE_q ) # (!\regmem|Mux39~4_combout )) # (\control|in2Mux~combout ))) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux39~4_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [24]),
	.datae(gnd),
	.dataf(!\regmem|Mux39~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~47 .extended_lut = "off";
defparam \ula|LessThan0~47 .lut_mask = 64'h00FD00FD00750075;
defparam \ula|LessThan0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N27
cyclonev_lcell_comb \ula|LessThan0~48 (
// Equation(s):
// \ula|LessThan0~48_combout  = ( !\ula|LessThan0~41_combout  & ( !\ula|LessThan0~42_combout  & ( (!\ula|LessThan0~35_combout  & ((!\ulaIn1|ulaIn1MuxOut [25] & (!\ulaIn2|ulaIn2MuxOut[25]~7_combout  & \ula|LessThan0~47_combout )) # (\ulaIn1|ulaIn1MuxOut [25] 
// & ((!\ulaIn2|ulaIn2MuxOut[25]~7_combout ) # (\ula|LessThan0~47_combout ))))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [25]),
	.datab(!\ulaIn2|ulaIn2MuxOut[25]~7_combout ),
	.datac(!\ula|LessThan0~35_combout ),
	.datad(!\ula|LessThan0~47_combout ),
	.datae(!\ula|LessThan0~41_combout ),
	.dataf(!\ula|LessThan0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~48 .extended_lut = "off";
defparam \ula|LessThan0~48 .lut_mask = 64'h40D0000000000000;
defparam \ula|LessThan0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N6
cyclonev_lcell_comb \ula|LessThan0~49 (
// Equation(s):
// \ula|LessThan0~49_combout  = ( \ula|LessThan0~43_combout  & ( !\ula|LessThan0~48_combout  & ( (\ula|LessThan0~46_combout  & ((!\ula|LessThan0~44_combout  & ((!\ulaIn1|ulaIn1MuxOut [23]) # (\ulaIn2|ulaIn2MuxOut[23]~6_combout ))) # 
// (\ula|LessThan0~44_combout  & (!\ulaIn1|ulaIn1MuxOut [23] & \ulaIn2|ulaIn2MuxOut[23]~6_combout )))) ) ) ) # ( !\ula|LessThan0~43_combout  & ( !\ula|LessThan0~48_combout  & ( \ula|LessThan0~46_combout  ) ) )

	.dataa(!\ula|LessThan0~44_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [23]),
	.datac(!\ula|LessThan0~46_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[23]~6_combout ),
	.datae(!\ula|LessThan0~43_combout ),
	.dataf(!\ula|LessThan0~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~49 .extended_lut = "off";
defparam \ula|LessThan0~49 .lut_mask = 64'h0F0F080E00000000;
defparam \ula|LessThan0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N12
cyclonev_lcell_comb \ula|LessThan0~38 (
// Equation(s):
// \ula|LessThan0~38_combout  = ( \regmem|Mux40~4_combout  & ( !\ulaIn1|ulaIn1MuxOut [23] $ ((((!\intMem|instruction[25]~DUPLICATE_q  & !\regmem|Mux40~9_combout )) # (\control|in2Mux~combout ))) ) ) # ( !\regmem|Mux40~4_combout  & ( !\ulaIn1|ulaIn1MuxOut 
// [23] $ ((((!\regmem|Mux40~9_combout ) # (\control|in2Mux~combout )) # (\intMem|instruction[25]~DUPLICATE_q ))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [23]),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux40~9_combout ),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux40~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~38 .extended_lut = "off";
defparam \ula|LessThan0~38 .lut_mask = 64'h595559556A556A55;
defparam \ula|LessThan0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N15
cyclonev_lcell_comb \ula|LessThan0~39 (
// Equation(s):
// \ula|LessThan0~39_combout  = ( \regmem|Mux41~9_combout  & ( !\ulaIn1|ulaIn1MuxOut [22] $ ((((\intMem|instruction[25]~DUPLICATE_q  & !\regmem|Mux41~4_combout )) # (\control|in2Mux~combout ))) ) ) # ( !\regmem|Mux41~9_combout  & ( !\ulaIn1|ulaIn1MuxOut [22] 
// $ ((((!\intMem|instruction[25]~DUPLICATE_q ) # (!\regmem|Mux41~4_combout )) # (\control|in2Mux~combout ))) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux41~4_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [22]),
	.datae(gnd),
	.dataf(!\regmem|Mux41~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~39 .extended_lut = "off";
defparam \ula|LessThan0~39 .lut_mask = 64'h02FD02FD8A758A75;
defparam \ula|LessThan0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N54
cyclonev_lcell_comb \ula|LessThan0~34 (
// Equation(s):
// \ula|LessThan0~34_combout  = ( \regmem|Mux36~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [27] & (!\ulaIn1|ulaIn1MuxOut [28] & (\control|in2Mux~combout ))) # (\ulaIn1|ulaIn1MuxOut [27] & (!\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [28] $ 
// (\regmem|Mux35~10_combout )))) ) ) # ( !\regmem|Mux36~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [27] & (!\ulaIn1|ulaIn1MuxOut [28] $ (((!\control|in2Mux~combout  & \regmem|Mux35~10_combout ))))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [28]),
	.datab(!\ulaIn1|ulaIn1MuxOut [27]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|Mux35~10_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux36~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~34 .extended_lut = "off";
defparam \ula|LessThan0~34 .lut_mask = 64'h8848884828182818;
defparam \ula|LessThan0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N45
cyclonev_lcell_comb \ula|LessThan0~40 (
// Equation(s):
// \ula|LessThan0~40_combout  = ( \ula|LessThan0~34_combout  & ( !\ula|LessThan0~36_combout  & ( (!\ula|LessThan0~38_combout  & (!\ula|LessThan0~39_combout  & (!\ula|LessThan0~35_combout  & !\ula|LessThan0~37_combout ))) ) ) )

	.dataa(!\ula|LessThan0~38_combout ),
	.datab(!\ula|LessThan0~39_combout ),
	.datac(!\ula|LessThan0~35_combout ),
	.datad(!\ula|LessThan0~37_combout ),
	.datae(!\ula|LessThan0~34_combout ),
	.dataf(!\ula|LessThan0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~40 .extended_lut = "off";
defparam \ula|LessThan0~40 .lut_mask = 64'h0000800000000000;
defparam \ula|LessThan0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N3
cyclonev_lcell_comb \ula|LessThan0~28 (
// Equation(s):
// \ula|LessThan0~28_combout  = ( \regmem|Mux54~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [8] & ((!\ulaIn1|ulaIn1MuxOut [9]) # ((!\control|in2Mux~combout )))) # (\ulaIn1|ulaIn1MuxOut [8] & (!\control|in2Mux~combout  & ((!\ulaIn1|ulaIn1MuxOut [9]) # 
// (\regmem|Mux55~10_combout )))) ) ) # ( !\regmem|Mux54~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [9] & ((!\ulaIn1|ulaIn1MuxOut [8]) # ((\regmem|Mux55~10_combout  & !\control|in2Mux~combout )))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [8]),
	.datab(!\ulaIn1|ulaIn1MuxOut [9]),
	.datac(!\regmem|Mux55~10_combout ),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux54~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~28 .extended_lut = "off";
defparam \ula|LessThan0~28 .lut_mask = 64'h8C888C88EF88EF88;
defparam \ula|LessThan0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N6
cyclonev_lcell_comb \regmem|Mux47~10 (
// Equation(s):
// \regmem|Mux47~10_combout  = ( \regmem|Mux47~9_combout  & ( (!\intMem|instruction[25]~DUPLICATE_q ) # (\regmem|Mux47~4_combout ) ) ) # ( !\regmem|Mux47~9_combout  & ( (\intMem|instruction[25]~DUPLICATE_q  & \regmem|Mux47~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction[25]~DUPLICATE_q ),
	.datad(!\regmem|Mux47~4_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux47~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux47~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux47~10 .extended_lut = "off";
defparam \regmem|Mux47~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \regmem|Mux47~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N9
cyclonev_lcell_comb \ula|LessThan0~15 (
// Equation(s):
// \ula|LessThan0~15_combout  = ( \regmem|Mux47~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [16] & (!\ulaIn1|ulaIn1MuxOut [17] & ((\control|in2Mux~combout )))) # (\ulaIn1|ulaIn1MuxOut [16] & (!\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [17] $ 
// (\regmem|Mux46~10_combout )))) ) ) # ( !\regmem|Mux47~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [16] & (!\ulaIn1|ulaIn1MuxOut [17] $ (((\regmem|Mux46~10_combout  & !\control|in2Mux~combout ))))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [17]),
	.datab(!\ulaIn1|ulaIn1MuxOut [16]),
	.datac(!\regmem|Mux46~10_combout ),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux47~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~15 .extended_lut = "off";
defparam \ula|LessThan0~15 .lut_mask = 64'h8488848821882188;
defparam \ula|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N18
cyclonev_lcell_comb \regmem|Mux43~10 (
// Equation(s):
// \regmem|Mux43~10_combout  = ( \regmem|Mux43~9_combout  & ( (!\intMem|instruction[25]~DUPLICATE_q ) # (\regmem|Mux43~4_combout ) ) ) # ( !\regmem|Mux43~9_combout  & ( (\regmem|Mux43~4_combout  & \intMem|instruction[25]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regmem|Mux43~4_combout ),
	.datad(!\intMem|instruction[25]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regmem|Mux43~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux43~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux43~10 .extended_lut = "off";
defparam \regmem|Mux43~10 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \regmem|Mux43~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N21
cyclonev_lcell_comb \ula|LessThan0~13 (
// Equation(s):
// \ula|LessThan0~13_combout  = ( \regmem|Mux42~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [21] & (((!\ulaIn1|ulaIn1MuxOut [20] & \control|in2Mux~combout )))) # (\ulaIn1|ulaIn1MuxOut [21] & (!\control|in2Mux~combout  & (!\regmem|Mux43~10_combout  $ 
// (\ulaIn1|ulaIn1MuxOut [20])))) ) ) # ( !\regmem|Mux42~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [21] & (!\ulaIn1|ulaIn1MuxOut [20] $ (((\regmem|Mux43~10_combout  & !\control|in2Mux~combout ))))) ) )

	.dataa(!\regmem|Mux43~10_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [21]),
	.datac(!\ulaIn1|ulaIn1MuxOut [20]),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux42~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~13 .extended_lut = "off";
defparam \ula|LessThan0~13 .lut_mask = 64'h84C084C021C021C0;
defparam \ula|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N51
cyclonev_lcell_comb \regmem|Mux44~10 (
// Equation(s):
// \regmem|Mux44~10_combout  = ( \regmem|Mux44~9_combout  & ( (!\intMem|instruction [25]) # (\regmem|Mux44~4_combout ) ) ) # ( !\regmem|Mux44~9_combout  & ( (\regmem|Mux44~4_combout  & \intMem|instruction [25]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regmem|Mux44~4_combout ),
	.datad(!\intMem|instruction [25]),
	.datae(gnd),
	.dataf(!\regmem|Mux44~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux44~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux44~10 .extended_lut = "off";
defparam \regmem|Mux44~10 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \regmem|Mux44~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N15
cyclonev_lcell_comb \regmem|Mux45~10 (
// Equation(s):
// \regmem|Mux45~10_combout  = ( \regmem|Mux45~9_combout  & ( (!\intMem|instruction[25]~DUPLICATE_q ) # (\regmem|Mux45~4_combout ) ) ) # ( !\regmem|Mux45~9_combout  & ( (\intMem|instruction[25]~DUPLICATE_q  & \regmem|Mux45~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction[25]~DUPLICATE_q ),
	.datad(!\regmem|Mux45~4_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux45~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux45~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux45~10 .extended_lut = "off";
defparam \regmem|Mux45~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \regmem|Mux45~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N42
cyclonev_lcell_comb \ula|LessThan0~14 (
// Equation(s):
// \ula|LessThan0~14_combout  = ( \ulaIn1|ulaIn1MuxOut [18] & ( (!\control|in2Mux~combout  & (\regmem|Mux45~10_combout  & (!\ulaIn1|ulaIn1MuxOut [19] $ (\regmem|Mux44~10_combout )))) ) ) # ( !\ulaIn1|ulaIn1MuxOut [18] & ( (!\control|in2Mux~combout  & 
// (!\regmem|Mux45~10_combout  & (!\ulaIn1|ulaIn1MuxOut [19] $ (\regmem|Mux44~10_combout )))) # (\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [19])) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [19]),
	.datac(!\regmem|Mux44~10_combout ),
	.datad(!\regmem|Mux45~10_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~14 .extended_lut = "off";
defparam \ula|LessThan0~14 .lut_mask = 64'hC644C64400820082;
defparam \ula|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N21
cyclonev_lcell_comb \ula|LessThan0~22 (
// Equation(s):
// \ula|LessThan0~22_combout  = ( \ulaIn1|ulaIn1MuxOut [14] & ( (!\control|in2Mux~combout  & ((!\regmem|Mux48~10_combout  & (!\ulaIn1|ulaIn1MuxOut [15] & \regmem|Mux49~10_combout )) # (\regmem|Mux48~10_combout  & ((!\ulaIn1|ulaIn1MuxOut [15]) # 
// (\regmem|Mux49~10_combout ))))) ) ) # ( !\ulaIn1|ulaIn1MuxOut [14] & ( (!\ulaIn1|ulaIn1MuxOut [15]) # ((\regmem|Mux48~10_combout  & !\control|in2Mux~combout )) ) )

	.dataa(!\regmem|Mux48~10_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [15]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|Mux49~10_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~22 .extended_lut = "off";
defparam \ula|LessThan0~22 .lut_mask = 64'hDCDCDCDC40D040D0;
defparam \ula|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N36
cyclonev_lcell_comb \ula|LessThan0~23 (
// Equation(s):
// \ula|LessThan0~23_combout  = ( !\ula|LessThan0~22_combout  & ( (\ula|LessThan0~15_combout  & (\ula|LessThan0~13_combout  & \ula|LessThan0~14_combout )) ) )

	.dataa(gnd),
	.datab(!\ula|LessThan0~15_combout ),
	.datac(!\ula|LessThan0~13_combout ),
	.datad(!\ula|LessThan0~14_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~23 .extended_lut = "off";
defparam \ula|LessThan0~23 .lut_mask = 64'h0003000300000000;
defparam \ula|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N33
cyclonev_lcell_comb \ula|LessThan0~24 (
// Equation(s):
// \ula|LessThan0~24_combout  = ( \regmem|Mux50~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [13] & ((!\control|in2Mux~combout ) # ((!\ulaIn1|ulaIn1MuxOut [12])))) # (\ulaIn1|ulaIn1MuxOut [13] & (!\control|in2Mux~combout  & ((!\ulaIn1|ulaIn1MuxOut [12]) # 
// (\regmem|Mux51~10_combout )))) ) ) # ( !\regmem|Mux50~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [13] & ((!\ulaIn1|ulaIn1MuxOut [12]) # ((!\control|in2Mux~combout  & \regmem|Mux51~10_combout )))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [13]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [12]),
	.datad(!\regmem|Mux51~10_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux50~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~24 .extended_lut = "off";
defparam \ula|LessThan0~24 .lut_mask = 64'hA0A8A0A8E8ECE8EC;
defparam \ula|LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N39
cyclonev_lcell_comb \ula|LessThan0~25 (
// Equation(s):
// \ula|LessThan0~25_combout  = ( \ula|LessThan0~7_combout  & ( (!\ula|LessThan0~24_combout  & (\ula|LessThan0~15_combout  & (\ula|LessThan0~13_combout  & \ula|LessThan0~14_combout ))) ) )

	.dataa(!\ula|LessThan0~24_combout ),
	.datab(!\ula|LessThan0~15_combout ),
	.datac(!\ula|LessThan0~13_combout ),
	.datad(!\ula|LessThan0~14_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~25 .extended_lut = "off";
defparam \ula|LessThan0~25 .lut_mask = 64'h0000000000020002;
defparam \ula|LessThan0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N33
cyclonev_lcell_comb \ula|LessThan0~26 (
// Equation(s):
// \ula|LessThan0~26_combout  = ( \regmem|Mux53~10_combout  & ( (!\control|in2Mux~combout  & (((!\ulaIn1|ulaIn1MuxOut [11]) # (\regmem|Mux52~10_combout )))) # (\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [10] & (!\ulaIn1|ulaIn1MuxOut [11]))) ) ) # ( 
// !\regmem|Mux53~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [10] & ((!\ulaIn1|ulaIn1MuxOut [11]) # ((!\control|in2Mux~combout  & \regmem|Mux52~10_combout )))) # (\ulaIn1|ulaIn1MuxOut [10] & (!\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [11] & 
// \regmem|Mux52~10_combout ))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [10]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [11]),
	.datad(!\regmem|Mux52~10_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux53~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~26 .extended_lut = "off";
defparam \ula|LessThan0~26 .lut_mask = 64'hA0E8A0E8E0ECE0EC;
defparam \ula|LessThan0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N12
cyclonev_lcell_comb \ula|LessThan0~27 (
// Equation(s):
// \ula|LessThan0~27_combout  = ( \ula|LessThan0~14_combout  & ( \ula|LessThan0~7_combout  & ( (\ula|LessThan0~8_combout  & (\ula|LessThan0~13_combout  & (!\ula|LessThan0~26_combout  & \ula|LessThan0~15_combout ))) ) ) )

	.dataa(!\ula|LessThan0~8_combout ),
	.datab(!\ula|LessThan0~13_combout ),
	.datac(!\ula|LessThan0~26_combout ),
	.datad(!\ula|LessThan0~15_combout ),
	.datae(!\ula|LessThan0~14_combout ),
	.dataf(!\ula|LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~27 .extended_lut = "off";
defparam \ula|LessThan0~27 .lut_mask = 64'h0000000000000010;
defparam \ula|LessThan0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N54
cyclonev_lcell_comb \ula|LessThan0~30 (
// Equation(s):
// \ula|LessThan0~30_combout  = ( \regmem|Mux47~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [17] & ((!\control|in2Mux~combout ) # ((!\ulaIn1|ulaIn1MuxOut [16])))) # (\ulaIn1|ulaIn1MuxOut [17] & (!\control|in2Mux~combout  & ((\regmem|Mux46~10_combout )))) ) ) # ( 
// !\regmem|Mux47~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [17] & ((!\ulaIn1|ulaIn1MuxOut [16]) # ((!\control|in2Mux~combout  & \regmem|Mux46~10_combout )))) # (\ulaIn1|ulaIn1MuxOut [17] & (!\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [16] & 
// \regmem|Mux46~10_combout ))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [17]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [16]),
	.datad(!\regmem|Mux46~10_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux47~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~30 .extended_lut = "off";
defparam \ula|LessThan0~30 .lut_mask = 64'hA0E8A0E8A8ECA8EC;
defparam \ula|LessThan0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N12
cyclonev_lcell_comb \ula|LessThan0~31 (
// Equation(s):
// \ula|LessThan0~31_combout  = ( \regmem|Mux42~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [21] & (((!\control|in2Mux~combout ) # (!\ulaIn1|ulaIn1MuxOut [20])))) # (\ulaIn1|ulaIn1MuxOut [21] & (!\control|in2Mux~combout  & ((!\ulaIn1|ulaIn1MuxOut [20]) # 
// (\regmem|Mux43~10_combout )))) ) ) # ( !\regmem|Mux42~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [21] & ((!\ulaIn1|ulaIn1MuxOut [20]) # ((\regmem|Mux43~10_combout  & !\control|in2Mux~combout )))) ) )

	.dataa(!\regmem|Mux43~10_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [21]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [20]),
	.datae(gnd),
	.dataf(!\regmem|Mux42~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~31 .extended_lut = "off";
defparam \ula|LessThan0~31 .lut_mask = 64'hCC40CC40FCD0FCD0;
defparam \ula|LessThan0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N48
cyclonev_lcell_comb \ula|LessThan0~29 (
// Equation(s):
// \ula|LessThan0~29_combout  = ( \ulaIn1|ulaIn1MuxOut [18] & ( (!\control|in2Mux~combout  & ((!\ulaIn1|ulaIn1MuxOut [19] & ((\regmem|Mux45~10_combout ) # (\regmem|Mux44~10_combout ))) # (\ulaIn1|ulaIn1MuxOut [19] & (\regmem|Mux44~10_combout  & 
// \regmem|Mux45~10_combout )))) ) ) # ( !\ulaIn1|ulaIn1MuxOut [18] & ( (!\ulaIn1|ulaIn1MuxOut [19]) # ((!\control|in2Mux~combout  & \regmem|Mux44~10_combout )) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [19]),
	.datac(!\regmem|Mux44~10_combout ),
	.datad(!\regmem|Mux45~10_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~29 .extended_lut = "off";
defparam \ula|LessThan0~29 .lut_mask = 64'hCECECECE088A088A;
defparam \ula|LessThan0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N18
cyclonev_lcell_comb \ula|LessThan0~32 (
// Equation(s):
// \ula|LessThan0~32_combout  = ( \ula|LessThan0~31_combout  & ( \ula|LessThan0~29_combout  & ( (!\ula|LessThan0~13_combout ) # ((!\ula|LessThan0~14_combout ) # (\ula|LessThan0~30_combout )) ) ) ) # ( \ula|LessThan0~31_combout  & ( !\ula|LessThan0~29_combout 
//  & ( !\ula|LessThan0~13_combout  ) ) )

	.dataa(!\ula|LessThan0~13_combout ),
	.datab(gnd),
	.datac(!\ula|LessThan0~30_combout ),
	.datad(!\ula|LessThan0~14_combout ),
	.datae(!\ula|LessThan0~31_combout ),
	.dataf(!\ula|LessThan0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~32 .extended_lut = "off";
defparam \ula|LessThan0~32 .lut_mask = 64'h0000AAAA0000FFAF;
defparam \ula|LessThan0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N18
cyclonev_lcell_comb \ula|LessThan0~16 (
// Equation(s):
// \ula|LessThan0~16_combout  = ( \ula|LessThan0~8_combout  & ( \ula|LessThan0~7_combout  & ( (\ula|LessThan0~15_combout  & (\ula|LessThan0~13_combout  & (\ula|LessThan0~9_combout  & \ula|LessThan0~14_combout ))) ) ) )

	.dataa(!\ula|LessThan0~15_combout ),
	.datab(!\ula|LessThan0~13_combout ),
	.datac(!\ula|LessThan0~9_combout ),
	.datad(!\ula|LessThan0~14_combout ),
	.datae(!\ula|LessThan0~8_combout ),
	.dataf(!\ula|LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~16 .extended_lut = "off";
defparam \ula|LessThan0~16 .lut_mask = 64'h0000000000000001;
defparam \ula|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N36
cyclonev_lcell_comb \ula|LessThan0~33 (
// Equation(s):
// \ula|LessThan0~33_combout  = ( \ula|LessThan0~32_combout  & ( \ula|LessThan0~16_combout  & ( (\ula|LessThan0~28_combout  & (!\ula|LessThan0~23_combout  & (!\ula|LessThan0~25_combout  & !\ula|LessThan0~27_combout ))) ) ) ) # ( \ula|LessThan0~32_combout  & 
// ( !\ula|LessThan0~16_combout  & ( (!\ula|LessThan0~23_combout  & (!\ula|LessThan0~25_combout  & !\ula|LessThan0~27_combout )) ) ) )

	.dataa(!\ula|LessThan0~28_combout ),
	.datab(!\ula|LessThan0~23_combout ),
	.datac(!\ula|LessThan0~25_combout ),
	.datad(!\ula|LessThan0~27_combout ),
	.datae(!\ula|LessThan0~32_combout ),
	.dataf(!\ula|LessThan0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~33 .extended_lut = "off";
defparam \ula|LessThan0~33 .lut_mask = 64'h0000C00000004000;
defparam \ula|LessThan0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N6
cyclonev_lcell_comb \ula|LessThan0~19 (
// Equation(s):
// \ula|LessThan0~19_combout  = ( \ulaIn2|ulaIn2MuxOut[5]~5_combout  & ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [4] & (\ulaIn1|ulaIn1MuxOut [3] & (\ulaIn1|ulaIn1MuxOut [5] & \ulaIn2|ulaIn2MuxOut[3]~3_combout ))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[5]~5_combout  & ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( ((\ulaIn1|ulaIn1MuxOut [4] & (\ulaIn1|ulaIn1MuxOut [3] & \ulaIn2|ulaIn2MuxOut[3]~3_combout ))) # (\ulaIn1|ulaIn1MuxOut [5]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[5]~5_combout  & ( 
// !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [5] & (((\ulaIn1|ulaIn1MuxOut [3] & \ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ulaIn1|ulaIn1MuxOut [4]))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[5]~5_combout  & ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( 
// (((\ulaIn1|ulaIn1MuxOut [3] & \ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ulaIn1|ulaIn1MuxOut [5])) # (\ulaIn1|ulaIn1MuxOut [4]) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [4]),
	.datab(!\ulaIn1|ulaIn1MuxOut [3]),
	.datac(!\ulaIn1|ulaIn1MuxOut [5]),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[5]~5_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~19 .extended_lut = "off";
defparam \ula|LessThan0~19 .lut_mask = 64'h5F7F05070F1F0001;
defparam \ula|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N12
cyclonev_lcell_comb \ula|LessThan0~20 (
// Equation(s):
// \ula|LessThan0~20_combout  = ( \regmem|Mux57~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [6] & (!\ulaIn1|ulaIn1MuxOut [7] & (\control|in2Mux~combout ))) # (\ulaIn1|ulaIn1MuxOut [6] & (!\control|in2Mux~combout  & (!\ulaIn1|ulaIn1MuxOut [7] $ 
// (\regmem|Mux56~10_combout )))) ) ) # ( !\regmem|Mux57~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [6] & (!\ulaIn1|ulaIn1MuxOut [7] $ (((!\control|in2Mux~combout  & \regmem|Mux56~10_combout ))))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [6]),
	.datab(!\ulaIn1|ulaIn1MuxOut [7]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|Mux56~10_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux57~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~20 .extended_lut = "off";
defparam \ula|LessThan0~20 .lut_mask = 64'h8828882848184818;
defparam \ula|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N36
cyclonev_lcell_comb \ula|LessThan0~18 (
// Equation(s):
// \ula|LessThan0~18_combout  = ( \ulaIn2|ulaIn2MuxOut[5]~5_combout  & ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [4] & (\ulaIn1|ulaIn1MuxOut [5] & (!\ulaIn1|ulaIn1MuxOut [3] $ (!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[5]~5_combout  & ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [4] & (!\ulaIn1|ulaIn1MuxOut [5] & (!\ulaIn1|ulaIn1MuxOut [3] $ (!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[5]~5_combout  & ( 
// !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (!\ulaIn1|ulaIn1MuxOut [4] & (\ulaIn1|ulaIn1MuxOut [5] & (!\ulaIn1|ulaIn1MuxOut [3] $ (!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[5]~5_combout  & ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & 
// ( (!\ulaIn1|ulaIn1MuxOut [4] & (!\ulaIn1|ulaIn1MuxOut [5] & (!\ulaIn1|ulaIn1MuxOut [3] $ (!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [4]),
	.datab(!\ulaIn1|ulaIn1MuxOut [3]),
	.datac(!\ulaIn1|ulaIn1MuxOut [5]),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[5]~5_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~18 .extended_lut = "off";
defparam \ula|LessThan0~18 .lut_mask = 64'h2080020810400104;
defparam \ula|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N48
cyclonev_lcell_comb \ula|LessThan0~17 (
// Equation(s):
// \ula|LessThan0~17_combout  = ( \ulaIn1|ulaIn1MuxOut [0] & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ulaIn1|ulaIn1MuxOut [2] & ((\ulaIn1|ulaIn1MuxOut [1]) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ulaIn1|ulaIn1MuxOut [1]) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout )) # (\ulaIn1|ulaIn1MuxOut [2]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [0] & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (\ulaIn1|ulaIn1MuxOut [2] & \ulaIn1|ulaIn1MuxOut [1])) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ulaIn1|ulaIn1MuxOut [1]) # (\ulaIn1|ulaIn1MuxOut [2]))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [0] & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ulaIn1|ulaIn1MuxOut [2] & (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & \ulaIn1|ulaIn1MuxOut [1]))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[0]~1_combout  & \ulaIn1|ulaIn1MuxOut [1])) # 
// (\ulaIn1|ulaIn1MuxOut [2]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [0] & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ulaIn1|ulaIn1MuxOut [2]) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [2]),
	.datac(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [1]),
	.datae(!\ulaIn1|ulaIn1MuxOut [0]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~17 .extended_lut = "off";
defparam \ula|LessThan0~17 .lut_mask = 64'h1111111711771777;
defparam \ula|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N24
cyclonev_lcell_comb \ula|LessThan0~21 (
// Equation(s):
// \ula|LessThan0~21_combout  = ( \ula|LessThan0~17_combout  & ( \ula|LessThan0~16_combout  & ( (\ula|LessThan0~20_combout  & (\ula|LessThan0~11_combout  & ((\ula|LessThan0~18_combout ) # (\ula|LessThan0~19_combout )))) ) ) ) # ( !\ula|LessThan0~17_combout  
// & ( \ula|LessThan0~16_combout  & ( (\ula|LessThan0~19_combout  & (\ula|LessThan0~20_combout  & \ula|LessThan0~11_combout )) ) ) )

	.dataa(!\ula|LessThan0~19_combout ),
	.datab(!\ula|LessThan0~20_combout ),
	.datac(!\ula|LessThan0~18_combout ),
	.datad(!\ula|LessThan0~11_combout ),
	.datae(!\ula|LessThan0~17_combout ),
	.dataf(!\ula|LessThan0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~21 .extended_lut = "off";
defparam \ula|LessThan0~21 .lut_mask = 64'h0000000000110013;
defparam \ula|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N6
cyclonev_lcell_comb \ula|LessThan0~52 (
// Equation(s):
// \ula|LessThan0~52_combout  = ( \ula|LessThan0~33_combout  & ( \ula|LessThan0~21_combout  & ( (\ula|LessThan0~51_combout  & ((!\ula|LessThan0~49_combout ) # (\ula|LessThan0~40_combout ))) ) ) ) # ( !\ula|LessThan0~33_combout  & ( \ula|LessThan0~21_combout  
// & ( (\ula|LessThan0~51_combout  & ((!\ula|LessThan0~49_combout ) # (\ula|LessThan0~40_combout ))) ) ) ) # ( \ula|LessThan0~33_combout  & ( !\ula|LessThan0~21_combout  & ( (\ula|LessThan0~51_combout  & ((!\ula|LessThan0~49_combout ) # 
// ((\ula|LessThan0~12_combout  & \ula|LessThan0~40_combout )))) ) ) ) # ( !\ula|LessThan0~33_combout  & ( !\ula|LessThan0~21_combout  & ( (\ula|LessThan0~51_combout  & ((!\ula|LessThan0~49_combout ) # (\ula|LessThan0~40_combout ))) ) ) )

	.dataa(!\ula|LessThan0~12_combout ),
	.datab(!\ula|LessThan0~51_combout ),
	.datac(!\ula|LessThan0~49_combout ),
	.datad(!\ula|LessThan0~40_combout ),
	.datae(!\ula|LessThan0~33_combout ),
	.dataf(!\ula|LessThan0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~52 .extended_lut = "off";
defparam \ula|LessThan0~52 .lut_mask = 64'h3033303130333033;
defparam \ula|LessThan0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N54
cyclonev_lcell_comb \ula|Mux15~0 (
// Equation(s):
// \ula|Mux15~0_combout  = ( \ula|LessThan0~53_combout  & ( \ula|LessThan0~52_combout  & ( (!\control|aluOp [1] & (\control|aluOp [2] & !\control|aluOp [0])) ) ) ) # ( !\ula|LessThan0~53_combout  & ( \ula|LessThan0~52_combout  & ( (!\control|aluOp [1] & 
// (\control|aluOp [2] & !\control|aluOp [0])) ) ) ) # ( \ula|LessThan0~53_combout  & ( !\ula|LessThan0~52_combout  & ( (!\control|aluOp [1] & (\control|aluOp [2] & !\control|aluOp [0])) ) ) ) # ( !\ula|LessThan0~53_combout  & ( !\ula|LessThan0~52_combout  & 
// ( (!\control|aluOp [1] & (\ula|LessThan0~54_combout  & (\control|aluOp [2] & !\control|aluOp [0]))) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\ula|LessThan0~54_combout ),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [0]),
	.datae(!\ula|LessThan0~53_combout ),
	.dataf(!\ula|LessThan0~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~0 .extended_lut = "off";
defparam \ula|Mux15~0 .lut_mask = 64'h02000A000A000A00;
defparam \ula|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y10_N33
cyclonev_lcell_comb \ula|Mux18~1 (
// Equation(s):
// \ula|Mux18~1_combout  = ( \ula|ShiftRight0~13_combout  & ( \ula|ShiftRight0~14_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftRight0~12_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftRight0~18_combout ))) ) ) ) # ( !\ula|ShiftRight0~13_combout  & ( \ula|ShiftRight0~14_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// \ula|ShiftRight0~12_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftRight0~18_combout ))) ) ) ) # ( \ula|ShiftRight0~13_combout  & ( !\ula|ShiftRight0~14_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftRight0~12_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~18_combout  & (\ulaIn2|ulaIn2MuxOut[2]~4_combout ))) ) ) ) # ( 
// !\ula|ShiftRight0~13_combout  & ( !\ula|ShiftRight0~14_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ula|ShiftRight0~12_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~18_combout  & 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ula|ShiftRight0~18_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(!\ula|ShiftRight0~12_combout ),
	.datae(!\ula|ShiftRight0~13_combout ),
	.dataf(!\ula|ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux18~1 .extended_lut = "off";
defparam \ula|Mux18~1 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \ula|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N24
cyclonev_lcell_comb \ula|ShiftRight1~22 (
// Equation(s):
// \ula|ShiftRight1~22_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ula|ShiftRight0~10_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [30]))) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [29])) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ula|ShiftRight0~10_combout  & ( (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ulaIn1|ulaIn1MuxOut [29]),
	.datad(!\ulaIn1|ulaIn1MuxOut [30]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ula|ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~22 .extended_lut = "off";
defparam \ula|ShiftRight1~22 .lut_mask = 64'h00000000111105AF;
defparam \ula|ShiftRight1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N57
cyclonev_lcell_comb \ula|ShiftLeft0~41 (
// Equation(s):
// \ula|ShiftLeft0~41_combout  = ( \ula|ShiftLeft0~18_combout  & ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~32_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~40_combout )) ) ) ) # ( 
// !\ula|ShiftLeft0~18_combout  & ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~32_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~40_combout )) ) ) ) # ( \ula|ShiftLeft0~18_combout  & 
// ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftLeft0~24_combout ) ) ) ) # ( !\ula|ShiftLeft0~18_combout  & ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// \ula|ShiftLeft0~24_combout ) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ula|ShiftLeft0~24_combout ),
	.datac(!\ula|ShiftLeft0~40_combout ),
	.datad(!\ula|ShiftLeft0~32_combout ),
	.datae(!\ula|ShiftLeft0~18_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~41 .extended_lut = "off";
defparam \ula|ShiftLeft0~41 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \ula|ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y10_N6
cyclonev_lcell_comb \ula|ShiftRight0~39 (
// Equation(s):
// \ula|ShiftRight0~39_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ula|ShiftRight0~10_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [30])) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [29]))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ula|ShiftRight0~10_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ula|ShiftRight0~10_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & 
// ( !\ula|ShiftRight0~10_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [30]),
	.datac(!\ulaIn1|ulaIn1MuxOut [29]),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ula|ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~39 .extended_lut = "off";
defparam \ula|ShiftRight0~39 .lut_mask = 64'h00FF00FF00FF2727;
defparam \ula|ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y10_N12
cyclonev_lcell_comb \ula|Mux18~0 (
// Equation(s):
// \ula|Mux18~0_combout  = ( \ula|Mux30~1_combout  & ( \ula|Mux30~0_combout  & ( \ula|ShiftLeft0~41_combout  ) ) ) # ( !\ula|Mux30~1_combout  & ( \ula|Mux30~0_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( \ula|Mux30~1_combout  & ( !\ula|Mux30~0_combout  & 
// ( \ula|ShiftRight0~39_combout  ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|ShiftLeft0~41_combout ),
	.datad(!\ula|ShiftRight0~39_combout ),
	.datae(!\ula|Mux30~1_combout ),
	.dataf(!\ula|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux18~0 .extended_lut = "off";
defparam \ula|Mux18~0 .lut_mask = 64'h000000FF33330F0F;
defparam \ula|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y10_N24
cyclonev_lcell_comb \ula|Mux18~2 (
// Equation(s):
// \ula|Mux18~2_combout  = ( \ula|Mux30~8_combout  & ( \ula|Add0~67_sumout  & ( (!\ula|Mux30~5_combout  & (\ula|Mux18~1_combout )) # (\ula|Mux30~5_combout  & ((\ula|ShiftRight1~22_combout ))) ) ) ) # ( !\ula|Mux30~8_combout  & ( \ula|Add0~67_sumout  & ( 
// (\ula|Mux18~0_combout ) # (\ula|Mux30~5_combout ) ) ) ) # ( \ula|Mux30~8_combout  & ( !\ula|Add0~67_sumout  & ( (!\ula|Mux30~5_combout  & (\ula|Mux18~1_combout )) # (\ula|Mux30~5_combout  & ((\ula|ShiftRight1~22_combout ))) ) ) ) # ( !\ula|Mux30~8_combout 
//  & ( !\ula|Add0~67_sumout  & ( (!\ula|Mux30~5_combout  & \ula|Mux18~0_combout ) ) ) )

	.dataa(!\ula|Mux18~1_combout ),
	.datab(!\ula|Mux30~5_combout ),
	.datac(!\ula|ShiftRight1~22_combout ),
	.datad(!\ula|Mux18~0_combout ),
	.datae(!\ula|Mux30~8_combout ),
	.dataf(!\ula|Add0~67_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux18~2 .extended_lut = "off";
defparam \ula|Mux18~2 .lut_mask = 64'h00CC474733FF4747;
defparam \ula|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y10_N42
cyclonev_lcell_comb \memToRegMux|Mux13~0 (
// Equation(s):
// \memToRegMux|Mux13~0_combout  = ( \ula|Mux15~0_combout  & ( \ula|Mux18~2_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux15~0_combout  & ( \ula|Mux18~2_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # 
// (\ula|Mux18~3_combout ))) ) ) ) # ( \ula|Mux15~0_combout  & ( !\ula|Mux18~2_combout  & ( (\control|aluOp [3] & !\control|Decoder1~0_combout ) ) ) ) # ( !\ula|Mux15~0_combout  & ( !\ula|Mux18~2_combout  & ( (\control|aluOp [3] & (\ula|Mux18~3_combout  & 
// !\control|Decoder1~0_combout )) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux18~3_combout ),
	.datac(gnd),
	.datad(!\control|Decoder1~0_combout ),
	.datae(!\ula|Mux15~0_combout ),
	.dataf(!\ula|Mux18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux13~0 .extended_lut = "off";
defparam \memToRegMux|Mux13~0 .lut_mask = 64'h11005500BB00FF00;
defparam \memToRegMux|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y10_N51
cyclonev_lcell_comb \regmem|regMemory[1][13]~feeder (
// Equation(s):
// \regmem|regMemory[1][13]~feeder_combout  = ( \memToRegMux|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[1][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[1][13]~feeder .extended_lut = "off";
defparam \regmem|regMemory[1][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[1][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y10_N53
dffeas \regmem|regMemory[1][13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[1][15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[1][13] .is_wysiwyg = "true";
defparam \regmem|regMemory[1][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N21
cyclonev_lcell_comb \regmem|Mux18~6 (
// Equation(s):
// \regmem|Mux18~6_combout  = ( \regmem|regMemory[3][13]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[1][13]~q  & ((\intMem|instruction[16]~DUPLICATE_q )))) # (\intMem|instruction[17]~DUPLICATE_q  & 
// (((\intMem|instruction[16]~DUPLICATE_q ) # (\regmem|regMemory[2][13]~q )))) ) ) # ( !\regmem|regMemory[3][13]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[1][13]~q  & ((\intMem|instruction[16]~DUPLICATE_q )))) # 
// (\intMem|instruction[17]~DUPLICATE_q  & (((\regmem|regMemory[2][13]~q  & !\intMem|instruction[16]~DUPLICATE_q )))) ) )

	.dataa(!\regmem|regMemory[1][13]~q ),
	.datab(!\regmem|regMemory[2][13]~q ),
	.datac(!\intMem|instruction[17]~DUPLICATE_q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[3][13]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux18~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux18~6 .extended_lut = "off";
defparam \regmem|Mux18~6 .lut_mask = 64'h0350035F0350035F;
defparam \regmem|Mux18~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N30
cyclonev_lcell_comb \regmem|Mux18~7 (
// Equation(s):
// \regmem|Mux18~7_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[12][13]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[13][13]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[15][13]~q ))) ) ) 
// ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[12][13]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q ) # (\regmem|regMemory[14][13]~q ) ) ) ) # ( \intMem|instruction[16]~DUPLICATE_q  & ( !\regmem|regMemory[12][13]~q  & ( 
// (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[13][13]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[15][13]~q ))) ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( !\regmem|regMemory[12][13]~q  & ( 
// (\intMem|instruction[17]~DUPLICATE_q  & \regmem|regMemory[14][13]~q ) ) ) )

	.dataa(!\regmem|regMemory[13][13]~q ),
	.datab(!\intMem|instruction[17]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[15][13]~q ),
	.datad(!\regmem|regMemory[14][13]~q ),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[12][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux18~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux18~7 .extended_lut = "off";
defparam \regmem|Mux18~7 .lut_mask = 64'h00334747CCFF4747;
defparam \regmem|Mux18~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y13_N21
cyclonev_lcell_comb \regmem|Mux18~5 (
// Equation(s):
// \regmem|Mux18~5_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction [16] & ( \regmem|regMemory[11][13]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction [16] & ( \regmem|regMemory[9][13]~q  ) ) ) # ( 
// \intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction [16] & ( \regmem|regMemory[10][13]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction [16] & ( \regmem|regMemory[8][13]~q  ) ) )

	.dataa(!\regmem|regMemory[10][13]~q ),
	.datab(!\regmem|regMemory[11][13]~q ),
	.datac(!\regmem|regMemory[8][13]~q ),
	.datad(!\regmem|regMemory[9][13]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux18~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux18~5 .extended_lut = "off";
defparam \regmem|Mux18~5 .lut_mask = 64'h0F0F555500FF3333;
defparam \regmem|Mux18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N3
cyclonev_lcell_comb \regmem|Mux18~8 (
// Equation(s):
// \regmem|Mux18~8_combout  = ( \regmem|regMemory[6][13]~q  & ( \regmem|regMemory[5][13]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory[4][13]~q )) # (\intMem|instruction[17]~DUPLICATE_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// ((!\intMem|instruction[17]~DUPLICATE_q ) # ((\regmem|regMemory[7][13]~q )))) ) ) ) # ( !\regmem|regMemory[6][13]~q  & ( \regmem|regMemory[5][13]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (!\intMem|instruction[17]~DUPLICATE_q  & 
// (\regmem|regMemory[4][13]~q ))) # (\intMem|instruction[16]~DUPLICATE_q  & ((!\intMem|instruction[17]~DUPLICATE_q ) # ((\regmem|regMemory[7][13]~q )))) ) ) ) # ( \regmem|regMemory[6][13]~q  & ( !\regmem|regMemory[5][13]~q  & ( 
// (!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory[4][13]~q )) # (\intMem|instruction[17]~DUPLICATE_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[7][13]~q )))) ) ) ) # ( 
// !\regmem|regMemory[6][13]~q  & ( !\regmem|regMemory[5][13]~q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[4][13]~q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[7][13]~q )))) ) ) )

	.dataa(!\intMem|instruction[16]~DUPLICATE_q ),
	.datab(!\intMem|instruction[17]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[4][13]~q ),
	.datad(!\regmem|regMemory[7][13]~q ),
	.datae(!\regmem|regMemory[6][13]~q ),
	.dataf(!\regmem|regMemory[5][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux18~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux18~8 .extended_lut = "off";
defparam \regmem|Mux18~8 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \regmem|Mux18~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N9
cyclonev_lcell_comb \regmem|Mux18~9 (
// Equation(s):
// \regmem|Mux18~9_combout  = ( \regmem|Mux18~5_combout  & ( \regmem|Mux18~8_combout  & ( (!\intMem|instruction [19] & (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|Mux18~6_combout ))) # (\intMem|instruction [19] & 
// (((!\intMem|instruction[18]~DUPLICATE_q ) # (\regmem|Mux18~7_combout )))) ) ) ) # ( !\regmem|Mux18~5_combout  & ( \regmem|Mux18~8_combout  & ( (!\intMem|instruction [19] & (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|Mux18~6_combout ))) # 
// (\intMem|instruction [19] & (((\regmem|Mux18~7_combout  & \intMem|instruction[18]~DUPLICATE_q )))) ) ) ) # ( \regmem|Mux18~5_combout  & ( !\regmem|Mux18~8_combout  & ( (!\intMem|instruction [19] & (\regmem|Mux18~6_combout  & 
// ((!\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction [19] & (((!\intMem|instruction[18]~DUPLICATE_q ) # (\regmem|Mux18~7_combout )))) ) ) ) # ( !\regmem|Mux18~5_combout  & ( !\regmem|Mux18~8_combout  & ( (!\intMem|instruction [19] & 
// (\regmem|Mux18~6_combout  & ((!\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction [19] & (((\regmem|Mux18~7_combout  & \intMem|instruction[18]~DUPLICATE_q )))) ) ) )

	.dataa(!\regmem|Mux18~6_combout ),
	.datab(!\intMem|instruction [19]),
	.datac(!\regmem|Mux18~7_combout ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\regmem|Mux18~5_combout ),
	.dataf(!\regmem|Mux18~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux18~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux18~9 .extended_lut = "off";
defparam \regmem|Mux18~9 .lut_mask = 64'h4403770344CF77CF;
defparam \regmem|Mux18~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N57
cyclonev_lcell_comb \regmem|Mux18~2 (
// Equation(s):
// \regmem|Mux18~2_combout  = ( \regmem|regMemory[30][13]~q  & ( \intMem|instruction[18]~DUPLICATE_q  & ( (\regmem|regMemory[22][13]~q ) # (\intMem|instruction [19]) ) ) ) # ( !\regmem|regMemory[30][13]~q  & ( \intMem|instruction[18]~DUPLICATE_q  & ( 
// (!\intMem|instruction [19] & \regmem|regMemory[22][13]~q ) ) ) ) # ( \regmem|regMemory[30][13]~q  & ( !\intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction [19] & (\regmem|regMemory[18][13]~q )) # (\intMem|instruction [19] & 
// ((\regmem|regMemory[26][13]~q ))) ) ) ) # ( !\regmem|regMemory[30][13]~q  & ( !\intMem|instruction[18]~DUPLICATE_q  & ( (!\intMem|instruction [19] & (\regmem|regMemory[18][13]~q )) # (\intMem|instruction [19] & ((\regmem|regMemory[26][13]~q ))) ) ) )

	.dataa(!\regmem|regMemory[18][13]~q ),
	.datab(!\intMem|instruction [19]),
	.datac(!\regmem|regMemory[26][13]~q ),
	.datad(!\regmem|regMemory[22][13]~q ),
	.datae(!\regmem|regMemory[30][13]~q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux18~2 .extended_lut = "off";
defparam \regmem|Mux18~2 .lut_mask = 64'h4747474700CC33FF;
defparam \regmem|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N0
cyclonev_lcell_comb \regmem|Mux18~0 (
// Equation(s):
// \regmem|Mux18~0_combout  = ( \regmem|regMemory[24][13]~q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction [18]) # (\regmem|regMemory[28][13]~q ) ) ) ) # ( !\regmem|regMemory[24][13]~q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( 
// (\intMem|instruction [18] & \regmem|regMemory[28][13]~q ) ) ) ) # ( \regmem|regMemory[24][13]~q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction [18] & (\regmem|regMemory[16][13]~q )) # (\intMem|instruction [18] & 
// ((\regmem|regMemory[20][13]~q ))) ) ) ) # ( !\regmem|regMemory[24][13]~q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction [18] & (\regmem|regMemory[16][13]~q )) # (\intMem|instruction [18] & ((\regmem|regMemory[20][13]~q ))) ) ) )

	.dataa(!\regmem|regMemory[16][13]~q ),
	.datab(!\regmem|regMemory[20][13]~q ),
	.datac(!\intMem|instruction [18]),
	.datad(!\regmem|regMemory[28][13]~q ),
	.datae(!\regmem|regMemory[24][13]~q ),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux18~0 .extended_lut = "off";
defparam \regmem|Mux18~0 .lut_mask = 64'h53535353000FF0FF;
defparam \regmem|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y11_N18
cyclonev_lcell_comb \regmem|Mux18~1 (
// Equation(s):
// \regmem|Mux18~1_combout  = ( \regmem|regMemory[17][13]~q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction [18] & ((\regmem|regMemory[25][13]~q ))) # (\intMem|instruction [18] & (\regmem|regMemory[29][13]~q )) ) ) ) # ( 
// !\regmem|regMemory[17][13]~q  & ( \intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction [18] & ((\regmem|regMemory[25][13]~q ))) # (\intMem|instruction [18] & (\regmem|regMemory[29][13]~q )) ) ) ) # ( \regmem|regMemory[17][13]~q  & ( 
// !\intMem|instruction[19]~DUPLICATE_q  & ( (!\intMem|instruction [18]) # (\regmem|regMemory[21][13]~q ) ) ) ) # ( !\regmem|regMemory[17][13]~q  & ( !\intMem|instruction[19]~DUPLICATE_q  & ( (\regmem|regMemory[21][13]~q  & \intMem|instruction [18]) ) ) )

	.dataa(!\regmem|regMemory[29][13]~q ),
	.datab(!\regmem|regMemory[21][13]~q ),
	.datac(!\regmem|regMemory[25][13]~q ),
	.datad(!\intMem|instruction [18]),
	.datae(!\regmem|regMemory[17][13]~q ),
	.dataf(!\intMem|instruction[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux18~1 .extended_lut = "off";
defparam \regmem|Mux18~1 .lut_mask = 64'h0033FF330F550F55;
defparam \regmem|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y12_N24
cyclonev_lcell_comb \regmem|Mux18~3 (
// Equation(s):
// \regmem|Mux18~3_combout  = ( \intMem|instruction[19]~DUPLICATE_q  & ( \intMem|instruction [18] & ( \regmem|regMemory[31][13]~q  ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( \intMem|instruction [18] & ( \regmem|regMemory[23][13]~q  ) ) ) # ( 
// \intMem|instruction[19]~DUPLICATE_q  & ( !\intMem|instruction [18] & ( \regmem|regMemory[27][13]~q  ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( !\intMem|instruction [18] & ( \regmem|regMemory[19][13]~q  ) ) )

	.dataa(!\regmem|regMemory[31][13]~q ),
	.datab(!\regmem|regMemory[27][13]~q ),
	.datac(!\regmem|regMemory[23][13]~q ),
	.datad(!\regmem|regMemory[19][13]~q ),
	.datae(!\intMem|instruction[19]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux18~3 .extended_lut = "off";
defparam \regmem|Mux18~3 .lut_mask = 64'h00FF33330F0F5555;
defparam \regmem|Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N30
cyclonev_lcell_comb \regmem|Mux18~4 (
// Equation(s):
// \regmem|Mux18~4_combout  = ( \regmem|Mux18~1_combout  & ( \regmem|Mux18~3_combout  & ( ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux18~0_combout ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux18~2_combout ))) # 
// (\intMem|instruction[16]~DUPLICATE_q ) ) ) ) # ( !\regmem|Mux18~1_combout  & ( \regmem|Mux18~3_combout  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (((\regmem|Mux18~0_combout  & !\intMem|instruction[16]~DUPLICATE_q )))) # 
// (\intMem|instruction[17]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q )) # (\regmem|Mux18~2_combout ))) ) ) ) # ( \regmem|Mux18~1_combout  & ( !\regmem|Mux18~3_combout  & ( (!\intMem|instruction[17]~DUPLICATE_q  & 
// (((\intMem|instruction[16]~DUPLICATE_q ) # (\regmem|Mux18~0_combout )))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux18~2_combout  & ((!\intMem|instruction[16]~DUPLICATE_q )))) ) ) ) # ( !\regmem|Mux18~1_combout  & ( !\regmem|Mux18~3_combout  & 
// ( (!\intMem|instruction[16]~DUPLICATE_q  & ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux18~0_combout ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux18~2_combout )))) ) ) )

	.dataa(!\intMem|instruction[17]~DUPLICATE_q ),
	.datab(!\regmem|Mux18~2_combout ),
	.datac(!\regmem|Mux18~0_combout ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\regmem|Mux18~1_combout ),
	.dataf(!\regmem|Mux18~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux18~4 .extended_lut = "off";
defparam \regmem|Mux18~4 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \regmem|Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N18
cyclonev_lcell_comb \ulaIn1|Mux13~0 (
// Equation(s):
// \ulaIn1|Mux13~0_combout  = ( \regmem|Mux18~9_combout  & ( \regmem|Mux18~4_combout  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\intMem|instruction [13]) ) ) ) # ( !\regmem|Mux18~9_combout  & ( \regmem|Mux18~4_combout  & ( (!\control|in1Mux [0] 
// & ((!\control|in1Mux [1] & ((\intMem|instruction [20]))) # (\control|in1Mux [1] & (\intMem|instruction [13])))) # (\control|in1Mux [0] & (\intMem|instruction [13])) ) ) ) # ( \regmem|Mux18~9_combout  & ( !\regmem|Mux18~4_combout  & ( (!\control|in1Mux [0] 
// & ((!\control|in1Mux [1] & ((!\intMem|instruction [20]))) # (\control|in1Mux [1] & (\intMem|instruction [13])))) # (\control|in1Mux [0] & (\intMem|instruction [13])) ) ) ) # ( !\regmem|Mux18~9_combout  & ( !\regmem|Mux18~4_combout  & ( 
// (\intMem|instruction [13] & ((\control|in1Mux [1]) # (\control|in1Mux [0]))) ) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(!\intMem|instruction [13]),
	.datac(!\control|in1Mux [1]),
	.datad(!\intMem|instruction [20]),
	.datae(!\regmem|Mux18~9_combout ),
	.dataf(!\regmem|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux13~0 .extended_lut = "off";
defparam \ulaIn1|Mux13~0 .lut_mask = 64'h1313B31313B3B3B3;
defparam \ulaIn1|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N24
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[13] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [13] = ( \ulaIn1|Mux13~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [13]) ) ) # ( !\ulaIn1|Mux13~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [13] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [13]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[13] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[13] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N6
cyclonev_lcell_comb \ula|Mux2~5 (
// Equation(s):
// \ula|Mux2~5_combout  = ( \control|aluOp [0] & ( !\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [29] & ((!\regmem|Mux34~10_combout ) # (\control|in2Mux~combout ))))) ) ) # ( !\control|aluOp [0] & ( (!\ulaIn1|ulaIn1MuxOut [29] & (\regmem|Mux34~10_combout  & 
// (\control|aluOp [1] & !\control|in2Mux~combout ))) # (\ulaIn1|ulaIn1MuxOut [29] & (!\control|aluOp [1] $ (((!\regmem|Mux34~10_combout ) # (\control|in2Mux~combout ))))) ) )

	.dataa(!\regmem|Mux34~10_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [29]),
	.datac(!\control|aluOp [1]),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~5 .extended_lut = "off";
defparam \ula|Mux2~5 .lut_mask = 64'h16031603783C783C;
defparam \ula|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N6
cyclonev_lcell_comb \ula|Mux2~6 (
// Equation(s):
// \ula|Mux2~6_combout  = ( \ula|Mux8~2_combout  & ( \ula|Mux8~1_combout  & ( ((!\ula|Mux11~8_combout  & ((\ula|Mux2~5_combout ))) # (\ula|Mux11~8_combout  & (\ulaIn1|ulaIn1MuxOut [13]))) # (\ula|ShiftRight1~22_combout ) ) ) ) # ( !\ula|Mux8~2_combout  & ( 
// \ula|Mux8~1_combout  & ( \ula|ShiftRight1~22_combout  ) ) ) # ( \ula|Mux8~2_combout  & ( !\ula|Mux8~1_combout  & ( (!\ula|Mux11~8_combout  & ((\ula|Mux2~5_combout ))) # (\ula|Mux11~8_combout  & (\ulaIn1|ulaIn1MuxOut [13])) ) ) )

	.dataa(!\ula|Mux11~8_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [13]),
	.datac(!\ula|ShiftRight1~22_combout ),
	.datad(!\ula|Mux2~5_combout ),
	.datae(!\ula|Mux8~2_combout ),
	.dataf(!\ula|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~6 .extended_lut = "off";
defparam \ula|Mux2~6 .lut_mask = 64'h000011BB0F0F1FBF;
defparam \ula|Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N30
cyclonev_lcell_comb \ula|Mux2~2 (
// Equation(s):
// \ula|Mux2~2_combout  = ( \ulaIn1|ulaIn1MuxOut [28] & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [27])) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [29]))) ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [28] & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [27])) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [29]))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [28] & ( 
// !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (\ulaIn1|ulaIn1MuxOut [26]) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [28] & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & \ulaIn1|ulaIn1MuxOut [26]) ) 
// ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [27]),
	.datab(!\ulaIn1|ulaIn1MuxOut [29]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [26]),
	.datae(!\ulaIn1|ulaIn1MuxOut [28]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~2 .extended_lut = "off";
defparam \ula|Mux2~2 .lut_mask = 64'h00F00FFF53535353;
defparam \ula|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N36
cyclonev_lcell_comb \ula|Mux2~3 (
// Equation(s):
// \ula|Mux2~3_combout  = ( \ula|ShiftLeft0~52_combout  & ( \ula|ShiftLeft0~48_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~56_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (\ula|Mux2~2_combout ))) ) ) ) # ( !\ula|ShiftLeft0~52_combout  & ( \ula|ShiftLeft0~48_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftLeft0~56_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (\ula|Mux2~2_combout  & ((\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( \ula|ShiftLeft0~52_combout  & ( !\ula|ShiftLeft0~48_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftLeft0~56_combout  & \ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|Mux2~2_combout ))) ) ) ) # ( !\ula|ShiftLeft0~52_combout  & ( !\ula|ShiftLeft0~48_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~56_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|Mux2~2_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ula|Mux2~2_combout ),
	.datac(!\ula|ShiftLeft0~56_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ula|ShiftLeft0~52_combout ),
	.dataf(!\ula|ShiftLeft0~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~3 .extended_lut = "off";
defparam \ula|Mux2~3 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \ula|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N15
cyclonev_lcell_comb \ula|Mux2~4 (
// Equation(s):
// \ula|Mux2~4_combout  = ( !\ula|ShiftLeft0~41_combout  & ( \ula|Mux3~0_combout  & ( (!\ula|Mux2~3_combout  & ((!\ulaIn1|ulaIn1MuxOut [31]) # ((!\ula|Mux5~0_combout )))) # (\ula|Mux2~3_combout  & (!\ula|Mux3~1_combout  & ((!\ulaIn1|ulaIn1MuxOut [31]) # 
// (!\ula|Mux5~0_combout )))) ) ) ) # ( \ula|ShiftLeft0~41_combout  & ( !\ula|Mux3~0_combout  & ( (!\ula|Mux2~3_combout  & ((!\ulaIn1|ulaIn1MuxOut [31]) # ((!\ula|Mux5~0_combout )))) # (\ula|Mux2~3_combout  & (!\ula|Mux3~1_combout  & ((!\ulaIn1|ulaIn1MuxOut 
// [31]) # (!\ula|Mux5~0_combout )))) ) ) ) # ( !\ula|ShiftLeft0~41_combout  & ( !\ula|Mux3~0_combout  & ( (!\ula|Mux2~3_combout  & ((!\ulaIn1|ulaIn1MuxOut [31]) # ((!\ula|Mux5~0_combout )))) # (\ula|Mux2~3_combout  & (!\ula|Mux3~1_combout  & 
// ((!\ulaIn1|ulaIn1MuxOut [31]) # (!\ula|Mux5~0_combout )))) ) ) )

	.dataa(!\ula|Mux2~3_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|Mux3~1_combout ),
	.datad(!\ula|Mux5~0_combout ),
	.datae(!\ula|ShiftLeft0~41_combout ),
	.dataf(!\ula|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~4 .extended_lut = "off";
defparam \ula|Mux2~4 .lut_mask = 64'hFAC8FAC8FAC80000;
defparam \ula|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N48
cyclonev_lcell_comb \ula|Mux2~7 (
// Equation(s):
// \ula|Mux2~7_combout  = ( \ula|Mux8~0_combout  & ( \ula|Mux3~2_combout  & ( (!\ula|Mux2~6_combout  & (!\ula|ShiftRight0~39_combout  & \ula|Mux2~4_combout )) ) ) ) # ( !\ula|Mux8~0_combout  & ( \ula|Mux3~2_combout  & ( (!\ula|Mux2~6_combout  & 
// \ula|Mux2~4_combout ) ) ) ) # ( \ula|Mux8~0_combout  & ( !\ula|Mux3~2_combout  & ( (!\ula|Mux2~6_combout  & !\ula|ShiftRight0~39_combout ) ) ) ) # ( !\ula|Mux8~0_combout  & ( !\ula|Mux3~2_combout  & ( !\ula|Mux2~6_combout  ) ) )

	.dataa(!\ula|Mux2~6_combout ),
	.datab(gnd),
	.datac(!\ula|ShiftRight0~39_combout ),
	.datad(!\ula|Mux2~4_combout ),
	.datae(!\ula|Mux8~0_combout ),
	.dataf(!\ula|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~7 .extended_lut = "off";
defparam \ula|Mux2~7 .lut_mask = 64'hAAAAA0A000AA00A0;
defparam \ula|Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N18
cyclonev_lcell_comb \ula|Mux2~9 (
// Equation(s):
// \ula|Mux2~9_combout  = ( \ula|Mux2~1_combout  & ( \ula|Add0~135_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ula|Mux2~1_combout ),
	.dataf(!\ula|Add0~135_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~9 .extended_lut = "off";
defparam \ula|Mux2~9 .lut_mask = 64'h000000000000FFFF;
defparam \ula|Mux2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N24
cyclonev_lcell_comb \memToRegMux|Mux29~0 (
// Equation(s):
// \memToRegMux|Mux29~0_combout  = ( \ula|Mux2~7_combout  & ( \ula|Mux2~9_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux2~7_combout  & ( \ula|Mux2~9_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( \ula|Mux2~7_combout  & ( 
// !\ula|Mux2~9_combout  & ( (\ula|Mux14~0_combout  & (\control|aluOp [3] & (\ula|LessThan0~63_combout  & !\control|Decoder1~0_combout ))) ) ) ) # ( !\ula|Mux2~7_combout  & ( !\ula|Mux2~9_combout  & ( !\control|Decoder1~0_combout  ) ) )

	.dataa(!\ula|Mux14~0_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|LessThan0~63_combout ),
	.datad(!\control|Decoder1~0_combout ),
	.datae(!\ula|Mux2~7_combout ),
	.dataf(!\ula|Mux2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux29~0 .extended_lut = "off";
defparam \memToRegMux|Mux29~0 .lut_mask = 64'hFF000100FF00FF00;
defparam \memToRegMux|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y12_N38
dffeas \regmem|regMemory[23][29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[23][23]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[23][29] .is_wysiwyg = "true";
defparam \regmem|regMemory[23][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N33
cyclonev_lcell_comb \regmem|Mux2~3 (
// Equation(s):
// \regmem|Mux2~3_combout  = ( \intMem|instruction [18] & ( \regmem|regMemory[19][29]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[23][29]~q )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[31][29]~q ))) ) ) ) # ( 
// !\intMem|instruction [18] & ( \regmem|regMemory[19][29]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[27][29]~q ) ) ) ) # ( \intMem|instruction [18] & ( !\regmem|regMemory[19][29]~q  & ( (!\intMem|instruction[19]~DUPLICATE_q  & 
// (\regmem|regMemory[23][29]~q )) # (\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[31][29]~q ))) ) ) ) # ( !\intMem|instruction [18] & ( !\regmem|regMemory[19][29]~q  & ( (\intMem|instruction[19]~DUPLICATE_q  & \regmem|regMemory[27][29]~q ) ) ) 
// )

	.dataa(!\intMem|instruction[19]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[23][29]~q ),
	.datac(!\regmem|regMemory[31][29]~q ),
	.datad(!\regmem|regMemory[27][29]~q ),
	.datae(!\intMem|instruction [18]),
	.dataf(!\regmem|regMemory[19][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux2~3 .extended_lut = "off";
defparam \regmem|Mux2~3 .lut_mask = 64'h00552727AAFF2727;
defparam \regmem|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N39
cyclonev_lcell_comb \regmem|Mux2~1 (
// Equation(s):
// \regmem|Mux2~1_combout  = ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[29][29]~q  & ( (\regmem|regMemory[25][29]~q ) # (\intMem|instruction [18]) ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[29][29]~q  & ( 
// (!\intMem|instruction [18] & (\regmem|regMemory[17][29]~q )) # (\intMem|instruction [18] & ((\regmem|regMemory[21][29]~q ))) ) ) ) # ( \intMem|instruction[19]~DUPLICATE_q  & ( !\regmem|regMemory[29][29]~q  & ( (!\intMem|instruction [18] & 
// \regmem|regMemory[25][29]~q ) ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( !\regmem|regMemory[29][29]~q  & ( (!\intMem|instruction [18] & (\regmem|regMemory[17][29]~q )) # (\intMem|instruction [18] & ((\regmem|regMemory[21][29]~q ))) ) ) )

	.dataa(!\intMem|instruction [18]),
	.datab(!\regmem|regMemory[25][29]~q ),
	.datac(!\regmem|regMemory[17][29]~q ),
	.datad(!\regmem|regMemory[21][29]~q ),
	.datae(!\intMem|instruction[19]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[29][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux2~1 .extended_lut = "off";
defparam \regmem|Mux2~1 .lut_mask = 64'h0A5F22220A5F7777;
defparam \regmem|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N9
cyclonev_lcell_comb \regmem|Mux2~2 (
// Equation(s):
// \regmem|Mux2~2_combout  = ( \regmem|regMemory[18][29]~q  & ( \intMem|instruction [18] & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[22][29]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[30][29]~q )) ) ) ) # ( 
// !\regmem|regMemory[18][29]~q  & ( \intMem|instruction [18] & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|regMemory[22][29]~q ))) # (\intMem|instruction[19]~DUPLICATE_q  & (\regmem|regMemory[30][29]~q )) ) ) ) # ( \regmem|regMemory[18][29]~q  & ( 
// !\intMem|instruction [18] & ( (!\intMem|instruction[19]~DUPLICATE_q ) # (\regmem|regMemory[26][29]~q ) ) ) ) # ( !\regmem|regMemory[18][29]~q  & ( !\intMem|instruction [18] & ( (\regmem|regMemory[26][29]~q  & \intMem|instruction[19]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[26][29]~q ),
	.datab(!\intMem|instruction[19]~DUPLICATE_q ),
	.datac(!\regmem|regMemory[30][29]~q ),
	.datad(!\regmem|regMemory[22][29]~q ),
	.datae(!\regmem|regMemory[18][29]~q ),
	.dataf(!\intMem|instruction [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux2~2 .extended_lut = "off";
defparam \regmem|Mux2~2 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \regmem|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N57
cyclonev_lcell_comb \regmem|Mux2~0 (
// Equation(s):
// \regmem|Mux2~0_combout  = ( \intMem|instruction [18] & ( \intMem|instruction [19] & ( \regmem|regMemory[28][29]~q  ) ) ) # ( !\intMem|instruction [18] & ( \intMem|instruction [19] & ( \regmem|regMemory[24][29]~q  ) ) ) # ( \intMem|instruction [18] & ( 
// !\intMem|instruction [19] & ( \regmem|regMemory[20][29]~q  ) ) ) # ( !\intMem|instruction [18] & ( !\intMem|instruction [19] & ( \regmem|regMemory[16][29]~q  ) ) )

	.dataa(!\regmem|regMemory[24][29]~q ),
	.datab(!\regmem|regMemory[16][29]~q ),
	.datac(!\regmem|regMemory[28][29]~q ),
	.datad(!\regmem|regMemory[20][29]~q ),
	.datae(!\intMem|instruction [18]),
	.dataf(!\intMem|instruction [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux2~0 .extended_lut = "off";
defparam \regmem|Mux2~0 .lut_mask = 64'h333300FF55550F0F;
defparam \regmem|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N0
cyclonev_lcell_comb \regmem|Mux2~4 (
// Equation(s):
// \regmem|Mux2~4_combout  = ( \regmem|Mux2~2_combout  & ( \regmem|Mux2~0_combout  & ( (!\intMem|instruction [16]) # ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux2~1_combout ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux2~3_combout ))) 
// ) ) ) # ( !\regmem|Mux2~2_combout  & ( \regmem|Mux2~0_combout  & ( (!\intMem|instruction [16] & (((!\intMem|instruction[17]~DUPLICATE_q )))) # (\intMem|instruction [16] & ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux2~1_combout ))) # 
// (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux2~3_combout )))) ) ) ) # ( \regmem|Mux2~2_combout  & ( !\regmem|Mux2~0_combout  & ( (!\intMem|instruction [16] & (((\intMem|instruction[17]~DUPLICATE_q )))) # (\intMem|instruction [16] & 
// ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux2~1_combout ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux2~3_combout )))) ) ) ) # ( !\regmem|Mux2~2_combout  & ( !\regmem|Mux2~0_combout  & ( (\intMem|instruction [16] & 
// ((!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux2~1_combout ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux2~3_combout )))) ) ) )

	.dataa(!\regmem|Mux2~3_combout ),
	.datab(!\regmem|Mux2~1_combout ),
	.datac(!\intMem|instruction [16]),
	.datad(!\intMem|instruction[17]~DUPLICATE_q ),
	.datae(!\regmem|Mux2~2_combout ),
	.dataf(!\regmem|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux2~4 .extended_lut = "off";
defparam \regmem|Mux2~4 .lut_mask = 64'h030503F5F305F3F5;
defparam \regmem|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N51
cyclonev_lcell_comb \regmem|Mux2~8 (
// Equation(s):
// \regmem|Mux2~8_combout  = ( \regmem|regMemory[5][29]~q  & ( \regmem|regMemory[6][29]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (((\intMem|instruction [16]) # (\regmem|regMemory[4][29]~q )))) # (\intMem|instruction[17]~DUPLICATE_q  & 
// (((!\intMem|instruction [16])) # (\regmem|regMemory[7][29]~q ))) ) ) ) # ( !\regmem|regMemory[5][29]~q  & ( \regmem|regMemory[6][29]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (((\regmem|regMemory[4][29]~q  & !\intMem|instruction [16])))) # 
// (\intMem|instruction[17]~DUPLICATE_q  & (((!\intMem|instruction [16])) # (\regmem|regMemory[7][29]~q ))) ) ) ) # ( \regmem|regMemory[5][29]~q  & ( !\regmem|regMemory[6][29]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (((\intMem|instruction [16]) # 
// (\regmem|regMemory[4][29]~q )))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[7][29]~q  & ((\intMem|instruction [16])))) ) ) ) # ( !\regmem|regMemory[5][29]~q  & ( !\regmem|regMemory[6][29]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & 
// (((\regmem|regMemory[4][29]~q  & !\intMem|instruction [16])))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[7][29]~q  & ((\intMem|instruction [16])))) ) ) )

	.dataa(!\regmem|regMemory[7][29]~q ),
	.datab(!\regmem|regMemory[4][29]~q ),
	.datac(!\intMem|instruction[17]~DUPLICATE_q ),
	.datad(!\intMem|instruction [16]),
	.datae(!\regmem|regMemory[5][29]~q ),
	.dataf(!\regmem|regMemory[6][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux2~8 .extended_lut = "off";
defparam \regmem|Mux2~8 .lut_mask = 64'h300530F53F053FF5;
defparam \regmem|Mux2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N9
cyclonev_lcell_comb \regmem|Mux2~6 (
// Equation(s):
// \regmem|Mux2~6_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[3][29]~q  ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \intMem|instruction[17]~DUPLICATE_q  & ( 
// \regmem|regMemory[2][29]~q  ) ) ) # ( \intMem|instruction[16]~DUPLICATE_q  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory[1][29]~q  ) ) )

	.dataa(!\regmem|regMemory[2][29]~q ),
	.datab(!\regmem|regMemory[1][29]~q ),
	.datac(!\regmem|regMemory[3][29]~q ),
	.datad(gnd),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux2~6 .extended_lut = "off";
defparam \regmem|Mux2~6 .lut_mask = 64'h0000333355550F0F;
defparam \regmem|Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N30
cyclonev_lcell_comb \regmem|Mux2~7 (
// Equation(s):
// \regmem|Mux2~7_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[15][29]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[13][29]~q  ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[14][29]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[12][29]~q  ) ) )

	.dataa(!\regmem|regMemory[12][29]~q ),
	.datab(!\regmem|regMemory[13][29]~q ),
	.datac(!\regmem|regMemory[15][29]~q ),
	.datad(!\regmem|regMemory[14][29]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux2~7 .extended_lut = "off";
defparam \regmem|Mux2~7 .lut_mask = 64'h555500FF33330F0F;
defparam \regmem|Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N51
cyclonev_lcell_comb \regmem|Mux2~5 (
// Equation(s):
// \regmem|Mux2~5_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[11][29]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[9][29]~q  ) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[10][29]~q  ) ) ) # ( !\intMem|instruction[17]~DUPLICATE_q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( 
// \regmem|regMemory[8][29]~q  ) ) )

	.dataa(!\regmem|regMemory[11][29]~q ),
	.datab(!\regmem|regMemory[10][29]~q ),
	.datac(!\regmem|regMemory[8][29]~q ),
	.datad(!\regmem|regMemory[9][29]~q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux2~5 .extended_lut = "off";
defparam \regmem|Mux2~5 .lut_mask = 64'h0F0F333300FF5555;
defparam \regmem|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N6
cyclonev_lcell_comb \regmem|Mux2~9 (
// Equation(s):
// \regmem|Mux2~9_combout  = ( \regmem|Mux2~7_combout  & ( \regmem|Mux2~5_combout  & ( ((!\intMem|instruction [18] & ((\regmem|Mux2~6_combout ))) # (\intMem|instruction [18] & (\regmem|Mux2~8_combout ))) # (\intMem|instruction[19]~DUPLICATE_q ) ) ) ) # ( 
// !\regmem|Mux2~7_combout  & ( \regmem|Mux2~5_combout  & ( (!\intMem|instruction [18] & (((\regmem|Mux2~6_combout )) # (\intMem|instruction[19]~DUPLICATE_q ))) # (\intMem|instruction [18] & (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux2~8_combout 
// ))) ) ) ) # ( \regmem|Mux2~7_combout  & ( !\regmem|Mux2~5_combout  & ( (!\intMem|instruction [18] & (!\intMem|instruction[19]~DUPLICATE_q  & ((\regmem|Mux2~6_combout )))) # (\intMem|instruction [18] & (((\regmem|Mux2~8_combout )) # 
// (\intMem|instruction[19]~DUPLICATE_q ))) ) ) ) # ( !\regmem|Mux2~7_combout  & ( !\regmem|Mux2~5_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & ((!\intMem|instruction [18] & ((\regmem|Mux2~6_combout ))) # (\intMem|instruction [18] & 
// (\regmem|Mux2~8_combout )))) ) ) )

	.dataa(!\intMem|instruction [18]),
	.datab(!\intMem|instruction[19]~DUPLICATE_q ),
	.datac(!\regmem|Mux2~8_combout ),
	.datad(!\regmem|Mux2~6_combout ),
	.datae(!\regmem|Mux2~7_combout ),
	.dataf(!\regmem|Mux2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux2~9 .extended_lut = "off";
defparam \regmem|Mux2~9 .lut_mask = 64'h048C159D26AE37BF;
defparam \regmem|Mux2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N42
cyclonev_lcell_comb \ulaIn1|Mux29~0 (
// Equation(s):
// \ulaIn1|Mux29~0_combout  = ( \regmem|Mux2~4_combout  & ( \regmem|Mux2~9_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\intMem|instruction [15]))) ) ) ) # ( !\regmem|Mux2~4_combout  & ( \regmem|Mux2~9_combout  & ( (!\control|in1Mux [1] & 
// ((!\control|in1Mux [0] & ((!\intMem|instruction [20]))) # (\control|in1Mux [0] & (\intMem|instruction [15])))) ) ) ) # ( \regmem|Mux2~4_combout  & ( !\regmem|Mux2~9_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0] & ((\intMem|instruction 
// [20]))) # (\control|in1Mux [0] & (\intMem|instruction [15])))) ) ) ) # ( !\regmem|Mux2~4_combout  & ( !\regmem|Mux2~9_combout  & ( (\intMem|instruction [15] & (!\control|in1Mux [1] & \control|in1Mux [0])) ) ) )

	.dataa(!\intMem|instruction [15]),
	.datab(!\control|in1Mux [1]),
	.datac(!\intMem|instruction [20]),
	.datad(!\control|in1Mux [0]),
	.datae(!\regmem|Mux2~4_combout ),
	.dataf(!\regmem|Mux2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux29~0 .extended_lut = "off";
defparam \ulaIn1|Mux29~0 .lut_mask = 64'h00440C44C044CC44;
defparam \ulaIn1|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N21
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[29] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [29] = ( \ulaIn1|Mux29~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [29]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux29~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [29]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [29]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[29] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[29] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[29] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N24
cyclonev_lcell_comb \ula|LessThan0~53 (
// Equation(s):
// \ula|LessThan0~53_combout  = ( \regmem|Mux34~10_combout  & ( \regmem|Mux33~10_combout  & ( (!\ula|LessThan0~50_combout  & (\control|in2Mux~combout  & ((\ulaIn1|ulaIn1MuxOut [30]) # (\ulaIn1|ulaIn1MuxOut [29])))) ) ) ) # ( !\regmem|Mux34~10_combout  & ( 
// \regmem|Mux33~10_combout  & ( (!\ula|LessThan0~50_combout  & ((!\ulaIn1|ulaIn1MuxOut [29] & (\ulaIn1|ulaIn1MuxOut [30] & \control|in2Mux~combout )) # (\ulaIn1|ulaIn1MuxOut [29] & ((\control|in2Mux~combout ) # (\ulaIn1|ulaIn1MuxOut [30]))))) ) ) ) # ( 
// \regmem|Mux34~10_combout  & ( !\regmem|Mux33~10_combout  & ( (!\ula|LessThan0~50_combout  & (((\ulaIn1|ulaIn1MuxOut [29] & \control|in2Mux~combout )) # (\ulaIn1|ulaIn1MuxOut [30]))) ) ) ) # ( !\regmem|Mux34~10_combout  & ( !\regmem|Mux33~10_combout  & ( 
// (!\ula|LessThan0~50_combout  & ((\ulaIn1|ulaIn1MuxOut [30]) # (\ulaIn1|ulaIn1MuxOut [29]))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [29]),
	.datab(!\ula|LessThan0~50_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [30]),
	.datad(!\control|in2Mux~combout ),
	.datae(!\regmem|Mux34~10_combout ),
	.dataf(!\regmem|Mux33~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~53 .extended_lut = "off";
defparam \ula|LessThan0~53 .lut_mask = 64'h4C4C0C4C044C004C;
defparam \ula|LessThan0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N15
cyclonev_lcell_comb \ula|Mux31~4 (
// Equation(s):
// \ula|Mux31~4_combout  = ( \ula|LessThan0~52_combout  & ( (!\control|aluOp [1] & !\control|aluOp [0]) ) ) # ( !\ula|LessThan0~52_combout  & ( (!\control|aluOp [1] & (!\control|aluOp [0] & ((\ula|LessThan0~53_combout ) # (\ula|LessThan0~54_combout )))) ) )

	.dataa(!\ula|LessThan0~54_combout ),
	.datab(!\ula|LessThan0~53_combout ),
	.datac(!\control|aluOp [1]),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\ula|LessThan0~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~4 .extended_lut = "off";
defparam \ula|Mux31~4 .lut_mask = 64'h70007000F000F000;
defparam \ula|Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N0
cyclonev_lcell_comb \ula|ShiftRight0~6 (
// Equation(s):
// \ula|ShiftRight0~6_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [5] & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [4]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [5] & ( 
// (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [7])) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [6]))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [5] & ( (\ulaIn1|ulaIn1MuxOut [4] & 
// \ulaIn2|ulaIn2MuxOut[0]~1_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [5] & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [7])) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [6]))) ) 
// ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [7]),
	.datab(!\ulaIn1|ulaIn1MuxOut [4]),
	.datac(!\ulaIn1|ulaIn1MuxOut [6]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~6 .extended_lut = "off";
defparam \ula|ShiftRight0~6 .lut_mask = 64'h550F0033550FFF33;
defparam \ula|ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N18
cyclonev_lcell_comb \ula|Mux27~1 (
// Equation(s):
// \ula|Mux27~1_combout  = ( \ula|ShiftRight0~8_combout  & ( \ula|ShiftRight0~6_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~1_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~7_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) ) ) # ( !\ula|ShiftRight0~8_combout  & ( \ula|ShiftRight0~6_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~1_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~7_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( \ula|ShiftRight0~8_combout  & ( !\ula|ShiftRight0~6_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~1_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~7_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( !\ula|ShiftRight0~8_combout  & ( !\ula|ShiftRight0~6_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~1_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~7_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ula|ShiftRight0~7_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ula|ShiftRight0~1_combout ),
	.datae(!\ula|ShiftRight0~8_combout ),
	.dataf(!\ula|ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux27~1 .extended_lut = "off";
defparam \ula|Mux27~1 .lut_mask = 64'h02A252F207A757F7;
defparam \ula|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N12
cyclonev_lcell_comb \ula|Mux27~0 (
// Equation(s):
// \ula|Mux27~0_combout  = ( \ula|ShiftRight0~34_combout  & ( (!\ula|Mux30~1_combout  & (\ulaIn1|ulaIn1MuxOut [31] & (\ula|Mux30~0_combout ))) # (\ula|Mux30~1_combout  & (((!\ula|Mux30~0_combout ) # (\ula|ShiftLeft0~23_combout )))) ) ) # ( 
// !\ula|ShiftRight0~34_combout  & ( (\ula|Mux30~0_combout  & ((!\ula|Mux30~1_combout  & (\ulaIn1|ulaIn1MuxOut [31])) # (\ula|Mux30~1_combout  & ((\ula|ShiftLeft0~23_combout ))))) ) )

	.dataa(!\ula|Mux30~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|Mux30~0_combout ),
	.datad(!\ula|ShiftLeft0~23_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux27~0 .extended_lut = "off";
defparam \ula|Mux27~0 .lut_mask = 64'h0207020752575257;
defparam \ula|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N0
cyclonev_lcell_comb \ula|Mux27~2 (
// Equation(s):
// \ula|Mux27~2_combout  = ( \ula|ShiftRight1~7_combout  & ( \ula|Mux27~0_combout  & ( (!\ula|Mux30~8_combout  & (((!\ula|Mux30~5_combout )) # (\ula|Add0~24_sumout ))) # (\ula|Mux30~8_combout  & (((\ula|Mux27~1_combout ) # (\ula|Mux30~5_combout )))) ) ) ) # 
// ( !\ula|ShiftRight1~7_combout  & ( \ula|Mux27~0_combout  & ( (!\ula|Mux30~8_combout  & (((!\ula|Mux30~5_combout )) # (\ula|Add0~24_sumout ))) # (\ula|Mux30~8_combout  & (((!\ula|Mux30~5_combout  & \ula|Mux27~1_combout )))) ) ) ) # ( 
// \ula|ShiftRight1~7_combout  & ( !\ula|Mux27~0_combout  & ( (!\ula|Mux30~8_combout  & (\ula|Add0~24_sumout  & (\ula|Mux30~5_combout ))) # (\ula|Mux30~8_combout  & (((\ula|Mux27~1_combout ) # (\ula|Mux30~5_combout )))) ) ) ) # ( !\ula|ShiftRight1~7_combout  
// & ( !\ula|Mux27~0_combout  & ( (!\ula|Mux30~8_combout  & (\ula|Add0~24_sumout  & (\ula|Mux30~5_combout ))) # (\ula|Mux30~8_combout  & (((!\ula|Mux30~5_combout  & \ula|Mux27~1_combout )))) ) ) )

	.dataa(!\ula|Add0~24_sumout ),
	.datab(!\ula|Mux30~8_combout ),
	.datac(!\ula|Mux30~5_combout ),
	.datad(!\ula|Mux27~1_combout ),
	.datae(!\ula|ShiftRight1~7_combout ),
	.dataf(!\ula|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux27~2 .extended_lut = "off";
defparam \ula|Mux27~2 .lut_mask = 64'h04340737C4F4C7F7;
defparam \ula|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N15
cyclonev_lcell_comb \ula|Mux27~3 (
// Equation(s):
// \ula|Mux27~3_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [4] & !\control|aluOp [0]))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (!\ulaIn1|ulaIn1MuxOut [4] & (\control|aluOp [1] & \control|aluOp 
// [0])) # (\ulaIn1|ulaIn1MuxOut [4] & (!\control|aluOp [1] $ (!\control|aluOp [0]))) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [4]),
	.datac(!\control|aluOp [1]),
	.datad(!\control|aluOp [0]),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux27~3 .extended_lut = "off";
defparam \ula|Mux27~3 .lut_mask = 64'h033C3CF0033C3CF0;
defparam \ula|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N27
cyclonev_lcell_comb \memToRegMux|Mux4~0 (
// Equation(s):
// \memToRegMux|Mux4~0_combout  = ( \ula|Mux27~2_combout  & ( \ula|Mux27~3_combout  & ( (!\control|Decoder1~0_combout  & (((!\control|aluOp [2]) # (!\control|aluOp [3])) # (\ula|Mux31~4_combout ))) ) ) ) # ( !\ula|Mux27~2_combout  & ( \ula|Mux27~3_combout  & 
// ( (!\control|Decoder1~0_combout  & (\control|aluOp [3] & ((!\control|aluOp [2]) # (\ula|Mux31~4_combout )))) ) ) ) # ( \ula|Mux27~2_combout  & ( !\ula|Mux27~3_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # ((\ula|Mux31~4_combout  & 
// \control|aluOp [2])))) ) ) ) # ( !\ula|Mux27~2_combout  & ( !\ula|Mux27~3_combout  & ( (\ula|Mux31~4_combout  & (!\control|Decoder1~0_combout  & (\control|aluOp [2] & \control|aluOp [3]))) ) ) )

	.dataa(!\ula|Mux31~4_combout ),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux27~2_combout ),
	.dataf(!\ula|Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux4~0 .extended_lut = "off";
defparam \memToRegMux|Mux4~0 .lut_mask = 64'h0004CC0400C4CCC4;
defparam \memToRegMux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N18
cyclonev_lcell_comb \regmem|regMemory[31][4]~feeder (
// Equation(s):
// \regmem|regMemory[31][4]~feeder_combout  = ( \memToRegMux|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[31][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[31][4]~feeder .extended_lut = "off";
defparam \regmem|regMemory[31][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[31][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N20
dffeas \regmem|regMemory[31][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[31][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][4] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N6
cyclonev_lcell_comb \regmem|Mux59~3 (
// Equation(s):
// \regmem|Mux59~3_combout  = ( \intMem|instruction[24]~DUPLICATE_q  & ( \intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[31][4]~q  ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( \intMem|instruction[23]~DUPLICATE_q  & ( 
// \regmem|regMemory[23][4]~q  ) ) ) # ( \intMem|instruction[24]~DUPLICATE_q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( \regmem|regMemory[27][4]~q  ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( !\intMem|instruction[23]~DUPLICATE_q  & ( 
// \regmem|regMemory[19][4]~q  ) ) )

	.dataa(!\regmem|regMemory[31][4]~q ),
	.datab(!\regmem|regMemory[27][4]~q ),
	.datac(!\regmem|regMemory[19][4]~q ),
	.datad(!\regmem|regMemory[23][4]~q ),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux59~3 .extended_lut = "off";
defparam \regmem|Mux59~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \regmem|Mux59~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N42
cyclonev_lcell_comb \regmem|Mux59~0 (
// Equation(s):
// \regmem|Mux59~0_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[28][4]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[24][4]~q  ) ) ) # ( \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[20][4]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[16][4]~q  ) ) )

	.dataa(!\regmem|regMemory[20][4]~q ),
	.datab(!\regmem|regMemory[28][4]~q ),
	.datac(!\regmem|regMemory[24][4]~q ),
	.datad(!\regmem|regMemory[16][4]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux59~0 .extended_lut = "off";
defparam \regmem|Mux59~0 .lut_mask = 64'h00FF55550F0F3333;
defparam \regmem|Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N57
cyclonev_lcell_comb \regmem|Mux59~1 (
// Equation(s):
// \regmem|Mux59~1_combout  = ( \intMem|instruction[24]~DUPLICATE_q  & ( \intMem|instruction [23] & ( \regmem|regMemory[29][4]~q  ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( \intMem|instruction [23] & ( \regmem|regMemory[21][4]~q  ) ) ) # ( 
// \intMem|instruction[24]~DUPLICATE_q  & ( !\intMem|instruction [23] & ( \regmem|regMemory[25][4]~q  ) ) ) # ( !\intMem|instruction[24]~DUPLICATE_q  & ( !\intMem|instruction [23] & ( \regmem|regMemory[17][4]~q  ) ) )

	.dataa(!\regmem|regMemory[29][4]~q ),
	.datab(!\regmem|regMemory[21][4]~q ),
	.datac(!\regmem|regMemory[17][4]~q ),
	.datad(!\regmem|regMemory[25][4]~q ),
	.datae(!\intMem|instruction[24]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux59~1 .extended_lut = "off";
defparam \regmem|Mux59~1 .lut_mask = 64'h0F0F00FF33335555;
defparam \regmem|Mux59~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N39
cyclonev_lcell_comb \regmem|Mux59~2 (
// Equation(s):
// \regmem|Mux59~2_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[30][4]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[26][4]~q  ) ) ) # ( \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[22][4]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[18][4]~q  ) ) )

	.dataa(!\regmem|regMemory[30][4]~q ),
	.datab(!\regmem|regMemory[18][4]~q ),
	.datac(!\regmem|regMemory[22][4]~q ),
	.datad(!\regmem|regMemory[26][4]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux59~2 .extended_lut = "off";
defparam \regmem|Mux59~2 .lut_mask = 64'h33330F0F00FF5555;
defparam \regmem|Mux59~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N24
cyclonev_lcell_comb \regmem|Mux59~4 (
// Equation(s):
// \regmem|Mux59~4_combout  = ( \regmem|Mux59~1_combout  & ( \regmem|Mux59~2_combout  & ( (!\intMem|instruction [22] & (((\regmem|Mux59~0_combout )) # (\intMem|instruction[21]~DUPLICATE_q ))) # (\intMem|instruction [22] & 
// ((!\intMem|instruction[21]~DUPLICATE_q ) # ((\regmem|Mux59~3_combout )))) ) ) ) # ( !\regmem|Mux59~1_combout  & ( \regmem|Mux59~2_combout  & ( (!\intMem|instruction [22] & (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux59~0_combout )))) # 
// (\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q ) # ((\regmem|Mux59~3_combout )))) ) ) ) # ( \regmem|Mux59~1_combout  & ( !\regmem|Mux59~2_combout  & ( (!\intMem|instruction [22] & (((\regmem|Mux59~0_combout )) # 
// (\intMem|instruction[21]~DUPLICATE_q ))) # (\intMem|instruction [22] & (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux59~3_combout ))) ) ) ) # ( !\regmem|Mux59~1_combout  & ( !\regmem|Mux59~2_combout  & ( (!\intMem|instruction [22] & 
// (!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|Mux59~0_combout )))) # (\intMem|instruction [22] & (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|Mux59~3_combout ))) ) ) )

	.dataa(!\intMem|instruction [22]),
	.datab(!\intMem|instruction[21]~DUPLICATE_q ),
	.datac(!\regmem|Mux59~3_combout ),
	.datad(!\regmem|Mux59~0_combout ),
	.datae(!\regmem|Mux59~1_combout ),
	.dataf(!\regmem|Mux59~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux59~4 .extended_lut = "off";
defparam \regmem|Mux59~4 .lut_mask = 64'h018923AB45CD67EF;
defparam \regmem|Mux59~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N48
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[4]~0 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[4]~0_combout  = ( \control|in2Mux~combout  & ( \regmem|Mux59~7_combout  & ( \intMem|instruction [10] ) ) ) # ( !\control|in2Mux~combout  & ( \regmem|Mux59~7_combout  ) ) # ( \control|in2Mux~combout  & ( !\regmem|Mux59~7_combout  & ( 
// \intMem|instruction [10] ) ) ) # ( !\control|in2Mux~combout  & ( !\regmem|Mux59~7_combout  & ( ((\intMem|instruction[25]~DUPLICATE_q  & \regmem|Mux59~4_combout )) # (\regmem|Mux59~10_combout ) ) ) )

	.dataa(!\intMem|instruction [10]),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux59~4_combout ),
	.datad(!\regmem|Mux59~10_combout ),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\regmem|Mux59~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[4]~0 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[4]~0 .lut_mask = 64'h03FF5555FFFF5555;
defparam \ulaIn2|ulaIn2MuxOut[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N48
cyclonev_lcell_comb \ula|Mux30~5 (
// Equation(s):
// \ula|Mux30~5_combout  = ( \ula|ShiftLeft0~6_combout  & ( \ula|ShiftLeft0~17_combout  & ( (!\control|aluOp [1] & (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((\control|aluOp [0]) # (\control|aluOp [2])))) # (\control|aluOp [1] & (\control|aluOp [2])) ) ) ) # ( 
// !\ula|ShiftLeft0~6_combout  & ( \ula|ShiftLeft0~17_combout  & ( (\control|aluOp [2] & \control|aluOp [1]) ) ) ) # ( \ula|ShiftLeft0~6_combout  & ( !\ula|ShiftLeft0~17_combout  & ( (\control|aluOp [2] & \control|aluOp [1]) ) ) ) # ( 
// !\ula|ShiftLeft0~6_combout  & ( !\ula|ShiftLeft0~17_combout  & ( (\control|aluOp [2] & \control|aluOp [1]) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\ula|ShiftLeft0~6_combout ),
	.dataf(!\ula|ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~5 .extended_lut = "off";
defparam \ula|Mux30~5 .lut_mask = 64'h0055005500550755;
defparam \ula|Mux30~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N48
cyclonev_lcell_comb \ula|Mux29~1 (
// Equation(s):
// \ula|Mux29~1_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [2] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) ) # ( 
// \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [3]),
	.datab(!\ulaIn1|ulaIn1MuxOut [4]),
	.datac(!\ulaIn1|ulaIn1MuxOut [5]),
	.datad(!\ulaIn1|ulaIn1MuxOut [2]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~1 .extended_lut = "off";
defparam \ula|Mux29~1 .lut_mask = 64'h0F0F5555333300FF;
defparam \ula|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N36
cyclonev_lcell_comb \ula|Mux29~2 (
// Equation(s):
// \ula|Mux29~2_combout  = ( \ula|ShiftRight0~24_combout  & ( \ula|ShiftRight0~26_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~25_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// ((\ula|Mux29~1_combout )))) ) ) ) # ( !\ula|ShiftRight0~24_combout  & ( \ula|ShiftRight0~26_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((\ula|ShiftRight0~25_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|Mux29~1_combout )))) ) ) ) # ( \ula|ShiftRight0~24_combout  & ( !\ula|ShiftRight0~26_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn2|ulaIn2MuxOut[2]~4_combout  
// & (\ula|ShiftRight0~25_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((\ula|Mux29~1_combout )))) ) ) ) # ( !\ula|ShiftRight0~24_combout  & ( !\ula|ShiftRight0~26_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~25_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|Mux29~1_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ula|ShiftRight0~25_combout ),
	.datad(!\ula|Mux29~1_combout ),
	.datae(!\ula|ShiftRight0~24_combout ),
	.dataf(!\ula|ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~2 .extended_lut = "off";
defparam \ula|Mux29~2 .lut_mask = 64'h021346578A9BCEDF;
defparam \ula|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N12
cyclonev_lcell_comb \ula|Mux29~0 (
// Equation(s):
// \ula|Mux29~0_combout  = ( \ula|ShiftRight0~23_combout  & ( \ula|ShiftLeft0~19_combout  & ( (!\ula|Mux30~1_combout  & (((\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux30~0_combout )))) # (\ula|Mux30~1_combout  & (((!\ula|Mux30~0_combout )) # 
// (\ula|ShiftRight0~10_combout ))) ) ) ) # ( !\ula|ShiftRight0~23_combout  & ( \ula|ShiftLeft0~19_combout  & ( (\ula|Mux30~0_combout  & ((!\ula|Mux30~1_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ula|Mux30~1_combout  & (\ula|ShiftRight0~10_combout )))) ) 
// ) ) # ( \ula|ShiftRight0~23_combout  & ( !\ula|ShiftLeft0~19_combout  & ( (!\ula|Mux30~1_combout  & (\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux30~0_combout )) # (\ula|Mux30~1_combout  & ((!\ula|Mux30~0_combout ))) ) ) ) # ( !\ula|ShiftRight0~23_combout  & ( 
// !\ula|ShiftLeft0~19_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & (!\ula|Mux30~1_combout  & \ula|Mux30~0_combout )) ) ) )

	.dataa(!\ula|ShiftRight0~10_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|Mux30~1_combout ),
	.datad(!\ula|Mux30~0_combout ),
	.datae(!\ula|ShiftRight0~23_combout ),
	.dataf(!\ula|ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~0 .extended_lut = "off";
defparam \ula|Mux29~0 .lut_mask = 64'h00300F3000350F35;
defparam \ula|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N0
cyclonev_lcell_comb \ula|Mux29~3 (
// Equation(s):
// \ula|Mux29~3_combout  = ( \ula|Add0~16_sumout  & ( \ula|Mux29~0_combout  & ( (!\ula|Mux30~8_combout ) # ((!\ula|Mux30~5_combout  & ((\ula|Mux29~2_combout ))) # (\ula|Mux30~5_combout  & (\ula|ShiftRight1~3_combout ))) ) ) ) # ( !\ula|Add0~16_sumout  & ( 
// \ula|Mux29~0_combout  & ( (!\ula|Mux30~5_combout  & ((!\ula|Mux30~8_combout ) # ((\ula|Mux29~2_combout )))) # (\ula|Mux30~5_combout  & (\ula|Mux30~8_combout  & (\ula|ShiftRight1~3_combout ))) ) ) ) # ( \ula|Add0~16_sumout  & ( !\ula|Mux29~0_combout  & ( 
// (!\ula|Mux30~5_combout  & (\ula|Mux30~8_combout  & ((\ula|Mux29~2_combout )))) # (\ula|Mux30~5_combout  & ((!\ula|Mux30~8_combout ) # ((\ula|ShiftRight1~3_combout )))) ) ) ) # ( !\ula|Add0~16_sumout  & ( !\ula|Mux29~0_combout  & ( (\ula|Mux30~8_combout  & 
// ((!\ula|Mux30~5_combout  & ((\ula|Mux29~2_combout ))) # (\ula|Mux30~5_combout  & (\ula|ShiftRight1~3_combout )))) ) ) )

	.dataa(!\ula|Mux30~5_combout ),
	.datab(!\ula|Mux30~8_combout ),
	.datac(!\ula|ShiftRight1~3_combout ),
	.datad(!\ula|Mux29~2_combout ),
	.datae(!\ula|Add0~16_sumout ),
	.dataf(!\ula|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~3 .extended_lut = "off";
defparam \ula|Mux29~3 .lut_mask = 64'h0123456789ABCDEF;
defparam \ula|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N21
cyclonev_lcell_comb \memToRegMux|Mux2~0 (
// Equation(s):
// \memToRegMux|Mux2~0_combout  = ( \ula|Mux15~0_combout  & ( (!\control|Decoder1~0_combout  & ((\ula|Mux29~3_combout ) # (\control|aluOp [3]))) ) ) # ( !\ula|Mux15~0_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3] & 
// ((\ula|Mux29~3_combout ))) # (\control|aluOp [3] & (\ula|Mux29~4_combout )))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux29~4_combout ),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\ula|Mux29~3_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux2~0 .extended_lut = "off";
defparam \memToRegMux|Mux2~0 .lut_mask = 64'h10B010B050F050F0;
defparam \memToRegMux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N2
dffeas \regmem|regMemory[31][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[31][30]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[31][2] .is_wysiwyg = "true";
defparam \regmem|regMemory[31][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N3
cyclonev_lcell_comb \regmem|Mux61~3 (
// Equation(s):
// \regmem|Mux61~3_combout  = ( \intMem|instruction[22]~DUPLICATE_q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[31][2]~q  ) ) ) # ( !\intMem|instruction[22]~DUPLICATE_q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( 
// \regmem|regMemory[29][2]~q  ) ) ) # ( \intMem|instruction[22]~DUPLICATE_q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[30][2]~q  ) ) ) # ( !\intMem|instruction[22]~DUPLICATE_q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( 
// \regmem|regMemory[28][2]~q  ) ) )

	.dataa(!\regmem|regMemory[31][2]~q ),
	.datab(!\regmem|regMemory[30][2]~q ),
	.datac(!\regmem|regMemory[28][2]~q ),
	.datad(!\regmem|regMemory[29][2]~q ),
	.datae(!\intMem|instruction[22]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux61~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux61~3 .extended_lut = "off";
defparam \regmem|Mux61~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \regmem|Mux61~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N45
cyclonev_lcell_comb \regmem|Mux61~1 (
// Equation(s):
// \regmem|Mux61~1_combout  = ( \intMem|instruction[22]~DUPLICATE_q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[27][2]~q  ) ) ) # ( !\intMem|instruction[22]~DUPLICATE_q  & ( \intMem|instruction[21]~DUPLICATE_q  & ( 
// \regmem|regMemory[25][2]~q  ) ) ) # ( \intMem|instruction[22]~DUPLICATE_q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( \regmem|regMemory[26][2]~q  ) ) ) # ( !\intMem|instruction[22]~DUPLICATE_q  & ( !\intMem|instruction[21]~DUPLICATE_q  & ( 
// \regmem|regMemory[24][2]~q  ) ) )

	.dataa(!\regmem|regMemory[26][2]~q ),
	.datab(!\regmem|regMemory[27][2]~q ),
	.datac(!\regmem|regMemory[24][2]~q ),
	.datad(!\regmem|regMemory[25][2]~q ),
	.datae(!\intMem|instruction[22]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux61~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux61~1 .extended_lut = "off";
defparam \regmem|Mux61~1 .lut_mask = 64'h0F0F555500FF3333;
defparam \regmem|Mux61~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N21
cyclonev_lcell_comb \regmem|Mux61~0 (
// Equation(s):
// \regmem|Mux61~0_combout  = ( \regmem|regMemory[17][2]~q  & ( \regmem|regMemory[16][2]~q  & ( (!\intMem|instruction [22]) # ((!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[18][2]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & 
// (\regmem|regMemory[19][2]~q ))) ) ) ) # ( !\regmem|regMemory[17][2]~q  & ( \regmem|regMemory[16][2]~q  & ( (!\intMem|instruction [22] & (((!\intMem|instruction[21]~DUPLICATE_q )))) # (\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & 
// ((\regmem|regMemory[18][2]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[19][2]~q )))) ) ) ) # ( \regmem|regMemory[17][2]~q  & ( !\regmem|regMemory[16][2]~q  & ( (!\intMem|instruction [22] & (((\intMem|instruction[21]~DUPLICATE_q )))) 
// # (\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[18][2]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[19][2]~q )))) ) ) ) # ( !\regmem|regMemory[17][2]~q  & ( !\regmem|regMemory[16][2]~q  & ( 
// (\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[18][2]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[19][2]~q )))) ) ) )

	.dataa(!\regmem|regMemory[19][2]~q ),
	.datab(!\intMem|instruction [22]),
	.datac(!\intMem|instruction[21]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[18][2]~q ),
	.datae(!\regmem|regMemory[17][2]~q ),
	.dataf(!\regmem|regMemory[16][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux61~0 .extended_lut = "off";
defparam \regmem|Mux61~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \regmem|Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N39
cyclonev_lcell_comb \regmem|Mux61~2 (
// Equation(s):
// \regmem|Mux61~2_combout  = ( \intMem|instruction [22] & ( \regmem|regMemory[20][2]~q  & ( (!\intMem|instruction [21] & ((\regmem|regMemory[22][2]~q ))) # (\intMem|instruction [21] & (\regmem|regMemory[23][2]~q )) ) ) ) # ( !\intMem|instruction [22] & ( 
// \regmem|regMemory[20][2]~q  & ( (!\intMem|instruction [21]) # (\regmem|regMemory[21][2]~q ) ) ) ) # ( \intMem|instruction [22] & ( !\regmem|regMemory[20][2]~q  & ( (!\intMem|instruction [21] & ((\regmem|regMemory[22][2]~q ))) # (\intMem|instruction [21] & 
// (\regmem|regMemory[23][2]~q )) ) ) ) # ( !\intMem|instruction [22] & ( !\regmem|regMemory[20][2]~q  & ( (\regmem|regMemory[21][2]~q  & \intMem|instruction [21]) ) ) )

	.dataa(!\regmem|regMemory[23][2]~q ),
	.datab(!\regmem|regMemory[22][2]~q ),
	.datac(!\regmem|regMemory[21][2]~q ),
	.datad(!\intMem|instruction [21]),
	.datae(!\intMem|instruction [22]),
	.dataf(!\regmem|regMemory[20][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux61~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux61~2 .extended_lut = "off";
defparam \regmem|Mux61~2 .lut_mask = 64'h000F3355FF0F3355;
defparam \regmem|Mux61~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N12
cyclonev_lcell_comb \regmem|Mux61~4 (
// Equation(s):
// \regmem|Mux61~4_combout  = ( \regmem|Mux61~0_combout  & ( \regmem|Mux61~2_combout  & ( (!\intMem|instruction[24]~DUPLICATE_q ) # ((!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux61~1_combout ))) # (\intMem|instruction[23]~DUPLICATE_q  & 
// (\regmem|Mux61~3_combout ))) ) ) ) # ( !\regmem|Mux61~0_combout  & ( \regmem|Mux61~2_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\intMem|instruction[24]~DUPLICATE_q  & ((\regmem|Mux61~1_combout )))) # (\intMem|instruction[23]~DUPLICATE_q  & 
// ((!\intMem|instruction[24]~DUPLICATE_q ) # ((\regmem|Mux61~3_combout )))) ) ) ) # ( \regmem|Mux61~0_combout  & ( !\regmem|Mux61~2_combout  & ( (!\intMem|instruction[23]~DUPLICATE_q  & ((!\intMem|instruction[24]~DUPLICATE_q ) # ((\regmem|Mux61~1_combout 
// )))) # (\intMem|instruction[23]~DUPLICATE_q  & (\intMem|instruction[24]~DUPLICATE_q  & (\regmem|Mux61~3_combout ))) ) ) ) # ( !\regmem|Mux61~0_combout  & ( !\regmem|Mux61~2_combout  & ( (\intMem|instruction[24]~DUPLICATE_q  & 
// ((!\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|Mux61~1_combout ))) # (\intMem|instruction[23]~DUPLICATE_q  & (\regmem|Mux61~3_combout )))) ) ) )

	.dataa(!\intMem|instruction[23]~DUPLICATE_q ),
	.datab(!\intMem|instruction[24]~DUPLICATE_q ),
	.datac(!\regmem|Mux61~3_combout ),
	.datad(!\regmem|Mux61~1_combout ),
	.datae(!\regmem|Mux61~0_combout ),
	.dataf(!\regmem|Mux61~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux61~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux61~4 .extended_lut = "off";
defparam \regmem|Mux61~4 .lut_mask = 64'h012389AB4567CDEF;
defparam \regmem|Mux61~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N24
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[2]~4 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[2]~4_combout  = ( !\intMem|instruction [8] & ( \control|in2Mux~combout  ) ) # ( \intMem|instruction [8] & ( !\control|in2Mux~combout  & ( (!\regmem|Mux61~10_combout  & (!\regmem|Mux61~7_combout  & 
// ((!\intMem|instruction[25]~DUPLICATE_q ) # (!\regmem|Mux61~4_combout )))) ) ) ) # ( !\intMem|instruction [8] & ( !\control|in2Mux~combout  & ( (!\regmem|Mux61~10_combout  & (!\regmem|Mux61~7_combout  & ((!\intMem|instruction[25]~DUPLICATE_q ) # 
// (!\regmem|Mux61~4_combout )))) ) ) )

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\regmem|Mux61~4_combout ),
	.datac(!\regmem|Mux61~10_combout ),
	.datad(!\regmem|Mux61~7_combout ),
	.datae(!\intMem|instruction [8]),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[2]~4 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[2]~4 .lut_mask = 64'hE000E000FFFF0000;
defparam \ulaIn2|ulaIn2MuxOut[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N12
cyclonev_lcell_comb \ula|Mux28~1 (
// Equation(s):
// \ula|Mux28~1_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) ) # ( 
// \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [6]),
	.datab(!\ulaIn1|ulaIn1MuxOut [4]),
	.datac(!\ulaIn1|ulaIn1MuxOut [3]),
	.datad(!\ulaIn1|ulaIn1MuxOut [5]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~1 .extended_lut = "off";
defparam \ula|Mux28~1 .lut_mask = 64'h555500FF33330F0F;
defparam \ula|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N45
cyclonev_lcell_comb \ula|Mux28~2 (
// Equation(s):
// \ula|Mux28~2_combout  = ( \ula|ShiftRight0~32_combout  & ( \ula|Mux28~1_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~33_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~31_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) ) ) # ( !\ula|ShiftRight0~32_combout  & ( \ula|Mux28~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~33_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  
// & ((\ula|ShiftRight0~31_combout ))))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( \ula|ShiftRight0~32_combout  & ( !\ula|Mux28~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~33_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~31_combout ))))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( 
// !\ula|ShiftRight0~32_combout  & ( !\ula|Mux28~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~33_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~31_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ula|ShiftRight0~33_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ula|ShiftRight0~31_combout ),
	.datae(!\ula|ShiftRight0~32_combout ),
	.dataf(!\ula|Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~2 .extended_lut = "off";
defparam \ula|Mux28~2 .lut_mask = 64'h202A707A252F757F;
defparam \ula|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N18
cyclonev_lcell_comb \ula|Mux28~0 (
// Equation(s):
// \ula|Mux28~0_combout  = ( \ula|ShiftRight0~30_combout  & ( \ulaIn1|ulaIn1MuxOut [31] & ( (!\ula|Mux30~0_combout  & (((\ula|Mux30~1_combout )))) # (\ula|Mux30~0_combout  & ((!\ula|Mux30~1_combout ) # ((\ula|ShiftRight0~10_combout  & 
// \ula|ShiftLeft0~20_combout )))) ) ) ) # ( !\ula|ShiftRight0~30_combout  & ( \ulaIn1|ulaIn1MuxOut [31] & ( (\ula|Mux30~0_combout  & ((!\ula|Mux30~1_combout ) # ((\ula|ShiftRight0~10_combout  & \ula|ShiftLeft0~20_combout )))) ) ) ) # ( 
// \ula|ShiftRight0~30_combout  & ( !\ulaIn1|ulaIn1MuxOut [31] & ( (\ula|Mux30~1_combout  & ((!\ula|Mux30~0_combout ) # ((\ula|ShiftRight0~10_combout  & \ula|ShiftLeft0~20_combout )))) ) ) ) # ( !\ula|ShiftRight0~30_combout  & ( !\ulaIn1|ulaIn1MuxOut [31] & 
// ( (\ula|Mux30~0_combout  & (\ula|ShiftRight0~10_combout  & (\ula|Mux30~1_combout  & \ula|ShiftLeft0~20_combout ))) ) ) )

	.dataa(!\ula|Mux30~0_combout ),
	.datab(!\ula|ShiftRight0~10_combout ),
	.datac(!\ula|Mux30~1_combout ),
	.datad(!\ula|ShiftLeft0~20_combout ),
	.datae(!\ula|ShiftRight0~30_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~0 .extended_lut = "off";
defparam \ula|Mux28~0 .lut_mask = 64'h00010A0B50515A5B;
defparam \ula|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N6
cyclonev_lcell_comb \ula|Mux28~3 (
// Equation(s):
// \ula|Mux28~3_combout  = ( \ula|ShiftRight1~5_combout  & ( \ula|Mux28~0_combout  & ( (!\ula|Mux30~5_combout  & (((!\ula|Mux30~8_combout )) # (\ula|Mux28~2_combout ))) # (\ula|Mux30~5_combout  & (((\ula|Mux30~8_combout ) # (\ula|Add0~20_sumout )))) ) ) ) # 
// ( !\ula|ShiftRight1~5_combout  & ( \ula|Mux28~0_combout  & ( (!\ula|Mux30~5_combout  & (((!\ula|Mux30~8_combout )) # (\ula|Mux28~2_combout ))) # (\ula|Mux30~5_combout  & (((\ula|Add0~20_sumout  & !\ula|Mux30~8_combout )))) ) ) ) # ( 
// \ula|ShiftRight1~5_combout  & ( !\ula|Mux28~0_combout  & ( (!\ula|Mux30~5_combout  & (\ula|Mux28~2_combout  & ((\ula|Mux30~8_combout )))) # (\ula|Mux30~5_combout  & (((\ula|Mux30~8_combout ) # (\ula|Add0~20_sumout )))) ) ) ) # ( 
// !\ula|ShiftRight1~5_combout  & ( !\ula|Mux28~0_combout  & ( (!\ula|Mux30~5_combout  & (\ula|Mux28~2_combout  & ((\ula|Mux30~8_combout )))) # (\ula|Mux30~5_combout  & (((\ula|Add0~20_sumout  & !\ula|Mux30~8_combout )))) ) ) )

	.dataa(!\ula|Mux28~2_combout ),
	.datab(!\ula|Add0~20_sumout ),
	.datac(!\ula|Mux30~5_combout ),
	.datad(!\ula|Mux30~8_combout ),
	.datae(!\ula|ShiftRight1~5_combout ),
	.dataf(!\ula|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~3 .extended_lut = "off";
defparam \ula|Mux28~3 .lut_mask = 64'h0350035FF350F35F;
defparam \ula|Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N57
cyclonev_lcell_comb \memToRegMux|Mux3~0 (
// Equation(s):
// \memToRegMux|Mux3~0_combout  = ( \ula|Mux28~3_combout  & ( \ula|Mux15~0_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux28~3_combout  & ( \ula|Mux15~0_combout  & ( (\control|aluOp [3] & !\control|Decoder1~0_combout ) ) ) ) # ( 
// \ula|Mux28~3_combout  & ( !\ula|Mux15~0_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # (\ula|Mux28~4_combout ))) ) ) ) # ( !\ula|Mux28~3_combout  & ( !\ula|Mux15~0_combout  & ( (\control|aluOp [3] & (\ula|Mux28~4_combout  & 
// !\control|Decoder1~0_combout )) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux28~4_combout ),
	.datac(!\control|Decoder1~0_combout ),
	.datad(gnd),
	.datae(!\ula|Mux28~3_combout ),
	.dataf(!\ula|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux3~0 .extended_lut = "off";
defparam \memToRegMux|Mux3~0 .lut_mask = 64'h1010B0B05050F0F0;
defparam \memToRegMux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y11_N44
dffeas \regmem|regMemory[7][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[7][28]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[7][3] .is_wysiwyg = "true";
defparam \regmem|regMemory[7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N45
cyclonev_lcell_comb \regmem|Mux60~5 (
// Equation(s):
// \regmem|Mux60~5_combout  = ( \regmem|regMemory[4][3]~q  & ( \regmem|regMemory[5][3]~q  & ( (!\intMem|instruction [22]) # ((!\intMem|instruction[21]~DUPLICATE_q  & ((\regmem|regMemory[6][3]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & 
// (\regmem|regMemory[7][3]~q ))) ) ) ) # ( !\regmem|regMemory[4][3]~q  & ( \regmem|regMemory[5][3]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (((\intMem|instruction [22] & \regmem|regMemory[6][3]~q )))) # (\intMem|instruction[21]~DUPLICATE_q  & 
// (((!\intMem|instruction [22])) # (\regmem|regMemory[7][3]~q ))) ) ) ) # ( \regmem|regMemory[4][3]~q  & ( !\regmem|regMemory[5][3]~q  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (((!\intMem|instruction [22]) # (\regmem|regMemory[6][3]~q )))) # 
// (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[7][3]~q  & (\intMem|instruction [22]))) ) ) ) # ( !\regmem|regMemory[4][3]~q  & ( !\regmem|regMemory[5][3]~q  & ( (\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & 
// ((\regmem|regMemory[6][3]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[7][3]~q )))) ) ) )

	.dataa(!\intMem|instruction[21]~DUPLICATE_q ),
	.datab(!\regmem|regMemory[7][3]~q ),
	.datac(!\intMem|instruction [22]),
	.datad(!\regmem|regMemory[6][3]~q ),
	.datae(!\regmem|regMemory[4][3]~q ),
	.dataf(!\regmem|regMemory[5][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux60~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux60~5 .extended_lut = "off";
defparam \regmem|Mux60~5 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \regmem|Mux60~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N48
cyclonev_lcell_comb \regmem|Mux60~6 (
// Equation(s):
// \regmem|Mux60~6_combout  = ( \regmem|regMemory[1][3]~q  & ( !\intMem|instruction [23] & ( (!\intMem|instruction [22] & (((\intMem|instruction[21]~DUPLICATE_q )))) # (\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & 
// ((\regmem|regMemory[2][3]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[3][3]~q )))) ) ) ) # ( !\regmem|regMemory[1][3]~q  & ( !\intMem|instruction [23] & ( (\intMem|instruction [22] & ((!\intMem|instruction[21]~DUPLICATE_q  & 
// ((\regmem|regMemory[2][3]~q ))) # (\intMem|instruction[21]~DUPLICATE_q  & (\regmem|regMemory[3][3]~q )))) ) ) )

	.dataa(!\regmem|regMemory[3][3]~q ),
	.datab(!\regmem|regMemory[2][3]~q ),
	.datac(!\intMem|instruction [22]),
	.datad(!\intMem|instruction[21]~DUPLICATE_q ),
	.datae(!\regmem|regMemory[1][3]~q ),
	.dataf(!\intMem|instruction [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux60~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux60~6 .extended_lut = "off";
defparam \regmem|Mux60~6 .lut_mask = 64'h030503F500000000;
defparam \regmem|Mux60~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N48
cyclonev_lcell_comb \regmem|Mux60~7 (
// Equation(s):
// \regmem|Mux60~7_combout  = ( \regmem|Mux60~5_combout  & ( \regmem|Mux60~6_combout  & ( (!\intMem|instruction [25] & !\intMem|instruction[24]~DUPLICATE_q ) ) ) ) # ( !\regmem|Mux60~5_combout  & ( \regmem|Mux60~6_combout  & ( (!\intMem|instruction [25] & 
// !\intMem|instruction[24]~DUPLICATE_q ) ) ) ) # ( \regmem|Mux60~5_combout  & ( !\regmem|Mux60~6_combout  & ( (!\intMem|instruction [25] & (!\intMem|instruction[24]~DUPLICATE_q  & \intMem|instruction[23]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction [25]),
	.datac(!\intMem|instruction[24]~DUPLICATE_q ),
	.datad(!\intMem|instruction[23]~DUPLICATE_q ),
	.datae(!\regmem|Mux60~5_combout ),
	.dataf(!\regmem|Mux60~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux60~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux60~7 .extended_lut = "off";
defparam \regmem|Mux60~7 .lut_mask = 64'h000000C0C0C0C0C0;
defparam \regmem|Mux60~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N21
cyclonev_lcell_comb \regmem|Mux60~11 (
// Equation(s):
// \regmem|Mux60~11_combout  = ( \regmem|Mux60~4_combout  & ( ((\regmem|Mux60~10_combout ) # (\intMem|instruction[25]~DUPLICATE_q )) # (\regmem|Mux60~7_combout ) ) ) # ( !\regmem|Mux60~4_combout  & ( (\regmem|Mux60~10_combout ) # (\regmem|Mux60~7_combout ) ) 
// )

	.dataa(!\regmem|Mux60~7_combout ),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regmem|Mux60~10_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux60~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux60~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux60~11 .extended_lut = "off";
defparam \regmem|Mux60~11 .lut_mask = 64'h55FF55FF77FF77FF;
defparam \regmem|Mux60~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N0
cyclonev_lcell_comb \ula|ShiftRight0~10 (
// Equation(s):
// \ula|ShiftRight0~10_combout  = ( \regmem|Mux61~11_combout  & ( (\control|in2Mux~combout  & !\intMem|instruction [8]) ) ) # ( !\regmem|Mux61~11_combout  & ( (!\control|in2Mux~combout  & ((!\regmem|Mux60~11_combout ))) # (\control|in2Mux~combout  & 
// (!\intMem|instruction [8])) ) )

	.dataa(gnd),
	.datab(!\control|in2Mux~combout ),
	.datac(!\intMem|instruction [8]),
	.datad(!\regmem|Mux60~11_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux61~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~10 .extended_lut = "off";
defparam \ula|ShiftRight0~10 .lut_mask = 64'hFC30FC3030303030;
defparam \ula|ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N39
cyclonev_lcell_comb \ula|Mux0~6 (
// Equation(s):
// \ula|Mux0~6_combout  = ( \control|aluOp [2] & ( (!\control|aluOp [1] & !\control|aluOp [3]) ) ) # ( !\control|aluOp [2] & ( (!\control|aluOp [1] & \control|aluOp [0]) ) )

	.dataa(!\control|aluOp [1]),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\control|aluOp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~6 .extended_lut = "off";
defparam \ula|Mux0~6 .lut_mask = 64'h0A0A0A0AAA00AA00;
defparam \ula|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N33
cyclonev_lcell_comb \ula|Mux0~4 (
// Equation(s):
// \ula|Mux0~4_combout  = ( \ulaIn1|ulaIn1MuxOut [31] & ( \regmem|Mux32~10_combout  & ( (!\control|aluOp [3] & (((\control|aluOp [1] & !\control|aluOp [0])))) # (\control|aluOp [3] & (!\control|aluOp [1] $ (((\control|in2Mux~combout  & !\control|aluOp 
// [0]))))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [31] & ( \regmem|Mux32~10_combout  & ( (\control|aluOp [3] & ((!\control|in2Mux~combout  & (!\control|aluOp [1] $ (!\control|aluOp [0]))) # (\control|in2Mux~combout  & (\control|aluOp [1] & \control|aluOp [0])))) ) 
// ) ) # ( \ulaIn1|ulaIn1MuxOut [31] & ( !\regmem|Mux32~10_combout  & ( (!\control|aluOp [1] & (\control|aluOp [3] & \control|aluOp [0])) # (\control|aluOp [1] & ((!\control|aluOp [0]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [31] & ( !\regmem|Mux32~10_combout  & ( 
// (\control|aluOp [3] & (\control|aluOp [1] & \control|aluOp [0])) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\control|aluOp [1]),
	.datad(!\control|aluOp [0]),
	.datae(!\ulaIn1|ulaIn1MuxOut [31]),
	.dataf(!\regmem|Mux32~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~4 .extended_lut = "off";
defparam \ula|Mux0~4 .lut_mask = 64'h00030F3002212D30;
defparam \ula|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N30
cyclonev_lcell_comb \ula|Mux0~3 (
// Equation(s):
// \ula|Mux0~3_combout  = ( \ula|ShiftLeft0~6_combout  & ( \ula|ShiftLeft0~13_combout  & ( (\ula|Add0~2_combout  & (!\control|aluOp [3] & !\ula|ShiftLeft0~14_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ula|Add0~2_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|ShiftLeft0~14_combout ),
	.datae(!\ula|ShiftLeft0~6_combout ),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~3 .extended_lut = "off";
defparam \ula|Mux0~3 .lut_mask = 64'h0000000000003000;
defparam \ula|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N57
cyclonev_lcell_comb \ula|ShiftLeft0~60 (
// Equation(s):
// \ula|ShiftLeft0~60_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [29] & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [29] & ( 
// (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [28]))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [30])) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [29] & ( (\ulaIn1|ulaIn1MuxOut [31] & 
// \ulaIn2|ulaIn2MuxOut[1]~2_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [29] & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [28]))) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [30])) 
// ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ulaIn1|ulaIn1MuxOut [30]),
	.datac(!\ulaIn1|ulaIn1MuxOut [28]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~60 .extended_lut = "off";
defparam \ula|ShiftLeft0~60 .lut_mask = 64'h0F3300550F33FF55;
defparam \ula|ShiftLeft0~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N42
cyclonev_lcell_comb \ula|ShiftLeft0~61 (
// Equation(s):
// \ula|ShiftLeft0~61_combout  = ( \ula|ShiftLeft0~54_combout  & ( \ula|ShiftLeft0~50_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~58_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (\ula|ShiftLeft0~60_combout ))) ) ) ) # ( !\ula|ShiftLeft0~54_combout  & ( \ula|ShiftLeft0~50_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftLeft0~58_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~60_combout  & (\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) ) ) ) # ( \ula|ShiftLeft0~54_combout  & ( !\ula|ShiftLeft0~50_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftLeft0~58_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftLeft0~60_combout ))) ) ) ) # ( !\ula|ShiftLeft0~54_combout  & ( 
// !\ula|ShiftLeft0~50_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~58_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~60_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ula|ShiftLeft0~60_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ula|ShiftLeft0~58_combout ),
	.datae(!\ula|ShiftLeft0~54_combout ),
	.dataf(!\ula|ShiftLeft0~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~61 .extended_lut = "off";
defparam \ula|ShiftLeft0~61 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \ula|ShiftLeft0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N12
cyclonev_lcell_comb \ula|Mux0~5 (
// Equation(s):
// \ula|Mux0~5_combout  = ( \ula|ShiftLeft0~61_combout  & ( \ula|ShiftLeft0~45_combout  & ( (!\ula|Mux0~4_combout  & !\ula|Mux0~3_combout ) ) ) ) # ( !\ula|ShiftLeft0~61_combout  & ( \ula|ShiftLeft0~45_combout  & ( (!\ula|Mux0~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (!\ula|Mux0~3_combout ))) ) ) ) # ( \ula|ShiftLeft0~61_combout  & ( !\ula|ShiftLeft0~45_combout  & ( (!\ula|Mux0~4_combout  & ((!\ula|Mux0~3_combout ) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) ) ) ) # ( 
// !\ula|ShiftLeft0~61_combout  & ( !\ula|ShiftLeft0~45_combout  & ( !\ula|Mux0~4_combout  ) ) )

	.dataa(gnd),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|Mux0~4_combout ),
	.datad(!\ula|Mux0~3_combout ),
	.datae(!\ula|ShiftLeft0~61_combout ),
	.dataf(!\ula|ShiftLeft0~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~5 .extended_lut = "off";
defparam \ula|Mux0~5 .lut_mask = 64'hF0F0F030F0C0F000;
defparam \ula|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N24
cyclonev_lcell_comb \ula|Mux0~7 (
// Equation(s):
// \ula|Mux0~7_combout  = ( \ula|Mux11~1_combout  & ( \ula|Mux0~5_combout  & ( (\ula|ShiftRight0~10_combout  & (\ula|ShiftRight1~4_combout  & \ula|Mux0~6_combout )) ) ) ) # ( \ula|Mux11~1_combout  & ( !\ula|Mux0~5_combout  & ( (!\control|aluOp [2]) # 
// ((\ula|ShiftRight0~10_combout  & (\ula|ShiftRight1~4_combout  & \ula|Mux0~6_combout ))) ) ) ) # ( !\ula|Mux11~1_combout  & ( !\ula|Mux0~5_combout  & ( !\control|aluOp [2] ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\ula|ShiftRight0~10_combout ),
	.datac(!\ula|ShiftRight1~4_combout ),
	.datad(!\ula|Mux0~6_combout ),
	.datae(!\ula|Mux11~1_combout ),
	.dataf(!\ula|Mux0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~7 .extended_lut = "off";
defparam \ula|Mux0~7 .lut_mask = 64'hAAAAAAAB00000003;
defparam \ula|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N36
cyclonev_lcell_comb \ula|Mux0~0 (
// Equation(s):
// \ula|Mux0~0_combout  = ( \ula|LessThan0~52_combout  & ( (\control|aluOp [1] & !\ulaIn1|ulaIn1MuxOut [15]) ) ) # ( !\ula|LessThan0~52_combout  & ( (!\control|aluOp [1] & (((!\ula|LessThan0~53_combout  & !\ula|LessThan0~54_combout )))) # (\control|aluOp [1] 
// & (!\ulaIn1|ulaIn1MuxOut [15])) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\ulaIn1|ulaIn1MuxOut [15]),
	.datac(!\ula|LessThan0~53_combout ),
	.datad(!\ula|LessThan0~54_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~0 .extended_lut = "off";
defparam \ula|Mux0~0 .lut_mask = 64'hE444E44444444444;
defparam \ula|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N39
cyclonev_lcell_comb \ula|Add0~176 (
// Equation(s):
// \ula|Add0~176_combout  = ( \ulaIn1|ulaIn1MuxOut [31] & ( !\control|aluOp [0] ) ) # ( !\ulaIn1|ulaIn1MuxOut [31] & ( \control|aluOp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~176 .extended_lut = "off";
defparam \ula|Add0~176 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ula|Add0~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N36
cyclonev_lcell_comb \ula|Add0~143 (
// Equation(s):
// \ula|Add0~143_sumout  = SUM(( \ula|Add0~176_combout  ) + ( (!\control|in2Mux~combout  & ((!\intMem|instruction[25]~DUPLICATE_q  & ((\regmem|Mux32~9_combout ))) # (\intMem|instruction[25]~DUPLICATE_q  & (\regmem|Mux32~4_combout )))) ) + ( \ula|Add0~140  ))

	.dataa(!\intMem|instruction[25]~DUPLICATE_q ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|Mux32~4_combout ),
	.datad(!\ula|Add0~176_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux32~9_combout ),
	.datag(gnd),
	.cin(\ula|Add0~140 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~143_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~143 .extended_lut = "off";
defparam \ula|Add0~143 .lut_mask = 64'h0000FB73000000FF;
defparam \ula|Add0~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N45
cyclonev_lcell_comb \memToRegMux|Mux31~0 (
// Equation(s):
// \memToRegMux|Mux31~0_combout  = ( \ula|Mux0~0_combout  & ( \ula|Add0~143_sumout  & ( (!\control|Decoder1~0_combout  & ((\ula|Mux0~7_combout ) # (\ula|Mux0~1_combout ))) ) ) ) # ( !\ula|Mux0~0_combout  & ( \ula|Add0~143_sumout  & ( 
// (!\control|Decoder1~0_combout  & (((\ula|Mux0~7_combout ) # (\ula|Mux0~1_combout )) # (\ula|Mux0~2_combout ))) ) ) ) # ( \ula|Mux0~0_combout  & ( !\ula|Add0~143_sumout  & ( (!\control|Decoder1~0_combout  & \ula|Mux0~7_combout ) ) ) ) # ( 
// !\ula|Mux0~0_combout  & ( !\ula|Add0~143_sumout  & ( (!\control|Decoder1~0_combout  & ((\ula|Mux0~7_combout ) # (\ula|Mux0~2_combout ))) ) ) )

	.dataa(!\ula|Mux0~2_combout ),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\ula|Mux0~1_combout ),
	.datad(!\ula|Mux0~7_combout ),
	.datae(!\ula|Mux0~0_combout ),
	.dataf(!\ula|Add0~143_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux31~0 .extended_lut = "off";
defparam \memToRegMux|Mux31~0 .lut_mask = 64'h44CC00CC4CCC0CCC;
defparam \memToRegMux|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N51
cyclonev_lcell_comb \regmem|regMemory[19][31]~feeder (
// Equation(s):
// \regmem|regMemory[19][31]~feeder_combout  = ( \memToRegMux|Mux31~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memToRegMux|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory[19][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory[19][31]~feeder .extended_lut = "off";
defparam \regmem|regMemory[19][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory[19][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N52
dffeas \regmem|regMemory[19][31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory[19][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\regmem|regMemory[19][6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[19][31] .is_wysiwyg = "true";
defparam \regmem|regMemory[19][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N3
cyclonev_lcell_comb \regmem|Mux32~3 (
// Equation(s):
// \regmem|Mux32~3_combout  = ( \regmem|regMemory[23][31]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[27][31]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[31][31]~q ))) ) ) 
// ) # ( !\regmem|regMemory[23][31]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[27][31]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[31][31]~q ))) ) ) ) # ( 
// \regmem|regMemory[23][31]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( (\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[19][31]~q ) ) ) ) # ( !\regmem|regMemory[23][31]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( 
// (\regmem|regMemory[19][31]~q  & !\intMem|instruction[23]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[19][31]~q ),
	.datab(!\regmem|regMemory[27][31]~q ),
	.datac(!\intMem|instruction[23]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[31][31]~q ),
	.datae(!\regmem|regMemory[23][31]~q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux32~3 .extended_lut = "off";
defparam \regmem|Mux32~3 .lut_mask = 64'h50505F5F303F303F;
defparam \regmem|Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N9
cyclonev_lcell_comb \regmem|Mux32~0 (
// Equation(s):
// \regmem|Mux32~0_combout  = ( \regmem|regMemory[20][31]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[24][31]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[28][31]~q ))) ) ) 
// ) # ( !\regmem|regMemory[20][31]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[24][31]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[28][31]~q ))) ) ) ) # ( 
// \regmem|regMemory[20][31]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( (\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[16][31]~q ) ) ) ) # ( !\regmem|regMemory[20][31]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( 
// (\regmem|regMemory[16][31]~q  & !\intMem|instruction[23]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[16][31]~q ),
	.datab(!\regmem|regMemory[24][31]~q ),
	.datac(!\intMem|instruction[23]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[28][31]~q ),
	.datae(!\regmem|regMemory[20][31]~q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux32~0 .extended_lut = "off";
defparam \regmem|Mux32~0 .lut_mask = 64'h50505F5F303F303F;
defparam \regmem|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N9
cyclonev_lcell_comb \regmem|Mux32~2 (
// Equation(s):
// \regmem|Mux32~2_combout  = ( \intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[30][31]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[26][31]~q  ) ) ) # ( \intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( \regmem|regMemory[22][31]~q  ) ) ) # ( !\intMem|instruction[23]~DUPLICATE_q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( 
// \regmem|regMemory[18][31]~q  ) ) )

	.dataa(!\regmem|regMemory[26][31]~q ),
	.datab(!\regmem|regMemory[18][31]~q ),
	.datac(!\regmem|regMemory[30][31]~q ),
	.datad(!\regmem|regMemory[22][31]~q ),
	.datae(!\intMem|instruction[23]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux32~2 .extended_lut = "off";
defparam \regmem|Mux32~2 .lut_mask = 64'h333300FF55550F0F;
defparam \regmem|Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N51
cyclonev_lcell_comb \regmem|Mux32~1 (
// Equation(s):
// \regmem|Mux32~1_combout  = ( \regmem|regMemory[17][31]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[25][31]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[29][31]~q ))) ) ) 
// ) # ( !\regmem|regMemory[17][31]~q  & ( \intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q  & (\regmem|regMemory[25][31]~q )) # (\intMem|instruction[23]~DUPLICATE_q  & ((\regmem|regMemory[29][31]~q ))) ) ) ) # ( 
// \regmem|regMemory[17][31]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( (!\intMem|instruction[23]~DUPLICATE_q ) # (\regmem|regMemory[21][31]~q ) ) ) ) # ( !\regmem|regMemory[17][31]~q  & ( !\intMem|instruction[24]~DUPLICATE_q  & ( 
// (\intMem|instruction[23]~DUPLICATE_q  & \regmem|regMemory[21][31]~q ) ) ) )

	.dataa(!\regmem|regMemory[25][31]~q ),
	.datab(!\regmem|regMemory[29][31]~q ),
	.datac(!\intMem|instruction[23]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[21][31]~q ),
	.datae(!\regmem|regMemory[17][31]~q ),
	.dataf(!\intMem|instruction[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux32~1 .extended_lut = "off";
defparam \regmem|Mux32~1 .lut_mask = 64'h000FF0FF53535353;
defparam \regmem|Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N54
cyclonev_lcell_comb \regmem|Mux32~4 (
// Equation(s):
// \regmem|Mux32~4_combout  = ( \regmem|Mux32~2_combout  & ( \regmem|Mux32~1_combout  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (((\regmem|Mux32~0_combout )) # (\intMem|instruction [22]))) # (\intMem|instruction[21]~DUPLICATE_q  & ((!\intMem|instruction 
// [22]) # ((\regmem|Mux32~3_combout )))) ) ) ) # ( !\regmem|Mux32~2_combout  & ( \regmem|Mux32~1_combout  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (!\intMem|instruction [22] & ((\regmem|Mux32~0_combout )))) # (\intMem|instruction[21]~DUPLICATE_q  & 
// ((!\intMem|instruction [22]) # ((\regmem|Mux32~3_combout )))) ) ) ) # ( \regmem|Mux32~2_combout  & ( !\regmem|Mux32~1_combout  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (((\regmem|Mux32~0_combout )) # (\intMem|instruction [22]))) # 
// (\intMem|instruction[21]~DUPLICATE_q  & (\intMem|instruction [22] & (\regmem|Mux32~3_combout ))) ) ) ) # ( !\regmem|Mux32~2_combout  & ( !\regmem|Mux32~1_combout  & ( (!\intMem|instruction[21]~DUPLICATE_q  & (!\intMem|instruction [22] & 
// ((\regmem|Mux32~0_combout )))) # (\intMem|instruction[21]~DUPLICATE_q  & (\intMem|instruction [22] & (\regmem|Mux32~3_combout ))) ) ) )

	.dataa(!\intMem|instruction[21]~DUPLICATE_q ),
	.datab(!\intMem|instruction [22]),
	.datac(!\regmem|Mux32~3_combout ),
	.datad(!\regmem|Mux32~0_combout ),
	.datae(!\regmem|Mux32~2_combout ),
	.dataf(!\regmem|Mux32~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux32~4 .extended_lut = "off";
defparam \regmem|Mux32~4 .lut_mask = 64'h018923AB45CD67EF;
defparam \regmem|Mux32~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N6
cyclonev_lcell_comb \ula|LessThan0~54 (
// Equation(s):
// \ula|LessThan0~54_combout  = ( \intMem|instruction[25]~DUPLICATE_q  & ( (\regmem|Mux32~4_combout  & (!\ulaIn1|ulaIn1MuxOut [31] & !\control|in2Mux~combout )) ) ) # ( !\intMem|instruction[25]~DUPLICATE_q  & ( (!\ulaIn1|ulaIn1MuxOut [31] & 
// (\regmem|Mux32~9_combout  & !\control|in2Mux~combout )) ) )

	.dataa(!\regmem|Mux32~4_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\regmem|Mux32~9_combout ),
	.datad(!\control|in2Mux~combout ),
	.datae(gnd),
	.dataf(!\intMem|instruction[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~54 .extended_lut = "off";
defparam \ula|LessThan0~54 .lut_mask = 64'h0C000C0044004400;
defparam \ula|LessThan0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N45
cyclonev_lcell_comb \ula|LessThan0~55 (
// Equation(s):
// \ula|LessThan0~55_combout  = ( !\ula|LessThan0~28_combout  & ( \ula|LessThan0~7_combout  & ( (\ula|LessThan0~8_combout  & (\ula|LessThan0~9_combout  & \ula|LessThan0~6_combout )) ) ) )

	.dataa(!\ula|LessThan0~8_combout ),
	.datab(gnd),
	.datac(!\ula|LessThan0~9_combout ),
	.datad(!\ula|LessThan0~6_combout ),
	.datae(!\ula|LessThan0~28_combout ),
	.dataf(!\ula|LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~55 .extended_lut = "off";
defparam \ula|LessThan0~55 .lut_mask = 64'h0000000000050000;
defparam \ula|LessThan0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N15
cyclonev_lcell_comb \ula|LessThan0~59 (
// Equation(s):
// \ula|LessThan0~59_combout  = ( !\ula|LessThan0~4_combout  & ( !\ula|LessThan0~0_combout  & ( (!\ula|LessThan0~1_combout  & !\ula|LessThan0~2_combout ) ) ) )

	.dataa(!\ula|LessThan0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ula|LessThan0~2_combout ),
	.datae(!\ula|LessThan0~4_combout ),
	.dataf(!\ula|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~59 .extended_lut = "off";
defparam \ula|LessThan0~59 .lut_mask = 64'hAA00000000000000;
defparam \ula|LessThan0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N0
cyclonev_lcell_comb \ula|LessThan0~58 (
// Equation(s):
// \ula|LessThan0~58_combout  = ( \ulaIn2|ulaIn2MuxOut[18]~9_combout  & ( !\ula|LessThan0~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[19]~8_combout  & (\ulaIn1|ulaIn1MuxOut [19] & !\ula|LessThan0~2_combout )) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[18]~9_combout  & ( 
// !\ula|LessThan0~0_combout  & ( (!\ula|LessThan0~2_combout  & ((!\ulaIn2|ulaIn2MuxOut[19]~8_combout  & ((\ulaIn1|ulaIn1MuxOut [18]) # (\ulaIn1|ulaIn1MuxOut [19]))) # (\ulaIn2|ulaIn2MuxOut[19]~8_combout  & (\ulaIn1|ulaIn1MuxOut [19] & \ulaIn1|ulaIn1MuxOut 
// [18])))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[19]~8_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [19]),
	.datac(!\ula|LessThan0~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [18]),
	.datae(!\ulaIn2|ulaIn2MuxOut[18]~9_combout ),
	.dataf(!\ula|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~58 .extended_lut = "off";
defparam \ula|LessThan0~58 .lut_mask = 64'h20B0202000000000;
defparam \ula|LessThan0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N36
cyclonev_lcell_comb \ula|LessThan0~60 (
// Equation(s):
// \ula|LessThan0~60_combout  = ( !\ula|LessThan0~58_combout  & ( \ula|LessThan0~22_combout  & ( (\ula|LessThan0~31_combout  & ((!\ula|LessThan0~59_combout ) # (\ula|LessThan0~30_combout ))) ) ) ) # ( !\ula|LessThan0~58_combout  & ( 
// !\ula|LessThan0~22_combout  & ( (\ula|LessThan0~31_combout  & ((!\ula|LessThan0~59_combout ) # ((\ula|LessThan0~30_combout  & !\ula|LessThan0~15_combout )))) ) ) )

	.dataa(!\ula|LessThan0~30_combout ),
	.datab(!\ula|LessThan0~15_combout ),
	.datac(!\ula|LessThan0~31_combout ),
	.datad(!\ula|LessThan0~59_combout ),
	.datae(!\ula|LessThan0~58_combout ),
	.dataf(!\ula|LessThan0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~60 .extended_lut = "off";
defparam \ula|LessThan0~60 .lut_mask = 64'h0F0400000F050000;
defparam \ula|LessThan0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N45
cyclonev_lcell_comb \ula|LessThan0~57 (
// Equation(s):
// \ula|LessThan0~57_combout  = ( \ula|LessThan0~20_combout  & ( ((\ula|LessThan0~17_combout  & \ula|LessThan0~18_combout )) # (\ula|LessThan0~19_combout ) ) )

	.dataa(!\ula|LessThan0~17_combout ),
	.datab(gnd),
	.datac(!\ula|LessThan0~18_combout ),
	.datad(!\ula|LessThan0~19_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~57 .extended_lut = "off";
defparam \ula|LessThan0~57 .lut_mask = 64'h0000000005FF05FF;
defparam \ula|LessThan0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N27
cyclonev_lcell_comb \ula|LessThan0~56 (
// Equation(s):
// \ula|LessThan0~56_combout  = ( \ula|LessThan0~11_combout  & ( \ula|LessThan0~7_combout  & ( (\ula|LessThan0~8_combout  & (\ula|LessThan0~9_combout  & \ula|LessThan0~6_combout )) ) ) )

	.dataa(!\ula|LessThan0~8_combout ),
	.datab(gnd),
	.datac(!\ula|LessThan0~9_combout ),
	.datad(!\ula|LessThan0~6_combout ),
	.datae(!\ula|LessThan0~11_combout ),
	.dataf(!\ula|LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~56 .extended_lut = "off";
defparam \ula|LessThan0~56 .lut_mask = 64'h0000000000000005;
defparam \ula|LessThan0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N6
cyclonev_lcell_comb \ula|LessThan0~61 (
// Equation(s):
// \ula|LessThan0~61_combout  = ( \ula|LessThan0~8_combout  & ( \ula|LessThan0~7_combout  & ( (\ula|LessThan0~6_combout  & ((!\ula|LessThan0~24_combout ) # (!\ula|LessThan0~26_combout ))) ) ) ) # ( !\ula|LessThan0~8_combout  & ( \ula|LessThan0~7_combout  & ( 
// (\ula|LessThan0~6_combout  & !\ula|LessThan0~24_combout ) ) ) )

	.dataa(!\ula|LessThan0~6_combout ),
	.datab(gnd),
	.datac(!\ula|LessThan0~24_combout ),
	.datad(!\ula|LessThan0~26_combout ),
	.datae(!\ula|LessThan0~8_combout ),
	.dataf(!\ula|LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~61 .extended_lut = "off";
defparam \ula|LessThan0~61 .lut_mask = 64'h0000000050505550;
defparam \ula|LessThan0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N18
cyclonev_lcell_comb \ula|LessThan0~62 (
// Equation(s):
// \ula|LessThan0~62_combout  = ( \ula|LessThan0~56_combout  & ( !\ula|LessThan0~61_combout  & ( (\ula|LessThan0~10_combout  & (!\ula|LessThan0~55_combout  & (\ula|LessThan0~60_combout  & !\ula|LessThan0~57_combout ))) ) ) ) # ( !\ula|LessThan0~56_combout  & 
// ( !\ula|LessThan0~61_combout  & ( (!\ula|LessThan0~55_combout  & \ula|LessThan0~60_combout ) ) ) )

	.dataa(!\ula|LessThan0~10_combout ),
	.datab(!\ula|LessThan0~55_combout ),
	.datac(!\ula|LessThan0~60_combout ),
	.datad(!\ula|LessThan0~57_combout ),
	.datae(!\ula|LessThan0~56_combout ),
	.dataf(!\ula|LessThan0~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~62 .extended_lut = "off";
defparam \ula|LessThan0~62 .lut_mask = 64'h0C0C040000000000;
defparam \ula|LessThan0~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N36
cyclonev_lcell_comb \ula|LessThan0~63 (
// Equation(s):
// \ula|LessThan0~63_combout  = ( \ula|LessThan0~51_combout  & ( \ula|LessThan0~62_combout  & ( ((!\ula|LessThan0~49_combout ) # (\ula|LessThan0~53_combout )) # (\ula|LessThan0~54_combout ) ) ) ) # ( !\ula|LessThan0~51_combout  & ( \ula|LessThan0~62_combout  
// & ( (\ula|LessThan0~53_combout ) # (\ula|LessThan0~54_combout ) ) ) ) # ( \ula|LessThan0~51_combout  & ( !\ula|LessThan0~62_combout  & ( (((!\ula|LessThan0~49_combout ) # (\ula|LessThan0~40_combout )) # (\ula|LessThan0~53_combout )) # 
// (\ula|LessThan0~54_combout ) ) ) ) # ( !\ula|LessThan0~51_combout  & ( !\ula|LessThan0~62_combout  & ( (\ula|LessThan0~53_combout ) # (\ula|LessThan0~54_combout ) ) ) )

	.dataa(!\ula|LessThan0~54_combout ),
	.datab(!\ula|LessThan0~53_combout ),
	.datac(!\ula|LessThan0~49_combout ),
	.datad(!\ula|LessThan0~40_combout ),
	.datae(!\ula|LessThan0~51_combout ),
	.dataf(!\ula|LessThan0~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~63 .extended_lut = "off";
defparam \ula|LessThan0~63 .lut_mask = 64'h7777F7FF7777F7F7;
defparam \ula|LessThan0~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N27
cyclonev_lcell_comb \ula|Mux8~3 (
// Equation(s):
// \ula|Mux8~3_combout  = ( !\ula|Mux11~3_combout  & ( \ula|Mux11~4_combout  & ( (\ula|Mux11~6_combout  & (!\control|aluOp [3] & (!\ula|Mux11~7_combout  & \ula|ShiftRight0~37_combout ))) ) ) )

	.dataa(!\ula|Mux11~6_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux11~7_combout ),
	.datad(!\ula|ShiftRight0~37_combout ),
	.datae(!\ula|Mux11~3_combout ),
	.dataf(!\ula|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~3 .extended_lut = "off";
defparam \ula|Mux8~3 .lut_mask = 64'h0000000000400000;
defparam \ula|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N36
cyclonev_lcell_comb \ula|Mux8~4 (
// Equation(s):
// \ula|Mux8~4_combout  = ( \ula|ShiftLeft0~44_combout  & ( \ula|ShiftLeft0~36_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~50_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// ((\ula|ShiftLeft0~54_combout )))) ) ) ) # ( !\ula|ShiftLeft0~44_combout  & ( \ula|ShiftLeft0~36_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftLeft0~50_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftLeft0~54_combout )))) ) ) ) # ( \ula|ShiftLeft0~44_combout  & ( !\ula|ShiftLeft0~36_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~50_combout  & 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftLeft0~54_combout )))) ) ) ) # ( !\ula|ShiftLeft0~44_combout  & ( !\ula|ShiftLeft0~36_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~50_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~54_combout ))))) ) ) )

	.dataa(!\ula|ShiftLeft0~50_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ula|ShiftLeft0~54_combout ),
	.datae(!\ula|ShiftLeft0~44_combout ),
	.dataf(!\ula|ShiftLeft0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~4 .extended_lut = "off";
defparam \ula|Mux8~4 .lut_mask = 64'h04073437C4C7F4F7;
defparam \ula|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N30
cyclonev_lcell_comb \ula|Mux8~5 (
// Equation(s):
// \ula|Mux8~5_combout  = ( \ula|ShiftLeft0~29_combout  & ( \ula|Mux8~4_combout  & ( (!\ula|Mux3~0_combout  & (!\ula|Mux3~1_combout  & ((!\ula|Mux5~0_combout ) # (!\ulaIn1|ulaIn1MuxOut [31])))) ) ) ) # ( !\ula|ShiftLeft0~29_combout  & ( \ula|Mux8~4_combout  
// & ( (!\ula|Mux3~1_combout  & ((!\ula|Mux5~0_combout ) # (!\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # ( \ula|ShiftLeft0~29_combout  & ( !\ula|Mux8~4_combout  & ( (!\ula|Mux3~0_combout  & ((!\ula|Mux5~0_combout ) # (!\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # ( 
// !\ula|ShiftLeft0~29_combout  & ( !\ula|Mux8~4_combout  & ( (!\ula|Mux5~0_combout ) # (!\ulaIn1|ulaIn1MuxOut [31]) ) ) )

	.dataa(!\ula|Mux3~0_combout ),
	.datab(!\ula|Mux5~0_combout ),
	.datac(!\ula|Mux3~1_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ula|ShiftLeft0~29_combout ),
	.dataf(!\ula|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~5 .extended_lut = "off";
defparam \ula|Mux8~5 .lut_mask = 64'hFFCCAA88F0C0A080;
defparam \ula|Mux8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N12
cyclonev_lcell_comb \ula|Mux8~6 (
// Equation(s):
// \ula|Mux8~6_combout  = ( \ulaIn1|ulaIn1MuxOut [23] & ( \control|aluOp [0] & ( (!\control|aluOp [2] & (!\control|aluOp [1])) # (\control|aluOp [2] & ((\ulaIn1|ulaIn1MuxOut [7]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [23] & ( \control|aluOp [0] & ( 
// (!\control|aluOp [2] & (!\control|aluOp [1] $ (((!\ulaIn2|ulaIn2MuxOut[23]~6_combout ))))) # (\control|aluOp [2] & (((\ulaIn1|ulaIn1MuxOut [7])))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [23] & ( !\control|aluOp [0] & ( (!\control|aluOp [1] & 
// (((\ulaIn2|ulaIn2MuxOut[23]~6_combout )))) # (\control|aluOp [1] & ((!\control|aluOp [2] & ((!\ulaIn2|ulaIn2MuxOut[23]~6_combout ))) # (\control|aluOp [2] & (\ulaIn1|ulaIn1MuxOut [7])))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [23] & ( !\control|aluOp [0] & ( 
// (\control|aluOp [1] & ((!\control|aluOp [2] & ((\ulaIn2|ulaIn2MuxOut[23]~6_combout ))) # (\control|aluOp [2] & (\ulaIn1|ulaIn1MuxOut [7])))) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\ulaIn1|ulaIn1MuxOut [7]),
	.datac(!\control|aluOp [2]),
	.datad(!\ulaIn2|ulaIn2MuxOut[23]~6_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [23]),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~6 .extended_lut = "off";
defparam \ula|Mux8~6 .lut_mask = 64'h015151AB53A3A3A3;
defparam \ula|Mux8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N3
cyclonev_lcell_comb \ula|Mux8~7 (
// Equation(s):
// \ula|Mux8~7_combout  = ( \ula|Mux8~1_combout  & ( \ula|ShiftRight1~10_combout  ) ) # ( !\ula|Mux8~1_combout  & ( \ula|ShiftRight1~10_combout  & ( (\ula|Mux8~2_combout  & \ula|Mux8~6_combout ) ) ) ) # ( \ula|Mux8~1_combout  & ( !\ula|ShiftRight1~10_combout 
//  & ( (\ula|Mux8~2_combout  & \ula|Mux8~6_combout ) ) ) ) # ( !\ula|Mux8~1_combout  & ( !\ula|ShiftRight1~10_combout  & ( (\ula|Mux8~2_combout  & \ula|Mux8~6_combout ) ) ) )

	.dataa(!\ula|Mux8~2_combout ),
	.datab(gnd),
	.datac(!\ula|Mux8~6_combout ),
	.datad(gnd),
	.datae(!\ula|Mux8~1_combout ),
	.dataf(!\ula|ShiftRight1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~7 .extended_lut = "off";
defparam \ula|Mux8~7 .lut_mask = 64'h050505050505FFFF;
defparam \ula|Mux8~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N6
cyclonev_lcell_comb \ula|Mux8~8 (
// Equation(s):
// \ula|Mux8~8_combout  = ( !\ula|Mux8~7_combout  & ( \ula|Add0~111_sumout  & ( (!\ula|Mux8~3_combout  & ((!\ula|Mux2~0_combout ) # ((\ula|Mux11~2_combout  & \ula|Mux8~5_combout )))) ) ) ) # ( !\ula|Mux8~7_combout  & ( !\ula|Add0~111_sumout  & ( 
// (!\ula|Mux8~3_combout  & ((!\ula|Mux11~2_combout ) # ((!\ula|Mux2~0_combout ) # (\ula|Mux8~5_combout )))) ) ) )

	.dataa(!\ula|Mux8~3_combout ),
	.datab(!\ula|Mux11~2_combout ),
	.datac(!\ula|Mux2~0_combout ),
	.datad(!\ula|Mux8~5_combout ),
	.datae(!\ula|Mux8~7_combout ),
	.dataf(!\ula|Add0~111_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~8 .extended_lut = "off";
defparam \ula|Mux8~8 .lut_mask = 64'hA8AA0000A0A20000;
defparam \ula|Mux8~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N51
cyclonev_lcell_comb \memToRegMux|Mux23~0 (
// Equation(s):
// \memToRegMux|Mux23~0_combout  = ( !\control|Decoder1~0_combout  & ( \ula|Mux8~8_combout  & ( (\control|aluOp [3] & (\ula|LessThan0~63_combout  & \ula|Mux14~0_combout )) ) ) ) # ( !\control|Decoder1~0_combout  & ( !\ula|Mux8~8_combout  ) )

	.dataa(gnd),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|LessThan0~63_combout ),
	.datad(!\ula|Mux14~0_combout ),
	.datae(!\control|Decoder1~0_combout ),
	.dataf(!\ula|Mux8~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|Mux23~0 .extended_lut = "off";
defparam \memToRegMux|Mux23~0 .lut_mask = 64'hFFFF000000030000;
defparam \memToRegMux|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N28
dffeas \regmem|regMemory[4][23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memToRegMux|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\regmem|regMemory[4][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory[4][23] .is_wysiwyg = "true";
defparam \regmem|regMemory[4][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N36
cyclonev_lcell_comb \regmem|Mux8~8 (
// Equation(s):
// \regmem|Mux8~8_combout  = ( \regmem|regMemory[5][23]~q  & ( \intMem|instruction[16]~DUPLICATE_q  & ( (!\intMem|instruction[17]~DUPLICATE_q ) # (\regmem|regMemory[7][23]~q ) ) ) ) # ( !\regmem|regMemory[5][23]~q  & ( \intMem|instruction[16]~DUPLICATE_q  & 
// ( (\intMem|instruction[17]~DUPLICATE_q  & \regmem|regMemory[7][23]~q ) ) ) ) # ( \regmem|regMemory[5][23]~q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[4][23]~q )) # 
// (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[6][23]~q ))) ) ) ) # ( !\regmem|regMemory[5][23]~q  & ( !\intMem|instruction[16]~DUPLICATE_q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[4][23]~q )) # 
// (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[6][23]~q ))) ) ) )

	.dataa(!\regmem|regMemory[4][23]~q ),
	.datab(!\regmem|regMemory[6][23]~q ),
	.datac(!\intMem|instruction[17]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[7][23]~q ),
	.datae(!\regmem|regMemory[5][23]~q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux8~8 .extended_lut = "off";
defparam \regmem|Mux8~8 .lut_mask = 64'h53535353000FF0FF;
defparam \regmem|Mux8~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y8_N24
cyclonev_lcell_comb \regmem|Mux8~5 (
// Equation(s):
// \regmem|Mux8~5_combout  = ( \intMem|instruction [16] & ( \regmem|regMemory[10][23]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[9][23]~q ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[11][23]~q )) ) ) ) # ( 
// !\intMem|instruction [16] & ( \regmem|regMemory[10][23]~q  & ( (\intMem|instruction[17]~DUPLICATE_q ) # (\regmem|regMemory[8][23]~q ) ) ) ) # ( \intMem|instruction [16] & ( !\regmem|regMemory[10][23]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & 
// ((\regmem|regMemory[9][23]~q ))) # (\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[11][23]~q )) ) ) ) # ( !\intMem|instruction [16] & ( !\regmem|regMemory[10][23]~q  & ( (\regmem|regMemory[8][23]~q  & !\intMem|instruction[17]~DUPLICATE_q ) ) ) 
// )

	.dataa(!\regmem|regMemory[11][23]~q ),
	.datab(!\regmem|regMemory[9][23]~q ),
	.datac(!\regmem|regMemory[8][23]~q ),
	.datad(!\intMem|instruction[17]~DUPLICATE_q ),
	.datae(!\intMem|instruction [16]),
	.dataf(!\regmem|regMemory[10][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux8~5 .extended_lut = "off";
defparam \regmem|Mux8~5 .lut_mask = 64'h0F0033550FFF3355;
defparam \regmem|Mux8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N27
cyclonev_lcell_comb \regmem|Mux8~6 (
// Equation(s):
// \regmem|Mux8~6_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[1][23]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[3][23]~q ))) ) ) # ( 
// !\intMem|instruction[16]~DUPLICATE_q  & ( (\intMem|instruction[17]~DUPLICATE_q  & \regmem|regMemory[2][23]~q ) ) )

	.dataa(!\regmem|regMemory[1][23]~q ),
	.datab(!\regmem|regMemory[3][23]~q ),
	.datac(!\intMem|instruction[17]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[2][23]~q ),
	.datae(gnd),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux8~6 .extended_lut = "off";
defparam \regmem|Mux8~6 .lut_mask = 64'h000F000F53535353;
defparam \regmem|Mux8~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N27
cyclonev_lcell_comb \regmem|Mux8~7 (
// Equation(s):
// \regmem|Mux8~7_combout  = ( \intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[14][23]~q  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[13][23]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[15][23]~q ))) ) ) 
// ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( \regmem|regMemory[14][23]~q  & ( (\intMem|instruction[17]~DUPLICATE_q ) # (\regmem|regMemory[12][23]~q ) ) ) ) # ( \intMem|instruction[16]~DUPLICATE_q  & ( !\regmem|regMemory[14][23]~q  & ( 
// (!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|regMemory[13][23]~q )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|regMemory[15][23]~q ))) ) ) ) # ( !\intMem|instruction[16]~DUPLICATE_q  & ( !\regmem|regMemory[14][23]~q  & ( 
// (\regmem|regMemory[12][23]~q  & !\intMem|instruction[17]~DUPLICATE_q ) ) ) )

	.dataa(!\regmem|regMemory[12][23]~q ),
	.datab(!\regmem|regMemory[13][23]~q ),
	.datac(!\intMem|instruction[17]~DUPLICATE_q ),
	.datad(!\regmem|regMemory[15][23]~q ),
	.datae(!\intMem|instruction[16]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[14][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux8~7 .extended_lut = "off";
defparam \regmem|Mux8~7 .lut_mask = 64'h5050303F5F5F303F;
defparam \regmem|Mux8~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N15
cyclonev_lcell_comb \regmem|Mux8~9 (
// Equation(s):
// \regmem|Mux8~9_combout  = ( \regmem|Mux8~6_combout  & ( \regmem|Mux8~7_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18])) # (\regmem|Mux8~8_combout ))) # (\intMem|instruction[19]~DUPLICATE_q  & (((\intMem|instruction 
// [18]) # (\regmem|Mux8~5_combout )))) ) ) ) # ( !\regmem|Mux8~6_combout  & ( \regmem|Mux8~7_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux8~8_combout  & ((\intMem|instruction [18])))) # (\intMem|instruction[19]~DUPLICATE_q  & 
// (((\intMem|instruction [18]) # (\regmem|Mux8~5_combout )))) ) ) ) # ( \regmem|Mux8~6_combout  & ( !\regmem|Mux8~7_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (((!\intMem|instruction [18])) # (\regmem|Mux8~8_combout ))) # 
// (\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|Mux8~5_combout  & !\intMem|instruction [18])))) ) ) ) # ( !\regmem|Mux8~6_combout  & ( !\regmem|Mux8~7_combout  & ( (!\intMem|instruction[19]~DUPLICATE_q  & (\regmem|Mux8~8_combout  & 
// ((\intMem|instruction [18])))) # (\intMem|instruction[19]~DUPLICATE_q  & (((\regmem|Mux8~5_combout  & !\intMem|instruction [18])))) ) ) )

	.dataa(!\regmem|Mux8~8_combout ),
	.datab(!\regmem|Mux8~5_combout ),
	.datac(!\intMem|instruction[19]~DUPLICATE_q ),
	.datad(!\intMem|instruction [18]),
	.datae(!\regmem|Mux8~6_combout ),
	.dataf(!\regmem|Mux8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux8~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux8~9 .extended_lut = "off";
defparam \regmem|Mux8~9 .lut_mask = 64'h0350F350035FF35F;
defparam \regmem|Mux8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N42
cyclonev_lcell_comb \regmem|Mux8~1 (
// Equation(s):
// \regmem|Mux8~1_combout  = ( \intMem|instruction[19]~DUPLICATE_q  & ( \intMem|instruction [18] & ( \regmem|regMemory[29][23]~q  ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( \intMem|instruction [18] & ( \regmem|regMemory[21][23]~q  ) ) ) # ( 
// \intMem|instruction[19]~DUPLICATE_q  & ( !\intMem|instruction [18] & ( \regmem|regMemory[25][23]~q  ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( !\intMem|instruction [18] & ( \regmem|regMemory[17][23]~q  ) ) )

	.dataa(!\regmem|regMemory[21][23]~q ),
	.datab(!\regmem|regMemory[17][23]~q ),
	.datac(!\regmem|regMemory[25][23]~q ),
	.datad(!\regmem|regMemory[29][23]~q ),
	.datae(!\intMem|instruction[19]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux8~1 .extended_lut = "off";
defparam \regmem|Mux8~1 .lut_mask = 64'h33330F0F555500FF;
defparam \regmem|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N18
cyclonev_lcell_comb \regmem|Mux8~3 (
// Equation(s):
// \regmem|Mux8~3_combout  = ( \intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[31][23]~q  & ( (\intMem|instruction[18]~DUPLICATE_q ) # (\regmem|regMemory[27][23]~q ) ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( \regmem|regMemory[31][23]~q  
// & ( (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[19][23]~q )) # (\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[23][23]~q ))) ) ) ) # ( \intMem|instruction[19]~DUPLICATE_q  & ( !\regmem|regMemory[31][23]~q  & ( 
// (\regmem|regMemory[27][23]~q  & !\intMem|instruction[18]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( !\regmem|regMemory[31][23]~q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory[19][23]~q )) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((\regmem|regMemory[23][23]~q ))) ) ) )

	.dataa(!\regmem|regMemory[19][23]~q ),
	.datab(!\regmem|regMemory[23][23]~q ),
	.datac(!\regmem|regMemory[27][23]~q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[19]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory[31][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux8~3 .extended_lut = "off";
defparam \regmem|Mux8~3 .lut_mask = 64'h55330F0055330FFF;
defparam \regmem|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N39
cyclonev_lcell_comb \regmem|Mux8~2 (
// Equation(s):
// \regmem|Mux8~2_combout  = ( \intMem|instruction[19]~DUPLICATE_q  & ( \intMem|instruction [18] & ( \regmem|regMemory[30][23]~q  ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( \intMem|instruction [18] & ( \regmem|regMemory[22][23]~q  ) ) ) # ( 
// \intMem|instruction[19]~DUPLICATE_q  & ( !\intMem|instruction [18] & ( \regmem|regMemory[26][23]~q  ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( !\intMem|instruction [18] & ( \regmem|regMemory[18][23]~q  ) ) )

	.dataa(!\regmem|regMemory[18][23]~q ),
	.datab(!\regmem|regMemory[22][23]~q ),
	.datac(!\regmem|regMemory[26][23]~q ),
	.datad(!\regmem|regMemory[30][23]~q ),
	.datae(!\intMem|instruction[19]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux8~2 .extended_lut = "off";
defparam \regmem|Mux8~2 .lut_mask = 64'h55550F0F333300FF;
defparam \regmem|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N18
cyclonev_lcell_comb \regmem|Mux8~0 (
// Equation(s):
// \regmem|Mux8~0_combout  = ( \intMem|instruction[19]~DUPLICATE_q  & ( \intMem|instruction [18] & ( \regmem|regMemory[28][23]~q  ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( \intMem|instruction [18] & ( \regmem|regMemory[20][23]~q  ) ) ) # ( 
// \intMem|instruction[19]~DUPLICATE_q  & ( !\intMem|instruction [18] & ( \regmem|regMemory[24][23]~q  ) ) ) # ( !\intMem|instruction[19]~DUPLICATE_q  & ( !\intMem|instruction [18] & ( \regmem|regMemory[16][23]~q  ) ) )

	.dataa(!\regmem|regMemory[24][23]~q ),
	.datab(!\regmem|regMemory[20][23]~q ),
	.datac(!\regmem|regMemory[16][23]~q ),
	.datad(!\regmem|regMemory[28][23]~q ),
	.datae(!\intMem|instruction[19]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux8~0 .extended_lut = "off";
defparam \regmem|Mux8~0 .lut_mask = 64'h0F0F5555333300FF;
defparam \regmem|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N0
cyclonev_lcell_comb \regmem|Mux8~4 (
// Equation(s):
// \regmem|Mux8~4_combout  = ( \regmem|Mux8~2_combout  & ( \regmem|Mux8~0_combout  & ( (!\intMem|instruction[16]~DUPLICATE_q ) # ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux8~1_combout )) # (\intMem|instruction[17]~DUPLICATE_q  & 
// ((\regmem|Mux8~3_combout )))) ) ) ) # ( !\regmem|Mux8~2_combout  & ( \regmem|Mux8~0_combout  & ( (!\intMem|instruction[17]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q ) # ((\regmem|Mux8~1_combout )))) # (\intMem|instruction[17]~DUPLICATE_q  & 
// (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|Mux8~3_combout )))) ) ) ) # ( \regmem|Mux8~2_combout  & ( !\regmem|Mux8~0_combout  & ( (!\intMem|instruction[17]~DUPLICATE_q  & (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|Mux8~1_combout ))) # 
// (\intMem|instruction[17]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q ) # ((\regmem|Mux8~3_combout )))) ) ) ) # ( !\regmem|Mux8~2_combout  & ( !\regmem|Mux8~0_combout  & ( (\intMem|instruction[16]~DUPLICATE_q  & 
// ((!\intMem|instruction[17]~DUPLICATE_q  & (\regmem|Mux8~1_combout )) # (\intMem|instruction[17]~DUPLICATE_q  & ((\regmem|Mux8~3_combout ))))) ) ) )

	.dataa(!\intMem|instruction[17]~DUPLICATE_q ),
	.datab(!\intMem|instruction[16]~DUPLICATE_q ),
	.datac(!\regmem|Mux8~1_combout ),
	.datad(!\regmem|Mux8~3_combout ),
	.datae(!\regmem|Mux8~2_combout ),
	.dataf(!\regmem|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux8~4 .extended_lut = "off";
defparam \regmem|Mux8~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \regmem|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N6
cyclonev_lcell_comb \ulaIn1|Mux23~0 (
// Equation(s):
// \ulaIn1|Mux23~0_combout  = ( \regmem|Mux8~4_combout  & ( !\control|in1Mux [1] & ( (!\control|in1Mux [0] & (((\regmem|Mux8~9_combout ) # (\intMem|instruction [20])))) # (\control|in1Mux [0] & (\intMem|instruction [15])) ) ) ) # ( !\regmem|Mux8~4_combout  & 
// ( !\control|in1Mux [1] & ( (!\control|in1Mux [0] & (((!\intMem|instruction [20] & \regmem|Mux8~9_combout )))) # (\control|in1Mux [0] & (\intMem|instruction [15])) ) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(!\intMem|instruction [15]),
	.datac(!\intMem|instruction [20]),
	.datad(!\regmem|Mux8~9_combout ),
	.datae(!\regmem|Mux8~4_combout ),
	.dataf(!\control|in1Mux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux23~0 .extended_lut = "off";
defparam \ulaIn1|Mux23~0 .lut_mask = 64'h11B11BBB00000000;
defparam \ulaIn1|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N36
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[23] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [23] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux23~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux23~0_combout  & ( \ulaIn1|ulaIn1MuxOut [23] ) ) ) # ( !\ulaIn1|Mux32~0_combout  & ( !\ulaIn1|Mux23~0_combout  & ( 
// \ulaIn1|ulaIn1MuxOut [23] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [23]),
	.datad(gnd),
	.datae(!\ulaIn1|Mux32~0_combout ),
	.dataf(!\ulaIn1|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[23] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[23] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \ulaIn1|ulaIn1MuxOut[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N18
cyclonev_lcell_comb \ula|ShiftRight0~0 (
// Equation(s):
// \ula|ShiftRight0~0_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [22] & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [20]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [22] & ( 
// (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [23])) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [21]))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [22] & ( (\ulaIn2|ulaIn2MuxOut[1]~2_combout  
// & \ulaIn1|ulaIn1MuxOut [20]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [22] & ( (!\ulaIn2|ulaIn2MuxOut[1]~2_combout  & (\ulaIn1|ulaIn1MuxOut [23])) # (\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [21]))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [23]),
	.datab(!\ulaIn1|ulaIn1MuxOut [21]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [20]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~0 .extended_lut = "off";
defparam \ula|ShiftRight0~0 .lut_mask = 64'h5353000F5353F0FF;
defparam \ula|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N42
cyclonev_lcell_comb \ula|ShiftRight0~4 (
// Equation(s):
// \ula|ShiftRight0~4_combout  = ( \ula|ShiftRight0~1_combout  & ( \ula|ShiftRight0~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftRight0~0_combout ))) ) ) ) # ( !\ula|ShiftRight0~1_combout  & ( \ula|ShiftRight0~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # 
// (\ula|ShiftRight0~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~0_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) ) # ( \ula|ShiftRight0~1_combout  & ( !\ula|ShiftRight0~2_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftRight0~3_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftRight0~0_combout ))) ) ) ) # ( 
// !\ula|ShiftRight0~1_combout  & ( !\ula|ShiftRight0~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftRight0~3_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~0_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~0_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ula|ShiftRight0~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(!\ula|ShiftRight0~1_combout ),
	.dataf(!\ula|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~4 .extended_lut = "off";
defparam \ula|ShiftRight0~4 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \ula|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N9
cyclonev_lcell_comb \ula|Add0~1 (
// Equation(s):
// \ula|Add0~1_combout  = ( \control|aluOp [0] & ( (!\ula|ShiftLeft0~14_combout  & (!\control|aluOp [1] & (\ula|ShiftLeft0~6_combout  & \ula|ShiftLeft0~13_combout ))) ) ) # ( !\control|aluOp [0] & ( (!\ula|ShiftLeft0~14_combout  & (\control|aluOp [1] & 
// (\ula|ShiftLeft0~6_combout  & \ula|ShiftLeft0~13_combout ))) ) )

	.dataa(!\ula|ShiftLeft0~14_combout ),
	.datab(!\control|aluOp [1]),
	.datac(!\ula|ShiftLeft0~6_combout ),
	.datad(!\ula|ShiftLeft0~13_combout ),
	.datae(!\control|aluOp [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~1 .extended_lut = "off";
defparam \ula|Add0~1 .lut_mask = 64'h0002000800020008;
defparam \ula|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N33
cyclonev_lcell_comb \ula|Add0~0 (
// Equation(s):
// \ula|Add0~0_combout  = ( \ula|ShiftLeft0~13_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & (\ula|Mux5~0_combout  & ((!\ula|ShiftLeft0~6_combout ) # (\ula|ShiftLeft0~14_combout )))) ) ) # ( !\ula|ShiftLeft0~13_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & 
// \ula|Mux5~0_combout ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ula|Mux5~0_combout ),
	.datac(!\ula|ShiftLeft0~6_combout ),
	.datad(!\ula|ShiftLeft0~14_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~0 .extended_lut = "off";
defparam \ula|Add0~0 .lut_mask = 64'h1111111110111011;
defparam \ula|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N30
cyclonev_lcell_comb \ula|Add0~3 (
// Equation(s):
// \ula|Add0~3_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~1_combout  & ( \ula|Add0~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [0] & \ulaIn2|ulaIn2MuxOut[1]~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [0]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datad(gnd),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.dataf(!\ula|Add0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~3 .extended_lut = "off";
defparam \ula|Add0~3 .lut_mask = 64'h0000000000000303;
defparam \ula|Add0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N21
cyclonev_lcell_comb \ula|Add0~4 (
// Equation(s):
// \ula|Add0~4_combout  = ( !\ula|ShiftLeft0~14_combout  & ( \ula|ShiftLeft0~13_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ula|Add0~3_combout  & (\ula|ShiftLeft0~6_combout  & \ula|ShiftRight0~10_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\ula|Add0~3_combout ),
	.datac(!\ula|ShiftLeft0~6_combout ),
	.datad(!\ula|ShiftRight0~10_combout ),
	.datae(!\ula|ShiftLeft0~14_combout ),
	.dataf(!\ula|ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~4 .extended_lut = "off";
defparam \ula|Add0~4 .lut_mask = 64'h0000000000020000;
defparam \ula|Add0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N45
cyclonev_lcell_comb \ula|ShiftRight0~5 (
// Equation(s):
// \ula|ShiftRight0~5_combout  = ( \ulaIn1|ulaIn1MuxOut [3] & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [1])) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [0]))) ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [3] & ( \ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout  & (\ulaIn1|ulaIn1MuxOut [1])) # (\ulaIn2|ulaIn2MuxOut[0]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [0]))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [3] & ( 
// !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [2]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [3] & ( !\ulaIn2|ulaIn2MuxOut[1]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [2] & \ulaIn2|ulaIn2MuxOut[0]~1_combout ) ) ) 
// )

	.dataa(!\ulaIn1|ulaIn1MuxOut [2]),
	.datab(!\ulaIn1|ulaIn1MuxOut [1]),
	.datac(!\ulaIn1|ulaIn1MuxOut [0]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~1_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [3]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~5 .extended_lut = "off";
defparam \ula|ShiftRight0~5 .lut_mask = 64'h0055FF55330F330F;
defparam \ula|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N54
cyclonev_lcell_comb \ula|ShiftRight0~9 (
// Equation(s):
// \ula|ShiftRight0~9_combout  = ( \ula|ShiftRight0~8_combout  & ( \ula|ShiftRight0~5_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftRight0~6_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((\ula|ShiftRight0~7_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( !\ula|ShiftRight0~8_combout  & ( \ula|ShiftRight0~5_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~6_combout  & (\ulaIn2|ulaIn2MuxOut[3]~3_combout 
// ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftRight0~7_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( \ula|ShiftRight0~8_combout  & ( !\ula|ShiftRight0~5_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftRight0~6_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftRight0~7_combout )))) ) ) ) # ( !\ula|ShiftRight0~8_combout  & ( 
// !\ula|ShiftRight0~5_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~6_combout  & (\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftRight0~7_combout )))) 
// ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ula|ShiftRight0~6_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ula|ShiftRight0~7_combout ),
	.datae(!\ula|ShiftRight0~8_combout ),
	.dataf(!\ula|ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~9 .extended_lut = "off";
defparam \ula|ShiftRight0~9 .lut_mask = 64'h0252A2F20757A7F7;
defparam \ula|ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N15
cyclonev_lcell_comb \ula|Add0~5 (
// Equation(s):
// \ula|Add0~5_combout  = ( !\ula|Add0~4_combout  & ( \ula|ShiftRight0~9_combout  & ( (!\ula|Add0~0_combout  & ((!\ula|Add0~1_combout ) # ((!\ula|ShiftRight0~4_combout  & \ulaIn2|ulaIn2MuxOut[4]~0_combout )))) ) ) ) # ( !\ula|Add0~4_combout  & ( 
// !\ula|ShiftRight0~9_combout  & ( (!\ula|Add0~0_combout  & ((!\ula|ShiftRight0~4_combout ) # ((!\ula|Add0~1_combout ) # (!\ulaIn2|ulaIn2MuxOut[4]~0_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~4_combout ),
	.datab(!\ula|Add0~1_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\ula|Add0~0_combout ),
	.datae(!\ula|Add0~4_combout ),
	.dataf(!\ula|ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~5 .extended_lut = "off";
defparam \ula|Add0~5 .lut_mask = 64'hFE000000CE000000;
defparam \ula|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N9
cyclonev_lcell_comb \ula|Mux31~1 (
// Equation(s):
// \ula|Mux31~1_combout  = ( \ulaIn1|ulaIn1MuxOut [31] & ( \regmem|Mux32~10_combout  & ( (\control|aluOp [0] & \control|in2Mux~combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [31] & ( \regmem|Mux32~10_combout  & ( (!\control|aluOp [0] & !\control|in2Mux~combout ) 
// ) ) ) # ( \ulaIn1|ulaIn1MuxOut [31] & ( !\regmem|Mux32~10_combout  & ( \control|aluOp [0] ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|in2Mux~combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [31]),
	.dataf(!\regmem|Mux32~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~1 .extended_lut = "off";
defparam \ula|Mux31~1 .lut_mask = 64'h00005555AA000055;
defparam \ula|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N36
cyclonev_lcell_comb \ula|Mux31~2 (
// Equation(s):
// \ula|Mux31~2_combout  = ( \ula|LessThan0~52_combout  & ( !\control|aluOp [1] ) ) # ( !\ula|LessThan0~52_combout  & ( (!\control|aluOp [1] & ((\ula|Mux31~1_combout ) # (\ula|LessThan0~53_combout ))) ) )

	.dataa(gnd),
	.datab(!\ula|LessThan0~53_combout ),
	.datac(!\ula|Mux31~1_combout ),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\ula|LessThan0~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~2 .extended_lut = "off";
defparam \ula|Mux31~2 .lut_mask = 64'h3F003F00FF00FF00;
defparam \ula|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N0
cyclonev_lcell_comb \ula|Add0~10 (
// Equation(s):
// \ula|Add0~10_combout  = ( \ula|ShiftLeft0~15_combout  & ( \ula|ShiftRight0~4_combout  & ( (!\control|aluOp [1] & (((\ula|ShiftRight0~9_combout )) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) # (\control|aluOp [1] & (((\ula|Add0~7_sumout )))) ) ) ) # ( 
// !\ula|ShiftLeft0~15_combout  & ( \ula|ShiftRight0~4_combout  & ( (\control|aluOp [1] & \ula|Add0~7_sumout ) ) ) ) # ( \ula|ShiftLeft0~15_combout  & ( !\ula|ShiftRight0~4_combout  & ( (!\control|aluOp [1] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & 
// (\ula|ShiftRight0~9_combout ))) # (\control|aluOp [1] & (((\ula|Add0~7_sumout )))) ) ) ) # ( !\ula|ShiftLeft0~15_combout  & ( !\ula|ShiftRight0~4_combout  & ( (\control|aluOp [1] & \ula|Add0~7_sumout ) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\control|aluOp [1]),
	.datac(!\ula|ShiftRight0~9_combout ),
	.datad(!\ula|Add0~7_sumout ),
	.datae(!\ula|ShiftLeft0~15_combout ),
	.dataf(!\ula|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~10 .extended_lut = "off";
defparam \ula|Add0~10 .lut_mask = 64'h0033083B00334C7F;
defparam \ula|Add0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N24
cyclonev_lcell_comb \ula|Mux31~3 (
// Equation(s):
// \ula|Mux31~3_combout  = ( \ula|Mux31~2_combout  & ( \ula|Add0~10_combout  & ( ((!\control|aluOp [3] & ((!\ula|Add0~5_combout ))) # (\control|aluOp [3] & (\ula|Mux31~0_combout ))) # (\control|aluOp [2]) ) ) ) # ( !\ula|Mux31~2_combout  & ( 
// \ula|Add0~10_combout  & ( (!\control|aluOp [2] & ((!\control|aluOp [3] & ((!\ula|Add0~5_combout ))) # (\control|aluOp [3] & (\ula|Mux31~0_combout )))) # (\control|aluOp [2] & (((!\control|aluOp [3])))) ) ) ) # ( \ula|Mux31~2_combout  & ( 
// !\ula|Add0~10_combout  & ( (!\control|aluOp [2] & ((!\control|aluOp [3] & ((!\ula|Add0~5_combout ))) # (\control|aluOp [3] & (\ula|Mux31~0_combout )))) # (\control|aluOp [2] & (((\control|aluOp [3])))) ) ) ) # ( !\ula|Mux31~2_combout  & ( 
// !\ula|Add0~10_combout  & ( (!\control|aluOp [2] & ((!\control|aluOp [3] & ((!\ula|Add0~5_combout ))) # (\control|aluOp [3] & (\ula|Mux31~0_combout )))) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\ula|Mux31~0_combout ),
	.datac(!\ula|Add0~5_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux31~2_combout ),
	.dataf(!\ula|Add0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~3 .extended_lut = "off";
defparam \ula|Mux31~3 .lut_mask = 64'hA022A077F522F577;
defparam \ula|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N6
cyclonev_lcell_comb \ula|Mux30~11 (
// Equation(s):
// \ula|Mux30~11_combout  = ( \ula|Mux31~4_combout  & ( (!\control|aluOp [3] & (((\ula|Mux30~9_combout )))) # (\control|aluOp [3] & (((\control|aluOp [2])) # (\ula|Mux30~10_combout ))) ) ) # ( !\ula|Mux31~4_combout  & ( (!\control|aluOp [3] & 
// (((\ula|Mux30~9_combout )))) # (\control|aluOp [3] & (\ula|Mux30~10_combout  & ((!\control|aluOp [2])))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux30~10_combout ),
	.datac(!\ula|Mux30~9_combout ),
	.datad(!\control|aluOp [2]),
	.datae(gnd),
	.dataf(!\ula|Mux31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~11 .extended_lut = "off";
defparam \ula|Mux30~11 .lut_mask = 64'h1B0A1B0A1B5F1B5F;
defparam \ula|Mux30~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N18
cyclonev_lcell_comb \ula|Mux29~5 (
// Equation(s):
// \ula|Mux29~5_combout  = ( \ula|Mux15~0_combout  & ( (\ula|Mux29~3_combout ) # (\control|aluOp [3]) ) ) # ( !\ula|Mux15~0_combout  & ( (!\control|aluOp [3] & ((\ula|Mux29~3_combout ))) # (\control|aluOp [3] & (\ula|Mux29~4_combout )) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux29~4_combout ),
	.datac(!\ula|Mux29~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~5 .extended_lut = "off";
defparam \ula|Mux29~5 .lut_mask = 64'h1B1B1B1B5F5F5F5F;
defparam \ula|Mux29~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N54
cyclonev_lcell_comb \ula|Mux28~5 (
// Equation(s):
// \ula|Mux28~5_combout  = ( \ula|Mux28~4_combout  & ( (\ula|Mux28~3_combout ) # (\control|aluOp [3]) ) ) # ( !\ula|Mux28~4_combout  & ( (!\control|aluOp [3] & ((\ula|Mux28~3_combout ))) # (\control|aluOp [3] & (\ula|Mux15~0_combout )) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux15~0_combout ),
	.datac(!\ula|Mux28~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~5 .extended_lut = "off";
defparam \ula|Mux28~5 .lut_mask = 64'h1B1B1B1B5F5F5F5F;
defparam \ula|Mux28~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N54
cyclonev_lcell_comb \ula|Mux27~4 (
// Equation(s):
// \ula|Mux27~4_combout  = ( \ula|Mux27~3_combout  & ( (!\control|aluOp [3] & (((\ula|Mux27~2_combout )))) # (\control|aluOp [3] & ((!\control|aluOp [2]) # ((\ula|Mux31~4_combout )))) ) ) # ( !\ula|Mux27~3_combout  & ( (!\control|aluOp [3] & 
// (((\ula|Mux27~2_combout )))) # (\control|aluOp [3] & (\control|aluOp [2] & ((\ula|Mux31~4_combout )))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\control|aluOp [2]),
	.datac(!\ula|Mux27~2_combout ),
	.datad(!\ula|Mux31~4_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux27~4 .extended_lut = "off";
defparam \ula|Mux27~4 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \ula|Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N54
cyclonev_lcell_comb \ula|Mux26~4 (
// Equation(s):
// \ula|Mux26~4_combout  = ( \ula|Mux26~3_combout  & ( (!\control|aluOp [3] & (((\ula|Mux26~2_combout )))) # (\control|aluOp [3] & ((!\control|aluOp [2]) # ((\ula|Mux31~4_combout )))) ) ) # ( !\ula|Mux26~3_combout  & ( (!\control|aluOp [3] & 
// (((\ula|Mux26~2_combout )))) # (\control|aluOp [3] & (\control|aluOp [2] & (\ula|Mux31~4_combout ))) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\ula|Mux31~4_combout ),
	.datac(!\ula|Mux26~2_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux26~4 .extended_lut = "off";
defparam \ula|Mux26~4 .lut_mask = 64'h0F110F110FBB0FBB;
defparam \ula|Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y10_N24
cyclonev_lcell_comb \ula|Mux25~4 (
// Equation(s):
// \ula|Mux25~4_combout  = ( \ula|Mux15~0_combout  & ( (\control|aluOp [3]) # (\ula|Mux25~2_combout ) ) ) # ( !\ula|Mux15~0_combout  & ( (!\control|aluOp [3] & ((\ula|Mux25~2_combout ))) # (\control|aluOp [3] & (\ula|Mux25~3_combout )) ) )

	.dataa(gnd),
	.datab(!\ula|Mux25~3_combout ),
	.datac(!\ula|Mux25~2_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux15~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux25~4 .extended_lut = "off";
defparam \ula|Mux25~4 .lut_mask = 64'h0F330FFF0F330FFF;
defparam \ula|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y10_N36
cyclonev_lcell_comb \ula|Mux24~4 (
// Equation(s):
// \ula|Mux24~4_combout  = ( \ula|Mux24~3_combout  & ( (\control|aluOp [3]) # (\ula|Mux24~2_combout ) ) ) # ( !\ula|Mux24~3_combout  & ( (!\control|aluOp [3] & ((\ula|Mux24~2_combout ))) # (\control|aluOp [3] & (\ula|Mux15~0_combout )) ) )

	.dataa(gnd),
	.datab(!\ula|Mux15~0_combout ),
	.datac(!\ula|Mux24~2_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux24~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux24~4 .extended_lut = "off";
defparam \ula|Mux24~4 .lut_mask = 64'h0F330FFF0F330FFF;
defparam \ula|Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N3
cyclonev_lcell_comb \ula|Mux23~4 (
// Equation(s):
// \ula|Mux23~4_combout  = ( \control|aluOp [2] & ( (!\control|aluOp [3] & (\ula|Mux23~2_combout )) # (\control|aluOp [3] & ((\ula|Mux31~4_combout ))) ) ) # ( !\control|aluOp [2] & ( (!\control|aluOp [3] & (\ula|Mux23~2_combout )) # (\control|aluOp [3] & 
// ((\ula|Mux23~3_combout ))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux23~2_combout ),
	.datac(!\ula|Mux31~4_combout ),
	.datad(!\ula|Mux23~3_combout ),
	.datae(gnd),
	.dataf(!\control|aluOp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux23~4 .extended_lut = "off";
defparam \ula|Mux23~4 .lut_mask = 64'h2277227727272727;
defparam \ula|Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N24
cyclonev_lcell_comb \ula|Mux22~14 (
// Equation(s):
// \ula|Mux22~14_combout  = (!\control|aluOp [3] & (\ula|Mux22~13_combout )) # (\control|aluOp [3] & ((\ula|Mux22~15_combout )))

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux22~13_combout ),
	.datac(gnd),
	.datad(!\ula|Mux22~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~14 .extended_lut = "off";
defparam \ula|Mux22~14 .lut_mask = 64'h2277227722772277;
defparam \ula|Mux22~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N39
cyclonev_lcell_comb \ula|Mux21~4 (
// Equation(s):
// \ula|Mux21~4_combout  = ( \ula|Mux21~5_combout  & ( (\control|aluOp [3]) # (\ula|Mux21~3_combout ) ) ) # ( !\ula|Mux21~5_combout  & ( (\ula|Mux21~3_combout  & !\control|aluOp [3]) ) )

	.dataa(!\ula|Mux21~3_combout ),
	.datab(gnd),
	.datac(!\control|aluOp [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux21~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~4 .extended_lut = "off";
defparam \ula|Mux21~4 .lut_mask = 64'h505050505F5F5F5F;
defparam \ula|Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N57
cyclonev_lcell_comb \ula|Mux19~4 (
// Equation(s):
// \ula|Mux19~4_combout  = ( \ula|Mux19~2_combout  & ( (!\control|aluOp [3]) # ((!\control|aluOp [2] & ((\ula|Mux19~3_combout ))) # (\control|aluOp [2] & (\ula|Mux31~4_combout ))) ) ) # ( !\ula|Mux19~2_combout  & ( (\control|aluOp [3] & ((!\control|aluOp [2] 
// & ((\ula|Mux19~3_combout ))) # (\control|aluOp [2] & (\ula|Mux31~4_combout )))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\control|aluOp [2]),
	.datac(!\ula|Mux31~4_combout ),
	.datad(!\ula|Mux19~3_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux19~4 .extended_lut = "off";
defparam \ula|Mux19~4 .lut_mask = 64'h01450145ABEFABEF;
defparam \ula|Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y10_N21
cyclonev_lcell_comb \ula|Mux18~4 (
// Equation(s):
// \ula|Mux18~4_combout  = ( \ula|Mux15~0_combout  & ( (\ula|Mux18~2_combout ) # (\control|aluOp [3]) ) ) # ( !\ula|Mux15~0_combout  & ( (!\control|aluOp [3] & ((\ula|Mux18~2_combout ))) # (\control|aluOp [3] & (\ula|Mux18~3_combout )) ) )

	.dataa(!\control|aluOp [3]),
	.datab(gnd),
	.datac(!\ula|Mux18~3_combout ),
	.datad(!\ula|Mux18~2_combout ),
	.datae(!\ula|Mux15~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux18~4 .extended_lut = "off";
defparam \ula|Mux18~4 .lut_mask = 64'h05AF55FF05AF55FF;
defparam \ula|Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y10_N3
cyclonev_lcell_comb \ula|Mux17~4 (
// Equation(s):
// \ula|Mux17~4_combout  = ( \ula|Mux15~0_combout  & ( (\ula|Mux17~2_combout ) # (\control|aluOp [3]) ) ) # ( !\ula|Mux15~0_combout  & ( (!\control|aluOp [3] & (\ula|Mux17~2_combout )) # (\control|aluOp [3] & ((\ula|Mux17~3_combout ))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(gnd),
	.datac(!\ula|Mux17~2_combout ),
	.datad(!\ula|Mux17~3_combout ),
	.datae(!\ula|Mux15~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux17~4 .extended_lut = "off";
defparam \ula|Mux17~4 .lut_mask = 64'h0A5F5F5F0A5F5F5F;
defparam \ula|Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N24
cyclonev_lcell_comb \ula|Mux15~8 (
// Equation(s):
// \ula|Mux15~8_combout  = ( \ula|LessThan0~63_combout  & ( \control|aluOp [2] & ( (!\ula|Mux15~7_combout ) # ((!\control|aluOp [0] & (\control|aluOp [3] & !\control|aluOp [1]))) ) ) ) # ( !\ula|LessThan0~63_combout  & ( \control|aluOp [2] & ( 
// !\ula|Mux15~7_combout  ) ) ) # ( \ula|LessThan0~63_combout  & ( !\control|aluOp [2] & ( !\ula|Mux15~7_combout  ) ) ) # ( !\ula|LessThan0~63_combout  & ( !\control|aluOp [2] & ( !\ula|Mux15~7_combout  ) ) )

	.dataa(!\ula|Mux15~7_combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [3]),
	.datad(!\control|aluOp [1]),
	.datae(!\ula|LessThan0~63_combout ),
	.dataf(!\control|aluOp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~8 .extended_lut = "off";
defparam \ula|Mux15~8 .lut_mask = 64'hAAAAAAAAAAAAAEAA;
defparam \ula|Mux15~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N33
cyclonev_lcell_comb \ula|Mux14~6 (
// Equation(s):
// \ula|Mux14~6_combout  = ( \ula|Mux14~5_combout  & ( ((\control|aluOp [3] & (\ula|Mux14~0_combout  & \ula|LessThan0~63_combout ))) # (\ula|Mux14~7_combout ) ) ) # ( !\ula|Mux14~5_combout  )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux14~0_combout ),
	.datac(!\ula|LessThan0~63_combout ),
	.datad(!\ula|Mux14~7_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~6 .extended_lut = "off";
defparam \ula|Mux14~6 .lut_mask = 64'hFFFFFFFF01FF01FF;
defparam \ula|Mux14~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N57
cyclonev_lcell_comb \ula|Mux13~9 (
// Equation(s):
// \ula|Mux13~9_combout  = ( \ula|LessThan0~63_combout  & ( \ula|Mux14~0_combout  & ( (!\ula|Mux13~8_combout ) # ((\ula|Mux13~0_combout ) # (\control|aluOp [3])) ) ) ) # ( !\ula|LessThan0~63_combout  & ( \ula|Mux14~0_combout  & ( (!\ula|Mux13~8_combout ) # 
// (\ula|Mux13~0_combout ) ) ) ) # ( \ula|LessThan0~63_combout  & ( !\ula|Mux14~0_combout  & ( (!\ula|Mux13~8_combout ) # (\ula|Mux13~0_combout ) ) ) ) # ( !\ula|LessThan0~63_combout  & ( !\ula|Mux14~0_combout  & ( (!\ula|Mux13~8_combout ) # 
// (\ula|Mux13~0_combout ) ) ) )

	.dataa(!\ula|Mux13~8_combout ),
	.datab(gnd),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux13~0_combout ),
	.datae(!\ula|LessThan0~63_combout ),
	.dataf(!\ula|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~9 .extended_lut = "off";
defparam \ula|Mux13~9 .lut_mask = 64'hAAFFAAFFAAFFAFFF;
defparam \ula|Mux13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N42
cyclonev_lcell_comb \ula|Mux12~9 (
// Equation(s):
// \ula|Mux12~9_combout  = ( \ula|Mux14~0_combout  & ( ((!\ula|Mux12~8_combout ) # ((\control|aluOp [3] & \ula|LessThan0~63_combout ))) # (\ula|Mux12~0_combout ) ) ) # ( !\ula|Mux14~0_combout  & ( (!\ula|Mux12~8_combout ) # (\ula|Mux12~0_combout ) ) )

	.dataa(!\ula|Mux12~0_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|LessThan0~63_combout ),
	.datad(!\ula|Mux12~8_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~9 .extended_lut = "off";
defparam \ula|Mux12~9 .lut_mask = 64'hFF55FF55FF57FF57;
defparam \ula|Mux12~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y10_N12
cyclonev_lcell_comb \ula|Mux11~20 (
// Equation(s):
// \ula|Mux11~20_combout  = ( \ula|Mux11~11_combout  & ( \control|aluOp [3] ) ) # ( !\ula|Mux11~11_combout  & ( \control|aluOp [3] & ( (!\ula|Mux11~19_combout ) # ((\ula|Mux14~0_combout  & \ula|LessThan0~63_combout )) ) ) ) # ( \ula|Mux11~11_combout  & ( 
// !\control|aluOp [3] ) ) # ( !\ula|Mux11~11_combout  & ( !\control|aluOp [3] & ( !\ula|Mux11~19_combout  ) ) )

	.dataa(gnd),
	.datab(!\ula|Mux14~0_combout ),
	.datac(!\ula|Mux11~19_combout ),
	.datad(!\ula|LessThan0~63_combout ),
	.datae(!\ula|Mux11~11_combout ),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~20 .extended_lut = "off";
defparam \ula|Mux11~20 .lut_mask = 64'hF0F0FFFFF0F3FFFF;
defparam \ula|Mux11~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y10_N9
cyclonev_lcell_comb \ula|Mux10~6 (
// Equation(s):
// \ula|Mux10~6_combout  = ( \control|aluOp [3] & ( (!\ula|Mux10~5_combout ) # ((\ula|LessThan0~63_combout  & \ula|Mux14~0_combout )) ) ) # ( !\control|aluOp [3] & ( !\ula|Mux10~5_combout  ) )

	.dataa(!\ula|Mux10~5_combout ),
	.datab(!\ula|LessThan0~63_combout ),
	.datac(!\ula|Mux14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~6 .extended_lut = "off";
defparam \ula|Mux10~6 .lut_mask = 64'hAAAAAAAAABABABAB;
defparam \ula|Mux10~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N45
cyclonev_lcell_comb \ula|Mux9~6 (
// Equation(s):
// \ula|Mux9~6_combout  = ( \ula|Mux9~5_combout  & ( (\control|aluOp [3] & (\ula|LessThan0~63_combout  & \ula|Mux14~0_combout )) ) ) # ( !\ula|Mux9~5_combout  )

	.dataa(!\control|aluOp [3]),
	.datab(gnd),
	.datac(!\ula|LessThan0~63_combout ),
	.datad(!\ula|Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux9~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~6 .extended_lut = "off";
defparam \ula|Mux9~6 .lut_mask = 64'hFFFFFFFF00050005;
defparam \ula|Mux9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N45
cyclonev_lcell_comb \ula|Mux8~9 (
// Equation(s):
// \ula|Mux8~9_combout  = ( \control|aluOp [3] & ( (!\ula|Mux8~8_combout ) # ((\ula|LessThan0~63_combout  & \ula|Mux14~0_combout )) ) ) # ( !\control|aluOp [3] & ( !\ula|Mux8~8_combout  ) )

	.dataa(gnd),
	.datab(!\ula|LessThan0~63_combout ),
	.datac(!\ula|Mux8~8_combout ),
	.datad(!\ula|Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~9 .extended_lut = "off";
defparam \ula|Mux8~9 .lut_mask = 64'hF0F0F0F0F0F3F0F3;
defparam \ula|Mux8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N30
cyclonev_lcell_comb \ula|Mux7~7 (
// Equation(s):
// \ula|Mux7~7_combout  = ( \ula|Mux7~6_combout  & ( ((\control|aluOp [3] & (\ula|Mux14~0_combout  & \ula|LessThan0~63_combout ))) # (\ula|Mux7~2_combout ) ) ) # ( !\ula|Mux7~6_combout  )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux14~0_combout ),
	.datac(!\ula|Mux7~2_combout ),
	.datad(!\ula|LessThan0~63_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~7 .extended_lut = "off";
defparam \ula|Mux7~7 .lut_mask = 64'hFFFFFFFF0F1F0F1F;
defparam \ula|Mux7~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N48
cyclonev_lcell_comb \ula|Mux6~7 (
// Equation(s):
// \ula|Mux6~7_combout  = ( \ula|Mux6~6_combout  & ( \ula|Mux14~0_combout  ) ) # ( !\ula|Mux6~6_combout  & ( \ula|Mux14~0_combout  & ( ((\control|aluOp [3] & ((\ula|Mux6~4_combout ) # (\ula|LessThan0~63_combout )))) # (\ula|Mux6~3_combout ) ) ) ) # ( 
// \ula|Mux6~6_combout  & ( !\ula|Mux14~0_combout  ) ) # ( !\ula|Mux6~6_combout  & ( !\ula|Mux14~0_combout  & ( ((\ula|Mux6~4_combout  & \control|aluOp [3])) # (\ula|Mux6~3_combout ) ) ) )

	.dataa(!\ula|LessThan0~63_combout ),
	.datab(!\ula|Mux6~3_combout ),
	.datac(!\ula|Mux6~4_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux6~6_combout ),
	.dataf(!\ula|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~7 .extended_lut = "off";
defparam \ula|Mux6~7 .lut_mask = 64'h333FFFFF337FFFFF;
defparam \ula|Mux6~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N36
cyclonev_lcell_comb \ula|Mux5~11 (
// Equation(s):
// \ula|Mux5~11_combout  = ( \ula|Mux5~7_combout  ) # ( !\ula|Mux5~7_combout  & ( (!\ula|Mux5~10_combout ) # ((\ula|LessThan0~63_combout  & (\ula|Mux14~0_combout  & \control|aluOp [3]))) ) )

	.dataa(!\ula|LessThan0~63_combout ),
	.datab(!\ula|Mux5~10_combout ),
	.datac(!\ula|Mux14~0_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~11 .extended_lut = "off";
defparam \ula|Mux5~11 .lut_mask = 64'hCCCDCCCDFFFFFFFF;
defparam \ula|Mux5~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N24
cyclonev_lcell_comb \ula|Mux4~4 (
// Equation(s):
// \ula|Mux4~4_combout  = ( \ula|Add0~127_sumout  & ( \ula|Mux15~0_combout  & ( ((\ula|Mux15~1_combout ) # (\control|aluOp [3])) # (\ula|Mux4~3_combout ) ) ) ) # ( !\ula|Add0~127_sumout  & ( \ula|Mux15~0_combout  & ( (\control|aluOp [3]) # 
// (\ula|Mux4~3_combout ) ) ) ) # ( \ula|Add0~127_sumout  & ( !\ula|Mux15~0_combout  & ( (!\control|aluOp [3] & (((\ula|Mux15~1_combout )) # (\ula|Mux4~3_combout ))) # (\control|aluOp [3] & (((\ula|Mux4~5_combout )))) ) ) ) # ( !\ula|Add0~127_sumout  & ( 
// !\ula|Mux15~0_combout  & ( (!\control|aluOp [3] & (\ula|Mux4~3_combout )) # (\control|aluOp [3] & ((\ula|Mux4~5_combout ))) ) ) )

	.dataa(!\ula|Mux4~3_combout ),
	.datab(!\ula|Mux4~5_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux15~1_combout ),
	.datae(!\ula|Add0~127_sumout ),
	.dataf(!\ula|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~4 .extended_lut = "off";
defparam \ula|Mux4~4 .lut_mask = 64'h535353F35F5F5FFF;
defparam \ula|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N30
cyclonev_lcell_comb \ula|Mux3~10 (
// Equation(s):
// \ula|Mux3~10_combout  = ( \ula|Mux3~9_combout  & ( \control|aluOp [3] & ( (!\ula|LessThan0~63_combout  & (((\ula|Add0~131_sumout  & \ula|Mux2~1_combout )))) # (\ula|LessThan0~63_combout  & (((\ula|Add0~131_sumout  & \ula|Mux2~1_combout )) # 
// (\ula|Mux14~0_combout ))) ) ) ) # ( !\ula|Mux3~9_combout  & ( \control|aluOp [3] ) ) # ( \ula|Mux3~9_combout  & ( !\control|aluOp [3] & ( (\ula|Add0~131_sumout  & \ula|Mux2~1_combout ) ) ) ) # ( !\ula|Mux3~9_combout  & ( !\control|aluOp [3] ) )

	.dataa(!\ula|LessThan0~63_combout ),
	.datab(!\ula|Mux14~0_combout ),
	.datac(!\ula|Add0~131_sumout ),
	.datad(!\ula|Mux2~1_combout ),
	.datae(!\ula|Mux3~9_combout ),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~10 .extended_lut = "off";
defparam \ula|Mux3~10 .lut_mask = 64'hFFFF000FFFFF111F;
defparam \ula|Mux3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N48
cyclonev_lcell_comb \ula|Mux2~8 (
// Equation(s):
// \ula|Mux2~8_combout  = ( \ula|Mux2~7_combout  & ( \ula|Mux14~0_combout  & ( (!\ula|Add0~135_sumout  & (\ula|LessThan0~63_combout  & (\control|aluOp [3]))) # (\ula|Add0~135_sumout  & (((\ula|LessThan0~63_combout  & \control|aluOp [3])) # 
// (\ula|Mux2~1_combout ))) ) ) ) # ( !\ula|Mux2~7_combout  & ( \ula|Mux14~0_combout  ) ) # ( \ula|Mux2~7_combout  & ( !\ula|Mux14~0_combout  & ( (\ula|Add0~135_sumout  & \ula|Mux2~1_combout ) ) ) ) # ( !\ula|Mux2~7_combout  & ( !\ula|Mux14~0_combout  ) )

	.dataa(!\ula|Add0~135_sumout ),
	.datab(!\ula|LessThan0~63_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux2~1_combout ),
	.datae(!\ula|Mux2~7_combout ),
	.dataf(!\ula|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~8 .extended_lut = "off";
defparam \ula|Mux2~8 .lut_mask = 64'hFFFF0055FFFF0357;
defparam \ula|Mux2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N57
cyclonev_lcell_comb \ula|Mux1~7 (
// Equation(s):
// \ula|Mux1~7_combout  = ( \ula|Mux1~0_combout  ) # ( !\ula|Mux1~0_combout  & ( (!\ula|Mux1~6_combout ) # ((\ula|Add0~139_sumout  & \ula|Mux2~1_combout )) ) )

	.dataa(!\ula|Add0~139_sumout ),
	.datab(gnd),
	.datac(!\ula|Mux2~1_combout ),
	.datad(!\ula|Mux1~6_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~7 .extended_lut = "off";
defparam \ula|Mux1~7 .lut_mask = 64'hFF05FF05FFFFFFFF;
defparam \ula|Mux1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N42
cyclonev_lcell_comb \ula|Mux0~8 (
// Equation(s):
// \ula|Mux0~8_combout  = ( \ula|Mux0~7_combout  & ( \ula|Add0~143_sumout  ) ) # ( !\ula|Mux0~7_combout  & ( \ula|Add0~143_sumout  & ( ((!\ula|Mux0~0_combout  & \ula|Mux0~2_combout )) # (\ula|Mux0~1_combout ) ) ) ) # ( \ula|Mux0~7_combout  & ( 
// !\ula|Add0~143_sumout  ) ) # ( !\ula|Mux0~7_combout  & ( !\ula|Add0~143_sumout  & ( (!\ula|Mux0~0_combout  & \ula|Mux0~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ula|Mux0~1_combout ),
	.datac(!\ula|Mux0~0_combout ),
	.datad(!\ula|Mux0~2_combout ),
	.datae(!\ula|Mux0~7_combout ),
	.dataf(!\ula|Add0~143_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~8 .extended_lut = "off";
defparam \ula|Mux0~8 .lut_mask = 64'h00F0FFFF33F3FFFF;
defparam \ula|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N18
cyclonev_lcell_comb \ula|Mux23~5 (
// Equation(s):
// \ula|Mux23~5_combout  = ( \ula|Mux23~3_combout  & ( \control|aluOp [2] & ( (!\control|aluOp [0] & (\ula|LessThan0~63_combout  & !\control|aluOp [1])) ) ) ) # ( !\ula|Mux23~3_combout  & ( \control|aluOp [2] & ( (!\control|aluOp [0] & 
// (\ula|LessThan0~63_combout  & !\control|aluOp [1])) ) ) ) # ( \ula|Mux23~3_combout  & ( !\control|aluOp [2] ) )

	.dataa(gnd),
	.datab(!\control|aluOp [0]),
	.datac(!\ula|LessThan0~63_combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\ula|Mux23~3_combout ),
	.dataf(!\control|aluOp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux23~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux23~5 .extended_lut = "off";
defparam \ula|Mux23~5 .lut_mask = 64'h0000FFFF0C000C00;
defparam \ula|Mux23~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N0
cyclonev_lcell_comb \ula|Equal0~1 (
// Equation(s):
// \ula|Equal0~1_combout  = ( \ula|Mux23~5_combout  & ( (!\control|aluOp [3] & (!\ula|Mux23~2_combout  & !\ula|Mux22~13_combout )) ) ) # ( !\ula|Mux23~5_combout  & ( (!\control|aluOp [3] & (!\ula|Mux23~2_combout  & (!\ula|Mux22~13_combout ))) # 
// (\control|aluOp [3] & (((!\ula|Mux22~15_combout )))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux23~2_combout ),
	.datac(!\ula|Mux22~13_combout ),
	.datad(!\ula|Mux22~15_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux23~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~1 .extended_lut = "off";
defparam \ula|Equal0~1 .lut_mask = 64'hD580D58080808080;
defparam \ula|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N33
cyclonev_lcell_comb \ula|Mux5~12 (
// Equation(s):
// \ula|Mux5~12_combout  = ( \ula|Mux5~10_combout  & ( \control|aluOp [3] & ( (!\ula|Mux14~0_combout ) # (!\ula|LessThan0~63_combout ) ) ) ) # ( \ula|Mux5~10_combout  & ( !\control|aluOp [3] ) )

	.dataa(!\ula|Mux14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ula|LessThan0~63_combout ),
	.datae(!\ula|Mux5~10_combout ),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~12 .extended_lut = "off";
defparam \ula|Mux5~12 .lut_mask = 64'h0000FFFF0000FFAA;
defparam \ula|Mux5~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N48
cyclonev_lcell_comb \ula|Equal0~8 (
// Equation(s):
// \ula|Equal0~8_combout  = ( !\ula|Mux15~8_combout  & ( !\ula|Mux14~6_combout  & ( (\ula|Mux5~12_combout  & (!\ula|Mux2~8_combout  & (!\ula|Mux5~7_combout  & !\ula|Mux13~9_combout ))) ) ) )

	.dataa(!\ula|Mux5~12_combout ),
	.datab(!\ula|Mux2~8_combout ),
	.datac(!\ula|Mux5~7_combout ),
	.datad(!\ula|Mux13~9_combout ),
	.datae(!\ula|Mux15~8_combout ),
	.dataf(!\ula|Mux14~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~8 .extended_lut = "off";
defparam \ula|Equal0~8 .lut_mask = 64'h4000000000000000;
defparam \ula|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N57
cyclonev_lcell_comb \ula|Mux19~5 (
// Equation(s):
// \ula|Mux19~5_combout  = ( \ula|Mux19~3_combout  & ( (!\control|aluOp [2]) # ((\ula|LessThan0~63_combout  & (!\control|aluOp [0] & !\control|aluOp [1]))) ) ) # ( !\ula|Mux19~3_combout  & ( (\ula|LessThan0~63_combout  & (\control|aluOp [2] & 
// (!\control|aluOp [0] & !\control|aluOp [1]))) ) )

	.dataa(!\ula|LessThan0~63_combout ),
	.datab(!\control|aluOp [2]),
	.datac(!\control|aluOp [0]),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\ula|Mux19~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux19~5 .extended_lut = "off";
defparam \ula|Mux19~5 .lut_mask = 64'h10001000DCCCDCCC;
defparam \ula|Mux19~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N39
cyclonev_lcell_comb \ula|Equal0~9 (
// Equation(s):
// \ula|Equal0~9_combout  = ( \ula|Mux19~2_combout  & ( \ula|Mux21~3_combout  & ( (!\ula|Mux19~5_combout  & (\control|aluOp [3] & !\ula|Mux21~5_combout )) ) ) ) # ( !\ula|Mux19~2_combout  & ( \ula|Mux21~3_combout  & ( (!\ula|Mux19~5_combout  & 
// (\control|aluOp [3] & !\ula|Mux21~5_combout )) ) ) ) # ( \ula|Mux19~2_combout  & ( !\ula|Mux21~3_combout  & ( (!\ula|Mux19~5_combout  & (\control|aluOp [3] & !\ula|Mux21~5_combout )) ) ) ) # ( !\ula|Mux19~2_combout  & ( !\ula|Mux21~3_combout  & ( 
// (!\control|aluOp [3]) # ((!\ula|Mux19~5_combout  & !\ula|Mux21~5_combout )) ) ) )

	.dataa(!\ula|Mux19~5_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux21~5_combout ),
	.datad(gnd),
	.datae(!\ula|Mux19~2_combout ),
	.dataf(!\ula|Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~9 .extended_lut = "off";
defparam \ula|Equal0~9 .lut_mask = 64'hECEC202020202020;
defparam \ula|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y10_N36
cyclonev_lcell_comb \ula|Equal0~10 (
// Equation(s):
// \ula|Equal0~10_combout  = ( !\ula|Mux18~3_combout  & ( \ula|Mux18~2_combout  & ( (!\ula|Mux15~0_combout  & (\control|aluOp [3] & !\ula|Mux17~3_combout )) ) ) ) # ( \ula|Mux18~3_combout  & ( !\ula|Mux18~2_combout  & ( (!\control|aluOp [3] & 
// !\ula|Mux17~2_combout ) ) ) ) # ( !\ula|Mux18~3_combout  & ( !\ula|Mux18~2_combout  & ( (!\control|aluOp [3] & (((!\ula|Mux17~2_combout )))) # (\control|aluOp [3] & (!\ula|Mux15~0_combout  & (!\ula|Mux17~3_combout ))) ) ) )

	.dataa(!\ula|Mux15~0_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux17~3_combout ),
	.datad(!\ula|Mux17~2_combout ),
	.datae(!\ula|Mux18~3_combout ),
	.dataf(!\ula|Mux18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~10 .extended_lut = "off";
defparam \ula|Equal0~10 .lut_mask = 64'hEC20CC0020200000;
defparam \ula|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N6
cyclonev_lcell_comb \ula|Equal0~11 (
// Equation(s):
// \ula|Equal0~11_combout  = ( !\ula|Mux20~0_combout  & ( !\ula|Mux0~8_combout  & ( (\ula|Equal0~8_combout  & (!\ula|Mux6~7_combout  & (\ula|Equal0~9_combout  & \ula|Equal0~10_combout ))) ) ) )

	.dataa(!\ula|Equal0~8_combout ),
	.datab(!\ula|Mux6~7_combout ),
	.datac(!\ula|Equal0~9_combout ),
	.datad(!\ula|Equal0~10_combout ),
	.datae(!\ula|Mux20~0_combout ),
	.dataf(!\ula|Mux0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~11 .extended_lut = "off";
defparam \ula|Equal0~11 .lut_mask = 64'h0004000000000000;
defparam \ula|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N21
cyclonev_lcell_comb \ula|Equal0~6 (
// Equation(s):
// \ula|Equal0~6_combout  = ( !\control|aluOp [3] & ( \ula|Mux28~4_combout  & ( (!\ula|Mux28~3_combout  & !\ula|Mux29~3_combout ) ) ) ) # ( \control|aluOp [3] & ( !\ula|Mux28~4_combout  & ( (!\ula|Mux29~4_combout  & !\ula|Mux15~0_combout ) ) ) ) # ( 
// !\control|aluOp [3] & ( !\ula|Mux28~4_combout  & ( (!\ula|Mux28~3_combout  & !\ula|Mux29~3_combout ) ) ) )

	.dataa(!\ula|Mux28~3_combout ),
	.datab(!\ula|Mux29~4_combout ),
	.datac(!\ula|Mux29~3_combout ),
	.datad(!\ula|Mux15~0_combout ),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~6 .extended_lut = "off";
defparam \ula|Equal0~6 .lut_mask = 64'hA0A0CC00A0A00000;
defparam \ula|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N36
cyclonev_lcell_comb \ula|Equal0~7 (
// Equation(s):
// \ula|Equal0~7_combout  = ( !\ula|Mux26~4_combout  & ( !\ula|Mux27~4_combout  & ( (!\ula|Mux30~11_combout  & (!\ula|Mux31~3_combout  & (\ula|Equal0~6_combout  & !\ula|Mux4~4_combout ))) ) ) )

	.dataa(!\ula|Mux30~11_combout ),
	.datab(!\ula|Mux31~3_combout ),
	.datac(!\ula|Equal0~6_combout ),
	.datad(!\ula|Mux4~4_combout ),
	.datae(!\ula|Mux26~4_combout ),
	.dataf(!\ula|Mux27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~7 .extended_lut = "off";
defparam \ula|Equal0~7 .lut_mask = 64'h0800000000000000;
defparam \ula|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y10_N54
cyclonev_lcell_comb \ula|Equal0~0 (
// Equation(s):
// \ula|Equal0~0_combout  = ( !\ula|Mux24~3_combout  & ( \control|aluOp [3] & ( (!\ula|Mux25~3_combout  & !\ula|Mux15~0_combout ) ) ) ) # ( \ula|Mux24~3_combout  & ( !\control|aluOp [3] & ( (!\ula|Mux24~2_combout  & !\ula|Mux25~2_combout ) ) ) ) # ( 
// !\ula|Mux24~3_combout  & ( !\control|aluOp [3] & ( (!\ula|Mux24~2_combout  & !\ula|Mux25~2_combout ) ) ) )

	.dataa(!\ula|Mux24~2_combout ),
	.datab(!\ula|Mux25~3_combout ),
	.datac(!\ula|Mux25~2_combout ),
	.datad(!\ula|Mux15~0_combout ),
	.datae(!\ula|Mux24~3_combout ),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~0 .extended_lut = "off";
defparam \ula|Equal0~0 .lut_mask = 64'hA0A0A0A0CC000000;
defparam \ula|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N6
cyclonev_lcell_comb \ula|Mux1~8 (
// Equation(s):
// \ula|Mux1~8_combout  = ( \ula|Mux11~2_combout  & ( !\control|aluOp [3] & ( (\ula|ShiftRight1~23_combout  & \ula|Mux11~3_combout ) ) ) ) # ( !\ula|Mux11~2_combout  & ( !\control|aluOp [3] & ( (!\ula|Mux11~3_combout  & (((\ula|Mux11~9_combout  & 
// \ula|ShiftRight0~40_combout )))) # (\ula|Mux11~3_combout  & (\ula|ShiftRight1~23_combout )) ) ) )

	.dataa(!\ula|ShiftRight1~23_combout ),
	.datab(!\ula|Mux11~9_combout ),
	.datac(!\ula|Mux11~3_combout ),
	.datad(!\ula|ShiftRight0~40_combout ),
	.datae(!\ula|Mux11~2_combout ),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~8 .extended_lut = "off";
defparam \ula|Mux1~8 .lut_mask = 64'h0535050500000000;
defparam \ula|Mux1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y9_N12
cyclonev_lcell_comb \ula|Mux1~9 (
// Equation(s):
// \ula|Mux1~9_combout  = ( \ula|Mux11~2_combout  & ( \ula|Mux2~0_combout  & ( (!\ula|Mux1~8_combout  & (!\ula|Mux1~2_combout  & !\ula|Mux1~5_combout )) ) ) ) # ( !\ula|Mux11~2_combout  & ( \ula|Mux2~0_combout  & ( (!\ula|Mux1~8_combout  & 
// !\ula|Add0~139_sumout ) ) ) ) # ( \ula|Mux11~2_combout  & ( !\ula|Mux2~0_combout  & ( !\ula|Mux1~8_combout  ) ) ) # ( !\ula|Mux11~2_combout  & ( !\ula|Mux2~0_combout  & ( !\ula|Mux1~8_combout  ) ) )

	.dataa(!\ula|Mux1~8_combout ),
	.datab(!\ula|Mux1~2_combout ),
	.datac(!\ula|Add0~139_sumout ),
	.datad(!\ula|Mux1~5_combout ),
	.datae(!\ula|Mux11~2_combout ),
	.dataf(!\ula|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~9 .extended_lut = "off";
defparam \ula|Mux1~9 .lut_mask = 64'hAAAAAAAAA0A08800;
defparam \ula|Mux1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y10_N48
cyclonev_lcell_comb \ula|Equal0~3 (
// Equation(s):
// \ula|Equal0~3_combout  = ( !\ula|Mux11~11_combout  & ( \ula|LessThan0~63_combout  & ( (\ula|Mux9~5_combout  & (\ula|Mux11~19_combout  & ((!\ula|Mux14~0_combout ) # (!\control|aluOp [3])))) ) ) ) # ( !\ula|Mux11~11_combout  & ( !\ula|LessThan0~63_combout  
// & ( (\ula|Mux9~5_combout  & \ula|Mux11~19_combout ) ) ) )

	.dataa(!\ula|Mux9~5_combout ),
	.datab(!\ula|Mux14~0_combout ),
	.datac(!\ula|Mux11~19_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux11~11_combout ),
	.dataf(!\ula|LessThan0~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~3 .extended_lut = "off";
defparam \ula|Equal0~3 .lut_mask = 64'h0505000005040000;
defparam \ula|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N36
cyclonev_lcell_comb \ula|Equal0~4 (
// Equation(s):
// \ula|Equal0~4_combout  = ( \ula|Mux8~8_combout  & ( \ula|Mux7~6_combout  & ( (!\ula|Mux7~2_combout  & ((!\ula|LessThan0~63_combout ) # ((!\ula|Mux14~0_combout ) # (!\control|aluOp [3])))) ) ) )

	.dataa(!\ula|Mux7~2_combout ),
	.datab(!\ula|LessThan0~63_combout ),
	.datac(!\ula|Mux14~0_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux8~8_combout ),
	.dataf(!\ula|Mux7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~4 .extended_lut = "off";
defparam \ula|Equal0~4 .lut_mask = 64'h000000000000AAA8;
defparam \ula|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N39
cyclonev_lcell_comb \ula|Equal0~2 (
// Equation(s):
// \ula|Equal0~2_combout  = ( \control|aluOp [3] & ( \ula|Mux10~5_combout  & ( (!\ula|Mux12~0_combout  & (\ula|Mux12~8_combout  & ((!\ula|Mux14~0_combout ) # (!\ula|LessThan0~63_combout )))) ) ) ) # ( !\control|aluOp [3] & ( \ula|Mux10~5_combout  & ( 
// (!\ula|Mux12~0_combout  & \ula|Mux12~8_combout ) ) ) )

	.dataa(!\ula|Mux14~0_combout ),
	.datab(!\ula|LessThan0~63_combout ),
	.datac(!\ula|Mux12~0_combout ),
	.datad(!\ula|Mux12~8_combout ),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~2 .extended_lut = "off";
defparam \ula|Equal0~2 .lut_mask = 64'h0000000000F000E0;
defparam \ula|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N24
cyclonev_lcell_comb \ula|Equal0~5 (
// Equation(s):
// \ula|Equal0~5_combout  = ( !\ula|Mux3~10_combout  & ( !\ula|Mux1~0_combout  & ( (\ula|Mux1~9_combout  & (\ula|Equal0~3_combout  & (\ula|Equal0~4_combout  & \ula|Equal0~2_combout ))) ) ) )

	.dataa(!\ula|Mux1~9_combout ),
	.datab(!\ula|Equal0~3_combout ),
	.datac(!\ula|Equal0~4_combout ),
	.datad(!\ula|Equal0~2_combout ),
	.datae(!\ula|Mux3~10_combout ),
	.dataf(!\ula|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~5 .extended_lut = "off";
defparam \ula|Equal0~5 .lut_mask = 64'h0001000000000000;
defparam \ula|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N0
cyclonev_lcell_comb \ula|Equal0~12 (
// Equation(s):
// \ula|Equal0~12_combout  = ( \ula|Equal0~0_combout  & ( \ula|Equal0~5_combout  & ( (\ula|Equal0~1_combout  & (\ula|Equal0~11_combout  & (!\ula|Mux16~0_combout  & \ula|Equal0~7_combout ))) ) ) )

	.dataa(!\ula|Equal0~1_combout ),
	.datab(!\ula|Equal0~11_combout ),
	.datac(!\ula|Mux16~0_combout ),
	.datad(!\ula|Equal0~7_combout ),
	.datae(!\ula|Equal0~0_combout ),
	.dataf(!\ula|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~12 .extended_lut = "off";
defparam \ula|Equal0~12 .lut_mask = 64'h0000000000000010;
defparam \ula|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N39
cyclonev_lcell_comb \regmem|Mux31~10 (
// Equation(s):
// \regmem|Mux31~10_combout  = ( \regmem|Mux31~4_combout  & ( (\intMem|instruction [20]) # (\regmem|Mux31~9_combout ) ) ) # ( !\regmem|Mux31~4_combout  & ( (\regmem|Mux31~9_combout  & !\intMem|instruction [20]) ) )

	.dataa(!\regmem|Mux31~9_combout ),
	.datab(gnd),
	.datac(!\intMem|instruction [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|Mux31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux31~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux31~10 .extended_lut = "off";
defparam \regmem|Mux31~10 .lut_mask = 64'h505050505F5F5F5F;
defparam \regmem|Mux31~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N39
cyclonev_lcell_comb \regmem|Mux30~10 (
// Equation(s):
// \regmem|Mux30~10_combout  = ( \regmem|Mux30~4_combout  & ( (\intMem|instruction [20]) # (\regmem|Mux30~9_combout ) ) ) # ( !\regmem|Mux30~4_combout  & ( (\regmem|Mux30~9_combout  & !\intMem|instruction [20]) ) )

	.dataa(!\regmem|Mux30~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\intMem|instruction [20]),
	.datae(gnd),
	.dataf(!\regmem|Mux30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux30~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux30~10 .extended_lut = "off";
defparam \regmem|Mux30~10 .lut_mask = 64'h5500550055FF55FF;
defparam \regmem|Mux30~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N57
cyclonev_lcell_comb \regmem|Mux29~10 (
// Equation(s):
// \regmem|Mux29~10_combout  = ( \regmem|Mux29~4_combout  & ( (\regmem|Mux29~9_combout ) # (\intMem|instruction [20]) ) ) # ( !\regmem|Mux29~4_combout  & ( (!\intMem|instruction [20] & \regmem|Mux29~9_combout ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(gnd),
	.datac(!\regmem|Mux29~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|Mux29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux29~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux29~10 .extended_lut = "off";
defparam \regmem|Mux29~10 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \regmem|Mux29~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N18
cyclonev_lcell_comb \regmem|Mux28~10 (
// Equation(s):
// \regmem|Mux28~10_combout  = ( \regmem|Mux28~4_combout  & ( \intMem|instruction [20] ) ) # ( \regmem|Mux28~4_combout  & ( !\intMem|instruction [20] & ( \regmem|Mux28~9_combout  ) ) ) # ( !\regmem|Mux28~4_combout  & ( !\intMem|instruction [20] & ( 
// \regmem|Mux28~9_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regmem|Mux28~9_combout ),
	.datad(gnd),
	.datae(!\regmem|Mux28~4_combout ),
	.dataf(!\intMem|instruction [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux28~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux28~10 .extended_lut = "off";
defparam \regmem|Mux28~10 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \regmem|Mux28~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N30
cyclonev_lcell_comb \regmem|Mux27~10 (
// Equation(s):
// \regmem|Mux27~10_combout  = ( \intMem|instruction [20] & ( \regmem|Mux27~4_combout  ) ) # ( !\intMem|instruction [20] & ( \regmem|Mux27~9_combout  ) )

	.dataa(!\regmem|Mux27~9_combout ),
	.datab(gnd),
	.datac(!\regmem|Mux27~4_combout ),
	.datad(gnd),
	.datae(!\intMem|instruction [20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux27~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux27~10 .extended_lut = "off";
defparam \regmem|Mux27~10 .lut_mask = 64'h55550F0F55550F0F;
defparam \regmem|Mux27~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N36
cyclonev_lcell_comb \regmem|Mux26~10 (
// Equation(s):
// \regmem|Mux26~10_combout  = ( \intMem|instruction [20] & ( \regmem|Mux26~4_combout  ) ) # ( !\intMem|instruction [20] & ( \regmem|Mux26~9_combout  ) )

	.dataa(!\regmem|Mux26~4_combout ),
	.datab(gnd),
	.datac(!\regmem|Mux26~9_combout ),
	.datad(gnd),
	.datae(!\intMem|instruction [20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux26~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux26~10 .extended_lut = "off";
defparam \regmem|Mux26~10 .lut_mask = 64'h0F0F55550F0F5555;
defparam \regmem|Mux26~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N0
cyclonev_lcell_comb \regmem|Mux25~10 (
// Equation(s):
// \regmem|Mux25~10_combout  = ( \regmem|Mux25~9_combout  & ( (!\intMem|instruction [20]) # (\regmem|Mux25~4_combout ) ) ) # ( !\regmem|Mux25~9_combout  & ( (\regmem|Mux25~4_combout  & \intMem|instruction [20]) ) )

	.dataa(gnd),
	.datab(!\regmem|Mux25~4_combout ),
	.datac(!\intMem|instruction [20]),
	.datad(gnd),
	.datae(!\regmem|Mux25~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux25~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux25~10 .extended_lut = "off";
defparam \regmem|Mux25~10 .lut_mask = 64'h0303F3F30303F3F3;
defparam \regmem|Mux25~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N21
cyclonev_lcell_comb \regmem|Mux24~10 (
// Equation(s):
// \regmem|Mux24~10_combout  = ( \intMem|instruction [20] & ( \regmem|Mux24~4_combout  ) ) # ( !\intMem|instruction [20] & ( \regmem|Mux24~9_combout  ) )

	.dataa(!\regmem|Mux24~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regmem|Mux24~9_combout ),
	.datae(gnd),
	.dataf(!\intMem|instruction [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux24~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux24~10 .extended_lut = "off";
defparam \regmem|Mux24~10 .lut_mask = 64'h00FF00FF55555555;
defparam \regmem|Mux24~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N9
cyclonev_lcell_comb \regmem|Mux23~10 (
// Equation(s):
// \regmem|Mux23~10_combout  = ( \regmem|Mux23~4_combout  & ( (\regmem|Mux23~9_combout ) # (\intMem|instruction [20]) ) ) # ( !\regmem|Mux23~4_combout  & ( (!\intMem|instruction [20] & \regmem|Mux23~9_combout ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(gnd),
	.datac(!\regmem|Mux23~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux23~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux23~10 .extended_lut = "off";
defparam \regmem|Mux23~10 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \regmem|Mux23~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N33
cyclonev_lcell_comb \regmem|Mux22~10 (
// Equation(s):
// \regmem|Mux22~10_combout  = ( \regmem|Mux22~9_combout  & ( (!\intMem|instruction [20]) # (\regmem|Mux22~4_combout ) ) ) # ( !\regmem|Mux22~9_combout  & ( (\intMem|instruction [20] & \regmem|Mux22~4_combout ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regmem|Mux22~4_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux22~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux22~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux22~10 .extended_lut = "off";
defparam \regmem|Mux22~10 .lut_mask = 64'h00550055AAFFAAFF;
defparam \regmem|Mux22~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N18
cyclonev_lcell_comb \regmem|Mux21~10 (
// Equation(s):
// \regmem|Mux21~10_combout  = ( \intMem|instruction [20] & ( \regmem|Mux21~4_combout  ) ) # ( !\intMem|instruction [20] & ( \regmem|Mux21~9_combout  ) )

	.dataa(gnd),
	.datab(!\regmem|Mux21~4_combout ),
	.datac(!\regmem|Mux21~9_combout ),
	.datad(gnd),
	.datae(!\intMem|instruction [20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux21~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux21~10 .extended_lut = "off";
defparam \regmem|Mux21~10 .lut_mask = 64'h0F0F33330F0F3333;
defparam \regmem|Mux21~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N54
cyclonev_lcell_comb \regmem|Mux20~10 (
// Equation(s):
// \regmem|Mux20~10_combout  = (!\intMem|instruction [20] & ((\regmem|Mux20~9_combout ))) # (\intMem|instruction [20] & (\regmem|Mux20~4_combout ))

	.dataa(!\regmem|Mux20~4_combout ),
	.datab(!\intMem|instruction [20]),
	.datac(!\regmem|Mux20~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux20~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux20~10 .extended_lut = "off";
defparam \regmem|Mux20~10 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \regmem|Mux20~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N0
cyclonev_lcell_comb \regmem|Mux19~10 (
// Equation(s):
// \regmem|Mux19~10_combout  = ( \regmem|Mux19~9_combout  & ( (!\intMem|instruction [20]) # (\regmem|Mux19~4_combout ) ) ) # ( !\regmem|Mux19~9_combout  & ( (\regmem|Mux19~4_combout  & \intMem|instruction [20]) ) )

	.dataa(gnd),
	.datab(!\regmem|Mux19~4_combout ),
	.datac(!\intMem|instruction [20]),
	.datad(gnd),
	.datae(!\regmem|Mux19~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux19~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux19~10 .extended_lut = "off";
defparam \regmem|Mux19~10 .lut_mask = 64'h0303F3F30303F3F3;
defparam \regmem|Mux19~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N39
cyclonev_lcell_comb \regmem|Mux18~10 (
// Equation(s):
// \regmem|Mux18~10_combout  = ( \regmem|Mux18~4_combout  & ( \intMem|instruction [20] ) ) # ( \regmem|Mux18~4_combout  & ( !\intMem|instruction [20] & ( \regmem|Mux18~9_combout  ) ) ) # ( !\regmem|Mux18~4_combout  & ( !\intMem|instruction [20] & ( 
// \regmem|Mux18~9_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regmem|Mux18~9_combout ),
	.datad(gnd),
	.datae(!\regmem|Mux18~4_combout ),
	.dataf(!\intMem|instruction [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux18~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux18~10 .extended_lut = "off";
defparam \regmem|Mux18~10 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \regmem|Mux18~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N18
cyclonev_lcell_comb \regmem|Mux17~10 (
// Equation(s):
// \regmem|Mux17~10_combout  = ( \intMem|instruction [20] & ( \regmem|Mux17~4_combout  ) ) # ( !\intMem|instruction [20] & ( \regmem|Mux17~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regmem|Mux17~4_combout ),
	.datad(!\regmem|Mux17~9_combout ),
	.datae(!\intMem|instruction [20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux17~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux17~10 .extended_lut = "off";
defparam \regmem|Mux17~10 .lut_mask = 64'h00FF0F0F00FF0F0F;
defparam \regmem|Mux17~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N18
cyclonev_lcell_comb \regmem|Mux16~10 (
// Equation(s):
// \regmem|Mux16~10_combout  = (!\intMem|instruction [20] & (\regmem|Mux16~9_combout )) # (\intMem|instruction [20] & ((\regmem|Mux16~4_combout )))

	.dataa(!\regmem|Mux16~9_combout ),
	.datab(!\intMem|instruction [20]),
	.datac(!\regmem|Mux16~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux16~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux16~10 .extended_lut = "off";
defparam \regmem|Mux16~10 .lut_mask = 64'h4747474747474747;
defparam \regmem|Mux16~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N39
cyclonev_lcell_comb \regmem|Mux15~10 (
// Equation(s):
// \regmem|Mux15~10_combout  = ( \regmem|Mux15~9_combout  & ( \regmem|Mux15~4_combout  ) ) # ( !\regmem|Mux15~9_combout  & ( \regmem|Mux15~4_combout  & ( \intMem|instruction [20] ) ) ) # ( \regmem|Mux15~9_combout  & ( !\regmem|Mux15~4_combout  & ( 
// !\intMem|instruction [20] ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regmem|Mux15~9_combout ),
	.dataf(!\regmem|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux15~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux15~10 .extended_lut = "off";
defparam \regmem|Mux15~10 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \regmem|Mux15~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y12_N18
cyclonev_lcell_comb \regmem|Mux14~10 (
// Equation(s):
// \regmem|Mux14~10_combout  = ( \regmem|Mux14~4_combout  & ( (\regmem|Mux14~9_combout ) # (\intMem|instruction [20]) ) ) # ( !\regmem|Mux14~4_combout  & ( (!\intMem|instruction [20] & \regmem|Mux14~9_combout ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(!\regmem|Mux14~9_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux14~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux14~10 .extended_lut = "off";
defparam \regmem|Mux14~10 .lut_mask = 64'h2222222277777777;
defparam \regmem|Mux14~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N12
cyclonev_lcell_comb \regmem|Mux13~10 (
// Equation(s):
// \regmem|Mux13~10_combout  = ( \intMem|instruction [20] & ( \regmem|Mux13~4_combout  ) ) # ( !\intMem|instruction [20] & ( \regmem|Mux13~9_combout  ) )

	.dataa(gnd),
	.datab(!\regmem|Mux13~9_combout ),
	.datac(gnd),
	.datad(!\regmem|Mux13~4_combout ),
	.datae(!\intMem|instruction [20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux13~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux13~10 .extended_lut = "off";
defparam \regmem|Mux13~10 .lut_mask = 64'h333300FF333300FF;
defparam \regmem|Mux13~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N3
cyclonev_lcell_comb \regmem|Mux12~10 (
// Equation(s):
// \regmem|Mux12~10_combout  = ( \regmem|Mux12~4_combout  & ( (\regmem|Mux12~9_combout ) # (\intMem|instruction [20]) ) ) # ( !\regmem|Mux12~4_combout  & ( (!\intMem|instruction [20] & \regmem|Mux12~9_combout ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regmem|Mux12~9_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux12~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux12~10 .extended_lut = "off";
defparam \regmem|Mux12~10 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \regmem|Mux12~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N21
cyclonev_lcell_comb \regmem|Mux11~10 (
// Equation(s):
// \regmem|Mux11~10_combout  = ( \regmem|Mux11~4_combout  & ( (\regmem|Mux11~9_combout ) # (\intMem|instruction [20]) ) ) # ( !\regmem|Mux11~4_combout  & ( (!\intMem|instruction [20] & \regmem|Mux11~9_combout ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regmem|Mux11~9_combout ),
	.datae(!\regmem|Mux11~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux11~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux11~10 .extended_lut = "off";
defparam \regmem|Mux11~10 .lut_mask = 64'h00AA55FF00AA55FF;
defparam \regmem|Mux11~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N42
cyclonev_lcell_comb \regmem|Mux10~10 (
// Equation(s):
// \regmem|Mux10~10_combout  = ( \regmem|Mux10~9_combout  & ( (!\intMem|instruction [20]) # (\regmem|Mux10~4_combout ) ) ) # ( !\regmem|Mux10~9_combout  & ( (\regmem|Mux10~4_combout  & \intMem|instruction [20]) ) )

	.dataa(gnd),
	.datab(!\regmem|Mux10~4_combout ),
	.datac(!\intMem|instruction [20]),
	.datad(gnd),
	.datae(!\regmem|Mux10~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux10~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux10~10 .extended_lut = "off";
defparam \regmem|Mux10~10 .lut_mask = 64'h0303F3F30303F3F3;
defparam \regmem|Mux10~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N39
cyclonev_lcell_comb \regmem|Mux9~10 (
// Equation(s):
// \regmem|Mux9~10_combout  = ( \regmem|Mux9~9_combout  & ( \intMem|instruction [20] & ( \regmem|Mux9~4_combout  ) ) ) # ( !\regmem|Mux9~9_combout  & ( \intMem|instruction [20] & ( \regmem|Mux9~4_combout  ) ) ) # ( \regmem|Mux9~9_combout  & ( 
// !\intMem|instruction [20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regmem|Mux9~4_combout ),
	.datad(gnd),
	.datae(!\regmem|Mux9~9_combout ),
	.dataf(!\intMem|instruction [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux9~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux9~10 .extended_lut = "off";
defparam \regmem|Mux9~10 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \regmem|Mux9~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N3
cyclonev_lcell_comb \regmem|Mux8~10 (
// Equation(s):
// \regmem|Mux8~10_combout  = ( \regmem|Mux8~9_combout  & ( (!\intMem|instruction [20]) # (\regmem|Mux8~4_combout ) ) ) # ( !\regmem|Mux8~9_combout  & ( (\intMem|instruction [20] & \regmem|Mux8~4_combout ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regmem|Mux8~4_combout ),
	.datae(!\regmem|Mux8~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux8~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux8~10 .extended_lut = "off";
defparam \regmem|Mux8~10 .lut_mask = 64'h0055AAFF0055AAFF;
defparam \regmem|Mux8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N42
cyclonev_lcell_comb \regmem|Mux7~10 (
// Equation(s):
// \regmem|Mux7~10_combout  = ( \regmem|Mux7~9_combout  & ( (!\intMem|instruction [20]) # (\regmem|Mux7~4_combout ) ) ) # ( !\regmem|Mux7~9_combout  & ( (\regmem|Mux7~4_combout  & \intMem|instruction [20]) ) )

	.dataa(gnd),
	.datab(!\regmem|Mux7~4_combout ),
	.datac(gnd),
	.datad(!\intMem|instruction [20]),
	.datae(gnd),
	.dataf(!\regmem|Mux7~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux7~10 .extended_lut = "off";
defparam \regmem|Mux7~10 .lut_mask = 64'h00330033FF33FF33;
defparam \regmem|Mux7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N3
cyclonev_lcell_comb \regmem|Mux6~10 (
// Equation(s):
// \regmem|Mux6~10_combout  = ( \regmem|Mux6~4_combout  & ( (\intMem|instruction [20]) # (\regmem|Mux6~9_combout ) ) ) # ( !\regmem|Mux6~4_combout  & ( (\regmem|Mux6~9_combout  & !\intMem|instruction [20]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regmem|Mux6~9_combout ),
	.datad(!\intMem|instruction [20]),
	.datae(gnd),
	.dataf(!\regmem|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux6~10 .extended_lut = "off";
defparam \regmem|Mux6~10 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \regmem|Mux6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N30
cyclonev_lcell_comb \regmem|Mux5~10 (
// Equation(s):
// \regmem|Mux5~10_combout  = ( \regmem|Mux5~4_combout  & ( (\intMem|instruction [20]) # (\regmem|Mux5~9_combout ) ) ) # ( !\regmem|Mux5~4_combout  & ( (\regmem|Mux5~9_combout  & !\intMem|instruction [20]) ) )

	.dataa(gnd),
	.datab(!\regmem|Mux5~9_combout ),
	.datac(!\intMem|instruction [20]),
	.datad(gnd),
	.datae(!\regmem|Mux5~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux5~10 .extended_lut = "off";
defparam \regmem|Mux5~10 .lut_mask = 64'h30303F3F30303F3F;
defparam \regmem|Mux5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N42
cyclonev_lcell_comb \regmem|Mux4~10 (
// Equation(s):
// \regmem|Mux4~10_combout  = (!\intMem|instruction [20] & (\regmem|Mux4~9_combout )) # (\intMem|instruction [20] & ((\regmem|Mux4~4_combout )))

	.dataa(!\intMem|instruction [20]),
	.datab(!\regmem|Mux4~9_combout ),
	.datac(!\regmem|Mux4~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux4~10 .extended_lut = "off";
defparam \regmem|Mux4~10 .lut_mask = 64'h2727272727272727;
defparam \regmem|Mux4~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y12_N30
cyclonev_lcell_comb \regmem|Mux3~10 (
// Equation(s):
// \regmem|Mux3~10_combout  = ( \regmem|Mux3~9_combout  & ( (!\intMem|instruction [20]) # (\regmem|Mux3~4_combout ) ) ) # ( !\regmem|Mux3~9_combout  & ( (\regmem|Mux3~4_combout  & \intMem|instruction [20]) ) )

	.dataa(!\regmem|Mux3~4_combout ),
	.datab(!\intMem|instruction [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|Mux3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux3~10 .extended_lut = "off";
defparam \regmem|Mux3~10 .lut_mask = 64'h11111111DDDDDDDD;
defparam \regmem|Mux3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N12
cyclonev_lcell_comb \regmem|Mux2~10 (
// Equation(s):
// \regmem|Mux2~10_combout  = ( \intMem|instruction [20] & ( \regmem|Mux2~4_combout  ) ) # ( !\intMem|instruction [20] & ( \regmem|Mux2~4_combout  & ( \regmem|Mux2~9_combout  ) ) ) # ( !\intMem|instruction [20] & ( !\regmem|Mux2~4_combout  & ( 
// \regmem|Mux2~9_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regmem|Mux2~9_combout ),
	.datad(gnd),
	.datae(!\intMem|instruction [20]),
	.dataf(!\regmem|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux2~10 .extended_lut = "off";
defparam \regmem|Mux2~10 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \regmem|Mux2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N45
cyclonev_lcell_comb \regmem|Mux1~10 (
// Equation(s):
// \regmem|Mux1~10_combout  = ( \regmem|Mux1~9_combout  & ( (!\intMem|instruction [20]) # (\regmem|Mux1~4_combout ) ) ) # ( !\regmem|Mux1~9_combout  & ( (\intMem|instruction [20] & \regmem|Mux1~4_combout ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(gnd),
	.datac(!\regmem|Mux1~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|Mux1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux1~10 .extended_lut = "off";
defparam \regmem|Mux1~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \regmem|Mux1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N9
cyclonev_lcell_comb \regmem|Mux0~10 (
// Equation(s):
// \regmem|Mux0~10_combout  = ( \regmem|Mux0~9_combout  & ( (!\intMem|instruction [20]) # (\regmem|Mux0~4_combout ) ) ) # ( !\regmem|Mux0~9_combout  & ( (\intMem|instruction [20] & \regmem|Mux0~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction [20]),
	.datad(!\regmem|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\regmem|Mux0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux0~10 .extended_lut = "off";
defparam \regmem|Mux0~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \regmem|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N24
cyclonev_lcell_comb \regmem|Mux38~10 (
// Equation(s):
// \regmem|Mux38~10_combout  = ( \regmem|Mux38~9_combout  & ( \intMem|instruction[25]~DUPLICATE_q  & ( \regmem|Mux38~4_combout  ) ) ) # ( !\regmem|Mux38~9_combout  & ( \intMem|instruction[25]~DUPLICATE_q  & ( \regmem|Mux38~4_combout  ) ) ) # ( 
// \regmem|Mux38~9_combout  & ( !\intMem|instruction[25]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\regmem|Mux38~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regmem|Mux38~9_combout ),
	.dataf(!\intMem|instruction[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux38~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux38~10 .extended_lut = "off";
defparam \regmem|Mux38~10 .lut_mask = 64'h0000FFFF33333333;
defparam \regmem|Mux38~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N15
cyclonev_lcell_comb \regmem|Mux37~10 (
// Equation(s):
// \regmem|Mux37~10_combout  = ( \regmem|Mux37~9_combout  & ( (!\intMem|instruction[25]~DUPLICATE_q ) # (\regmem|Mux37~4_combout ) ) ) # ( !\regmem|Mux37~9_combout  & ( (\intMem|instruction[25]~DUPLICATE_q  & \regmem|Mux37~4_combout ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction[25]~DUPLICATE_q ),
	.datac(!\regmem|Mux37~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|Mux37~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|Mux37~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|Mux37~10 .extended_lut = "off";
defparam \regmem|Mux37~10 .lut_mask = 64'h03030303CFCFCFCF;
defparam \regmem|Mux37~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
