# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Sun Jun 07 12:32:23 2015
# 
# Allegro PCB Router v16-5-13 made 2011/04/23 at 12:17:35
# Running on: windows-rb6td7c, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name D:/OneDrive/工作文件/项目开发/虚拟现实头盔/硬件设计/LCD测试板-改换方案/PCB\lcdpower.dsn
# Batch File Name: pasde.do
# Did File Name: D:/OneDrive/工作文件/项目开发/虚拟现实头盔/硬件设计/LCD测试板-改换方案/PCB/specctra.did
# Current time = Sun Jun 07 12:32:23 2015
# PCB D:/OneDrive/工作文件/项目开发/虚拟现实头盔/硬件设计/LCD测试板-改换方案/PCB
# Master Unit set up as: MIL 10000
# PCB Limits xlo=-100.7870 ylo=-138.5820 xhi=2462.9920 yhi=1636.2200
# Total 6 Images Consolidated.
# Via THC0R60D0R30 z=1, 2 xlo=-11.8110 ylo=-11.8110 xhi= 11.8110 yhi= 11.8110
# 
#    VIA        TOP        BOTTOM   
# 
#    TOP  ------------  THC0R60D0R30
# BOTTOM  THC0R60D0R30  ------------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 31, Images Processed 50, Padstacks Processed 18
# Nets Processed 55, Net Terminals 187
# PCB Area=3596999.515  EIC=14  Area/EIC=256928.537  SMDs=23
# Total Pin Count: 196
# Signal Connections Created 132
# 
# Design Rules --------------------------------------------
# Via Grid 0.0010 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0010 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0010 with offset 0.0000, Width= 8.0000, Clearance= 8.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- D:/OneDrive/工作文件/项目开发/虚拟现实头盔/硬件设计/LCD测试板-改换方案/PCB\lcdpower.dsn
# Nets 55 Connections 132 Unroutes 132
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 58555.6330 Horizontal 31362.2600 Vertical 27193.3730
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 58555.6330 Horizontal 30890.6600 Vertical 27664.9730
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# Loading Do File pasde.do ...
# Loading Do File D:/OneDrive/工作文件/项目开发/虚拟现实头盔/硬件设计/LCD测试板-改换方案/PCB\lcdpower_rules.do ...
# Nets DATA0_PB and DATA0_NB have been defined as a balanced pair.
# Colormap Written to File _notify.std
# Enter command <quit
