{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 27, "design__inferred_latch__count": 0, "design__instance__count": 3478, "design__instance__area": 24205.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 8, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.008256906643509865, "power__switching__total": 0.009898359887301922, "power__leakage__total": 2.725142067561137e-08, "power__total": 0.01815529353916645, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.051664, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.051664, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.28896, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.194884, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.311401, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.194884, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 10, "design__max_fanout_violation__count": 8, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.084871, "clock__skew__worst_setup": -0.06562, "timing__hold__ws": 0.093967, "timing__setup__ws": -7.034293, "timing__hold__tns": 0.0, "timing__setup__tns": -216.247238, "timing__hold__wns": 0.0, "timing__setup__wns": -7.034293, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.105413, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 193, "timing__setup_r2r__ws": -7.034293, "timing__setup_r2r_vio__count": 193, "design__die__bbox": "0.0 0.0 227.13 237.85", "design__core__bbox": "5.52 10.88 221.26 225.76", "design__io": 262, "design__die__area": 54022.9, "design__core__area": 46358.2, "design__instance__count__stdcell": 3478, "design__instance__area__stdcell": 24205.7, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.522145, "design__instance__utilization__stdcell": 0.522145, "floorplan__design__io": 260, "design__io__hpwl": 22560090, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 64252.5, "design__violations": 0, "design__instance__count__setup_buffer": 21, "design__instance__count__hold_buffer": 151, "antenna__violating__nets": 2, "antenna__violating__pins": 2, "route__antenna_violation__count": 2, "route__net": 3025, "route__net__special": 2, "route__drc_errors__iter:1": 1657, "route__wirelength__iter:1": 70987, "route__drc_errors__iter:2": 856, "route__wirelength__iter:2": 70395, "route__drc_errors__iter:3": 758, "route__wirelength__iter:3": 70171, "route__drc_errors__iter:4": 180, "route__wirelength__iter:4": 70154, "route__drc_errors__iter:5": 1, "route__wirelength__iter:5": 70154, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 70153, "route__drc_errors": 0, "route__wirelength": 70153, "route__vias": 18164, "route__vias__singlecut": 18164, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "route__wirelength__max": 729.66, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 8, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.077387, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.077387, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.873524, "timing__setup__ws__corner:nom_ss_100C_1v60": -6.873506, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -207.916275, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -6.873506, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.873524, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 64, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -6.873506, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 64, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 8, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.042732, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.042732, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.096905, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.453227, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.106834, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 4.453227, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 8, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.047731, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.047731, "timing__hold__ws__corner:min_tt_025C_1v80": 0.290259, "timing__setup__ws__corner:min_tt_025C_1v80": 1.271333, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.309479, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 1.271333, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 4, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 8, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.073577, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.073577, "timing__hold__ws__corner:min_ss_100C_1v60": 0.871495, "timing__setup__ws__corner:min_ss_100C_1v60": -6.730929, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -200.416229, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -6.730929, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.871495, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 64, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -6.730929, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 64, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 8, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.03725, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.03725, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.097523, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.504176, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.105413, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 4.504176, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 8, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.06562, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.06562, "timing__hold__ws__corner:max_tt_025C_1v80": 0.284749, "timing__setup__ws__corner:max_tt_025C_1v80": 1.118686, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.314079, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 1.118686, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 8, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.084871, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.084871, "timing__hold__ws__corner:max_ss_100C_1v60": 0.878242, "timing__setup__ws__corner:max_ss_100C_1v60": -7.034293, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -216.247238, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -7.034293, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.878242, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 65, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -7.034293, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 65, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 8, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.05533, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.05533, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.093967, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.397439, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.108849, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 4.397439, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79564, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000930795, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00435694, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0044795, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000922814, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0044795, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000931, "ir__drop__worst": 0.00436, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}