//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_10335184921262312942_kernel0

.visible .entry Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_10335184921262312942_kernel0(
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_10335184921262312942_kernel0_param_0,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_10335184921262312942_kernel0_param_1,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_10335184921262312942_kernel0_param_2,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_10335184921262312942_kernel0_param_3,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_10335184921262312942_kernel0_param_4,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_10335184921262312942_kernel0_param_5,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_10335184921262312942_kernel0_param_6
)
{
	.reg .pred 	%p<23>;
	.reg .f32 	%f<11>;
	.reg .b32 	%r<103>;
	.reg .b64 	%rd<35>;


	ld.param.u64 	%rd4, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_10335184921262312942_kernel0_param_0];
	ld.param.u64 	%rd5, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_10335184921262312942_kernel0_param_1];
	ld.param.u64 	%rd6, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_10335184921262312942_kernel0_param_2];
	ld.param.u64 	%rd8, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_10335184921262312942_kernel0_param_3];
	ld.param.u64 	%rd9, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_10335184921262312942_kernel0_param_4];
	ld.param.u64 	%rd10, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_10335184921262312942_kernel0_param_5];
	ld.param.u64 	%rd7, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_10335184921262312942_kernel0_param_6];
	cvta.to.global.u64 	%rd1, %rd8;
	cvta.to.global.u64 	%rd2, %rd9;
	cvta.to.global.u64 	%rd3, %rd10;
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 16;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_21;
	bra.uni 	BB0_1;

BB0_21:
	setp.gt.s32	%p22, %r2, 31;
	@%p22 bra 	BB0_23;

	shr.s32 	%r90, %r1, 31;
	shr.u32 	%r91, %r90, 28;
	add.s32 	%r92, %r1, %r91;
	and.b32  	%r93, %r92, 33554416;
	sub.s32 	%r94, %r1, %r93;
	shl.b32 	%r95, %r94, 7;
	shr.s32 	%r96, %r2, 31;
	shr.u32 	%r97, %r96, 27;
	add.s32 	%r98, %r2, %r97;
	and.b32  	%r99, %r98, 1073741792;
	sub.s32 	%r100, %r2, %r99;
	shl.b32 	%r101, %r100, 2;
	add.s32 	%r102, %r101, %r95;
	cvta.to.global.u64 	%rd32, %rd4;
	mul.wide.s32 	%rd33, %r102, 4;
	add.s64 	%rd34, %rd32, %rd33;
	mov.f32 	%f10, 0f00000000;
	st.global.v4.f32 	[%rd34], {%f10, %f10, %f10, %f10};
	bra.uni 	BB0_23;

BB0_1:
	setp.lt.s32	%p2, %r1, 32;
	@%p2 bra 	BB0_19;
	bra.uni 	BB0_2;

BB0_19:
	setp.gt.s32	%p21, %r2, 31;
	@%p21 bra 	BB0_23;

	add.s32 	%r76, %r1, -16;
	shr.s32 	%r77, %r76, 31;
	shr.u32 	%r78, %r77, 28;
	add.s32 	%r79, %r76, %r78;
	and.b32  	%r80, %r79, 33554416;
	sub.s32 	%r81, %r76, %r80;
	shl.b32 	%r82, %r81, 7;
	shr.s32 	%r83, %r2, 31;
	shr.u32 	%r84, %r83, 27;
	add.s32 	%r85, %r2, %r84;
	and.b32  	%r86, %r85, 1073741792;
	sub.s32 	%r87, %r2, %r86;
	shl.b32 	%r88, %r87, 2;
	add.s32 	%r89, %r88, %r82;
	cvta.to.global.u64 	%rd29, %rd5;
	mul.wide.s32 	%rd30, %r89, 4;
	add.s64 	%rd31, %rd29, %rd30;
	mov.f32 	%f9, 0f00000000;
	st.global.v4.f32 	[%rd31], {%f9, %f9, %f9, %f9};
	bra.uni 	BB0_23;

BB0_2:
	setp.lt.s32	%p3, %r1, 48;
	@%p3 bra 	BB0_17;
	bra.uni 	BB0_3;

BB0_17:
	setp.gt.s32	%p20, %r2, 31;
	@%p20 bra 	BB0_23;

	add.s32 	%r62, %r1, -32;
	shr.s32 	%r63, %r62, 31;
	shr.u32 	%r64, %r63, 28;
	add.s32 	%r65, %r62, %r64;
	and.b32  	%r66, %r65, 33554416;
	sub.s32 	%r67, %r62, %r66;
	shl.b32 	%r68, %r67, 7;
	shr.s32 	%r69, %r2, 31;
	shr.u32 	%r70, %r69, 27;
	add.s32 	%r71, %r2, %r70;
	and.b32  	%r72, %r71, 1073741792;
	sub.s32 	%r73, %r2, %r72;
	shl.b32 	%r74, %r73, 2;
	add.s32 	%r75, %r74, %r68;
	cvta.to.global.u64 	%rd26, %rd6;
	mul.wide.s32 	%rd27, %r75, 4;
	add.s64 	%rd28, %rd26, %rd27;
	mov.f32 	%f8, 0f00000000;
	st.global.v4.f32 	[%rd28], {%f8, %f8, %f8, %f8};
	bra.uni 	BB0_23;

BB0_3:
	setp.lt.s32	%p4, %r1, 53;
	@%p4 bra 	BB0_14;
	bra.uni 	BB0_4;

BB0_14:
	setp.gt.s32	%p16, %r2, 229;
	@%p16 bra 	BB0_23;

	add.s32 	%r48, %r1, -48;
	mul.hi.s32 	%r49, %r48, 1717986919;
	shr.u32 	%r50, %r49, 31;
	shr.s32 	%r51, %r49, 1;
	add.s32 	%r52, %r51, %r50;
	mul.lo.s32 	%r53, %r52, 5;
	sub.s32 	%r54, %r48, %r53;
	shr.s32 	%r55, %r2, 31;
	shr.u32 	%r56, %r55, 24;
	add.s32 	%r57, %r2, %r56;
	and.b32  	%r58, %r57, 1073741568;
	sub.s32 	%r59, %r2, %r58;
	shl.b32 	%r5, %r59, 2;
	mad.lo.s32 	%r60, %r54, 920, %r5;
	mul.wide.s32 	%rd22, %r60, 4;
	add.s64 	%rd23, %rd1, %rd22;
	mov.f32 	%f6, 0f00000000;
	st.global.v4.f32 	[%rd23], {%f6, %f6, %f6, %f6};
	setp.gt.s32	%p17, %r2, 1;
	setp.ne.s32	%p18, %r1, 48;
	or.pred  	%p19, %p18, %p17;
	@%p19 bra 	BB0_23;

	add.s32 	%r61, %r5, 4600;
	mul.wide.s32 	%rd24, %r61, 4;
	add.s64 	%rd25, %rd1, %rd24;
	st.global.v4.f32 	[%rd25], {%f6, %f6, %f6, %f6};
	bra.uni 	BB0_23;

BB0_4:
	setp.lt.s32	%p5, %r1, 58;
	@%p5 bra 	BB0_11;
	bra.uni 	BB0_5;

BB0_11:
	setp.gt.s32	%p12, %r2, 229;
	@%p12 bra 	BB0_23;

	add.s32 	%r34, %r1, -53;
	mul.hi.s32 	%r35, %r34, 1717986919;
	shr.u32 	%r36, %r35, 31;
	shr.s32 	%r37, %r35, 1;
	add.s32 	%r38, %r37, %r36;
	mul.lo.s32 	%r39, %r38, 5;
	sub.s32 	%r40, %r34, %r39;
	shr.s32 	%r41, %r2, 31;
	shr.u32 	%r42, %r41, 24;
	add.s32 	%r43, %r2, %r42;
	and.b32  	%r44, %r43, 1073741568;
	sub.s32 	%r45, %r2, %r44;
	shl.b32 	%r4, %r45, 2;
	mad.lo.s32 	%r46, %r40, 920, %r4;
	mul.wide.s32 	%rd18, %r46, 4;
	add.s64 	%rd19, %rd2, %rd18;
	mov.f32 	%f4, 0f00000000;
	st.global.v4.f32 	[%rd19], {%f4, %f4, %f4, %f4};
	setp.gt.s32	%p13, %r2, 1;
	setp.ne.s32	%p14, %r1, 53;
	or.pred  	%p15, %p14, %p13;
	@%p15 bra 	BB0_23;

	add.s32 	%r47, %r4, 4600;
	mul.wide.s32 	%rd20, %r47, 4;
	add.s64 	%rd21, %rd2, %rd20;
	st.global.v4.f32 	[%rd21], {%f4, %f4, %f4, %f4};
	bra.uni 	BB0_23;

BB0_5:
	setp.lt.s32	%p6, %r1, 63;
	@%p6 bra 	BB0_8;
	bra.uni 	BB0_6;

BB0_8:
	setp.gt.s32	%p8, %r2, 229;
	@%p8 bra 	BB0_23;

	add.s32 	%r20, %r1, -58;
	mul.hi.s32 	%r21, %r20, 1717986919;
	shr.u32 	%r22, %r21, 31;
	shr.s32 	%r23, %r21, 1;
	add.s32 	%r24, %r23, %r22;
	mul.lo.s32 	%r25, %r24, 5;
	sub.s32 	%r26, %r20, %r25;
	shr.s32 	%r27, %r2, 31;
	shr.u32 	%r28, %r27, 24;
	add.s32 	%r29, %r2, %r28;
	and.b32  	%r30, %r29, 1073741568;
	sub.s32 	%r31, %r2, %r30;
	shl.b32 	%r3, %r31, 2;
	mad.lo.s32 	%r32, %r26, 920, %r3;
	mul.wide.s32 	%rd14, %r32, 4;
	add.s64 	%rd15, %rd3, %rd14;
	mov.f32 	%f2, 0f00000000;
	st.global.v4.f32 	[%rd15], {%f2, %f2, %f2, %f2};
	setp.gt.s32	%p9, %r2, 1;
	setp.ne.s32	%p10, %r1, 58;
	or.pred  	%p11, %p10, %p9;
	@%p11 bra 	BB0_23;

	add.s32 	%r33, %r3, 4600;
	mul.wide.s32 	%rd16, %r33, 4;
	add.s64 	%rd17, %rd3, %rd16;
	st.global.v4.f32 	[%rd17], {%f2, %f2, %f2, %f2};
	bra.uni 	BB0_23;

BB0_6:
	setp.gt.s32	%p7, %r2, 31;
	@%p7 bra 	BB0_23;

	add.s32 	%r6, %r1, -63;
	shr.s32 	%r7, %r6, 31;
	shr.u32 	%r8, %r7, 30;
	add.s32 	%r9, %r6, %r8;
	and.b32  	%r10, %r9, 33554428;
	sub.s32 	%r11, %r6, %r10;
	shl.b32 	%r12, %r11, 7;
	shr.s32 	%r13, %r2, 31;
	shr.u32 	%r14, %r13, 27;
	add.s32 	%r15, %r2, %r14;
	and.b32  	%r16, %r15, 1073741792;
	sub.s32 	%r17, %r2, %r16;
	shl.b32 	%r18, %r17, 2;
	add.s32 	%r19, %r18, %r12;
	cvta.to.global.u64 	%rd11, %rd7;
	mul.wide.s32 	%rd12, %r19, 4;
	add.s64 	%rd13, %rd11, %rd12;
	mov.f32 	%f1, 0f00000000;
	st.global.v4.f32 	[%rd13], {%f1, %f1, %f1, %f1};

BB0_23:
	ret;
}


