<h3 id=x170><a href=PreExecution_IR.html#x170>x170</a> = InputArguments()</h3>
<text><strong>SrcCtx</strong>: Spatial.scala:52:17<br></text>
<text><strong>Type</strong>: Array[Text]<br></text>
<text><strong>Aliases</strong>: 0016: x0<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x171>x171</a>, <a href=PreExecution_IR.html#x173>x173</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x170>x170</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x171><a href=PreExecution_IR.html#x171>x171</a> = ArrayApply(coll=<a href=PreExecution_IR.html#x170>x170</a>,i=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:11:25<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0016: x1<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x172>x172</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x171>x171</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x172><a href=PreExecution_IR.html#x172>x172</a> = TextToFix(t=<a href=PreExecution_IR.html#x171>x171</a>,f=FixFmt(s=TRUE,i=_32,f=_0))</h3>
<text><strong>Name</strong>: n_runtime<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:11:31<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x2<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x178>x178</a>, <a href=PreExecution_IR.html#x187>x187</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x172>x172</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x173><a href=PreExecution_IR.html#x173>x173</a> = ArrayApply(coll=<a href=PreExecution_IR.html#x170>x170</a>,i=1)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:12:25<br></text>
<text><strong>Type</strong>: Text<br></text>
<text><strong>Aliases</strong>: 0016: x3<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x174>x174</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x173>x173</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x174><a href=PreExecution_IR.html#x174>x174</a> = TextToFlt(t=<a href=PreExecution_IR.html#x173>x173</a>,fm=FltFmt(m=_24,e=_8))</h3>
<text><strong>Name</strong>: dynRange<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:12:31<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x4<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x189>x189</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x174>x174</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x175><a href=PreExecution_IR.html#x175>x175</a> = ArrayFromSeq(seq=[2.718281745910644531250, 1.648721218109130859375, 1.2840254306793212890625, 1.1331484317779541015625, 1.06449449062347412109375, 1.03174340724945068359375, 1.01574766635894775390625, 1.00784313678741455078125, 1.00391387939453125, 1.0019550323486328125, 1.000977039337158203125, 1.00048840045928955078125, 1.000244140625, 1.0001220703125, 1.00006103515625, 1.000030517578125])</h3>
<text><strong>Name</strong>: expTable<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:21:42<br></text>
<text><strong>Type</strong>: Array[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x5<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x184>x184</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x175>x175</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x176><a href=PreExecution_IR.html#x176>x176</a> = ArrayFromSeq(seq=[1, 0.5, 0.25, 0.125, 0.0625, 0.03125, 0.015625, 0.0078125, 0.00390625, 0.001953125, 0.0009765625, 0.00048828125, 0.000244140625, 0.0001220703125, 0.00006103515625, 0.000030517578125])</h3>
<text><strong>Name</strong>: twoNegTable<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:24:42<br></text>
<text><strong>Type</strong>: Array[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x6<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x185>x185</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x176>x176</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x177><a href=PreExecution_IR.html#x177>x177</a> = ArgInNew(init=0)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:19:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x50<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x178>x178</a>, <a href=PreExecution_IR.html#x179>x179</a>, <a href=PreExecution_IR.html#x196>x196</a>, <a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x177>x177</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x179>x179</a>, <a href=PreExecution_IR.html#x196>x196</a>, <a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x178>x178</a>]<br></text>
<h3 id=x178><a href=PreExecution_IR.html#x178>x178</a> = SetReg(mem=<a href=PreExecution_IR.html#x177>x177</a>,data=<a href=PreExecution_IR.html#x172>x172</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:21:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x51<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x177}, writes={x177})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x178>x178</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x178>x178</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x179><a href=PreExecution_IR.html#x179>x179</a> = RegRead(mem=<a href=PreExecution_IR.html#x177>x177</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x52<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x180>x180</a>, <a href=PreExecution_IR.html#x181>x181</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x177})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x179>x179</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x179>x179</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x179>x179</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x180><a href=PreExecution_IR.html#x180>x180</a> = DRAMHostNew(dims=[<a href=PreExecution_IR.html#x179>x179</a>],zero=0.0)</h3>
<text><strong>Name</strong>: inDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:27:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x7<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x201>x201</a>, <a href=PreExecution_IR.html#x203>x203</a>, <a href=PreExecution_IR.html#x208>x208</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x180>x180</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x179>x179</a>]<br></text>
<h3 id=x181><a href=PreExecution_IR.html#x181>x181</a> = DRAMHostNew(dims=[<a href=PreExecution_IR.html#x179>x179</a>],zero=0.0)</h3>
<text><strong>Name</strong>: outDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:28:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x8<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x288>x288</a>, <a href=PreExecution_IR.html#x290>x290</a>, <a href=PreExecution_IR.html#x307>x307</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x181>x181</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x179>x179</a>]<br></text>
<h3 id=x182><a href=PreExecution_IR.html#x182>x182</a> = DRAMHostNew(dims=[16],zero=0.0)</h3>
<text><strong>Name</strong>: constDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:29:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x9<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x184>x184</a>, <a href=PreExecution_IR.html#x231>x231</a>, <a href=PreExecution_IR.html#x233>x233</a>, <a href=PreExecution_IR.html#x236>x236</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x182>x182</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x183><a href=PreExecution_IR.html#x183>x183</a> = DRAMHostNew(dims=[16],zero=0.0)</h3>
<text><strong>Name</strong>: twoNegDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:30:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x10<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x185>x185</a>, <a href=PreExecution_IR.html#x245>x245</a>, <a href=PreExecution_IR.html#x247>x247</a>, <a href=PreExecution_IR.html#x250>x250</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x183>x183</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x184><a href=PreExecution_IR.html#x184>x184</a> = SetMem(dram=<a href=PreExecution_IR.html#x182>x182</a>,data=<a href=PreExecution_IR.html#x175>x175</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:33:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x11<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x182}, writes={x182})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x184>x184</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x185><a href=PreExecution_IR.html#x185>x185</a> = SetMem(dram=<a href=PreExecution_IR.html#x183>x183</a>,data=<a href=PreExecution_IR.html#x176>x176</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:34:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x12<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x183}, writes={x183})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x185>x185</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x186><a href=PreExecution_IR.html#x186>x186</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: Accel_n<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:37:24<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x13<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x187>x187</a>, <a href=PreExecution_IR.html#x258>x258</a>, <a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x186>x186</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x258>x258</a>, <a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x187>x187</a>]<br></text>
<h3 id=x187><a href=PreExecution_IR.html#x187>x187</a> = SetReg(mem=<a href=PreExecution_IR.html#x186>x186</a>,data=<a href=PreExecution_IR.html#x172>x172</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:38:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x14<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x186}, writes={x186})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x187>x187</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x187>x187</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x188><a href=PreExecution_IR.html#x188>x188</a> = ArgInNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:19:28<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x53<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x189>x189</a>, <a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x188>x188</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x189>x189</a>]<br></text>
<h3 id=x189><a href=PreExecution_IR.html#x189>x189</a> = SetReg(mem=<a href=PreExecution_IR.html#x188>x188</a>,data=<a href=PreExecution_IR.html#x174>x174</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:21:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x54<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x188}, writes={x188})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x189>x189</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x189>x189</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x312><a href=PreExecution_IR.html#x312>x312</a> = AccelScope(block=Block(Const(())))</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:41:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x49<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, simple=true, reads={x181,x180,x177,x188,x186,x183,x182}, writes={x181})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x258>x258</a>, <a href=PreExecution_IR.html#x217>x217</a>, <a href=PreExecution_IR.html#x270>x270</a>, <a href=PreExecution_IR.html#x224>x224</a>, <a href=PreExecution_IR.html#x302>x302</a>, <a href=PreExecution_IR.html#x221>x221</a>, <a href=PreExecution_IR.html#x283>x283</a>, <a href=PreExecution_IR.html#x253>x253</a>, <a href=PreExecution_IR.html#x267>x267</a>, <a href=PreExecution_IR.html#x196>x196</a>, <a href=PreExecution_IR.html#x239>x239</a>, <a href=PreExecution_IR.html#x211>x211</a>, <a href=PreExecution_IR.html#x179>x179</a>, <a href=PreExecution_IR.html#x308>x308</a>, <a href=PreExecution_IR.html#x271>x271</a>, <a href=PreExecution_IR.html#x299>x299</a>, <a href=PreExecution_IR.html#x295>x295</a>, <a href=PreExecution_IR.html#x261>x261</a>, <a href=PreExecution_IR.html#x272>x272</a>, <a href=PreExecution_IR.html#x262>x262</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x186>x186</a>]<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x258><a href=PreExecution_IR.html#x258>x258</a> = RegRead(mem=<a href=PreExecution_IR.html#x186>x186</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:55:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x164, 0014: x22<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x259>x259</a>, <a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x186})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x258>x258</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x258>x258</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x258>x258</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x258>x258</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x258>x258</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x267><a href=PreExecution_IR.html#x267>x267</a> = RegRead(mem=<a href=PreExecution_IR.html#x186>x186</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x165, 0014: x35<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x268>x268</a>, <a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x186})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x267>x267</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x267>x267</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x267>x267</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<h3 id=x190><a href=PreExecution_IR.html#x190>x190</a> = SRAMNew(dims=[400000],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: buf<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:43:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x15<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x270>x270</a>, <a href=PreExecution_IR.html#x275>x275</a>, <a href=PreExecution_IR.html#x312>x312</a>, <a href=PreExecution_IR.html#x261>x261</a>, <a href=PreExecution_IR.html#x225>x225</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x190>x190</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x261>x261</a>, <a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x225>x225</a>, <a href=PreExecution_IR.html#x275>x275</a>]<br></text>
<h3 id=x191><a href=PreExecution_IR.html#x191>x191</a> = SRAMNew(dims=[16],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: Ktable<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:44:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x16<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x240>x240</a>, <a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x191>x191</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x240>x240</a>]<br></text>
<h3 id=x192><a href=PreExecution_IR.html#x192>x192</a> = SRAMNew(dims=[16],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: twoNegSram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:45:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x17<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x254>x254</a>, <a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x192>x192</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x254>x254</a>]<br></text>
<h3 id=x228><a href=PreExecution_IR.html#x228>x228</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>Name</strong>: DenseTransfer<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x94<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x180,x177,x190}, writes={x190})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x228>x228</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x217>x217</a>, <a href=PreExecution_IR.html#x224>x224</a>, <a href=PreExecution_IR.html#x221>x221</a>, <a href=PreExecution_IR.html#x196>x196</a>, <a href=PreExecution_IR.html#x211>x211</a>, <a href=PreExecution_IR.html#x179>x179</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>LoweredTransfer</strong>: DenseLoad()<br></text>
<text><strong>LoweredTransferSize</strong>: (<a href=PreExecution_IR.html#x52>x52</a>,1,32)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ReadDRAMs</strong>: [<a href=PreExecution_IR.html#x180>x180</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Streaming()<br></text>
<text><strong>StreamPrimitive</strong>: true<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x193><a href=PreExecution_IR.html#x193>x193</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x56<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x204>x204</a>, <a href=PreExecution_IR.html#x208>x208</a>, <a href=PreExecution_IR.html#x228>x228</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x193>x193</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x204>x204</a>]<br></text>
<h3 id=x194><a href=PreExecution_IR.html#x194>x194</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x57<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x206>x206</a>, <a href=PreExecution_IR.html#x211>x211</a>, <a href=PreExecution_IR.html#x228>x228</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x194>x194</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 7<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x211>x211</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x206>x206</a>]<br></text>
<h3 id=x195><a href=PreExecution_IR.html#x195>x195</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x58<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x208>x208</a>, <a href=PreExecution_IR.html#x224>x224</a>, <a href=PreExecution_IR.html#x228>x228</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x195>x195</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 8<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x224>x224</a>]<br></text>
<h3 id=x207><a href=PreExecution_IR.html#x207>x207</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x69<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x228>x228</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x177,x180,x193,x194}, writes={x193,x194})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x207>x207</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x196>x196</a>, <a href=PreExecution_IR.html#x179>x179</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 9<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x177>x177</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x50>x50</a>]<br></text>
<text><strong>UserScheduleDirective</strong>: Sequenced()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x193>x193</a>, <a href=PreExecution_IR.html#x194>x194</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x196><a href=PreExecution_IR.html#x196>x196</a> = RegRead(mem=<a href=PreExecution_IR.html#x177>x177</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x162, 0014: x52<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x197>x197</a>, <a href=PreExecution_IR.html#x205>x205</a>, <a href=PreExecution_IR.html#x207>x207</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x177})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x196>x196</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 10<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x197><a href=PreExecution_IR.html#x197>x197</a> = FixAdd(a=<a href=PreExecution_IR.html#x196>x196</a>,b=15)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x59<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x198>x198</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x197>x197</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 11<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x198><a href=PreExecution_IR.html#x198>x198</a> = FixDivSRA(a=<a href=PreExecution_IR.html#x197>x197</a>,b=4)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x60<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x199>x199</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x198>x198</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 12<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
<h3 id=x199><a href=PreExecution_IR.html#x199>x199</a> = FixSLA(a=<a href=PreExecution_IR.html#x198>x198</a>,b=4)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x61<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x200>x200</a>, <a href=PreExecution_IR.html#x205>x205</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x199>x199</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 13<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
<h3 id=x200><a href=PreExecution_IR.html#x200>x200</a> = FixSLA(a=<a href=PreExecution_IR.html#x199>x199</a>,b=2)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x62<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x202>x202</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x200>x200</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 14<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
<h3 id=x201><a href=PreExecution_IR.html#x201>x201</a> = DRAMAddress(dram=<a href=PreExecution_IR.html#x180>x180</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_64,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x63<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x202>x202</a>, <a href=PreExecution_IR.html#x207>x207</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x180})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x201>x201</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x179>x179</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 15<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x202><a href=PreExecution_IR.html#x202>x202</a> = SimpleStruct(elems=[(offset,<a href=PreExecution_IR.html#x201>x201</a>), (size,<a href=PreExecution_IR.html#x200>x200</a>), (isLoad,true)])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: BurstCmd<br></text>
<text><strong>Aliases</strong>: 0016: x64<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x204>x204</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x202>x202</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x179>x179</a>, <a href=PreExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 16<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 1.6<br></text>
<h3 id=x203><a href=PreExecution_IR.html#x203>x203</a> = DRAMIsAlloc(dram=<a href=PreExecution_IR.html#x180>x180</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x65<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x204>x204</a>, <a href=PreExecution_IR.html#x207>x207</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x180})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x203>x203</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x179>x179</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 17<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x204><a href=PreExecution_IR.html#x204>x204</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x193>x193</a>,data=<a href=PreExecution_IR.html#x202>x202</a>,ens=[<a href=PreExecution_IR.html#x203>x203</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x66<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x207>x207</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x193}, writes={x193})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x204>x204</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x204>x204</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x179>x179</a>, <a href=PreExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 18<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.6<br></text>
<h3 id=x205><a href=PreExecution_IR.html#x205>x205</a> = SimpleStruct(elems=[(size,<a href=PreExecution_IR.html#x199>x199</a>), (start,0), (end,<a href=PreExecution_IR.html#x196>x196</a>)])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0016: x67<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x206>x206</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x205>x205</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 19<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
<h3 id=x206><a href=PreExecution_IR.html#x206>x206</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x194>x194</a>,data=<a href=PreExecution_IR.html#x205>x205</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x68<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x207>x207</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x194}, writes={x194})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x206>x206</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x206>x206</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x196>x196</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 20<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x207>x207</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x208><a href=PreExecution_IR.html#x208>x208</a> = FringeDenseLoad(dram=<a href=PreExecution_IR.html#x180>x180</a>,cmdStream=<a href=PreExecution_IR.html#x193>x193</a>,dataStream=<a href=PreExecution_IR.html#x195>x195</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x70<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x228>x228</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x180,x193,x195}, writes={x195})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x208>x208</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x179>x179</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 21<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), stage=0, block=0)<br></text>
<h3 id=x227><a href=PreExecution_IR.html#x227>x227</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x93<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x228>x228</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x194,x190,x195}, writes={x194,x190,x195})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x227>x227</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x217>x217</a>, <a href=PreExecution_IR.html#x211>x211</a>, <a href=PreExecution_IR.html#x221>x221</a>, <a href=PreExecution_IR.html#x224>x224</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 22<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x210>x210</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x228>x228</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x209><a href=PreExecution_IR.html#x209>x209</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x72<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x213>x213</a>, <a href=PreExecution_IR.html#x221>x221</a>, <a href=PreExecution_IR.html#x227>x227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x209>x209</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 23<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x221>x221</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x213>x213</a>]<br></text>
<h3 id=x210><a href=PreExecution_IR.html#x210>x210</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x73<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x215>x215</a>, <a href=PreExecution_IR.html#x217>x217</a>, <a href=PreExecution_IR.html#x227>x227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x210>x210</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 24<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x217>x217</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x215>x215</a>]<br></text>
<h3 id=x216><a href=PreExecution_IR.html#x216>x216</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x81<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x227>x227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x194,x209,x210}, writes={x194,x209,x210})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x216>x216</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x211>x211</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x194>x194</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x209>x209</a>, <a href=PreExecution_IR.html#x210>x210</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x211><a href=PreExecution_IR.html#x211>x211</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x194>x194</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0016: x74<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x212>x212</a>, <a href=PreExecution_IR.html#x214>x214</a>, <a href=PreExecution_IR.html#x216>x216</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x194}, writes={x194})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x211>x211</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x211>x211</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x211>x211</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 26<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x212><a href=PreExecution_IR.html#x212>x212</a> = FieldApply(struct=<a href=PreExecution_IR.html#x211>x211</a>,field=end)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x77<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x213>x213</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x212>x212</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x211>x211</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 27<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x213><a href=PreExecution_IR.html#x213>x213</a> = RegWrite(mem=<a href=PreExecution_IR.html#x209>x209</a>,data=<a href=PreExecution_IR.html#x212>x212</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x78<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x216>x216</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x209}, writes={x209})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x213>x213</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x213>x213</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x211>x211</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 28<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x214><a href=PreExecution_IR.html#x214>x214</a> = FieldApply(struct=<a href=PreExecution_IR.html#x211>x211</a>,field=size)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x79<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x215>x215</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x214>x214</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x211>x211</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 29<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x215><a href=PreExecution_IR.html#x215>x215</a> = RegWrite(mem=<a href=PreExecution_IR.html#x210>x210</a>,data=<a href=PreExecution_IR.html#x214>x214</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x80<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x216>x216</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x210}, writes={x210})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x215>x215</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x215>x215</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x211>x211</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 30<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x217><a href=PreExecution_IR.html#x217>x217</a> = RegRead(mem=<a href=PreExecution_IR.html#x210>x210</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x163, 0014: x82<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x218>x218</a>, <a href=PreExecution_IR.html#x227>x227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x210})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x217>x217</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x214>x214</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x214>x214</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x217>x217</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x217>x217</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x218><a href=PreExecution_IR.html#x218>x218</a> = CounterNew(start=0,end=<a href=PreExecution_IR.html#x217>x217</a>,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x83<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x219>x219</a>, <a href=PreExecution_IR.html#x227>x227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x218>x218</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x217>x217</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x226>x226</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PreExecution_IR.html#b84>b84</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=-1, block=-1)<br></text>
<h3 id=x219><a href=PreExecution_IR.html#x219>x219</a> = CounterChainNew(counters=[<a href=PreExecution_IR.html#x218>x218</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0016: x85<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x226>x226</a>, <a href=PreExecution_IR.html#x227>x227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x219>x219</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x217>x217</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x226>x226</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 33<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=-1, block=-1)<br></text>
<h3 id=x226><a href=PreExecution_IR.html#x226>x226</a> = OpForeach(ens=[],cchain=<a href=PreExecution_IR.html#x219>x219</a>,block=Block(Const(())),iters=[<a href=PreExecution_IR.html#b84>b84</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x92<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x227>x227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x209,x195,x190}, writes={x195,x190})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x226>x226</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x221>x221</a>, <a href=PreExecution_IR.html#x224>x224</a>, <a href=PreExecution_IR.html#x217>x217</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 34<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x209>x209</a>, <a href=PreExecution_IR.html#x195>x195</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x227>x227</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x73>x73</a>]<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x190>x190</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b84><a href=PreExecution_IR.html#b84>b84</a></h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x222>x222</a>, <a href=PreExecution_IR.html#x220>x220</a>, <a href=PreExecution_IR.html#x91>x91</a>, <a href=PreExecution_IR.html#x86>x86</a>, <a href=PreExecution_IR.html#x88>x88</a>, <a href=PreExecution_IR.html#x225>x225</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PreExecution_IR.html#b84>b84</a>:1},c=0,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PreExecution_IR.html#x218>x218</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x220><a href=PreExecution_IR.html#x220>x220</a> = FixLeq(a=0,b=<a href=PreExecution_IR.html#b84>b84</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x86<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x223>x223</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x220>x220</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 35<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x221><a href=PreExecution_IR.html#x221>x221</a> = RegRead(mem=<a href=PreExecution_IR.html#x209>x209</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x87<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x222>x222</a>, <a href=PreExecution_IR.html#x226>x226</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x209})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x221>x221</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x221>x221</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x221>x221</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x222><a href=PreExecution_IR.html#x222>x222</a> = FixLst(a=<a href=PreExecution_IR.html#b84>b84</a>,b=<a href=PreExecution_IR.html#x221>x221</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x88<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x223>x223</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x222>x222</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x221>x221</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 37<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x223><a href=PreExecution_IR.html#x223>x223</a> = And(a=<a href=PreExecution_IR.html#x220>x220</a>,b=<a href=PreExecution_IR.html#x222>x222</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x89<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x225>x225</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x223>x223</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x221>x221</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 38<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.4<br></text>
<h3 id=x224><a href=PreExecution_IR.html#x224>x224</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x195>x195</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x90<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x225>x225</a>, <a href=PreExecution_IR.html#x226>x226</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x195}, writes={x195})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x224>x224</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b84>b84</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b84>b84</a>:[<a href=PreExecution_IR.html#b84>b84</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b84>b84</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x224>x224</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x224>x224</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 39<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x225><a href=PreExecution_IR.html#x225>x225</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x190>x190</a>,data=<a href=PreExecution_IR.html#x224>x224</a>,addr=[<a href=PreExecution_IR.html#b84>b84</a>],ens=[<a href=PreExecution_IR.html#x223>x223</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:49:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x91<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x226>x226</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x190}, writes={x190})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x225>x225</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b84>b84</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b84>b84</a>:[<a href=PreExecution_IR.html#b84>b84</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b84>b84</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x225>x225</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x224>x224</a>, <a href=PreExecution_IR.html#x221>x221</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 40<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x226>x226</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x242><a href=PreExecution_IR.html#x242>x242</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>Name</strong>: DenseTransfer<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x109<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x182,x191}, writes={x191})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x242>x242</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x239>x239</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x241>x241</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>LoweredTransfer</strong>: DenseLoad()<br></text>
<text><strong>LoweredTransferSize</strong>: (16,1,32)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 41<br></text>
<text><strong>ReadDRAMs</strong>: [<a href=PreExecution_IR.html#x182>x182</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Streaming()<br></text>
<text><strong>StreamPrimitive</strong>: true<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x229><a href=PreExecution_IR.html#x229>x229</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x95<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x234>x234</a>, <a href=PreExecution_IR.html#x236>x236</a>, <a href=PreExecution_IR.html#x242>x242</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x229>x229</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: true<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 42<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x234>x234</a>]<br></text>
<h3 id=x230><a href=PreExecution_IR.html#x230>x230</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x96<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x236>x236</a>, <a href=PreExecution_IR.html#x239>x239</a>, <a href=PreExecution_IR.html#x242>x242</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x230>x230</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 43<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x239>x239</a>]<br></text>
<h3 id=x235><a href=PreExecution_IR.html#x235>x235</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>Name</strong>: AlignedLoadCommand<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x101<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x242>x242</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x182,x229}, writes={x229})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x235>x235</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 44<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Sequenced()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x229>x229</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x231><a href=PreExecution_IR.html#x231>x231</a> = DRAMAddress(dram=<a href=PreExecution_IR.html#x182>x182</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: Fix[TRUE,_64,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x97<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x232>x232</a>, <a href=PreExecution_IR.html#x235>x235</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x182})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x231>x231</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 45<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x232><a href=PreExecution_IR.html#x232>x232</a> = SimpleStruct(elems=[(offset,<a href=PreExecution_IR.html#x231>x231</a>), (size,64), (isLoad,true)])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: BurstCmd<br></text>
<text><strong>Aliases</strong>: 0016: x98<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x234>x234</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x232>x232</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 46<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x233><a href=PreExecution_IR.html#x233>x233</a> = DRAMIsAlloc(dram=<a href=PreExecution_IR.html#x182>x182</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x99<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x234>x234</a>, <a href=PreExecution_IR.html#x235>x235</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x182})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x233>x233</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 47<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x234><a href=PreExecution_IR.html#x234>x234</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x229>x229</a>,data=<a href=PreExecution_IR.html#x232>x232</a>,ens=[<a href=PreExecution_IR.html#x233>x233</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x100<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x235>x235</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x229}, writes={x229})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x234>x234</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x234>x234</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 48<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x236><a href=PreExecution_IR.html#x236>x236</a> = FringeDenseLoad(dram=<a href=PreExecution_IR.html#x182>x182</a>,cmdStream=<a href=PreExecution_IR.html#x229>x229</a>,dataStream=<a href=PreExecution_IR.html#x230>x230</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x102<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x242>x242</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x182,x229,x230}, writes={x230})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x236>x236</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 49<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), stage=0, block=0)<br></text>
<h3 id=x237><a href=PreExecution_IR.html#x237>x237</a> = CounterNew(start=0,end=16,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x103<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x238>x238</a>, <a href=PreExecution_IR.html#x242>x242</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x237>x237</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x241>x241</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PreExecution_IR.html#b104>b104</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x241>x241</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 50<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x241>x241</a>), stage=-1, block=-1)<br></text>
<h3 id=x238><a href=PreExecution_IR.html#x238>x238</a> = CounterChainNew(counters=[<a href=PreExecution_IR.html#x237>x237</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0016: x105<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x241>x241</a>, <a href=PreExecution_IR.html#x242>x242</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x238>x238</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x241>x241</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x241>x241</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 51<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x241>x241</a>), stage=-1, block=-1)<br></text>
<h3 id=x241><a href=PreExecution_IR.html#x241>x241</a> = OpForeach(ens=[],cchain=<a href=PreExecution_IR.html#x238>x238</a>,block=Block(Const(())),iters=[<a href=PreExecution_IR.html#b104>b104</a>],stopWhen=None)</h3>
<text><strong>Name</strong>: AlignedLoadWrite<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x108<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x242>x242</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x230,x191}, writes={x230,x191})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x241>x241</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x239>x239</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 52<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x230>x230</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x242>x242</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x191>x191</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b104><a href=PreExecution_IR.html#b104>b104</a></h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x107>x107</a>, <a href=PreExecution_IR.html#x240>x240</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PreExecution_IR.html#b104>b104</a>:1},c=0,tp=GEQ_ZERO()), SparseConstraint(cols={<a href=PreExecution_IR.html#b104>b104</a>:-1},c=15,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x241>x241</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PreExecution_IR.html#x237>x237</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x241>x241</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x239><a href=PreExecution_IR.html#x239>x239</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x230>x230</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x106<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x240>x240</a>, <a href=PreExecution_IR.html#x241>x241</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x230}, writes={x230})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x239>x239</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b104>b104</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b104>b104</a>:[<a href=PreExecution_IR.html#b104>b104</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b104>b104</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x239>x239</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b104>b104</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x239>x239</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x241>x241</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x241>x241</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 53<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x241>x241</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x240><a href=PreExecution_IR.html#x240>x240</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x191>x191</a>,data=<a href=PreExecution_IR.html#x239>x239</a>,addr=[<a href=PreExecution_IR.html#b104>b104</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:50:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x107<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x241>x241</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x191}, writes={x191})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x240>x240</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b104>b104</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b104>b104</a>:[<a href=PreExecution_IR.html#b104>b104</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b104>b104</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x240>x240</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b104>b104</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x239>x239</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x241>x241</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x241>x241</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 54<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x241>x241</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x256><a href=PreExecution_IR.html#x256>x256</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>Name</strong>: DenseTransfer<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x124<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x183,x192}, writes={x192})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x253>x253</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x249>x249</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x255>x255</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>LoweredTransfer</strong>: DenseLoad()<br></text>
<text><strong>LoweredTransferSize</strong>: (16,1,32)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 55<br></text>
<text><strong>ReadDRAMs</strong>: [<a href=PreExecution_IR.html#x183>x183</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Streaming()<br></text>
<text><strong>StreamPrimitive</strong>: true<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x243><a href=PreExecution_IR.html#x243>x243</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x110<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x248>x248</a>, <a href=PreExecution_IR.html#x250>x250</a>, <a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x243>x243</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: true<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 56<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x248>x248</a>]<br></text>
<h3 id=x244><a href=PreExecution_IR.html#x244>x244</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x111<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x250>x250</a>, <a href=PreExecution_IR.html#x253>x253</a>, <a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x244>x244</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x253>x253</a>]<br></text>
<h3 id=x249><a href=PreExecution_IR.html#x249>x249</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>Name</strong>: AlignedLoadCommand<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x116<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x183,x243}, writes={x243})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x249>x249</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 58<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Sequenced()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x243>x243</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x245><a href=PreExecution_IR.html#x245>x245</a> = DRAMAddress(dram=<a href=PreExecution_IR.html#x183>x183</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: Fix[TRUE,_64,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x112<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x246>x246</a>, <a href=PreExecution_IR.html#x249>x249</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x183})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x245>x245</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x249>x249</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x249>x249</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 59<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x249>x249</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x246><a href=PreExecution_IR.html#x246>x246</a> = SimpleStruct(elems=[(offset,<a href=PreExecution_IR.html#x245>x245</a>), (size,64), (isLoad,true)])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: BurstCmd<br></text>
<text><strong>Aliases</strong>: 0016: x113<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x248>x248</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x246>x246</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x249>x249</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x249>x249</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 60<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x249>x249</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x247><a href=PreExecution_IR.html#x247>x247</a> = DRAMIsAlloc(dram=<a href=PreExecution_IR.html#x183>x183</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x114<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x248>x248</a>, <a href=PreExecution_IR.html#x249>x249</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x183})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x247>x247</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x249>x249</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x249>x249</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 61<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x249>x249</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x248><a href=PreExecution_IR.html#x248>x248</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x243>x243</a>,data=<a href=PreExecution_IR.html#x246>x246</a>,ens=[<a href=PreExecution_IR.html#x247>x247</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x115<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x249>x249</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x243}, writes={x243})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x248>x248</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x248>x248</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x249>x249</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x249>x249</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 62<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x249>x249</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x250><a href=PreExecution_IR.html#x250>x250</a> = FringeDenseLoad(dram=<a href=PreExecution_IR.html#x183>x183</a>,cmdStream=<a href=PreExecution_IR.html#x243>x243</a>,dataStream=<a href=PreExecution_IR.html#x244>x244</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x117<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x183,x243,x244}, writes={x244})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x250>x250</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<h3 id=x251><a href=PreExecution_IR.html#x251>x251</a> = CounterNew(start=0,end=16,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x118<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x252>x252</a>, <a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x251>x251</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x255>x255</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PreExecution_IR.html#b119>b119</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x255>x255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 64<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x255>x255</a>), stage=-1, block=-1)<br></text>
<h3 id=x252><a href=PreExecution_IR.html#x252>x252</a> = CounterChainNew(counters=[<a href=PreExecution_IR.html#x251>x251</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0016: x120<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x255>x255</a>, <a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x252>x252</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x255>x255</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x255>x255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 65<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x255>x255</a>), stage=-1, block=-1)<br></text>
<h3 id=x255><a href=PreExecution_IR.html#x255>x255</a> = OpForeach(ens=[],cchain=<a href=PreExecution_IR.html#x252>x252</a>,block=Block(Const(())),iters=[<a href=PreExecution_IR.html#b119>b119</a>],stopWhen=None)</h3>
<text><strong>Name</strong>: AlignedLoadWrite<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x123<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x244,x192}, writes={x244,x192})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x255>x255</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x253>x253</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 66<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x244>x244</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x192>x192</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b119><a href=PreExecution_IR.html#b119>b119</a></h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x122>x122</a>, <a href=PreExecution_IR.html#x254>x254</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PreExecution_IR.html#b119>b119</a>:1},c=0,tp=GEQ_ZERO()), SparseConstraint(cols={<a href=PreExecution_IR.html#b119>b119</a>:-1},c=15,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x255>x255</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PreExecution_IR.html#x251>x251</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x255>x255</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x253><a href=PreExecution_IR.html#x253>x253</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x244>x244</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x121<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x254>x254</a>, <a href=PreExecution_IR.html#x255>x255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x244}, writes={x244})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x253>x253</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b119>b119</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b119>b119</a>:[<a href=PreExecution_IR.html#b119>b119</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b119>b119</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x253>x253</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b119>b119</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x253>x253</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x255>x255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x255>x255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 67<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x255>x255</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x254><a href=PreExecution_IR.html#x254>x254</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x192>x192</a>,data=<a href=PreExecution_IR.html#x253>x253</a>,addr=[<a href=PreExecution_IR.html#b119>b119</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:51:18<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x122<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x255>x255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x192}, writes={x192})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x254>x254</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b119>b119</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b119>b119</a>:[<a href=PreExecution_IR.html#b119>b119</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b119>b119</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x254>x254</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b119>b119</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x253>x253</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x255>x255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x255>x255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x255>x255</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x257><a href=PreExecution_IR.html#x257>x257</a> = RegNew(init=0.0)</h3>
<text><strong>Name</strong>: maxReg<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:54:30<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x21<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x265>x265</a>, <a href=PreExecution_IR.html#x271>x271</a>, <a href=PreExecution_IR.html#x312>x312</a>, <a href=PreExecution_IR.html#x266>x266</a>, <a href=PreExecution_IR.html#x262>x262</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x257>x257</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 69<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>IterDiff</strong>: 1<br></text>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x262>x262</a>, <a href=PreExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x265>x265</a>]<br></text>
<h3 id=x259><a href=PreExecution_IR.html#x259>x259</a> = CounterNew(start=0,end=<a href=PreExecution_IR.html#x258>x258</a>,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:55:24<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x23<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x260>x260</a>, <a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x259>x259</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x258>x258</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x266>x266</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PreExecution_IR.html#b27>b27</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 70<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=-1, block=-1)<br></text>
<h3 id=x260><a href=PreExecution_IR.html#x260>x260</a> = CounterChainNew(counters=[<a href=PreExecution_IR.html#x259>x259</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:55:55<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0016: x24<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x266>x266</a>, <a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x260>x260</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x258>x258</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x266>x266</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 71<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=-1, block=-1)<br></text>
<h3 id=x266><a href=PreExecution_IR.html#x266>x266</a> = OpReduce(ens=[],cchain=<a href=PreExecution_IR.html#x260>x260</a>,accum=<a href=PreExecution_IR.html#x257>x257</a>,map=Block(x261),load=Lambda1(input=<a href=PreExecution_IR.html#x257>x257</a>),reduce=Lambda2(inputA=<a href=PreExecution_IR.html#b25>b25</a>,inputB=<a href=PreExecution_IR.html#b26>b26</a>),store=Lambda2(inputA=<a href=PreExecution_IR.html#x257>x257</a>,inputB=<a href=PreExecution_IR.html#x264>x264</a>),ident=None,fold=None,iters=[<a href=PreExecution_IR.html#b27>b27</a>],stopWhen=None,A=Flt[_24,_8])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:55:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x33<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x190,x257}, writes={x257})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x266>x266</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x261>x261</a>, <a href=PreExecution_IR.html#x258>x258</a>, <a href=PreExecution_IR.html#x262>x262</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 77<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x190>x190</a>, <a href=PreExecution_IR.html#x257>x257</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x13>x13</a>]<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x257>x257</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b25><a href=PreExecution_IR.html#b25>b25</a></h3>
<text><strong>Name</strong>: a<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:55:55<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x30>x30</a>, <a href=PreExecution_IR.html#x31>x31</a>, <a href=PreExecution_IR.html#x263>x263</a>, <a href=PreExecution_IR.html#x264>x264</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), block=-1)<br></text>
<h3 id=b27><a href=PreExecution_IR.html#b27>b27</a></h3>
<text><strong>Name</strong>: i<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:55:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x28>x28</a>, <a href=PreExecution_IR.html#x261>x261</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PreExecution_IR.html#b27>b27</a>:1},c=0,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PreExecution_IR.html#x259>x259</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=1)<br></text>
<h3 id=b26><a href=PreExecution_IR.html#b26>b26</a></h3>
<text><strong>Name</strong>: b<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:55:55<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x30>x30</a>, <a href=PreExecution_IR.html#x31>x31</a>, <a href=PreExecution_IR.html#x263>x263</a>, <a href=PreExecution_IR.html#x264>x264</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), block=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x261><a href=PreExecution_IR.html#x261>x261</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x190>x190</a>,addr=[<a href=PreExecution_IR.html#b27>b27</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:55:49<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x28<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x266>x266</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x190})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x261>x261</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b27>b27</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b27>b27</a>:[<a href=PreExecution_IR.html#b27>b27</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b27>b27</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x261>x261</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b27>b27</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x261>x261</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 78<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[2]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 1</h2>
<h3 id=x262><a href=PreExecution_IR.html#x262>x262</a> = RegRead(mem=<a href=PreExecution_IR.html#x257>x257</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:55:55<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x29<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x266>x266</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x257})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x262>x262</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x262>x262</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x262>x262</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), block=1)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=1)<br></text>
<text><strong>ProgramOrder</strong>: 79<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=1, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>IterDiff</strong>: 1<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 2</h2>
<h3 id=x263><a href=PreExecution_IR.html#x263>x263</a> = FltLst(a=<a href=PreExecution_IR.html#b26>b26</a>,b=<a href=PreExecution_IR.html#b25>b25</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:55:73<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x30<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x264>x264</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), block=2)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=1)<br></text>
<text><strong>ProgramOrder</strong>: 80<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=1, block=1)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x264><a href=PreExecution_IR.html#x264>x264</a> = Mux(s=<a href=PreExecution_IR.html#x263>x263</a>,a=<a href=PreExecution_IR.html#b25>b25</a>,b=<a href=PreExecution_IR.html#b26>b26</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:55:70<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x31<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x265>x265</a>, <a href=PreExecution_IR.html#x266>x266</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x264>x264</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), block=2)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=1)<br></text>
<text><strong>ProgramOrder</strong>: 81<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=1, block=1)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 3</h2>
<h3 id=x265><a href=PreExecution_IR.html#x265>x265</a> = RegWrite(mem=<a href=PreExecution_IR.html#x257>x257</a>,data=<a href=PreExecution_IR.html#x264>x264</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:55:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x32<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x266>x266</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x257}, writes={x257})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x265>x265</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x265>x265</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), block=3)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=1)<br></text>
<text><strong>ProgramOrder</strong>: 82<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x266>x266</a>), stage=1, block=2)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x268><a href=PreExecution_IR.html#x268>x268</a> = CounterNew(start=0,end=<a href=PreExecution_IR.html#x267>x267</a>,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:23<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x36<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x269>x269</a>, <a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x268>x268</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x276>x276</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PreExecution_IR.html#b37>b37</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 83<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1, block=-1)<br></text>
<h3 id=x269><a href=PreExecution_IR.html#x269>x269</a> = CounterChainNew(counters=[<a href=PreExecution_IR.html#x268>x268</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:29<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0016: x38<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x276>x276</a>, <a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x269>x269</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x276>x276</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 84<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1, block=-1)<br></text>
<h3 id=x276><a href=PreExecution_IR.html#x276>x276</a> = OpForeach(ens=[],cchain=<a href=PreExecution_IR.html#x269>x269</a>,block=Block(Const(())),iters=[<a href=PreExecution_IR.html#b37>b37</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:29<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x43<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x190,x257,x188}, writes={x190})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x267>x267</a>, <a href=PreExecution_IR.html#x270>x270</a>, <a href=PreExecution_IR.html#x271>x271</a>, <a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 85<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x190>x190</a>, <a href=PreExecution_IR.html#x257>x257</a>, <a href=PreExecution_IR.html#x188>x188</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x53>x53</a>, <a href=PreExecution_IR.html#x13>x13</a>, <a href=PreExecution_IR.html#x21>x21</a>]<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x190>x190</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b37><a href=PreExecution_IR.html#b37>b37</a></h3>
<text><strong>Name</strong>: i<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:29<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x39>x39</a>, <a href=PreExecution_IR.html#x42>x42</a>, <a href=PreExecution_IR.html#x270>x270</a>, <a href=PreExecution_IR.html#x275>x275</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PreExecution_IR.html#b37>b37</a>:1},c=0,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PreExecution_IR.html#x268>x268</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x270><a href=PreExecution_IR.html#x270>x270</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x190>x190</a>,addr=[<a href=PreExecution_IR.html#b37>b37</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:52<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x39<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x274>x274</a>, <a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x190})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b37>b37</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b37>b37</a>:[<a href=PreExecution_IR.html#b37>b37</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b37>b37</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x270>x270</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b37>b37</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 86<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 8.0<br></text>
<h3 id=x271><a href=PreExecution_IR.html#x271>x271</a> = RegRead(mem=<a href=PreExecution_IR.html#x257>x257</a>)</h3>
<text><strong>Name</strong>: mx<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:56:23<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x166, 0014: x34<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x273>x273</a>, <a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x257})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x271>x271</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 87<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x272><a href=PreExecution_IR.html#x272>x272</a> = RegRead(mem=<a href=PreExecution_IR.html#x188>x188</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x167, 0014: x55<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x273>x273</a>, <a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x188})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x272>x272</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 88<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x273><a href=PreExecution_IR.html#x273>x273</a> = FltSub(a=<a href=PreExecution_IR.html#x271>x271</a>,b=<a href=PreExecution_IR.html#x272>x272</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:60<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x40<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x274>x274</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x271>x271</a>, <a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 89<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x274><a href=PreExecution_IR.html#x274>x274</a> = FltMax(a=<a href=PreExecution_IR.html#x270>x270</a>,b=<a href=PreExecution_IR.html#x273>x273</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:48<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x41<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x275>x275</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x274>x274</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x270>x270</a>, <a href=PreExecution_IR.html#x271>x271</a>, <a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 90<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>FullDelay</strong>: 12.0<br></text>
<h3 id=x275><a href=PreExecution_IR.html#x275>x275</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x190>x190</a>,data=<a href=PreExecution_IR.html#x274>x274</a>,addr=[<a href=PreExecution_IR.html#b37>b37</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:43<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x42<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x190}, writes={x190})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x275>x275</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b37>b37</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b37>b37</a>:[<a href=PreExecution_IR.html#b37>b37</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b37>b37</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x275>x275</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b37>b37</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x270>x270</a>, <a href=PreExecution_IR.html#x271>x271</a>, <a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 91<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 12.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x277><a href=PreExecution_IR.html#x277>x277</a> = SRAMNew(dims=[400000],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: outSram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:62:32<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x44<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x302>x302</a>, <a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x277>x277</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 92<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x302>x302</a>]<br></text>
<h3 id=x311><a href=PreExecution_IR.html#x311>x311</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>Name</strong>: DenseTransfer<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x160<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x181,x177,x277}, writes={x181})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x302>x302</a>, <a href=PreExecution_IR.html#x283>x283</a>, <a href=PreExecution_IR.html#x179>x179</a>, <a href=PreExecution_IR.html#x308>x308</a>, <a href=PreExecution_IR.html#x299>x299</a>, <a href=PreExecution_IR.html#x295>x295</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x310>x310</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), block=0)<br></text>
<text><strong>LoweredTransfer</strong>: DenseStore()<br></text>
<text><strong>LoweredTransferSize</strong>: (<a href=PreExecution_IR.html#x52>x52</a>,1,32)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 93<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x312>x312</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Streaming()<br></text>
<text><strong>StreamPrimitive</strong>: true<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x278><a href=PreExecution_IR.html#x278>x278</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x125<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x291>x291</a>, <a href=PreExecution_IR.html#x307>x307</a>, <a href=PreExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x278>x278</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 94<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x291>x291</a>]<br></text>
<h3 id=x279><a href=PreExecution_IR.html#x279>x279</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0016: x126<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x304>x304</a>, <a href=PreExecution_IR.html#x307>x307</a>, <a href=PreExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x279>x279</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 95<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x304>x304</a>]<br></text>
<h3 id=x280><a href=PreExecution_IR.html#x280>x280</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x127<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x307>x307</a>, <a href=PreExecution_IR.html#x308>x308</a>, <a href=PreExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x280>x280</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 96<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x308>x308</a>]<br></text>
<h3 id=x310><a href=PreExecution_IR.html#x310>x310</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x159<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x311>x311</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x277,x181,x278,x177,x280,x279}, writes={x278,x279,x280,x181})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x310>x310</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x302>x302</a>, <a href=PreExecution_IR.html#x283>x283</a>, <a href=PreExecution_IR.html#x179>x179</a>, <a href=PreExecution_IR.html#x308>x308</a>, <a href=PreExecution_IR.html#x299>x299</a>, <a href=PreExecution_IR.html#x295>x295</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x309>x309</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 97<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x311>x311</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenDRAMs</strong>: [<a href=PreExecution_IR.html#x181>x181</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x306><a href=PreExecution_IR.html#x306>x306</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x155<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x310>x310</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x277,x181,x278,x177,x279}, writes={x278,x279})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x306>x306</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x302>x302</a>, <a href=PreExecution_IR.html#x283>x283</a>, <a href=PreExecution_IR.html#x179>x179</a>, <a href=PreExecution_IR.html#x299>x299</a>, <a href=PreExecution_IR.html#x295>x295</a>]<br></text>
<text><strong>Children</strong>: [Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1), Ctrl(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1)]<br></text>
<text><strong>ControlLevel</strong>: Outer()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x310>x310</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x310>x310</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 98<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x282>x282</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x310>x310</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x281><a href=PreExecution_IR.html#x281>x281</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x129<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x292>x292</a>, <a href=PreExecution_IR.html#x299>x299</a>, <a href=PreExecution_IR.html#x306>x306</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x281>x281</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 99<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x299>x299</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x292>x292</a>]<br></text>
<h3 id=x282><a href=PreExecution_IR.html#x282>x282</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x130<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x293>x293</a>, <a href=PreExecution_IR.html#x295>x295</a>, <a href=PreExecution_IR.html#x306>x306</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x282>x282</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 100<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x295>x295</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x293>x293</a>]<br></text>
<h3 id=x294><a href=PreExecution_IR.html#x294>x294</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x142<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x306>x306</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x181,x281,x278,x177,x282}, writes={x278,x281,x282})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x179>x179</a>, <a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 101<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x177>x177</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x50>x50</a>]<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x278>x278</a>, <a href=PreExecution_IR.html#x281>x281</a>, <a href=PreExecution_IR.html#x282>x282</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x283><a href=PreExecution_IR.html#x283>x283</a> = RegRead(mem=<a href=PreExecution_IR.html#x177>x177</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x168, 0014: x52<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x284>x284</a>, <a href=PreExecution_IR.html#x292>x292</a>, <a href=PreExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x177})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x283>x283</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 102<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x284><a href=PreExecution_IR.html#x284>x284</a> = FixAdd(a=<a href=PreExecution_IR.html#x283>x283</a>,b=15)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x131<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x285>x285</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x284>x284</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 103<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x285><a href=PreExecution_IR.html#x285>x285</a> = FixDivSRA(a=<a href=PreExecution_IR.html#x284>x284</a>,b=4)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x132<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x286>x286</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x285>x285</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 104<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
<h3 id=x286><a href=PreExecution_IR.html#x286>x286</a> = FixSLA(a=<a href=PreExecution_IR.html#x285>x285</a>,b=4)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x133<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x287>x287</a>, <a href=PreExecution_IR.html#x293>x293</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x286>x286</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 105<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
<h3 id=x287><a href=PreExecution_IR.html#x287>x287</a> = FixSLA(a=<a href=PreExecution_IR.html#x286>x286</a>,b=2)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x134<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x289>x289</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x287>x287</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 106<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
<h3 id=x288><a href=PreExecution_IR.html#x288>x288</a> = DRAMAddress(dram=<a href=PreExecution_IR.html#x181>x181</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_64,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x135<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x289>x289</a>, <a href=PreExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x181})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x288>x288</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x179>x179</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 107<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x289><a href=PreExecution_IR.html#x289>x289</a> = SimpleStruct(elems=[(offset,<a href=PreExecution_IR.html#x288>x288</a>), (size,<a href=PreExecution_IR.html#x287>x287</a>), (isLoad,false)])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: BurstCmd<br></text>
<text><strong>Aliases</strong>: 0016: x136<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x291>x291</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x289>x289</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x179>x179</a>, <a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 108<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 1.6<br></text>
<h3 id=x290><a href=PreExecution_IR.html#x290>x290</a> = DRAMIsAlloc(dram=<a href=PreExecution_IR.html#x181>x181</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x137<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x291>x291</a>, <a href=PreExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x181})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x290>x290</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x179>x179</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 109<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x291><a href=PreExecution_IR.html#x291>x291</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x278>x278</a>,data=<a href=PreExecution_IR.html#x289>x289</a>,ens=[<a href=PreExecution_IR.html#x290>x290</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x138<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x278}, writes={x278})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x291>x291</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x291>x291</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x179>x179</a>, <a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 110<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.6<br></text>
<h3 id=x292><a href=PreExecution_IR.html#x292>x292</a> = RegWrite(mem=<a href=PreExecution_IR.html#x281>x281</a>,data=<a href=PreExecution_IR.html#x283>x283</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x140<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x281}, writes={x281})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x292>x292</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x292>x292</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 111<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x293><a href=PreExecution_IR.html#x293>x293</a> = RegWrite(mem=<a href=PreExecution_IR.html#x282>x282</a>,data=<a href=PreExecution_IR.html#x286>x286</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x141<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x294>x294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x282}, writes={x282})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x293>x293</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x293>x293</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x283>x283</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 112<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x294>x294</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x295><a href=PreExecution_IR.html#x295>x295</a> = RegRead(mem=<a href=PreExecution_IR.html#x282>x282</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x169, 0014: x143<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x296>x296</a>, <a href=PreExecution_IR.html#x306>x306</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x282})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x295>x295</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x285>x285</a>],m=16)],b=0),allIters={<a href=PreExecution_IR.html#x285>x285</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x295>x295</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x295>x295</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 113<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<h3 id=x296><a href=PreExecution_IR.html#x296>x296</a> = CounterNew(start=0,end=<a href=PreExecution_IR.html#x295>x295</a>,step=1,par=1)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Counter[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x144<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x297>x297</a>, <a href=PreExecution_IR.html#x306>x306</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x296>x296</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x295>x295</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x305>x305</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), block=0)<br></text>
<text><strong>IterInfo</strong>: <a href=PreExecution_IR.html#b145>b145</a><br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 114<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1, block=-1)<br></text>
<h3 id=x297><a href=PreExecution_IR.html#x297>x297</a> = CounterChainNew(counters=[<a href=PreExecution_IR.html#x296>x296</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: CounterChain<br></text>
<text><strong>Aliases</strong>: 0016: x146<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x305>x305</a>, <a href=PreExecution_IR.html#x306>x306</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Unique<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x297>x297</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x295>x295</a>]<br></text>
<text><strong>CounterOwner</strong>: <a href=PreExecution_IR.html#x305>x305</a><br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 115<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1, block=-1)<br></text>
<h3 id=x305><a href=PreExecution_IR.html#x305>x305</a> = OpForeach(ens=[],cchain=<a href=PreExecution_IR.html#x297>x297</a>,block=Block(Const(())),iters=[<a href=PreExecution_IR.html#b145>b145</a>],stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x154<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x306>x306</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x281,x277,x279}, writes={x279})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x305>x305</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x302>x302</a>, <a href=PreExecution_IR.html#x299>x299</a>, <a href=PreExecution_IR.html#x295>x295</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 116<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x281>x281</a>, <a href=PreExecution_IR.html#x277>x277</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x306>x306</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: [<a href=PreExecution_IR.html#x130>x130</a>]<br></text>
<text><strong>WrittenMems</strong>: [<a href=PreExecution_IR.html#x279>x279</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>binds</h2>
<h3 id=b145><a href=PreExecution_IR.html#b145>b145</a></h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x302>x302</a>, <a href=PreExecution_IR.html#x300>x300</a>, <a href=PreExecution_IR.html#x298>x298</a>, <a href=PreExecution_IR.html#x147>x147</a>, <a href=PreExecution_IR.html#x149>x149</a>, <a href=PreExecution_IR.html#x161>x161</a>, <a href=PreExecution_IR.html#x151>x151</a>]<br></text>
<text><strong>Domain</strong>: ConstraintMatrix(rows=[SparseConstraint(cols={<a href=PreExecution_IR.html#b145>b145</a>:1},c=0,tp=GEQ_ZERO())],hasDomain=false)<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), block=-1)<br></text>
<text><strong>IndexCounter</strong>: IndexCounterInfo(ctr=<a href=PreExecution_IR.html#x296>x296</a>,lanes=[0])<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
</td>
</tr>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x298><a href=PreExecution_IR.html#x298>x298</a> = FixLeq(a=0,b=<a href=PreExecution_IR.html#b145>b145</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x147<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x301>x301</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x298>x298</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 117<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x299><a href=PreExecution_IR.html#x299>x299</a> = RegRead(mem=<a href=PreExecution_IR.html#x281>x281</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x148<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x300>x300</a>, <a href=PreExecution_IR.html#x305>x305</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x281})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x299>x299</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x299>x299</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x299>x299</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 118<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x300><a href=PreExecution_IR.html#x300>x300</a> = FixLst(a=<a href=PreExecution_IR.html#b145>b145</a>,b=<a href=PreExecution_IR.html#x299>x299</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x149<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x301>x301</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x300>x300</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x299>x299</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 119<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
<h3 id=x301><a href=PreExecution_IR.html#x301>x301</a> = And(a=<a href=PreExecution_IR.html#x298>x298</a>,b=<a href=PreExecution_IR.html#x300>x300</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x150<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x302>x302</a>, <a href=PreExecution_IR.html#x303>x303</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x301>x301</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x299>x299</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 120<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 0.4<br></text>
<h3 id=x302><a href=PreExecution_IR.html#x302>x302</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x277>x277</a>,addr=[<a href=PreExecution_IR.html#b145>b145</a>],ens=[<a href=PreExecution_IR.html#x301>x301</a>, true])</h3>
<text><strong>SrcCtx</strong>: MemoryDealiasing.scala:32:17<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x161<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x303>x303</a>, <a href=PreExecution_IR.html#x305>x305</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x277})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x302>x302</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b145>b145</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b145>b145</a>:[<a href=PreExecution_IR.html#b145>b145</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b145>b145</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x302>x302</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b145>b145</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x302>x302</a>, <a href=PreExecution_IR.html#x299>x299</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 121<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.6<br></text>
<h3 id=x303><a href=PreExecution_IR.html#x303>x303</a> = SimpleStruct(elems=[(_1,<a href=PreExecution_IR.html#x302>x302</a>), (_2,<a href=PreExecution_IR.html#x301>x301</a>)])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Tup2[Flt[_24,_8],Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x152<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x304>x304</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Pure<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x303>x303</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x302>x302</a>, <a href=PreExecution_IR.html#x299>x299</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 122<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=0, block=0)<br></text>
<text><strong>FullDelay</strong>: 4.6<br></text>
<h3 id=x304><a href=PreExecution_IR.html#x304>x304</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x279>x279</a>,data=<a href=PreExecution_IR.html#x303>x303</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x153<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x305>x305</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x279}, writes={x279})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x304>x304</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b145>b145</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b145>b145</a>:[<a href=PreExecution_IR.html#b145>b145</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b145>b145</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x304>x304</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b145>b145</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x302>x302</a>, <a href=PreExecution_IR.html#x299>x299</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 123<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x305>x305</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 4.6<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
<h3 id=x307><a href=PreExecution_IR.html#x307>x307</a> = FringeDenseStore(dram=<a href=PreExecution_IR.html#x181>x181</a>,cmdStream=<a href=PreExecution_IR.html#x278>x278</a>,dataStream=<a href=PreExecution_IR.html#x279>x279</a>,ackStream=<a href=PreExecution_IR.html#x280>x280</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x156<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x310>x310</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x181,x278,x279,x280}, writes={x280,x181})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x307>x307</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x179>x179</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x310>x310</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x310>x310</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 124<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x310>x310</a>), stage=0, block=0)<br></text>
<h3 id=x309><a href=PreExecution_IR.html#x309>x309</a> = UnitPipe(ens=[],block=Block(Const(())),stopWhen=None)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x158<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x310>x310</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x280}, writes={x280})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x309>x309</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>Children</strong>: []<br></text>
<text><strong>ControlLevel</strong>: Inner()<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x310>x310</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x310>x310</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 125<br></text>
<text><strong>ReadMems</strong>: [<a href=PreExecution_IR.html#x280>x280</a>]<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x310>x310</a>), stage=0, block=0)<br></text>
<text><strong>TransientReadMems</strong>: []<br></text>
<text><strong>UserScheduleDirective</strong>: Pipelined()<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<td>
<h2>block 0</h2>
<h3 id=x308><a href=PreExecution_IR.html#x308>x308</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x280>x280</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:81:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x157<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x309>x309</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x280}, writes={x280})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x308>x308</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x309>x309</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x309>x309</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 126<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x309>x309</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
</td>
</tr>
</tbody>
</table>
