{"auto_keywords": [{"score": 0.04881990207677595, "phrase": "fpga"}, {"score": 0.004814977664823365, "phrase": "vlsi"}, {"score": 0.004524624065803229, "phrase": "finite_ridgelet_transform"}, {"score": 0.004251728624599691, "phrase": "efficient_architecture"}, {"score": 0.004103212598803194, "phrase": "frit"}, {"score": 0.003959863717046575, "phrase": "vlsi_implementation"}, {"score": 0.003754140294151593, "phrase": "systolic_finite_radon_transform"}, {"score": 0.003687960013746783, "phrase": "frat"}, {"score": 0.0031422859551159506, "phrase": "frat_sub-block"}, {"score": 0.0030595112110658675, "phrase": "novel_parametrisable"}, {"score": 0.002952516738708181, "phrase": "high_performance"}, {"score": 0.0028492532869274743, "phrase": "time_complexity"}, {"score": 0.00260657976055413, "phrase": "block_size"}, {"score": 0.0025605773834404253, "phrase": "field_programmable_gate_array"}, {"score": 0.0021049977753042253, "phrase": "frit_core"}], "paper_keywords": ["Finite Ridgelet Transform", " Finite Radon Transform", " Wavelets", " FPGA", " VLSI", " ASIC", " Image processing"], "paper_abstract": "In this paper, an efficient architecture for the Finite Ridgelet Transform (FRIT) suitable for VLSI implementation based on a parallel, systolic Finite Radon Transform (FRAT) and a Haar Discrete Wavelet Transform (DWT) sub-block, respectively is presented. The FRAT sub-block is a novel parametrisable, scalable and high performance core with a time complexity of O(p(2)), where p is the block size. Field Programmable Gate Array (FPGA) and Application Specific Integrated Circuit (ASIC) implementations are carried out to analyse the performance of the FRIT core developed.", "paper_title": "An efficient VLSI architecture and FPGA implementation of the Finite Ridgelet Transform", "paper_id": "WOS:000207723900007"}