{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493744384682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493744384685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 02 11:59:44 2017 " "Processing started: Tue May 02 11:59:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493744384685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493744384685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493744384685 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1493744387150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_toad.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette_toad.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_toad " "Found entity 1: palette_toad" {  } { { "palette_toad.sv" "" { Text "U:/documents/Final_Project/palette_toad.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_tank.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette_tank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_tank " "Found entity 1: palette_tank" {  } { { "palette_tank.sv" "" { Text "U:/documents/Final_Project/palette_tank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_rocket.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette_rocket.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_rocket " "Found entity 1: palette_rocket" {  } { { "palette_rocket.sv" "" { Text "U:/documents/Final_Project/palette_rocket.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_player_attack.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette_player_attack.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_player_attack " "Found entity 1: palette_player_attack" {  } { { "palette_player_attack.sv" "" { Text "U:/documents/Final_Project/palette_player_attack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_player.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette_player.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_player " "Found entity 1: palette_player" {  } { { "palette_player.sv" "" { Text "U:/documents/Final_Project/palette_player.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_mc.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette_mc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_mc " "Found entity 1: palette_mc" {  } { { "palette_mc.sv" "" { Text "U:/documents/Final_Project/palette_mc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_hp.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette_hp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_hp " "Found entity 1: palette_hp" {  } { { "palette_hp.sv" "" { Text "U:/documents/Final_Project/palette_hp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/final_project_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/final_project_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc " "Found entity 1: final_project_soc" {  } { { "final_project_soc/synthesis/final_project_soc.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/final_project_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_project_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_irq_mapper " "Found entity 1: final_project_soc_irq_mapper" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0 " "Found entity 1: final_project_soc_mm_interconnect_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_project_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397556 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_mux_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_mux " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_mux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_demux_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_demux " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_demux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_mux_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_mux " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_mux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_demux_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_demux " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_demux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397664 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493744397677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493744397677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_003_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397678 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router_003 " "Found entity 2: final_project_soc_mm_interconnect_0_router_003" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493744397691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493744397692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_002_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397693 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router_002 " "Found entity 2: final_project_soc_mm_interconnect_0_router_002" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493744397705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493744397705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_001_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397707 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router_001 " "Found entity 2: final_project_soc_mm_interconnect_0_router_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493744397719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493744397720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397721 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router " "Found entity 2: final_project_soc_mm_interconnect_0_router" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_sysid_qsys_0 " "Found entity 1: final_project_soc_sysid_qsys_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_stage " "Found entity 1: final_project_soc_stage" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_stage.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_stage.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_sdram_pll_dffpipe_l2c " "Found entity 1: final_project_soc_sdram_pll_dffpipe_l2c" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397848 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_sdram_pll_stdsync_sv6 " "Found entity 2: final_project_soc_sdram_pll_stdsync_sv6" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397848 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_soc_sdram_pll_altpll_lqa2 " "Found entity 3: final_project_soc_sdram_pll_altpll_lqa2" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397848 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_soc_sdram_pll " "Found entity 4: final_project_soc_sdram_pll" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_sdram_input_efifo_module " "Found entity 1: final_project_soc_sdram_input_efifo_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397864 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_sdram " "Found entity 2: final_project_soc_sdram" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_press.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_press.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_press " "Found entity 1: final_project_soc_press" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_press.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_press.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_p1hp.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_p1hp.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_p1HP " "Found entity 1: final_project_soc_p1HP" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_p1HP.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_p1HP.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_onchip_memory2_0 " "Found entity 1: final_project_soc_onchip_memory2_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_qsys_0 " "Found entity 1: final_project_soc_nios2_qsys_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 1: final_project_soc_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397947 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 2: final_project_soc_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397947 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 3: final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397947 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_soc_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 4: final_project_soc_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397947 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 5: final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397947 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 6: final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397947 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 7: final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397947 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_project_soc_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 8: final_project_soc_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397947 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 9: final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397947 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_project_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_project_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397947 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397947 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397947 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 13: final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397947 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 14: final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397947 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_project_soc_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 15: final_project_soc_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397947 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_project_soc_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 16: final_project_soc_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397947 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 17: final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397947 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 18: final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397947 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_project_soc_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 19: final_project_soc_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397947 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_project_soc_nios2_qsys_0_cpu_nios2_oci " "Found entity 20: final_project_soc_nios2_qsys_0_cpu_nios2_oci" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397947 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_project_soc_nios2_qsys_0_cpu " "Found entity 21: final_project_soc_nios2_qsys_0_cpu" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: final_project_soc_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744397986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744397986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_qsys_0_cpu_test_bench " "Found entity 1: final_project_soc_nios2_qsys_0_cpu_test_bench" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_test_bench.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744398003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_m1posy.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_m1posy.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_m1PosY " "Found entity 1: final_project_soc_m1PosY" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_m1PosY.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_m1PosY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744398016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_m1posx.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_m1posx.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_m1PosX " "Found entity 1: final_project_soc_m1PosX" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_m1PosX.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_m1PosX.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744398029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_m1alive.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_m1alive.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_m1Alive " "Found entity 1: final_project_soc_m1Alive" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_m1Alive.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_m1Alive.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744398041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_keyCode " "Found entity 1: final_project_soc_keyCode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_keyCode.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_keyCode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744398053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: final_project_soc_jtag_uart_0_sim_scfifo_w" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398069 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_jtag_uart_0_scfifo_w " "Found entity 2: final_project_soc_jtag_uart_0_scfifo_w" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398069 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: final_project_soc_jtag_uart_0_sim_scfifo_r" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398069 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_soc_jtag_uart_0_scfifo_r " "Found entity 4: final_project_soc_jtag_uart_0_scfifo_r" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398069 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_soc_jtag_uart_0 " "Found entity 5: final_project_soc_jtag_uart_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744398069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_score.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_score.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_Score " "Found entity 1: final_project_soc_Score" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_Score.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_Score.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744398080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "U:/documents/Final_Project/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744398112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_controller " "Found entity 1: SRAM_controller" {  } { { "sram_control.sv" "" { Text "U:/documents/Final_Project/sram_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744398121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "U:/documents/Final_Project/tristate.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744398149 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.sv(41) " "Verilog HDL information at keyboard.sv(41): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard.sv" "" { Text "U:/documents/Final_Project/keyboard.sv" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1493744398158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "press Press keyboard.sv(11) " "Verilog HDL Declaration information at keyboard.sv(11): object \"press\" differs only in case from object \"Press\" in the same scope" {  } { { "keyboard.sv" "" { Text "U:/documents/Final_Project/keyboard.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493744398158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.sv" "" { Text "U:/documents/Final_Project/keyboard.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744398159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dreg " "Found entity 1: Dreg" {  } { { "Dreg.sv" "" { Text "U:/documents/Final_Project/Dreg.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744398170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "11_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file 11_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_11 " "Found entity 1: reg_11" {  } { { "11_reg.sv" "" { Text "U:/documents/Final_Project/11_reg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744398180 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "U:/documents/Final_Project/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1493744398189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "U:/documents/Final_Project/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744398190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM " "Found entity 1: frameRAM" {  } { { "ram.sv" "" { Text "U:/documents/Final_Project/ram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744398201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744398207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "U:/documents/Final_Project/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744398219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744398231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_background.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette_background.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_background " "Found entity 1: palette_background" {  } { { "palette_background.sv" "" { Text "U:/documents/Final_Project/palette_background.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744398239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hp.sv 1 1 " "Found 1 design units, including 1 entities, in source file hp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hp " "Found entity 1: hp" {  } { { "hp.sv" "" { Text "U:/documents/Final_Project/hp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744398247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_cover.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette_cover.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_cover " "Found entity 1: palette_cover" {  } { { "palette_cover.sv" "" { Text "U:/documents/Final_Project/palette_cover.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744398255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_go.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette_go.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_go " "Found entity 1: palette_go" {  } { { "palette_go.sv" "" { Text "U:/documents/Final_Project/palette_go.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744398262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744398262 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_h final_project.sv(175) " "Verilog HDL Implicit Net warning at final_project.sv(175): created implicit net for \"reset_h\"" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493744398263 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(316) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(316): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493744398287 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(326) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(326): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493744398287 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(336) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(336): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493744398287 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(680) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(680): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1493744398289 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493744402370 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 final_project.sv(15) " "Output port \"HEX0\" at final_project.sv(15) has no driver" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493744402375 "|final_project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 final_project.sv(15) " "Output port \"HEX1\" at final_project.sv(15) has no driver" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493744402375 "|final_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc final_project_soc:NiosII_Processor " "Elaborating entity \"final_project_soc\" for hierarchy \"final_project_soc:NiosII_Processor\"" {  } { { "final_project.sv" "NiosII_Processor" { Text "U:/documents/Final_Project/final_project.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744402430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_Score final_project_soc:NiosII_Processor\|final_project_soc_Score:score " "Elaborating entity \"final_project_soc_Score\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_Score:score\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "score" { Text "U:/documents/Final_Project/final_project_soc/synthesis/final_project_soc.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744402554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_jtag_uart_0 final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"final_project_soc_jtag_uart_0\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "jtag_uart_0" { Text "U:/documents/Final_Project/final_project_soc/synthesis/final_project_soc.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744402613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_jtag_uart_0_scfifo_w final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"final_project_soc_jtag_uart_0_scfifo_w\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "the_final_project_soc_jtag_uart_0_scfifo_w" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744402656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "wfifo" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744402766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493744402803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744402805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744402805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744402805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744402805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744402805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744402805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744402805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744402805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744402805 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493744402805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "U:/documents/Final_Project/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744402860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744402860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744402861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "U:/documents/Final_Project/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744402917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744402917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "U:/documents/Final_Project/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744402919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "U:/documents/Final_Project/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744402980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744402980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "U:/documents/Final_Project/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744402982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "U:/documents/Final_Project/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744403076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744403076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "U:/documents/Final_Project/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744403077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "U:/documents/Final_Project/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744403175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744403175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "U:/documents/Final_Project/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744403177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "U:/documents/Final_Project/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744403277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744403277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "U:/documents/Final_Project/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744403278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "U:/documents/Final_Project/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744403384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744403384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "U:/documents/Final_Project/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744403385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_jtag_uart_0_scfifo_r final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"final_project_soc_jtag_uart_0_scfifo_r\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "the_final_project_soc_jtag_uart_0_scfifo_r" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744403425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "final_project_soc_jtag_uart_0_alt_jtag_atlantic" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744403568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493744403622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744403623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744403623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744403623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744403623 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493744403623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404108 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404181 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"final_project_soc:NiosII_Processor\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_keyCode final_project_soc:NiosII_Processor\|final_project_soc_keyCode:keycode " "Elaborating entity \"final_project_soc_keyCode\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_keyCode:keycode\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "keycode" { Text "U:/documents/Final_Project/final_project_soc/synthesis/final_project_soc.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_m1Alive final_project_soc:NiosII_Processor\|final_project_soc_m1Alive:m1alive " "Elaborating entity \"final_project_soc_m1Alive\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_m1Alive:m1alive\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "m1alive" { Text "U:/documents/Final_Project/final_project_soc/synthesis/final_project_soc.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_m1PosX final_project_soc:NiosII_Processor\|final_project_soc_m1PosX:m1posx " "Elaborating entity \"final_project_soc_m1PosX\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_m1PosX:m1posx\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "m1posx" { Text "U:/documents/Final_Project/final_project_soc/synthesis/final_project_soc.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_m1PosY final_project_soc:NiosII_Processor\|final_project_soc_m1PosY:m1posy " "Elaborating entity \"final_project_soc_m1PosY\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_m1PosY:m1posy\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "m1posy" { Text "U:/documents/Final_Project/final_project_soc/synthesis/final_project_soc.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0 final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"final_project_soc_nios2_qsys_0\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "nios2_qsys_0" { Text "U:/documents/Final_Project/final_project_soc/synthesis/final_project_soc.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "cpu" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_test_bench final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_test_bench:the_final_project_soc_nios2_qsys_0_cpu_test_bench " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_test_bench\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_test_bench:the_final_project_soc_nios2_qsys_0_cpu_test_bench\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "the_final_project_soc_nios2_qsys_0_cpu_test_bench" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 3690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_register_bank_a_module final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_register_bank_a_module\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "final_project_soc_nios2_qsys_0_cpu_register_bank_a" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 4207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493744404844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404846 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493744404846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "U:/documents/Final_Project/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744404907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744404907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_register_bank_b_module final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_register_bank_b_module\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "final_project_soc_nios2_qsys_0_cpu_register_bank_b" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 4225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744404968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_nios2_oci final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_nios2_oci\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "the_final_project_soc_nios2_qsys_0_cpu_nios2_oci" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 4711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744405020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744405085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "the_altera_std_synchronizer" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744405147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493744405188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744405188 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493744405188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_nios2_oci_break final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_break:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_break " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_nios2_oci_break\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_break:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_break\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_break" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744405191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744405245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744405287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744405332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744405404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_nios2_oci_td_mode final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_td_mode:final_project_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_nios2_oci_td_mode\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_td_mode:final_project_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "final_project_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744405450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744405490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744405566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744405610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744405646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744405685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_nios2_oci_im final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_im:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_im " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_nios2_oci_im\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_oci_im:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_im\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_im" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_nios2_ocimem final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_nios2_ocimem\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493744415527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415528 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493744415528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "U:/documents/Final_Project/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744415587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744415587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem\|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_debug_slave_tck final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_debug_slave_tck\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk " "Elaborating entity \"final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "final_project_soc_nios2_qsys_0_cpu_debug_slave_phy" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493744415882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy " "Instantiated megafunction \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415884 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493744415884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415886 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744415980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_cpu:cpu\|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci\|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_onchip_memory2_0 final_project_soc:NiosII_Processor\|final_project_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"final_project_soc_onchip_memory2_0\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "onchip_memory2_0" { Text "U:/documents/Final_Project/final_project_soc/synthesis/final_project_soc.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:NiosII_Processor\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" "the_altsyncram" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:NiosII_Processor\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_soc:NiosII_Processor\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493744416260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:NiosII_Processor\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_soc:NiosII_Processor\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_project_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"final_project_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416262 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493744416262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fod1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fod1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fod1 " "Found entity 1: altsyncram_fod1" {  } { { "db/altsyncram_fod1.tdf" "" { Text "U:/documents/Final_Project/db/altsyncram_fod1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744416321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744416321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fod1 final_project_soc:NiosII_Processor\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fod1:auto_generated " "Elaborating entity \"altsyncram_fod1\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fod1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_p1HP final_project_soc:NiosII_Processor\|final_project_soc_p1HP:p1hp " "Elaborating entity \"final_project_soc_p1HP\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_p1HP:p1hp\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "p1hp" { Text "U:/documents/Final_Project/final_project_soc/synthesis/final_project_soc.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_press final_project_soc:NiosII_Processor\|final_project_soc_press:press " "Elaborating entity \"final_project_soc_press\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_press:press\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "press" { Text "U:/documents/Final_Project/final_project_soc/synthesis/final_project_soc.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram final_project_soc:NiosII_Processor\|final_project_soc_sdram:sdram " "Elaborating entity \"final_project_soc_sdram\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_sdram:sdram\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "sdram" { Text "U:/documents/Final_Project/final_project_soc/synthesis/final_project_soc.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_input_efifo_module final_project_soc:NiosII_Processor\|final_project_soc_sdram:sdram\|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module " "Elaborating entity \"final_project_soc_sdram_input_efifo_module\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_sdram:sdram\|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "the_final_project_soc_sdram_input_efifo_module" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll final_project_soc:NiosII_Processor\|final_project_soc_sdram_pll:sdram_pll " "Elaborating entity \"final_project_soc_sdram_pll\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_sdram_pll:sdram_pll\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "sdram_pll" { Text "U:/documents/Final_Project/final_project_soc/synthesis/final_project_soc.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll_stdsync_sv6 final_project_soc:NiosII_Processor\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_project_soc_sdram_pll_stdsync_sv6\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "stdsync2" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll_dffpipe_l2c final_project_soc:NiosII_Processor\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2\|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_project_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2\|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "dffpipe3" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll_altpll_lqa2 final_project_soc:NiosII_Processor\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"final_project_soc_sdram_pll_altpll_lqa2\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "sd1" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_stage final_project_soc:NiosII_Processor\|final_project_soc_stage:stage " "Elaborating entity \"final_project_soc_stage\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_stage:stage\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "stage" { Text "U:/documents/Final_Project/final_project_soc/synthesis/final_project_soc.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sysid_qsys_0 final_project_soc:NiosII_Processor\|final_project_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"final_project_soc_sysid_qsys_0\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "sysid_qsys_0" { Text "U:/documents/Final_Project/final_project_soc/synthesis/final_project_soc.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0 final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_project_soc_mm_interconnect_0\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "mm_interconnect_0" { Text "U:/documents/Final_Project/final_project_soc/synthesis/final_project_soc.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744416998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744418232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744418323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744418374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744418430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_qsys_0_debug_mem_slave_translator" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744418549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744418599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744418649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744418701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744418752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744418882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744418931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744418984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744419048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744419105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744419233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744419396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router " "Elaborating entity \"final_project_soc_mm_interconnect_0_router\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 7038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744419696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_default_decode final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router\|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router\|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744419852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_001 final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_001\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router_001" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744419891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_001_default_decode final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001\|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001\|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744419974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_002 final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_002\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router_002" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 7070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744420040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_002_default_decode final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002\|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002\|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744420139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_003 final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_003\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router_003" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 7086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744420183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_003_default_decode final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_003:router_003\|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_003:router_003\|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744420233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_demux final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_demux" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 7637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744420350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_demux_001 final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 7678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744420462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_mux final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_mux" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 7695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744420518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_mux_001 final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 7718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744420561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744420664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744443381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_demux final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_demux" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 8167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744443463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_demux_001 final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 8190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744443513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_mux final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_mux" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 8789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744443657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744443925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744443972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_mux_001 final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 8830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744444012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744444130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744444210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "crosser" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 8864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744444289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744444338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_avalon_st_adapter final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"final_project_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 8995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744444480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744444550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_irq_mapper final_project_soc:NiosII_Processor\|final_project_soc_irq_mapper:irq_mapper " "Elaborating entity \"final_project_soc_irq_mapper\" for hierarchy \"final_project_soc:NiosII_Processor\|final_project_soc_irq_mapper:irq_mapper\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "irq_mapper" { Text "U:/documents/Final_Project/final_project_soc/synthesis/final_project_soc.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744444681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_soc:NiosII_Processor\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_soc:NiosII_Processor\|altera_reset_controller:rst_controller\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "rst_controller" { Text "U:/documents/Final_Project/final_project_soc/synthesis/final_project_soc.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744444722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_soc:NiosII_Processor\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_soc:NiosII_Processor\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final_project_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744444802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_soc:NiosII_Processor\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_soc:NiosII_Processor\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "final_project_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744444880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_soc:NiosII_Processor\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_soc:NiosII_Processor\|altera_reset_controller:rst_controller_001\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "rst_controller_001" { Text "U:/documents/Final_Project/final_project_soc/synthesis/final_project_soc.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744444915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_soc:NiosII_Processor\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_soc:NiosII_Processor\|altera_reset_controller:rst_controller_002\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "rst_controller_002" { Text "U:/documents/Final_Project/final_project_soc/synthesis/final_project_soc.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744444997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_control " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_control\"" {  } { { "final_project.sv" "vga_control" { Text "U:/documents/Final_Project/final_project.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744445035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:ps2Keyboard " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:ps2Keyboard\"" {  } { { "final_project.sv" "ps2Keyboard" { Text "U:/documents/Final_Project/final_project.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744445134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dreg keyboard:ps2Keyboard\|Dreg:Dreg_instance1 " "Elaborating entity \"Dreg\" for hierarchy \"keyboard:ps2Keyboard\|Dreg:Dreg_instance1\"" {  } { { "keyboard.sv" "Dreg_instance1" { Text "U:/documents/Final_Project/keyboard.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744445200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_11 keyboard:ps2Keyboard\|reg_11:reg_B " "Elaborating entity \"reg_11\" for hierarchy \"keyboard:ps2Keyboard\|reg_11:reg_B\"" {  } { { "keyboard.sv" "reg_B" { Text "U:/documents/Final_Project/keyboard.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744445248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "final_project.sv" "color_instance" { Text "U:/documents/Final_Project/final_project.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744445323 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(127) " "Verilog HDL assignment warning at Color_Mapper.sv(127): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493744445324 "|final_project|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 12 Color_Mapper.sv(126) " "Verilog HDL assignment warning at Color_Mapper.sv(126): truncated value with size 20 to match size of target (12)" {  } { { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493744445332 "|final_project|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Color_Mapper.sv(129) " "Verilog HDL assignment warning at Color_Mapper.sv(129): truncated value with size 32 to match size of target (12)" {  } { { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493744445332 "|final_project|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(131) " "Verilog HDL assignment warning at Color_Mapper.sv(131): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493744445332 "|final_project|color_mapper:color_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom color_mapper:color_instance\|font_rom:SfontDraw " "Elaborating entity \"font_rom\" for hierarchy \"color_mapper:color_instance\|font_rom:SfontDraw\"" {  } { { "Color_Mapper.sv" "SfontDraw" { Text "U:/documents/Final_Project/Color_Mapper.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744445520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM color_mapper:color_instance\|frameRAM:playerRight " "Elaborating entity \"frameRAM\" for hierarchy \"color_mapper:color_instance\|frameRAM:playerRight\"" {  } { { "Color_Mapper.sv" "playerRight" { Text "U:/documents/Final_Project/Color_Mapper.sv" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744445742 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram.sv(18) " "Net \"mem.data_a\" at ram.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "ram.sv" "" { Text "U:/documents/Final_Project/ram.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1493744448793 "|final_project|color_mapper:color_instance|frameRAM:playerRight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram.sv(18) " "Net \"mem.waddr_a\" at ram.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "ram.sv" "" { Text "U:/documents/Final_Project/ram.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1493744448793 "|final_project|color_mapper:color_instance|frameRAM:playerRight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram.sv(18) " "Net \"mem.we_a\" at ram.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "ram.sv" "" { Text "U:/documents/Final_Project/ram.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1493744448794 "|final_project|color_mapper:color_instance|frameRAM:playerRight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_toad color_mapper:color_instance\|palette_toad:toad1 " "Elaborating entity \"palette_toad\" for hierarchy \"color_mapper:color_instance\|palette_toad:toad1\"" {  } { { "Color_Mapper.sv" "toad1" { Text "U:/documents/Final_Project/Color_Mapper.sv" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744449078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_rocket color_mapper:color_instance\|palette_rocket:r " "Elaborating entity \"palette_rocket\" for hierarchy \"color_mapper:color_instance\|palette_rocket:r\"" {  } { { "Color_Mapper.sv" "r" { Text "U:/documents/Final_Project/Color_Mapper.sv" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744449137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_player_attack color_mapper:color_instance\|palette_player_attack:attack " "Elaborating entity \"palette_player_attack\" for hierarchy \"color_mapper:color_instance\|palette_player_attack:attack\"" {  } { { "Color_Mapper.sv" "attack" { Text "U:/documents/Final_Project/Color_Mapper.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744449180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_player color_mapper:color_instance\|palette_player:p1R " "Elaborating entity \"palette_player\" for hierarchy \"color_mapper:color_instance\|palette_player:p1R\"" {  } { { "Color_Mapper.sv" "p1R" { Text "U:/documents/Final_Project/Color_Mapper.sv" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744449228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_hp color_mapper:color_instance\|palette_hp:h7 " "Elaborating entity \"palette_hp\" for hierarchy \"color_mapper:color_instance\|palette_hp:h7\"" {  } { { "Color_Mapper.sv" "h7" { Text "U:/documents/Final_Project/Color_Mapper.sv" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744449272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_mc color_mapper:color_instance\|palette_mc:mcpalette " "Elaborating entity \"palette_mc\" for hierarchy \"color_mapper:color_instance\|palette_mc:mcpalette\"" {  } { { "Color_Mapper.sv" "mcpalette" { Text "U:/documents/Final_Project/Color_Mapper.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744449316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_tank color_mapper:color_instance\|palette_tank:stankpalette " "Elaborating entity \"palette_tank\" for hierarchy \"color_mapper:color_instance\|palette_tank:stankpalette\"" {  } { { "Color_Mapper.sv" "stankpalette" { Text "U:/documents/Final_Project/Color_Mapper.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744449365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:tr0\"" {  } { { "final_project.sv" "tr0" { Text "U:/documents/Final_Project/final_project.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744449405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_controller SRAM_controller:SRAM0 " "Elaborating entity \"SRAM_controller\" for hierarchy \"SRAM_controller:SRAM0\"" {  } { { "final_project.sv" "SRAM0" { Text "U:/documents/Final_Project/final_project.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744449446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_background palette_background:palette_b " "Elaborating entity \"palette_background\" for hierarchy \"palette_background:palette_b\"" {  } { { "final_project.sv" "palette_b" { Text "U:/documents/Final_Project/final_project.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744449488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_cover palette_cover:palette_c " "Elaborating entity \"palette_cover\" for hierarchy \"palette_cover:palette_c\"" {  } { { "final_project.sv" "palette_c" { Text "U:/documents/Final_Project/final_project.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744449525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_go palette_go:palette_g " "Elaborating entity \"palette_go\" for hierarchy \"palette_go:palette_g\"" {  } { { "final_project.sv" "palette_g" { Text "U:/documents/Final_Project/final_project.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744449561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hp hp:player_p " "Elaborating entity \"hp\" for hierarchy \"hp:player_p\"" {  } { { "final_project.sv" "player_p" { Text "U:/documents/Final_Project/final_project.sv" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744449597 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1493744458867 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.05.02.12:01:03 Progress: Loading slde12e9b63/alt_sld_fab_wrapper_hw.tcl " "2017.05.02.12:01:03 Progress: Loading slde12e9b63/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1493744463594 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1493744465820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1493744466048 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1493744467070 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1493744467102 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1493744467150 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1493744467204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1493744467218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1493744467228 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1493744467943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde12e9b63/alt_sld_fab.v" "" { Text "U:/documents/Final_Project/db/ip/slde12e9b63/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744468218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744468218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "U:/documents/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744468272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744468272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "U:/documents/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744468293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744468293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "U:/documents/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744468304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744468304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "U:/documents/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744468348 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "U:/documents/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744468348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744468348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "U:/documents/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744468365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744468365 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"final_project_soc:NiosII_Processor\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1493744533043 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1493744533043 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|frameRAM:mc\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|frameRAM:mc\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 35032 " "Parameter NUMWORDS_A set to 35032" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_frameRAM_6483c2f6.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|frameRAM:hp1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|frameRAM:hp1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 35032 " "Parameter NUMWORDS_A set to 35032" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_frameRAM_6483c2f6.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|frameRAM:hp2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|frameRAM:hp2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 35032 " "Parameter NUMWORDS_A set to 35032" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_frameRAM_6483c2f6.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|frameRAM:hp3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|frameRAM:hp3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 35032 " "Parameter NUMWORDS_A set to 35032" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_frameRAM_6483c2f6.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|frameRAM:hp4\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|frameRAM:hp4\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 35032 " "Parameter NUMWORDS_A set to 35032" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_frameRAM_6483c2f6.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|frameRAM:hp5\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|frameRAM:hp5\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 35032 " "Parameter NUMWORDS_A set to 35032" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_frameRAM_6483c2f6.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|frameRAM:hp6\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|frameRAM:hp6\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 35032 " "Parameter NUMWORDS_A set to 35032" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_frameRAM_6483c2f6.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|frameRAM:hp7\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|frameRAM:hp7\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 35032 " "Parameter NUMWORDS_A set to 35032" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_frameRAM_6483c2f6.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|frameRAM:rocket\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|frameRAM:rocket\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 35032 " "Parameter NUMWORDS_A set to 35032" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_frameRAM_6483c2f6.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|frameRAM:monster2Left\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|frameRAM:monster2Left\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 35032 " "Parameter NUMWORDS_A set to 35032" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_frameRAM_6483c2f6.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|frameRAM:monster1Left\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|frameRAM:monster1Left\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 35032 " "Parameter NUMWORDS_A set to 35032" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_frameRAM_6483c2f6.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|frameRAM:ptank\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|frameRAM:ptank\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 35032 " "Parameter NUMWORDS_A set to 35032" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_frameRAM_6483c2f6.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|frameRAM:stank\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|frameRAM:stank\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 35032 " "Parameter NUMWORDS_A set to 35032" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_frameRAM_6483c2f6.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|frameRAM:attackRight\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|frameRAM:attackRight\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 35032 " "Parameter NUMWORDS_A set to 35032" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_frameRAM_6483c2f6.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|frameRAM:playerRight\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|frameRAM:playerRight\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 35032 " "Parameter NUMWORDS_A set to 35032" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_frameRAM_6483c2f6.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:color_instance\|frameRAM:playerLeft\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:color_instance\|frameRAM:playerLeft\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 35032 " "Parameter NUMWORDS_A set to 35032" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final_project.ram0_frameRAM_6483c2f6.hdl.mif " "Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1493744545128 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1493744545128 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1493744545128 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color_instance\|Mult0\"" {  } { { "Color_Mapper.sv" "Mult0" { Text "U:/documents/Final_Project/Color_Mapper.sv" 266 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493744545148 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color_instance\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color_instance\|Mult2\"" {  } { { "Color_Mapper.sv" "Mult2" { Text "U:/documents/Final_Project/Color_Mapper.sv" 268 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493744545148 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SRAM_controller:SRAM0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SRAM_controller:SRAM0\|Mult0\"" {  } { { "sram_control.sv" "Mult0" { Text "U:/documents/Final_Project/sram_control.sv" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493744545148 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color_instance\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color_instance\|Mult1\"" {  } { { "Color_Mapper.sv" "Mult1" { Text "U:/documents/Final_Project/Color_Mapper.sv" 267 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493744545148 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1493744545148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|frameRAM:mc\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|frameRAM:mc\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493744545250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|frameRAM:mc\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:color_instance\|frameRAM:mc\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744545251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744545251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744545251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 35032 " "Parameter \"NUMWORDS_A\" = \"35032\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744545251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744545251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744545251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744545251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744545251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744545251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final_project.ram0_frameRAM_6483c2f6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final_project.ram0_frameRAM_6483c2f6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744545251 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493744545251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3o71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3o71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3o71 " "Found entity 1: altsyncram_3o71" {  } { { "db/altsyncram_3o71.tdf" "" { Text "U:/documents/Final_Project/db/altsyncram_3o71.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744545313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744545313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h8a " "Found entity 1: decode_h8a" {  } { { "db/decode_h8a.tdf" "" { Text "U:/documents/Final_Project/db/decode_h8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744545737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744545737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4nb " "Found entity 1: mux_4nb" {  } { { "db/mux_4nb.tdf" "" { Text "U:/documents/Final_Project/db/mux_4nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744545833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744545833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\"" {  } { { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 266 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493744546107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:color_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546108 ""}  } { { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 266 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493744546108 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core color_mapper:color_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 266 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546229 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder color_mapper:color_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 266 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546298 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] color_mapper:color_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 266 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "U:/documents/Final_Project/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744546451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744546451 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:color_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 266 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546528 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:color_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 266 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "U:/documents/Final_Project/db/add_sub_qgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744546633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744546633 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs color_mapper:color_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 266 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult2\"" {  } { { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 268 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493744546846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|lpm_mult:Mult2 " "Instantiated megafunction \"color_mapper:color_instance\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546847 ""}  } { { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 268 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493744546847 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult2\|multcore:mult_core color_mapper:color_instance\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 268 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546897 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder color_mapper:color_instance\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 268 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744546967 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] color_mapper:color_instance\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 268 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744547056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "U:/documents/Final_Project/db/add_sub_jgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744547128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744547128 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:color_instance\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 268 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744547207 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:color_instance\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 268 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744547257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "U:/documents/Final_Project/db/add_sub_ngh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744547319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744547319 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult2\|altshift:external_latency_ffs color_mapper:color_instance\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 268 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744547435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_controller:SRAM0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SRAM_controller:SRAM0\|lpm_mult:Mult0\"" {  } { { "sram_control.sv" "" { Text "U:/documents/Final_Project/sram_control.sv" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493744547486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_controller:SRAM0\|lpm_mult:Mult0 " "Instantiated megafunction \"SRAM_controller:SRAM0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744547487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744547487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744547487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744547487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744547487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744547487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744547487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744547487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744547487 ""}  } { { "sram_control.sv" "" { Text "U:/documents/Final_Project/sram_control.sv" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493744547487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgt " "Found entity 1: mult_fgt" {  } { { "db/mult_fgt.tdf" "" { Text "U:/documents/Final_Project/db/mult_fgt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493744547558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493744547558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult1\"" {  } { { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 267 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493744547679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|lpm_mult:Mult1 " "Instantiated megafunction \"color_mapper:color_instance\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744547680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744547680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744547680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744547680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744547680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744547680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744547680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744547680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493744547680 ""}  } { { "Color_Mapper.sv" "" { Text "U:/documents/Final_Project/Color_Mapper.sv" 267 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493744547680 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "19 " "19 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1493744552440 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "6 " "Ignored 6 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "6 " "Ignored 6 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1493744552671 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1493744552671 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_Data\[0\] " "bidirectional pin \"SRAM_Data\[0\]\" has no driver" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493744552729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_Data\[1\] " "bidirectional pin \"SRAM_Data\[1\]\" has no driver" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493744552729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_Data\[2\] " "bidirectional pin \"SRAM_Data\[2\]\" has no driver" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493744552729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_Data\[3\] " "bidirectional pin \"SRAM_Data\[3\]\" has no driver" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493744552729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_Data\[4\] " "bidirectional pin \"SRAM_Data\[4\]\" has no driver" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493744552729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_Data\[5\] " "bidirectional pin \"SRAM_Data\[5\]\" has no driver" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493744552729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_Data\[6\] " "bidirectional pin \"SRAM_Data\[6\]\" has no driver" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493744552729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_Data\[7\] " "bidirectional pin \"SRAM_Data\[7\]\" has no driver" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493744552729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_Data\[8\] " "bidirectional pin \"SRAM_Data\[8\]\" has no driver" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493744552729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_Data\[9\] " "bidirectional pin \"SRAM_Data\[9\]\" has no driver" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493744552729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_Data\[10\] " "bidirectional pin \"SRAM_Data\[10\]\" has no driver" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493744552729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_Data\[11\] " "bidirectional pin \"SRAM_Data\[11\]\" has no driver" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493744552729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_Data\[12\] " "bidirectional pin \"SRAM_Data\[12\]\" has no driver" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493744552729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_Data\[13\] " "bidirectional pin \"SRAM_Data\[13\]\" has no driver" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493744552729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_Data\[14\] " "bidirectional pin \"SRAM_Data\[14\]\" has no driver" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493744552729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_Data\[15\] " "bidirectional pin \"SRAM_Data\[15\]\" has no driver" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1493744552729 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1493744552729 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 440 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 354 -1 0 } } { "final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 348 -1 0 } } { "final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 4023 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 3025 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 3645 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 393 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v" 2252 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 249 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1493744552850 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1493744552852 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493744577277 "|final_project|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493744577277 "|final_project|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493744577277 "|final_project|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493744577277 "|final_project|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493744577277 "|final_project|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493744577277 "|final_project|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493744577277 "|final_project|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493744577277 "|final_project|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493744577277 "|final_project|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493744577277 "|final_project|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493744577277 "|final_project|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493744577277 "|final_project|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493744577277 "|final_project|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493744577277 "|final_project|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493744577277 "|final_project|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493744577277 "|final_project|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE GND " "Pin \"SRAM_CE\" is stuck at GND" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493744577277 "|final_project|SRAM_CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB GND " "Pin \"SRAM_UB\" is stuck at GND" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493744577277 "|final_project|SRAM_UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB GND " "Pin \"SRAM_LB\" is stuck at GND" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493744577277 "|final_project|SRAM_LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE GND " "Pin \"SRAM_OE\" is stuck at GND" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493744577277 "|final_project|SRAM_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE VCC " "Pin \"SRAM_WE\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493744577277 "|final_project|SRAM_WE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1493744577277 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493744578108 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "256 " "256 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1493744644206 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/documents/Final_Project/output_files/final_project.map.smsg " "Generated suppressed messages file U:/documents/Final_Project/output_files/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1493744645439 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493744649815 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493744649815 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493744651659 "|final_project|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "final_project.sv" "" { Text "U:/documents/Final_Project/final_project.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493744651659 "|final_project|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1493744651659 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16680 " "Implemented 16680 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493744651662 ""} { "Info" "ICUT_CUT_TM_OPINS" "94 " "Implemented 94 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493744651662 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1493744651662 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16058 " "Implemented 16058 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1493744651662 ""} { "Info" "ICUT_CUT_TM_RAMS" "464 " "Implemented 464 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1493744651662 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1493744651662 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1493744651662 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493744651662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "976 " "Peak virtual memory: 976 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493744652310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 02 12:04:12 2017 " "Processing ended: Tue May 02 12:04:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493744652310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:28 " "Elapsed time: 00:04:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493744652310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:40 " "Total CPU time (on all processors): 00:03:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493744652310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493744652310 ""}
