
HCSR04_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004418  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b0  08004528  08004528  00014528  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080047d8  080047d8  000147d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080047dc  080047dc  000147dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001e0  20000000  080047e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000170  200001e0  080049c0  000201e0  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000350  080049c0  00020350  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
  9 .debug_info   00015b89  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002643  00000000  00000000  00035d92  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000087b2  00000000  00000000  000383d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000009e8  00000000  00000000  00040b88  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ea8  00000000  00000000  00041570  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006549  00000000  00000000  00042418  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003f73  00000000  00000000  00048961  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004c8d4  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002910  00000000  00000000  0004c950  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08004510 	.word	0x08004510

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08004510 	.word	0x08004510

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__gedf2>:
 80008f4:	f04f 3cff 	mov.w	ip, #4294967295
 80008f8:	e006      	b.n	8000908 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__ledf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	e002      	b.n	8000908 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__cmpdf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	f84d cd04 	str.w	ip, [sp, #-4]!
 800090c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000918:	bf18      	it	ne
 800091a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800091e:	d01b      	beq.n	8000958 <__cmpdf2+0x54>
 8000920:	b001      	add	sp, #4
 8000922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000926:	bf0c      	ite	eq
 8000928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800092c:	ea91 0f03 	teqne	r1, r3
 8000930:	bf02      	ittt	eq
 8000932:	ea90 0f02 	teqeq	r0, r2
 8000936:	2000      	moveq	r0, #0
 8000938:	4770      	bxeq	lr
 800093a:	f110 0f00 	cmn.w	r0, #0
 800093e:	ea91 0f03 	teq	r1, r3
 8000942:	bf58      	it	pl
 8000944:	4299      	cmppl	r1, r3
 8000946:	bf08      	it	eq
 8000948:	4290      	cmpeq	r0, r2
 800094a:	bf2c      	ite	cs
 800094c:	17d8      	asrcs	r0, r3, #31
 800094e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000952:	f040 0001 	orr.w	r0, r0, #1
 8000956:	4770      	bx	lr
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d102      	bne.n	8000968 <__cmpdf2+0x64>
 8000962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000966:	d107      	bne.n	8000978 <__cmpdf2+0x74>
 8000968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800096c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000970:	d1d6      	bne.n	8000920 <__cmpdf2+0x1c>
 8000972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000976:	d0d3      	beq.n	8000920 <__cmpdf2+0x1c>
 8000978:	f85d 0b04 	ldr.w	r0, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop

08000980 <__aeabi_cdrcmple>:
 8000980:	4684      	mov	ip, r0
 8000982:	4610      	mov	r0, r2
 8000984:	4662      	mov	r2, ip
 8000986:	468c      	mov	ip, r1
 8000988:	4619      	mov	r1, r3
 800098a:	4663      	mov	r3, ip
 800098c:	e000      	b.n	8000990 <__aeabi_cdcmpeq>
 800098e:	bf00      	nop

08000990 <__aeabi_cdcmpeq>:
 8000990:	b501      	push	{r0, lr}
 8000992:	f7ff ffb7 	bl	8000904 <__cmpdf2>
 8000996:	2800      	cmp	r0, #0
 8000998:	bf48      	it	mi
 800099a:	f110 0f00 	cmnmi.w	r0, #0
 800099e:	bd01      	pop	{r0, pc}

080009a0 <__aeabi_dcmpeq>:
 80009a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a4:	f7ff fff4 	bl	8000990 <__aeabi_cdcmpeq>
 80009a8:	bf0c      	ite	eq
 80009aa:	2001      	moveq	r0, #1
 80009ac:	2000      	movne	r0, #0
 80009ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b2:	bf00      	nop

080009b4 <__aeabi_dcmplt>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff ffea 	bl	8000990 <__aeabi_cdcmpeq>
 80009bc:	bf34      	ite	cc
 80009be:	2001      	movcc	r0, #1
 80009c0:	2000      	movcs	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmple>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffe0 	bl	8000990 <__aeabi_cdcmpeq>
 80009d0:	bf94      	ite	ls
 80009d2:	2001      	movls	r0, #1
 80009d4:	2000      	movhi	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmpge>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffce 	bl	8000980 <__aeabi_cdrcmple>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpgt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffc4 	bl	8000980 <__aeabi_cdrcmple>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpun>:
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__aeabi_dcmpun+0x10>
 8000a0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a12:	d10a      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a1c:	d102      	bne.n	8000a24 <__aeabi_dcmpun+0x20>
 8000a1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a22:	d102      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	f04f 0001 	mov.w	r0, #1
 8000a2e:	4770      	bx	lr

08000a30 <__aeabi_d2iz>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a38:	d215      	bcs.n	8000a66 <__aeabi_d2iz+0x36>
 8000a3a:	d511      	bpl.n	8000a60 <__aeabi_d2iz+0x30>
 8000a3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a44:	d912      	bls.n	8000a6c <__aeabi_d2iz+0x3c>
 8000a46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a56:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5a:	bf18      	it	ne
 8000a5c:	4240      	negne	r0, r0
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d105      	bne.n	8000a78 <__aeabi_d2iz+0x48>
 8000a6c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a70:	bf08      	it	eq
 8000a72:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a76:	4770      	bx	lr
 8000a78:	f04f 0000 	mov.w	r0, #0
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop

08000a80 <__aeabi_d2f>:
 8000a80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a84:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a88:	bf24      	itt	cs
 8000a8a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a8e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a92:	d90d      	bls.n	8000ab0 <__aeabi_d2f+0x30>
 8000a94:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a98:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a9c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aa4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa8:	bf08      	it	eq
 8000aaa:	f020 0001 	biceq.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ab4:	d121      	bne.n	8000afa <__aeabi_d2f+0x7a>
 8000ab6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aba:	bfbc      	itt	lt
 8000abc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac0:	4770      	bxlt	lr
 8000ac2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ac6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aca:	f1c2 0218 	rsb	r2, r2, #24
 8000ace:	f1c2 0c20 	rsb	ip, r2, #32
 8000ad2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ad6:	fa20 f002 	lsr.w	r0, r0, r2
 8000ada:	bf18      	it	ne
 8000adc:	f040 0001 	orrne.w	r0, r0, #1
 8000ae0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000aec:	ea40 000c 	orr.w	r0, r0, ip
 8000af0:	fa23 f302 	lsr.w	r3, r3, r2
 8000af4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af8:	e7cc      	b.n	8000a94 <__aeabi_d2f+0x14>
 8000afa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000afe:	d107      	bne.n	8000b10 <__aeabi_d2f+0x90>
 8000b00:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b04:	bf1e      	ittt	ne
 8000b06:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b0a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b0e:	4770      	bxne	lr
 8000b10:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b14:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b18:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop

08000b20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b20:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b22:	4b0e      	ldr	r3, [pc, #56]	; (8000b5c <HAL_InitTick+0x3c>)
{
 8000b24:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b26:	7818      	ldrb	r0, [r3, #0]
 8000b28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b2c:	fbb3 f3f0 	udiv	r3, r3, r0
 8000b30:	4a0b      	ldr	r2, [pc, #44]	; (8000b60 <HAL_InitTick+0x40>)
 8000b32:	6810      	ldr	r0, [r2, #0]
 8000b34:	fbb0 f0f3 	udiv	r0, r0, r3
 8000b38:	f000 f89e 	bl	8000c78 <HAL_SYSTICK_Config>
 8000b3c:	4604      	mov	r4, r0
 8000b3e:	b958      	cbnz	r0, 8000b58 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b40:	2d0f      	cmp	r5, #15
 8000b42:	d809      	bhi.n	8000b58 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b44:	4602      	mov	r2, r0
 8000b46:	4629      	mov	r1, r5
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	f000 f854 	bl	8000bf8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b50:	4b04      	ldr	r3, [pc, #16]	; (8000b64 <HAL_InitTick+0x44>)
 8000b52:	4620      	mov	r0, r4
 8000b54:	601d      	str	r5, [r3, #0]
 8000b56:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000b58:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000b5a:	bd38      	pop	{r3, r4, r5, pc}
 8000b5c:	20000000 	.word	0x20000000
 8000b60:	2000000c 	.word	0x2000000c
 8000b64:	20000004 	.word	0x20000004

08000b68 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b68:	4a07      	ldr	r2, [pc, #28]	; (8000b88 <HAL_Init+0x20>)
{
 8000b6a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b6c:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b6e:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b70:	f043 0310 	orr.w	r3, r3, #16
 8000b74:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b76:	f000 f82d 	bl	8000bd4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b7a:	2000      	movs	r0, #0
 8000b7c:	f7ff ffd0 	bl	8000b20 <HAL_InitTick>
  HAL_MspInit();
 8000b80:	f001 fad4 	bl	800212c <HAL_MspInit>
}
 8000b84:	2000      	movs	r0, #0
 8000b86:	bd08      	pop	{r3, pc}
 8000b88:	40022000 	.word	0x40022000

08000b8c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000b8c:	4a03      	ldr	r2, [pc, #12]	; (8000b9c <HAL_IncTick+0x10>)
 8000b8e:	4b04      	ldr	r3, [pc, #16]	; (8000ba0 <HAL_IncTick+0x14>)
 8000b90:	6811      	ldr	r1, [r2, #0]
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	440b      	add	r3, r1
 8000b96:	6013      	str	r3, [r2, #0]
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	20000210 	.word	0x20000210
 8000ba0:	20000000 	.word	0x20000000

08000ba4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000ba4:	4b01      	ldr	r3, [pc, #4]	; (8000bac <HAL_GetTick+0x8>)
 8000ba6:	6818      	ldr	r0, [r3, #0]
}
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	20000210 	.word	0x20000210

08000bb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bb0:	b538      	push	{r3, r4, r5, lr}
 8000bb2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000bb4:	f7ff fff6 	bl	8000ba4 <HAL_GetTick>
 8000bb8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bba:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000bbc:	bf1e      	ittt	ne
 8000bbe:	4b04      	ldrne	r3, [pc, #16]	; (8000bd0 <HAL_Delay+0x20>)
 8000bc0:	781b      	ldrbne	r3, [r3, #0]
 8000bc2:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000bc4:	f7ff ffee 	bl	8000ba4 <HAL_GetTick>
 8000bc8:	1b40      	subs	r0, r0, r5
 8000bca:	4284      	cmp	r4, r0
 8000bcc:	d8fa      	bhi.n	8000bc4 <HAL_Delay+0x14>
  {
  }
}
 8000bce:	bd38      	pop	{r3, r4, r5, pc}
 8000bd0:	20000000 	.word	0x20000000

08000bd4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bd4:	4a07      	ldr	r2, [pc, #28]	; (8000bf4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000bd6:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bd8:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000bda:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bde:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000be2:	041b      	lsls	r3, r3, #16
 8000be4:	0c1b      	lsrs	r3, r3, #16
 8000be6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000bee:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000bf0:	60d3      	str	r3, [r2, #12]
 8000bf2:	4770      	bx	lr
 8000bf4:	e000ed00 	.word	0xe000ed00

08000bf8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bf8:	4b17      	ldr	r3, [pc, #92]	; (8000c58 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bfa:	b530      	push	{r4, r5, lr}
 8000bfc:	68dc      	ldr	r4, [r3, #12]
 8000bfe:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c02:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c06:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c08:	2b04      	cmp	r3, #4
 8000c0a:	bf28      	it	cs
 8000c0c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c0e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c10:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c14:	bf98      	it	ls
 8000c16:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c18:	fa05 f303 	lsl.w	r3, r5, r3
 8000c1c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c20:	bf88      	it	hi
 8000c22:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c24:	4019      	ands	r1, r3
 8000c26:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c28:	fa05 f404 	lsl.w	r4, r5, r4
 8000c2c:	3c01      	subs	r4, #1
 8000c2e:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000c30:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c32:	ea42 0201 	orr.w	r2, r2, r1
 8000c36:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c3a:	bfaf      	iteee	ge
 8000c3c:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c40:	4b06      	ldrlt	r3, [pc, #24]	; (8000c5c <HAL_NVIC_SetPriority+0x64>)
 8000c42:	f000 000f 	andlt.w	r0, r0, #15
 8000c46:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c48:	bfa5      	ittet	ge
 8000c4a:	b2d2      	uxtbge	r2, r2
 8000c4c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c50:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c52:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000c56:	bd30      	pop	{r4, r5, pc}
 8000c58:	e000ed00 	.word	0xe000ed00
 8000c5c:	e000ed14 	.word	0xe000ed14

08000c60 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000c60:	2301      	movs	r3, #1
 8000c62:	0942      	lsrs	r2, r0, #5
 8000c64:	f000 001f 	and.w	r0, r0, #31
 8000c68:	fa03 f000 	lsl.w	r0, r3, r0
 8000c6c:	4b01      	ldr	r3, [pc, #4]	; (8000c74 <HAL_NVIC_EnableIRQ+0x14>)
 8000c6e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000c72:	4770      	bx	lr
 8000c74:	e000e100 	.word	0xe000e100

08000c78 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c78:	3801      	subs	r0, #1
 8000c7a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c7e:	d20a      	bcs.n	8000c96 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c80:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c82:	4b06      	ldr	r3, [pc, #24]	; (8000c9c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c84:	4a06      	ldr	r2, [pc, #24]	; (8000ca0 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c86:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c88:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c8c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c8e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c90:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000c96:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	e000e010 	.word	0xe000e010
 8000ca0:	e000ed00 	.word	0xe000ed00

08000ca4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000ca4:	4b04      	ldr	r3, [pc, #16]	; (8000cb8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000ca6:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000ca8:	681a      	ldr	r2, [r3, #0]
 8000caa:	bf0c      	ite	eq
 8000cac:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000cb0:	f022 0204 	bicne.w	r2, r2, #4
 8000cb4:	601a      	str	r2, [r3, #0]
 8000cb6:	4770      	bx	lr
 8000cb8:	e000e010 	.word	0xe000e010

08000cbc <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000cbc:	4770      	bx	lr

08000cbe <HAL_SYSTICK_IRQHandler>:
{
 8000cbe:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000cc0:	f7ff fffc 	bl	8000cbc <HAL_SYSTICK_Callback>
 8000cc4:	bd08      	pop	{r3, pc}
	...

08000cc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cc8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8000ccc:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000cce:	4616      	mov	r6, r2
 8000cd0:	4b65      	ldr	r3, [pc, #404]	; (8000e68 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000cd2:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8000e78 <HAL_GPIO_Init+0x1b0>
 8000cd6:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8000e7c <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 8000cda:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000cde:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8000ce0:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ce4:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8000ce8:	45a0      	cmp	r8, r4
 8000cea:	d17f      	bne.n	8000dec <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8000cec:	684d      	ldr	r5, [r1, #4]
 8000cee:	2d12      	cmp	r5, #18
 8000cf0:	f000 80af 	beq.w	8000e52 <HAL_GPIO_Init+0x18a>
 8000cf4:	f200 8088 	bhi.w	8000e08 <HAL_GPIO_Init+0x140>
 8000cf8:	2d02      	cmp	r5, #2
 8000cfa:	f000 80a7 	beq.w	8000e4c <HAL_GPIO_Init+0x184>
 8000cfe:	d87c      	bhi.n	8000dfa <HAL_GPIO_Init+0x132>
 8000d00:	2d00      	cmp	r5, #0
 8000d02:	f000 808e 	beq.w	8000e22 <HAL_GPIO_Init+0x15a>
 8000d06:	2d01      	cmp	r5, #1
 8000d08:	f000 809e 	beq.w	8000e48 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d0c:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d10:	2cff      	cmp	r4, #255	; 0xff
 8000d12:	bf93      	iteet	ls
 8000d14:	4682      	movls	sl, r0
 8000d16:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8000d1a:	3d08      	subhi	r5, #8
 8000d1c:	f8d0 b000 	ldrls.w	fp, [r0]
 8000d20:	bf92      	itee	ls
 8000d22:	00b5      	lslls	r5, r6, #2
 8000d24:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000d28:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d2a:	fa09 f805 	lsl.w	r8, r9, r5
 8000d2e:	ea2b 0808 	bic.w	r8, fp, r8
 8000d32:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d36:	bf88      	it	hi
 8000d38:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d3c:	ea48 0505 	orr.w	r5, r8, r5
 8000d40:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d44:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000d48:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000d4c:	d04e      	beq.n	8000dec <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d4e:	4d47      	ldr	r5, [pc, #284]	; (8000e6c <HAL_GPIO_Init+0x1a4>)
 8000d50:	4f46      	ldr	r7, [pc, #280]	; (8000e6c <HAL_GPIO_Init+0x1a4>)
 8000d52:	69ad      	ldr	r5, [r5, #24]
 8000d54:	f026 0803 	bic.w	r8, r6, #3
 8000d58:	f045 0501 	orr.w	r5, r5, #1
 8000d5c:	61bd      	str	r5, [r7, #24]
 8000d5e:	69bd      	ldr	r5, [r7, #24]
 8000d60:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000d64:	f005 0501 	and.w	r5, r5, #1
 8000d68:	9501      	str	r5, [sp, #4]
 8000d6a:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000d6e:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d72:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000d74:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8000d78:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000d7c:	fa09 f90b 	lsl.w	r9, r9, fp
 8000d80:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d84:	4d3a      	ldr	r5, [pc, #232]	; (8000e70 <HAL_GPIO_Init+0x1a8>)
 8000d86:	42a8      	cmp	r0, r5
 8000d88:	d068      	beq.n	8000e5c <HAL_GPIO_Init+0x194>
 8000d8a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d8e:	42a8      	cmp	r0, r5
 8000d90:	d066      	beq.n	8000e60 <HAL_GPIO_Init+0x198>
 8000d92:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d96:	42a8      	cmp	r0, r5
 8000d98:	d064      	beq.n	8000e64 <HAL_GPIO_Init+0x19c>
 8000d9a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d9e:	42a8      	cmp	r0, r5
 8000da0:	bf0c      	ite	eq
 8000da2:	2503      	moveq	r5, #3
 8000da4:	2504      	movne	r5, #4
 8000da6:	fa05 f50b 	lsl.w	r5, r5, fp
 8000daa:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8000dae:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000db2:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000db4:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000db8:	bf14      	ite	ne
 8000dba:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000dbc:	43a5      	biceq	r5, r4
 8000dbe:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000dc0:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000dc2:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8000dc6:	bf14      	ite	ne
 8000dc8:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000dca:	43a5      	biceq	r5, r4
 8000dcc:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000dce:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000dd0:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000dd4:	bf14      	ite	ne
 8000dd6:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000dd8:	43a5      	biceq	r5, r4
 8000dda:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ddc:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000dde:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000de2:	bf14      	ite	ne
 8000de4:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000de6:	ea25 0404 	biceq.w	r4, r5, r4
 8000dea:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000dec:	3601      	adds	r6, #1
 8000dee:	2e10      	cmp	r6, #16
 8000df0:	f47f af73 	bne.w	8000cda <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8000df4:	b003      	add	sp, #12
 8000df6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8000dfa:	2d03      	cmp	r5, #3
 8000dfc:	d022      	beq.n	8000e44 <HAL_GPIO_Init+0x17c>
 8000dfe:	2d11      	cmp	r5, #17
 8000e00:	d184      	bne.n	8000d0c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000e02:	68ca      	ldr	r2, [r1, #12]
 8000e04:	3204      	adds	r2, #4
          break;
 8000e06:	e781      	b.n	8000d0c <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000e08:	4f1a      	ldr	r7, [pc, #104]	; (8000e74 <HAL_GPIO_Init+0x1ac>)
 8000e0a:	42bd      	cmp	r5, r7
 8000e0c:	d009      	beq.n	8000e22 <HAL_GPIO_Init+0x15a>
 8000e0e:	d812      	bhi.n	8000e36 <HAL_GPIO_Init+0x16e>
 8000e10:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8000e80 <HAL_GPIO_Init+0x1b8>
 8000e14:	454d      	cmp	r5, r9
 8000e16:	d004      	beq.n	8000e22 <HAL_GPIO_Init+0x15a>
 8000e18:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000e1c:	454d      	cmp	r5, r9
 8000e1e:	f47f af75 	bne.w	8000d0c <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000e22:	688a      	ldr	r2, [r1, #8]
 8000e24:	b1c2      	cbz	r2, 8000e58 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000e26:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8000e28:	bf0c      	ite	eq
 8000e2a:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000e2e:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e32:	2208      	movs	r2, #8
 8000e34:	e76a      	b.n	8000d0c <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000e36:	4575      	cmp	r5, lr
 8000e38:	d0f3      	beq.n	8000e22 <HAL_GPIO_Init+0x15a>
 8000e3a:	4565      	cmp	r5, ip
 8000e3c:	d0f1      	beq.n	8000e22 <HAL_GPIO_Init+0x15a>
 8000e3e:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000e84 <HAL_GPIO_Init+0x1bc>
 8000e42:	e7eb      	b.n	8000e1c <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000e44:	2200      	movs	r2, #0
 8000e46:	e761      	b.n	8000d0c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000e48:	68ca      	ldr	r2, [r1, #12]
          break;
 8000e4a:	e75f      	b.n	8000d0c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000e4c:	68ca      	ldr	r2, [r1, #12]
 8000e4e:	3208      	adds	r2, #8
          break;
 8000e50:	e75c      	b.n	8000d0c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000e52:	68ca      	ldr	r2, [r1, #12]
 8000e54:	320c      	adds	r2, #12
          break;
 8000e56:	e759      	b.n	8000d0c <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000e58:	2204      	movs	r2, #4
 8000e5a:	e757      	b.n	8000d0c <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e5c:	2500      	movs	r5, #0
 8000e5e:	e7a2      	b.n	8000da6 <HAL_GPIO_Init+0xde>
 8000e60:	2501      	movs	r5, #1
 8000e62:	e7a0      	b.n	8000da6 <HAL_GPIO_Init+0xde>
 8000e64:	2502      	movs	r5, #2
 8000e66:	e79e      	b.n	8000da6 <HAL_GPIO_Init+0xde>
 8000e68:	40010400 	.word	0x40010400
 8000e6c:	40021000 	.word	0x40021000
 8000e70:	40010800 	.word	0x40010800
 8000e74:	10210000 	.word	0x10210000
 8000e78:	10310000 	.word	0x10310000
 8000e7c:	10320000 	.word	0x10320000
 8000e80:	10110000 	.word	0x10110000
 8000e84:	10220000 	.word	0x10220000

08000e88 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e88:	b10a      	cbz	r2, 8000e8e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000e8a:	6101      	str	r1, [r0, #16]
 8000e8c:	4770      	bx	lr
 8000e8e:	0409      	lsls	r1, r1, #16
 8000e90:	e7fb      	b.n	8000e8a <HAL_GPIO_WritePin+0x2>

08000e92 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000e92:	68c3      	ldr	r3, [r0, #12]
 8000e94:	4059      	eors	r1, r3
 8000e96:	60c1      	str	r1, [r0, #12]
 8000e98:	4770      	bx	lr
	...

08000e9c <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000e9c:	b538      	push	{r3, r4, r5, lr}
  uint32_t freqrange = 0U;
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8000e9e:	4604      	mov	r4, r0
 8000ea0:	b908      	cbnz	r0, 8000ea6 <HAL_I2C_Init+0xa>
  {
    return HAL_ERROR;
 8000ea2:	2001      	movs	r0, #1
 8000ea4:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8000ea6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000eaa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000eae:	b91b      	cbnz	r3, 8000eb8 <HAL_I2C_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000eb0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000eb4:	f001 f980 	bl	80021b8 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000eb8:	2324      	movs	r3, #36	; 0x24

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000eba:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000ebc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8000ec0:	6813      	ldr	r3, [r2, #0]
 8000ec2:	f023 0301 	bic.w	r3, r3, #1
 8000ec6:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000ec8:	f000 fada 	bl	8001480 <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000ecc:	6863      	ldr	r3, [r4, #4]
 8000ece:	4a2f      	ldr	r2, [pc, #188]	; (8000f8c <HAL_I2C_Init+0xf0>)
 8000ed0:	4293      	cmp	r3, r2
 8000ed2:	d830      	bhi.n	8000f36 <HAL_I2C_Init+0x9a>
 8000ed4:	4a2e      	ldr	r2, [pc, #184]	; (8000f90 <HAL_I2C_Init+0xf4>)
 8000ed6:	4290      	cmp	r0, r2
 8000ed8:	d9e3      	bls.n	8000ea2 <HAL_I2C_Init+0x6>
  {
    return HAL_ERROR;
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000eda:	4a2e      	ldr	r2, [pc, #184]	; (8000f94 <HAL_I2C_Init+0xf8>)

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8000edc:	6821      	ldr	r1, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8000ede:	fbb0 f2f2 	udiv	r2, r0, r2
  hi2c->Instance->CR2 = freqrange;
 8000ee2:	604a      	str	r2, [r1, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000ee4:	3201      	adds	r2, #1
 8000ee6:	620a      	str	r2, [r1, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000ee8:	4a28      	ldr	r2, [pc, #160]	; (8000f8c <HAL_I2C_Init+0xf0>)
 8000eea:	3801      	subs	r0, #1
 8000eec:	4293      	cmp	r3, r2
 8000eee:	d832      	bhi.n	8000f56 <HAL_I2C_Init+0xba>
 8000ef0:	005b      	lsls	r3, r3, #1
 8000ef2:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ef6:	1c43      	adds	r3, r0, #1
 8000ef8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000efc:	2b04      	cmp	r3, #4
 8000efe:	bf38      	it	cc
 8000f00:	2304      	movcc	r3, #4
 8000f02:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000f04:	6a22      	ldr	r2, [r4, #32]
 8000f06:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f08:	2000      	movs	r0, #0
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	600b      	str	r3, [r1, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8000f0e:	68e2      	ldr	r2, [r4, #12]
 8000f10:	6923      	ldr	r3, [r4, #16]
 8000f12:	4313      	orrs	r3, r2
 8000f14:	608b      	str	r3, [r1, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8000f16:	69a2      	ldr	r2, [r4, #24]
 8000f18:	6963      	ldr	r3, [r4, #20]
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 8000f1e:	680b      	ldr	r3, [r1, #0]
 8000f20:	f043 0301 	orr.w	r3, r3, #1
 8000f24:	600b      	str	r3, [r1, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8000f26:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f28:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000f2a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000f2e:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f30:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 8000f34:	bd38      	pop	{r3, r4, r5, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000f36:	4a18      	ldr	r2, [pc, #96]	; (8000f98 <HAL_I2C_Init+0xfc>)
 8000f38:	4290      	cmp	r0, r2
 8000f3a:	d9b2      	bls.n	8000ea2 <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 8000f3c:	4d15      	ldr	r5, [pc, #84]	; (8000f94 <HAL_I2C_Init+0xf8>)
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000f3e:	f44f 7296 	mov.w	r2, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 8000f42:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->CR2 = freqrange;
 8000f46:	6821      	ldr	r1, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000f48:	436a      	muls	r2, r5
  hi2c->Instance->CR2 = freqrange;
 8000f4a:	604d      	str	r5, [r1, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000f4c:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8000f50:	fbb2 f2f5 	udiv	r2, r2, r5
 8000f54:	e7c6      	b.n	8000ee4 <HAL_I2C_Init+0x48>
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000f56:	68a2      	ldr	r2, [r4, #8]
 8000f58:	b952      	cbnz	r2, 8000f70 <HAL_I2C_Init+0xd4>
 8000f5a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000f5e:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f62:	1c43      	adds	r3, r0, #1
 8000f64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f68:	b16b      	cbz	r3, 8000f86 <HAL_I2C_Init+0xea>
 8000f6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f6e:	e7c8      	b.n	8000f02 <HAL_I2C_Init+0x66>
 8000f70:	2219      	movs	r2, #25
 8000f72:	4353      	muls	r3, r2
 8000f74:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f78:	1c43      	adds	r3, r0, #1
 8000f7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f7e:	b113      	cbz	r3, 8000f86 <HAL_I2C_Init+0xea>
 8000f80:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000f84:	e7bd      	b.n	8000f02 <HAL_I2C_Init+0x66>
 8000f86:	2301      	movs	r3, #1
 8000f88:	e7bb      	b.n	8000f02 <HAL_I2C_Init+0x66>
 8000f8a:	bf00      	nop
 8000f8c:	000186a0 	.word	0x000186a0
 8000f90:	001e847f 	.word	0x001e847f
 8000f94:	000f4240 	.word	0x000f4240
 8000f98:	003d08ff 	.word	0x003d08ff

08000f9c <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f9c:	6803      	ldr	r3, [r0, #0]
{
 8000f9e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fa2:	07db      	lsls	r3, r3, #31
{
 8000fa4:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fa6:	d410      	bmi.n	8000fca <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fa8:	682b      	ldr	r3, [r5, #0]
 8000faa:	079f      	lsls	r7, r3, #30
 8000fac:	d45e      	bmi.n	800106c <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fae:	682b      	ldr	r3, [r5, #0]
 8000fb0:	0719      	lsls	r1, r3, #28
 8000fb2:	f100 8095 	bmi.w	80010e0 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fb6:	682b      	ldr	r3, [r5, #0]
 8000fb8:	075a      	lsls	r2, r3, #29
 8000fba:	f100 80bf 	bmi.w	800113c <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000fbe:	69ea      	ldr	r2, [r5, #28]
 8000fc0:	2a00      	cmp	r2, #0
 8000fc2:	f040 812d 	bne.w	8001220 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000fc6:	2000      	movs	r0, #0
 8000fc8:	e014      	b.n	8000ff4 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000fca:	4c90      	ldr	r4, [pc, #576]	; (800120c <HAL_RCC_OscConfig+0x270>)
 8000fcc:	6863      	ldr	r3, [r4, #4]
 8000fce:	f003 030c 	and.w	r3, r3, #12
 8000fd2:	2b04      	cmp	r3, #4
 8000fd4:	d007      	beq.n	8000fe6 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000fd6:	6863      	ldr	r3, [r4, #4]
 8000fd8:	f003 030c 	and.w	r3, r3, #12
 8000fdc:	2b08      	cmp	r3, #8
 8000fde:	d10c      	bne.n	8000ffa <HAL_RCC_OscConfig+0x5e>
 8000fe0:	6863      	ldr	r3, [r4, #4]
 8000fe2:	03de      	lsls	r6, r3, #15
 8000fe4:	d509      	bpl.n	8000ffa <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fe6:	6823      	ldr	r3, [r4, #0]
 8000fe8:	039c      	lsls	r4, r3, #14
 8000fea:	d5dd      	bpl.n	8000fa8 <HAL_RCC_OscConfig+0xc>
 8000fec:	686b      	ldr	r3, [r5, #4]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d1da      	bne.n	8000fa8 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000ff2:	2001      	movs	r0, #1
}
 8000ff4:	b002      	add	sp, #8
 8000ff6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ffa:	686b      	ldr	r3, [r5, #4]
 8000ffc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001000:	d110      	bne.n	8001024 <HAL_RCC_OscConfig+0x88>
 8001002:	6823      	ldr	r3, [r4, #0]
 8001004:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001008:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800100a:	f7ff fdcb 	bl	8000ba4 <HAL_GetTick>
 800100e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001010:	6823      	ldr	r3, [r4, #0]
 8001012:	0398      	lsls	r0, r3, #14
 8001014:	d4c8      	bmi.n	8000fa8 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001016:	f7ff fdc5 	bl	8000ba4 <HAL_GetTick>
 800101a:	1b80      	subs	r0, r0, r6
 800101c:	2864      	cmp	r0, #100	; 0x64
 800101e:	d9f7      	bls.n	8001010 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001020:	2003      	movs	r0, #3
 8001022:	e7e7      	b.n	8000ff4 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001024:	b99b      	cbnz	r3, 800104e <HAL_RCC_OscConfig+0xb2>
 8001026:	6823      	ldr	r3, [r4, #0]
 8001028:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800102c:	6023      	str	r3, [r4, #0]
 800102e:	6823      	ldr	r3, [r4, #0]
 8001030:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001034:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001036:	f7ff fdb5 	bl	8000ba4 <HAL_GetTick>
 800103a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800103c:	6823      	ldr	r3, [r4, #0]
 800103e:	0399      	lsls	r1, r3, #14
 8001040:	d5b2      	bpl.n	8000fa8 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001042:	f7ff fdaf 	bl	8000ba4 <HAL_GetTick>
 8001046:	1b80      	subs	r0, r0, r6
 8001048:	2864      	cmp	r0, #100	; 0x64
 800104a:	d9f7      	bls.n	800103c <HAL_RCC_OscConfig+0xa0>
 800104c:	e7e8      	b.n	8001020 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800104e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001052:	6823      	ldr	r3, [r4, #0]
 8001054:	d103      	bne.n	800105e <HAL_RCC_OscConfig+0xc2>
 8001056:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800105a:	6023      	str	r3, [r4, #0]
 800105c:	e7d1      	b.n	8001002 <HAL_RCC_OscConfig+0x66>
 800105e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001062:	6023      	str	r3, [r4, #0]
 8001064:	6823      	ldr	r3, [r4, #0]
 8001066:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800106a:	e7cd      	b.n	8001008 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800106c:	4c67      	ldr	r4, [pc, #412]	; (800120c <HAL_RCC_OscConfig+0x270>)
 800106e:	6863      	ldr	r3, [r4, #4]
 8001070:	f013 0f0c 	tst.w	r3, #12
 8001074:	d007      	beq.n	8001086 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001076:	6863      	ldr	r3, [r4, #4]
 8001078:	f003 030c 	and.w	r3, r3, #12
 800107c:	2b08      	cmp	r3, #8
 800107e:	d110      	bne.n	80010a2 <HAL_RCC_OscConfig+0x106>
 8001080:	6863      	ldr	r3, [r4, #4]
 8001082:	03da      	lsls	r2, r3, #15
 8001084:	d40d      	bmi.n	80010a2 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001086:	6823      	ldr	r3, [r4, #0]
 8001088:	079b      	lsls	r3, r3, #30
 800108a:	d502      	bpl.n	8001092 <HAL_RCC_OscConfig+0xf6>
 800108c:	692b      	ldr	r3, [r5, #16]
 800108e:	2b01      	cmp	r3, #1
 8001090:	d1af      	bne.n	8000ff2 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001092:	6823      	ldr	r3, [r4, #0]
 8001094:	696a      	ldr	r2, [r5, #20]
 8001096:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800109a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800109e:	6023      	str	r3, [r4, #0]
 80010a0:	e785      	b.n	8000fae <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010a2:	692a      	ldr	r2, [r5, #16]
 80010a4:	4b5a      	ldr	r3, [pc, #360]	; (8001210 <HAL_RCC_OscConfig+0x274>)
 80010a6:	b16a      	cbz	r2, 80010c4 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 80010a8:	2201      	movs	r2, #1
 80010aa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80010ac:	f7ff fd7a 	bl	8000ba4 <HAL_GetTick>
 80010b0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010b2:	6823      	ldr	r3, [r4, #0]
 80010b4:	079f      	lsls	r7, r3, #30
 80010b6:	d4ec      	bmi.n	8001092 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010b8:	f7ff fd74 	bl	8000ba4 <HAL_GetTick>
 80010bc:	1b80      	subs	r0, r0, r6
 80010be:	2802      	cmp	r0, #2
 80010c0:	d9f7      	bls.n	80010b2 <HAL_RCC_OscConfig+0x116>
 80010c2:	e7ad      	b.n	8001020 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80010c4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80010c6:	f7ff fd6d 	bl	8000ba4 <HAL_GetTick>
 80010ca:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010cc:	6823      	ldr	r3, [r4, #0]
 80010ce:	0798      	lsls	r0, r3, #30
 80010d0:	f57f af6d 	bpl.w	8000fae <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010d4:	f7ff fd66 	bl	8000ba4 <HAL_GetTick>
 80010d8:	1b80      	subs	r0, r0, r6
 80010da:	2802      	cmp	r0, #2
 80010dc:	d9f6      	bls.n	80010cc <HAL_RCC_OscConfig+0x130>
 80010de:	e79f      	b.n	8001020 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010e0:	69aa      	ldr	r2, [r5, #24]
 80010e2:	4c4a      	ldr	r4, [pc, #296]	; (800120c <HAL_RCC_OscConfig+0x270>)
 80010e4:	4b4b      	ldr	r3, [pc, #300]	; (8001214 <HAL_RCC_OscConfig+0x278>)
 80010e6:	b1da      	cbz	r2, 8001120 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 80010e8:	2201      	movs	r2, #1
 80010ea:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80010ec:	f7ff fd5a 	bl	8000ba4 <HAL_GetTick>
 80010f0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80010f4:	079b      	lsls	r3, r3, #30
 80010f6:	d50d      	bpl.n	8001114 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80010f8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80010fc:	4b46      	ldr	r3, [pc, #280]	; (8001218 <HAL_RCC_OscConfig+0x27c>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	fbb3 f3f2 	udiv	r3, r3, r2
 8001104:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001106:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001108:	9b01      	ldr	r3, [sp, #4]
 800110a:	1e5a      	subs	r2, r3, #1
 800110c:	9201      	str	r2, [sp, #4]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d1f9      	bne.n	8001106 <HAL_RCC_OscConfig+0x16a>
 8001112:	e750      	b.n	8000fb6 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001114:	f7ff fd46 	bl	8000ba4 <HAL_GetTick>
 8001118:	1b80      	subs	r0, r0, r6
 800111a:	2802      	cmp	r0, #2
 800111c:	d9e9      	bls.n	80010f2 <HAL_RCC_OscConfig+0x156>
 800111e:	e77f      	b.n	8001020 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8001120:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001122:	f7ff fd3f 	bl	8000ba4 <HAL_GetTick>
 8001126:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001128:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800112a:	079f      	lsls	r7, r3, #30
 800112c:	f57f af43 	bpl.w	8000fb6 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001130:	f7ff fd38 	bl	8000ba4 <HAL_GetTick>
 8001134:	1b80      	subs	r0, r0, r6
 8001136:	2802      	cmp	r0, #2
 8001138:	d9f6      	bls.n	8001128 <HAL_RCC_OscConfig+0x18c>
 800113a:	e771      	b.n	8001020 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800113c:	4c33      	ldr	r4, [pc, #204]	; (800120c <HAL_RCC_OscConfig+0x270>)
 800113e:	69e3      	ldr	r3, [r4, #28]
 8001140:	00d8      	lsls	r0, r3, #3
 8001142:	d424      	bmi.n	800118e <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8001144:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001146:	69e3      	ldr	r3, [r4, #28]
 8001148:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800114c:	61e3      	str	r3, [r4, #28]
 800114e:	69e3      	ldr	r3, [r4, #28]
 8001150:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001154:	9300      	str	r3, [sp, #0]
 8001156:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001158:	4e30      	ldr	r6, [pc, #192]	; (800121c <HAL_RCC_OscConfig+0x280>)
 800115a:	6833      	ldr	r3, [r6, #0]
 800115c:	05d9      	lsls	r1, r3, #23
 800115e:	d518      	bpl.n	8001192 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001160:	68eb      	ldr	r3, [r5, #12]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d126      	bne.n	80011b4 <HAL_RCC_OscConfig+0x218>
 8001166:	6a23      	ldr	r3, [r4, #32]
 8001168:	f043 0301 	orr.w	r3, r3, #1
 800116c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800116e:	f7ff fd19 	bl	8000ba4 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001172:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001176:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001178:	6a23      	ldr	r3, [r4, #32]
 800117a:	079b      	lsls	r3, r3, #30
 800117c:	d53f      	bpl.n	80011fe <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 800117e:	2f00      	cmp	r7, #0
 8001180:	f43f af1d 	beq.w	8000fbe <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001184:	69e3      	ldr	r3, [r4, #28]
 8001186:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800118a:	61e3      	str	r3, [r4, #28]
 800118c:	e717      	b.n	8000fbe <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 800118e:	2700      	movs	r7, #0
 8001190:	e7e2      	b.n	8001158 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001192:	6833      	ldr	r3, [r6, #0]
 8001194:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001198:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800119a:	f7ff fd03 	bl	8000ba4 <HAL_GetTick>
 800119e:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011a0:	6833      	ldr	r3, [r6, #0]
 80011a2:	05da      	lsls	r2, r3, #23
 80011a4:	d4dc      	bmi.n	8001160 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011a6:	f7ff fcfd 	bl	8000ba4 <HAL_GetTick>
 80011aa:	eba0 0008 	sub.w	r0, r0, r8
 80011ae:	2864      	cmp	r0, #100	; 0x64
 80011b0:	d9f6      	bls.n	80011a0 <HAL_RCC_OscConfig+0x204>
 80011b2:	e735      	b.n	8001020 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011b4:	b9ab      	cbnz	r3, 80011e2 <HAL_RCC_OscConfig+0x246>
 80011b6:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011b8:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011bc:	f023 0301 	bic.w	r3, r3, #1
 80011c0:	6223      	str	r3, [r4, #32]
 80011c2:	6a23      	ldr	r3, [r4, #32]
 80011c4:	f023 0304 	bic.w	r3, r3, #4
 80011c8:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80011ca:	f7ff fceb 	bl	8000ba4 <HAL_GetTick>
 80011ce:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011d0:	6a23      	ldr	r3, [r4, #32]
 80011d2:	0798      	lsls	r0, r3, #30
 80011d4:	d5d3      	bpl.n	800117e <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011d6:	f7ff fce5 	bl	8000ba4 <HAL_GetTick>
 80011da:	1b80      	subs	r0, r0, r6
 80011dc:	4540      	cmp	r0, r8
 80011de:	d9f7      	bls.n	80011d0 <HAL_RCC_OscConfig+0x234>
 80011e0:	e71e      	b.n	8001020 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011e2:	2b05      	cmp	r3, #5
 80011e4:	6a23      	ldr	r3, [r4, #32]
 80011e6:	d103      	bne.n	80011f0 <HAL_RCC_OscConfig+0x254>
 80011e8:	f043 0304 	orr.w	r3, r3, #4
 80011ec:	6223      	str	r3, [r4, #32]
 80011ee:	e7ba      	b.n	8001166 <HAL_RCC_OscConfig+0x1ca>
 80011f0:	f023 0301 	bic.w	r3, r3, #1
 80011f4:	6223      	str	r3, [r4, #32]
 80011f6:	6a23      	ldr	r3, [r4, #32]
 80011f8:	f023 0304 	bic.w	r3, r3, #4
 80011fc:	e7b6      	b.n	800116c <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011fe:	f7ff fcd1 	bl	8000ba4 <HAL_GetTick>
 8001202:	eba0 0008 	sub.w	r0, r0, r8
 8001206:	42b0      	cmp	r0, r6
 8001208:	d9b6      	bls.n	8001178 <HAL_RCC_OscConfig+0x1dc>
 800120a:	e709      	b.n	8001020 <HAL_RCC_OscConfig+0x84>
 800120c:	40021000 	.word	0x40021000
 8001210:	42420000 	.word	0x42420000
 8001214:	42420480 	.word	0x42420480
 8001218:	2000000c 	.word	0x2000000c
 800121c:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001220:	4c22      	ldr	r4, [pc, #136]	; (80012ac <HAL_RCC_OscConfig+0x310>)
 8001222:	6863      	ldr	r3, [r4, #4]
 8001224:	f003 030c 	and.w	r3, r3, #12
 8001228:	2b08      	cmp	r3, #8
 800122a:	f43f aee2 	beq.w	8000ff2 <HAL_RCC_OscConfig+0x56>
 800122e:	2300      	movs	r3, #0
 8001230:	4e1f      	ldr	r6, [pc, #124]	; (80012b0 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001232:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001234:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001236:	d12b      	bne.n	8001290 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8001238:	f7ff fcb4 	bl	8000ba4 <HAL_GetTick>
 800123c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800123e:	6823      	ldr	r3, [r4, #0]
 8001240:	0199      	lsls	r1, r3, #6
 8001242:	d41f      	bmi.n	8001284 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001244:	6a2b      	ldr	r3, [r5, #32]
 8001246:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800124a:	d105      	bne.n	8001258 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800124c:	6862      	ldr	r2, [r4, #4]
 800124e:	68a9      	ldr	r1, [r5, #8]
 8001250:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001254:	430a      	orrs	r2, r1
 8001256:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001258:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800125a:	6862      	ldr	r2, [r4, #4]
 800125c:	430b      	orrs	r3, r1
 800125e:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001262:	4313      	orrs	r3, r2
 8001264:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001266:	2301      	movs	r3, #1
 8001268:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800126a:	f7ff fc9b 	bl	8000ba4 <HAL_GetTick>
 800126e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001270:	6823      	ldr	r3, [r4, #0]
 8001272:	019a      	lsls	r2, r3, #6
 8001274:	f53f aea7 	bmi.w	8000fc6 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001278:	f7ff fc94 	bl	8000ba4 <HAL_GetTick>
 800127c:	1b40      	subs	r0, r0, r5
 800127e:	2802      	cmp	r0, #2
 8001280:	d9f6      	bls.n	8001270 <HAL_RCC_OscConfig+0x2d4>
 8001282:	e6cd      	b.n	8001020 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001284:	f7ff fc8e 	bl	8000ba4 <HAL_GetTick>
 8001288:	1bc0      	subs	r0, r0, r7
 800128a:	2802      	cmp	r0, #2
 800128c:	d9d7      	bls.n	800123e <HAL_RCC_OscConfig+0x2a2>
 800128e:	e6c7      	b.n	8001020 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001290:	f7ff fc88 	bl	8000ba4 <HAL_GetTick>
 8001294:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001296:	6823      	ldr	r3, [r4, #0]
 8001298:	019b      	lsls	r3, r3, #6
 800129a:	f57f ae94 	bpl.w	8000fc6 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800129e:	f7ff fc81 	bl	8000ba4 <HAL_GetTick>
 80012a2:	1b40      	subs	r0, r0, r5
 80012a4:	2802      	cmp	r0, #2
 80012a6:	d9f6      	bls.n	8001296 <HAL_RCC_OscConfig+0x2fa>
 80012a8:	e6ba      	b.n	8001020 <HAL_RCC_OscConfig+0x84>
 80012aa:	bf00      	nop
 80012ac:	40021000 	.word	0x40021000
 80012b0:	42420060 	.word	0x42420060

080012b4 <HAL_RCC_GetSysClockFreq>:
{
 80012b4:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80012b6:	4b19      	ldr	r3, [pc, #100]	; (800131c <HAL_RCC_GetSysClockFreq+0x68>)
{
 80012b8:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80012ba:	ac02      	add	r4, sp, #8
 80012bc:	f103 0510 	add.w	r5, r3, #16
 80012c0:	4622      	mov	r2, r4
 80012c2:	6818      	ldr	r0, [r3, #0]
 80012c4:	6859      	ldr	r1, [r3, #4]
 80012c6:	3308      	adds	r3, #8
 80012c8:	c203      	stmia	r2!, {r0, r1}
 80012ca:	42ab      	cmp	r3, r5
 80012cc:	4614      	mov	r4, r2
 80012ce:	d1f7      	bne.n	80012c0 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80012d0:	2301      	movs	r3, #1
 80012d2:	f88d 3004 	strb.w	r3, [sp, #4]
 80012d6:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 80012d8:	4911      	ldr	r1, [pc, #68]	; (8001320 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80012da:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 80012de:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80012e0:	f003 020c 	and.w	r2, r3, #12
 80012e4:	2a08      	cmp	r2, #8
 80012e6:	d117      	bne.n	8001318 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80012e8:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80012ec:	a806      	add	r0, sp, #24
 80012ee:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80012f0:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80012f2:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80012f6:	d50c      	bpl.n	8001312 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80012f8:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80012fa:	480a      	ldr	r0, [pc, #40]	; (8001324 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80012fc:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001300:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001302:	aa06      	add	r2, sp, #24
 8001304:	4413      	add	r3, r2
 8001306:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800130a:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800130e:	b007      	add	sp, #28
 8001310:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001312:	4805      	ldr	r0, [pc, #20]	; (8001328 <HAL_RCC_GetSysClockFreq+0x74>)
 8001314:	4350      	muls	r0, r2
 8001316:	e7fa      	b.n	800130e <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8001318:	4802      	ldr	r0, [pc, #8]	; (8001324 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 800131a:	e7f8      	b.n	800130e <HAL_RCC_GetSysClockFreq+0x5a>
 800131c:	08004528 	.word	0x08004528
 8001320:	40021000 	.word	0x40021000
 8001324:	007a1200 	.word	0x007a1200
 8001328:	003d0900 	.word	0x003d0900

0800132c <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800132c:	4a4d      	ldr	r2, [pc, #308]	; (8001464 <HAL_RCC_ClockConfig+0x138>)
{
 800132e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001332:	6813      	ldr	r3, [r2, #0]
{
 8001334:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001336:	f003 0307 	and.w	r3, r3, #7
 800133a:	428b      	cmp	r3, r1
{
 800133c:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800133e:	d328      	bcc.n	8001392 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001340:	682a      	ldr	r2, [r5, #0]
 8001342:	0791      	lsls	r1, r2, #30
 8001344:	d432      	bmi.n	80013ac <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001346:	07d2      	lsls	r2, r2, #31
 8001348:	d438      	bmi.n	80013bc <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800134a:	4a46      	ldr	r2, [pc, #280]	; (8001464 <HAL_RCC_ClockConfig+0x138>)
 800134c:	6813      	ldr	r3, [r2, #0]
 800134e:	f003 0307 	and.w	r3, r3, #7
 8001352:	429e      	cmp	r6, r3
 8001354:	d373      	bcc.n	800143e <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001356:	682a      	ldr	r2, [r5, #0]
 8001358:	4c43      	ldr	r4, [pc, #268]	; (8001468 <HAL_RCC_ClockConfig+0x13c>)
 800135a:	f012 0f04 	tst.w	r2, #4
 800135e:	d179      	bne.n	8001454 <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001360:	0713      	lsls	r3, r2, #28
 8001362:	d506      	bpl.n	8001372 <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001364:	6863      	ldr	r3, [r4, #4]
 8001366:	692a      	ldr	r2, [r5, #16]
 8001368:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800136c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001370:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001372:	f7ff ff9f 	bl	80012b4 <HAL_RCC_GetSysClockFreq>
 8001376:	6863      	ldr	r3, [r4, #4]
 8001378:	4a3c      	ldr	r2, [pc, #240]	; (800146c <HAL_RCC_ClockConfig+0x140>)
 800137a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800137e:	5cd3      	ldrb	r3, [r2, r3]
 8001380:	40d8      	lsrs	r0, r3
 8001382:	4b3b      	ldr	r3, [pc, #236]	; (8001470 <HAL_RCC_ClockConfig+0x144>)
 8001384:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001386:	2000      	movs	r0, #0
 8001388:	f7ff fbca 	bl	8000b20 <HAL_InitTick>
  return HAL_OK;
 800138c:	2000      	movs	r0, #0
}
 800138e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001392:	6813      	ldr	r3, [r2, #0]
 8001394:	f023 0307 	bic.w	r3, r3, #7
 8001398:	430b      	orrs	r3, r1
 800139a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800139c:	6813      	ldr	r3, [r2, #0]
 800139e:	f003 0307 	and.w	r3, r3, #7
 80013a2:	4299      	cmp	r1, r3
 80013a4:	d0cc      	beq.n	8001340 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 80013a6:	2001      	movs	r0, #1
 80013a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013ac:	492e      	ldr	r1, [pc, #184]	; (8001468 <HAL_RCC_ClockConfig+0x13c>)
 80013ae:	68a8      	ldr	r0, [r5, #8]
 80013b0:	684b      	ldr	r3, [r1, #4]
 80013b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80013b6:	4303      	orrs	r3, r0
 80013b8:	604b      	str	r3, [r1, #4]
 80013ba:	e7c4      	b.n	8001346 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013bc:	686a      	ldr	r2, [r5, #4]
 80013be:	4c2a      	ldr	r4, [pc, #168]	; (8001468 <HAL_RCC_ClockConfig+0x13c>)
 80013c0:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013c2:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013c4:	d11c      	bne.n	8001400 <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013c6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013ca:	d0ec      	beq.n	80013a6 <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013cc:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013ce:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013d2:	f023 0303 	bic.w	r3, r3, #3
 80013d6:	4313      	orrs	r3, r2
 80013d8:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80013da:	f7ff fbe3 	bl	8000ba4 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013de:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80013e0:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	d114      	bne.n	8001410 <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80013e6:	6863      	ldr	r3, [r4, #4]
 80013e8:	f003 030c 	and.w	r3, r3, #12
 80013ec:	2b04      	cmp	r3, #4
 80013ee:	d0ac      	beq.n	800134a <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013f0:	f7ff fbd8 	bl	8000ba4 <HAL_GetTick>
 80013f4:	1bc0      	subs	r0, r0, r7
 80013f6:	4540      	cmp	r0, r8
 80013f8:	d9f5      	bls.n	80013e6 <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 80013fa:	2003      	movs	r0, #3
 80013fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001400:	2a02      	cmp	r2, #2
 8001402:	d102      	bne.n	800140a <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001404:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001408:	e7df      	b.n	80013ca <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800140a:	f013 0f02 	tst.w	r3, #2
 800140e:	e7dc      	b.n	80013ca <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001410:	2b02      	cmp	r3, #2
 8001412:	d10f      	bne.n	8001434 <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001414:	6863      	ldr	r3, [r4, #4]
 8001416:	f003 030c 	and.w	r3, r3, #12
 800141a:	2b08      	cmp	r3, #8
 800141c:	d095      	beq.n	800134a <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800141e:	f7ff fbc1 	bl	8000ba4 <HAL_GetTick>
 8001422:	1bc0      	subs	r0, r0, r7
 8001424:	4540      	cmp	r0, r8
 8001426:	d9f5      	bls.n	8001414 <HAL_RCC_ClockConfig+0xe8>
 8001428:	e7e7      	b.n	80013fa <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800142a:	f7ff fbbb 	bl	8000ba4 <HAL_GetTick>
 800142e:	1bc0      	subs	r0, r0, r7
 8001430:	4540      	cmp	r0, r8
 8001432:	d8e2      	bhi.n	80013fa <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001434:	6863      	ldr	r3, [r4, #4]
 8001436:	f013 0f0c 	tst.w	r3, #12
 800143a:	d1f6      	bne.n	800142a <HAL_RCC_ClockConfig+0xfe>
 800143c:	e785      	b.n	800134a <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800143e:	6813      	ldr	r3, [r2, #0]
 8001440:	f023 0307 	bic.w	r3, r3, #7
 8001444:	4333      	orrs	r3, r6
 8001446:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001448:	6813      	ldr	r3, [r2, #0]
 800144a:	f003 0307 	and.w	r3, r3, #7
 800144e:	429e      	cmp	r6, r3
 8001450:	d1a9      	bne.n	80013a6 <HAL_RCC_ClockConfig+0x7a>
 8001452:	e780      	b.n	8001356 <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001454:	6863      	ldr	r3, [r4, #4]
 8001456:	68e9      	ldr	r1, [r5, #12]
 8001458:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800145c:	430b      	orrs	r3, r1
 800145e:	6063      	str	r3, [r4, #4]
 8001460:	e77e      	b.n	8001360 <HAL_RCC_ClockConfig+0x34>
 8001462:	bf00      	nop
 8001464:	40022000 	.word	0x40022000
 8001468:	40021000 	.word	0x40021000
 800146c:	08004564 	.word	0x08004564
 8001470:	2000000c 	.word	0x2000000c

08001474 <HAL_RCC_GetHCLKFreq>:
}
 8001474:	4b01      	ldr	r3, [pc, #4]	; (800147c <HAL_RCC_GetHCLKFreq+0x8>)
 8001476:	6818      	ldr	r0, [r3, #0]
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	2000000c 	.word	0x2000000c

08001480 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001480:	4b04      	ldr	r3, [pc, #16]	; (8001494 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001482:	4a05      	ldr	r2, [pc, #20]	; (8001498 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800148a:	5cd3      	ldrb	r3, [r2, r3]
 800148c:	4a03      	ldr	r2, [pc, #12]	; (800149c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800148e:	6810      	ldr	r0, [r2, #0]
}    
 8001490:	40d8      	lsrs	r0, r3
 8001492:	4770      	bx	lr
 8001494:	40021000 	.word	0x40021000
 8001498:	08004574 	.word	0x08004574
 800149c:	2000000c 	.word	0x2000000c

080014a0 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80014a0:	4b04      	ldr	r3, [pc, #16]	; (80014b4 <HAL_RCC_GetPCLK2Freq+0x14>)
 80014a2:	4a05      	ldr	r2, [pc, #20]	; (80014b8 <HAL_RCC_GetPCLK2Freq+0x18>)
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80014aa:	5cd3      	ldrb	r3, [r2, r3]
 80014ac:	4a03      	ldr	r2, [pc, #12]	; (80014bc <HAL_RCC_GetPCLK2Freq+0x1c>)
 80014ae:	6810      	ldr	r0, [r2, #0]
} 
 80014b0:	40d8      	lsrs	r0, r3
 80014b2:	4770      	bx	lr
 80014b4:	40021000 	.word	0x40021000
 80014b8:	08004574 	.word	0x08004574
 80014bc:	2000000c 	.word	0x2000000c

080014c0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80014c0:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80014c2:	4604      	mov	r4, r0
 80014c4:	2800      	cmp	r0, #0
 80014c6:	d034      	beq.n	8001532 <HAL_SPI_Init+0x72>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014c8:	2300      	movs	r3, #0
 80014ca:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 80014cc:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80014d0:	b90b      	cbnz	r3, 80014d6 <HAL_SPI_Init+0x16>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80014d2:	f000 fe93 	bl	80021fc <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 80014d6:	2302      	movs	r3, #2

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80014d8:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80014da:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 80014de:	680b      	ldr	r3, [r1, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80014e0:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 80014e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80014e6:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80014e8:	6863      	ldr	r3, [r4, #4]
 80014ea:	69a2      	ldr	r2, [r4, #24]
 80014ec:	4303      	orrs	r3, r0
 80014ee:	68e0      	ldr	r0, [r4, #12]
 80014f0:	4303      	orrs	r3, r0
 80014f2:	6920      	ldr	r0, [r4, #16]
 80014f4:	4303      	orrs	r3, r0
 80014f6:	6960      	ldr	r0, [r4, #20]
 80014f8:	4303      	orrs	r3, r0
 80014fa:	69e0      	ldr	r0, [r4, #28]
 80014fc:	4303      	orrs	r3, r0
 80014fe:	6a20      	ldr	r0, [r4, #32]
 8001500:	4303      	orrs	r3, r0
 8001502:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001504:	4303      	orrs	r3, r0
 8001506:	f402 7000 	and.w	r0, r2, #512	; 0x200
 800150a:	4303      	orrs	r3, r0
 800150c:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800150e:	0c12      	lsrs	r2, r2, #16
 8001510:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001512:	f002 0204 	and.w	r2, r2, #4
 8001516:	431a      	orrs	r2, r3

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8001518:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800151a:	604a      	str	r2, [r1, #4]
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 800151c:	610b      	str	r3, [r1, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800151e:	69cb      	ldr	r3, [r1, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001520:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001522:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001526:	61cb      	str	r3, [r1, #28]
  hspi->State = HAL_SPI_STATE_READY;
 8001528:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800152a:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800152c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  
  return HAL_OK;
 8001530:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001532:	2001      	movs	r0, #1
}
 8001534:	bd10      	pop	{r4, pc}

08001536 <HAL_TIM_IC_MspInit>:
 8001536:	4770      	bx	lr

08001538 <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
  uint32_t tmpsmcr = 0U;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001538:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800153c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 800153e:	2b01      	cmp	r3, #1
 8001540:	f04f 0302 	mov.w	r3, #2
 8001544:	d01c      	beq.n	8001580 <HAL_TIM_ConfigClockSource+0x48>
 8001546:	2201      	movs	r2, #1

  htim->State = HAL_TIM_STATE_BUSY;
 8001548:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800154c:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 800154e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001552:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001554:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001558:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 800155c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800155e:	680a      	ldr	r2, [r1, #0]
 8001560:	2a40      	cmp	r2, #64	; 0x40
 8001562:	d079      	beq.n	8001658 <HAL_TIM_ConfigClockSource+0x120>
 8001564:	d819      	bhi.n	800159a <HAL_TIM_ConfigClockSource+0x62>
 8001566:	2a10      	cmp	r2, #16
 8001568:	f000 8093 	beq.w	8001692 <HAL_TIM_ConfigClockSource+0x15a>
 800156c:	d80a      	bhi.n	8001584 <HAL_TIM_ConfigClockSource+0x4c>
 800156e:	2a00      	cmp	r2, #0
 8001570:	f000 8089 	beq.w	8001686 <HAL_TIM_ConfigClockSource+0x14e>
    break;

  default:
    break;
  }
  htim->State = HAL_TIM_STATE_READY;
 8001574:	2301      	movs	r3, #1
 8001576:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800157a:	2300      	movs	r3, #0
 800157c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001580:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001582:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001584:	2a20      	cmp	r2, #32
 8001586:	f000 808a 	beq.w	800169e <HAL_TIM_ConfigClockSource+0x166>
 800158a:	2a30      	cmp	r2, #48	; 0x30
 800158c:	d1f2      	bne.n	8001574 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800158e:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001590:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001594:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8001598:	e036      	b.n	8001608 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 800159a:	2a70      	cmp	r2, #112	; 0x70
 800159c:	d036      	beq.n	800160c <HAL_TIM_ConfigClockSource+0xd4>
 800159e:	d81b      	bhi.n	80015d8 <HAL_TIM_ConfigClockSource+0xa0>
 80015a0:	2a50      	cmp	r2, #80	; 0x50
 80015a2:	d042      	beq.n	800162a <HAL_TIM_ConfigClockSource+0xf2>
 80015a4:	2a60      	cmp	r2, #96	; 0x60
 80015a6:	d1e5      	bne.n	8001574 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80015a8:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80015aa:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80015ac:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 80015b0:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80015b2:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80015b4:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80015b6:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80015b8:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80015bc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80015c0:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80015c4:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80015c8:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80015ca:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80015cc:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80015ce:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80015d2:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80015d6:	e017      	b.n	8001608 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80015d8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80015dc:	d011      	beq.n	8001602 <HAL_TIM_ConfigClockSource+0xca>
 80015de:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80015e2:	d1c7      	bne.n	8001574 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80015e4:	688a      	ldr	r2, [r1, #8]
 80015e6:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80015e8:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80015ea:	68c9      	ldr	r1, [r1, #12]
 80015ec:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80015ee:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80015f2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80015f6:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80015f8:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80015fa:	689a      	ldr	r2, [r3, #8]
 80015fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001600:	e002      	b.n	8001608 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001602:	689a      	ldr	r2, [r3, #8]
 8001604:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8001608:	609a      	str	r2, [r3, #8]
 800160a:	e7b3      	b.n	8001574 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800160c:	688a      	ldr	r2, [r1, #8]
 800160e:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001610:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001612:	68c9      	ldr	r1, [r1, #12]
 8001614:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001616:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800161a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800161e:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8001620:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8001622:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001624:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8001628:	e7ee      	b.n	8001608 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800162a:	684c      	ldr	r4, [r1, #4]
 800162c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800162e:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001630:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001632:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001636:	f025 0501 	bic.w	r5, r5, #1
 800163a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800163c:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 800163e:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001640:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001644:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001648:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800164a:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800164c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800164e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001652:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8001656:	e7d7      	b.n	8001608 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001658:	684c      	ldr	r4, [r1, #4]
 800165a:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800165c:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800165e:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001660:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001664:	f025 0501 	bic.w	r5, r5, #1
 8001668:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800166a:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 800166c:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800166e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001672:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001676:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001678:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800167a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800167c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001680:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8001684:	e7c0      	b.n	8001608 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001686:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001688:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800168c:	f042 0207 	orr.w	r2, r2, #7
 8001690:	e7ba      	b.n	8001608 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001692:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001694:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001698:	f042 0217 	orr.w	r2, r2, #23
 800169c:	e7b4      	b.n	8001608 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800169e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80016a0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80016a4:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 80016a8:	e7ae      	b.n	8001608 <HAL_TIM_ConfigClockSource+0xd0>

080016aa <HAL_TIM_PeriodElapsedCallback>:
 80016aa:	4770      	bx	lr

080016ac <HAL_TIM_OC_DelayElapsedCallback>:
 80016ac:	4770      	bx	lr

080016ae <HAL_TIM_PWM_PulseFinishedCallback>:
 80016ae:	4770      	bx	lr

080016b0 <HAL_TIM_TriggerCallback>:
 80016b0:	4770      	bx	lr

080016b2 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80016b2:	6803      	ldr	r3, [r0, #0]
{
 80016b4:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80016b6:	691a      	ldr	r2, [r3, #16]
{
 80016b8:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80016ba:	0791      	lsls	r1, r2, #30
 80016bc:	d50e      	bpl.n	80016dc <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80016be:	68da      	ldr	r2, [r3, #12]
 80016c0:	0792      	lsls	r2, r2, #30
 80016c2:	d50b      	bpl.n	80016dc <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80016c4:	f06f 0202 	mvn.w	r2, #2
 80016c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80016ca:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80016cc:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80016ce:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80016d0:	079b      	lsls	r3, r3, #30
 80016d2:	d077      	beq.n	80017c4 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 80016d4:	f000 fd1a 	bl	800210c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016d8:	2300      	movs	r3, #0
 80016da:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80016dc:	6823      	ldr	r3, [r4, #0]
 80016de:	691a      	ldr	r2, [r3, #16]
 80016e0:	0750      	lsls	r0, r2, #29
 80016e2:	d510      	bpl.n	8001706 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80016e4:	68da      	ldr	r2, [r3, #12]
 80016e6:	0751      	lsls	r1, r2, #29
 80016e8:	d50d      	bpl.n	8001706 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80016ea:	f06f 0204 	mvn.w	r2, #4
 80016ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80016f0:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80016f2:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80016f4:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80016f6:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80016fa:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80016fc:	d068      	beq.n	80017d0 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 80016fe:	f000 fd05 	bl	800210c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001702:	2300      	movs	r3, #0
 8001704:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001706:	6823      	ldr	r3, [r4, #0]
 8001708:	691a      	ldr	r2, [r3, #16]
 800170a:	0712      	lsls	r2, r2, #28
 800170c:	d50f      	bpl.n	800172e <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800170e:	68da      	ldr	r2, [r3, #12]
 8001710:	0710      	lsls	r0, r2, #28
 8001712:	d50c      	bpl.n	800172e <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001714:	f06f 0208 	mvn.w	r2, #8
 8001718:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800171a:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800171c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800171e:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001720:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8001722:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001724:	d05a      	beq.n	80017dc <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001726:	f000 fcf1 	bl	800210c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800172a:	2300      	movs	r3, #0
 800172c:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800172e:	6823      	ldr	r3, [r4, #0]
 8001730:	691a      	ldr	r2, [r3, #16]
 8001732:	06d2      	lsls	r2, r2, #27
 8001734:	d510      	bpl.n	8001758 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001736:	68da      	ldr	r2, [r3, #12]
 8001738:	06d0      	lsls	r0, r2, #27
 800173a:	d50d      	bpl.n	8001758 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800173c:	f06f 0210 	mvn.w	r2, #16
 8001740:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001742:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001744:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001746:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001748:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800174c:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800174e:	d04b      	beq.n	80017e8 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001750:	f000 fcdc 	bl	800210c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001754:	2300      	movs	r3, #0
 8001756:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001758:	6823      	ldr	r3, [r4, #0]
 800175a:	691a      	ldr	r2, [r3, #16]
 800175c:	07d1      	lsls	r1, r2, #31
 800175e:	d508      	bpl.n	8001772 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001760:	68da      	ldr	r2, [r3, #12]
 8001762:	07d2      	lsls	r2, r2, #31
 8001764:	d505      	bpl.n	8001772 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001766:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800176a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800176c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800176e:	f7ff ff9c 	bl	80016aa <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001772:	6823      	ldr	r3, [r4, #0]
 8001774:	691a      	ldr	r2, [r3, #16]
 8001776:	0610      	lsls	r0, r2, #24
 8001778:	d508      	bpl.n	800178c <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800177a:	68da      	ldr	r2, [r3, #12]
 800177c:	0611      	lsls	r1, r2, #24
 800177e:	d505      	bpl.n	800178c <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001780:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8001784:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001786:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001788:	f000 f9af 	bl	8001aea <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800178c:	6823      	ldr	r3, [r4, #0]
 800178e:	691a      	ldr	r2, [r3, #16]
 8001790:	0652      	lsls	r2, r2, #25
 8001792:	d508      	bpl.n	80017a6 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001794:	68da      	ldr	r2, [r3, #12]
 8001796:	0650      	lsls	r0, r2, #25
 8001798:	d505      	bpl.n	80017a6 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800179a:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800179e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80017a0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80017a2:	f7ff ff85 	bl	80016b0 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80017a6:	6823      	ldr	r3, [r4, #0]
 80017a8:	691a      	ldr	r2, [r3, #16]
 80017aa:	0691      	lsls	r1, r2, #26
 80017ac:	d522      	bpl.n	80017f4 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80017ae:	68da      	ldr	r2, [r3, #12]
 80017b0:	0692      	lsls	r2, r2, #26
 80017b2:	d51f      	bpl.n	80017f4 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80017b4:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80017b8:	4620      	mov	r0, r4
}
 80017ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80017be:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80017c0:	f000 b992 	b.w	8001ae8 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80017c4:	f7ff ff72 	bl	80016ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017c8:	4620      	mov	r0, r4
 80017ca:	f7ff ff70 	bl	80016ae <HAL_TIM_PWM_PulseFinishedCallback>
 80017ce:	e783      	b.n	80016d8 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80017d0:	f7ff ff6c 	bl	80016ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017d4:	4620      	mov	r0, r4
 80017d6:	f7ff ff6a 	bl	80016ae <HAL_TIM_PWM_PulseFinishedCallback>
 80017da:	e792      	b.n	8001702 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80017dc:	f7ff ff66 	bl	80016ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017e0:	4620      	mov	r0, r4
 80017e2:	f7ff ff64 	bl	80016ae <HAL_TIM_PWM_PulseFinishedCallback>
 80017e6:	e7a0      	b.n	800172a <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80017e8:	f7ff ff60 	bl	80016ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017ec:	4620      	mov	r0, r4
 80017ee:	f7ff ff5e 	bl	80016ae <HAL_TIM_PWM_PulseFinishedCallback>
 80017f2:	e7af      	b.n	8001754 <HAL_TIM_IRQHandler+0xa2>
 80017f4:	bd10      	pop	{r4, pc}
	...

080017f8 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80017f8:	4a1a      	ldr	r2, [pc, #104]	; (8001864 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 80017fa:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80017fc:	4290      	cmp	r0, r2
 80017fe:	d00a      	beq.n	8001816 <TIM_Base_SetConfig+0x1e>
 8001800:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001804:	d007      	beq.n	8001816 <TIM_Base_SetConfig+0x1e>
 8001806:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800180a:	4290      	cmp	r0, r2
 800180c:	d003      	beq.n	8001816 <TIM_Base_SetConfig+0x1e>
 800180e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001812:	4290      	cmp	r0, r2
 8001814:	d115      	bne.n	8001842 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8001816:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001818:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800181c:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800181e:	4a11      	ldr	r2, [pc, #68]	; (8001864 <TIM_Base_SetConfig+0x6c>)
 8001820:	4290      	cmp	r0, r2
 8001822:	d00a      	beq.n	800183a <TIM_Base_SetConfig+0x42>
 8001824:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001828:	d007      	beq.n	800183a <TIM_Base_SetConfig+0x42>
 800182a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800182e:	4290      	cmp	r0, r2
 8001830:	d003      	beq.n	800183a <TIM_Base_SetConfig+0x42>
 8001832:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001836:	4290      	cmp	r0, r2
 8001838:	d103      	bne.n	8001842 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800183a:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800183c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001840:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001842:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001844:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001848:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800184a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800184c:	688b      	ldr	r3, [r1, #8]
 800184e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001850:	680b      	ldr	r3, [r1, #0]
 8001852:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001854:	4b03      	ldr	r3, [pc, #12]	; (8001864 <TIM_Base_SetConfig+0x6c>)
 8001856:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8001858:	bf04      	itt	eq
 800185a:	690b      	ldreq	r3, [r1, #16]
 800185c:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800185e:	2301      	movs	r3, #1
 8001860:	6143      	str	r3, [r0, #20]
 8001862:	4770      	bx	lr
 8001864:	40012c00 	.word	0x40012c00

08001868 <HAL_TIM_Base_Init>:
{
 8001868:	b510      	push	{r4, lr}
  if(htim == NULL)
 800186a:	4604      	mov	r4, r0
 800186c:	b1a0      	cbz	r0, 8001898 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800186e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001872:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001876:	b91b      	cbnz	r3, 8001880 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001878:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800187c:	f000 fce8 	bl	8002250 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001880:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001882:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001884:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001888:	1d21      	adds	r1, r4, #4
 800188a:	f7ff ffb5 	bl	80017f8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800188e:	2301      	movs	r3, #1
  return HAL_OK;
 8001890:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001892:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001896:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001898:	2001      	movs	r0, #1
}
 800189a:	bd10      	pop	{r4, pc}

0800189c <HAL_TIM_IC_Init>:
{
 800189c:	b510      	push	{r4, lr}
  if(htim == NULL)
 800189e:	4604      	mov	r4, r0
 80018a0:	b1a0      	cbz	r0, 80018cc <HAL_TIM_IC_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80018a2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80018a6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80018aa:	b91b      	cbnz	r3, 80018b4 <HAL_TIM_IC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80018ac:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 80018b0:	f7ff fe41 	bl	8001536 <HAL_TIM_IC_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80018b4:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80018b6:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80018b8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80018bc:	1d21      	adds	r1, r4, #4
 80018be:	f7ff ff9b 	bl	80017f8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80018c2:	2301      	movs	r3, #1
  return HAL_OK;
 80018c4:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80018c6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80018ca:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80018cc:	2001      	movs	r0, #1
}
 80018ce:	bd10      	pop	{r4, pc}

080018d0 <TIM_TI1_SetConfig>:
{
 80018d0:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80018d2:	6a04      	ldr	r4, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80018d4:	4e12      	ldr	r6, [pc, #72]	; (8001920 <TIM_TI1_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80018d6:	f024 0401 	bic.w	r4, r4, #1
 80018da:	6204      	str	r4, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80018dc:	42b0      	cmp	r0, r6
  tmpccmr1 = TIMx->CCMR1;
 80018de:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80018e0:	6a05      	ldr	r5, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80018e2:	d00a      	beq.n	80018fa <TIM_TI1_SetConfig+0x2a>
 80018e4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80018e8:	d007      	beq.n	80018fa <TIM_TI1_SetConfig+0x2a>
 80018ea:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 80018ee:	42b0      	cmp	r0, r6
 80018f0:	d003      	beq.n	80018fa <TIM_TI1_SetConfig+0x2a>
 80018f2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80018f6:	42b0      	cmp	r0, r6
 80018f8:	d10f      	bne.n	800191a <TIM_TI1_SetConfig+0x4a>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80018fa:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 80018fe:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8001900:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001902:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8001906:	b2db      	uxtb	r3, r3
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001908:	f025 050a 	bic.w	r5, r5, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800190c:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8001910:	431a      	orrs	r2, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8001912:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1;
 8001914:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001916:	6201      	str	r1, [r0, #32]
}
 8001918:	bd70      	pop	{r4, r5, r6, pc}
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800191a:	f044 0201 	orr.w	r2, r4, #1
 800191e:	e7ef      	b.n	8001900 <TIM_TI1_SetConfig+0x30>
 8001920:	40012c00 	.word	0x40012c00

08001924 <HAL_TIM_IC_ConfigChannel>:
{
 8001924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8001926:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800192a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800192c:	2b01      	cmp	r3, #1
{
 800192e:	460d      	mov	r5, r1
 8001930:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8001934:	d019      	beq.n	800196a <HAL_TIM_IC_ConfigChannel+0x46>
 8001936:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001938:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 800193c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 8001940:	b9a2      	cbnz	r2, 800196c <HAL_TIM_IC_ConfigChannel+0x48>
    TIM_TI1_SetConfig(htim->Instance,
 8001942:	68cb      	ldr	r3, [r1, #12]
 8001944:	6820      	ldr	r0, [r4, #0]
 8001946:	c906      	ldmia	r1, {r1, r2}
 8001948:	f7ff ffc2 	bl	80018d0 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800194c:	6823      	ldr	r3, [r4, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800194e:	68a9      	ldr	r1, [r5, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8001950:	699a      	ldr	r2, [r3, #24]
 8001952:	f022 020c 	bic.w	r2, r2, #12
 8001956:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8001958:	699a      	ldr	r2, [r3, #24]
 800195a:	430a      	orrs	r2, r1
 800195c:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 800195e:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001960:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001962:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001966:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800196a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (Channel == TIM_CHANNEL_2)
 800196c:	2a04      	cmp	r2, #4
 800196e:	688e      	ldr	r6, [r1, #8]
 8001970:	6823      	ldr	r3, [r4, #0]
 8001972:	c982      	ldmia	r1, {r1, r7}
 8001974:	68e8      	ldr	r0, [r5, #12]
 8001976:	d11f      	bne.n	80019b8 <HAL_TIM_IC_ConfigChannel+0x94>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001978:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800197a:	0300      	lsls	r0, r0, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800197c:	f022 0210 	bic.w	r2, r2, #16
 8001980:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001982:	699a      	ldr	r2, [r3, #24]
  tmpccer = TIMx->CCER;
 8001984:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8001986:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800198a:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800198e:	b280      	uxth	r0, r0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001990:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001994:	0109      	lsls	r1, r1, #4
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8001996:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001998:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800199c:	f025 00a0 	bic.w	r0, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80019a0:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1 ;
 80019a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80019a4:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80019a6:	699a      	ldr	r2, [r3, #24]
 80019a8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80019ac:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80019ae:	699a      	ldr	r2, [r3, #24]
 80019b0:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 80019b4:	619e      	str	r6, [r3, #24]
 80019b6:	e7d2      	b.n	800195e <HAL_TIM_IC_ConfigChannel+0x3a>
  else if (Channel == TIM_CHANNEL_3)
 80019b8:	2a08      	cmp	r2, #8
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80019ba:	6a1a      	ldr	r2, [r3, #32]
  else if (Channel == TIM_CHANNEL_3)
 80019bc:	d11c      	bne.n	80019f8 <HAL_TIM_IC_ConfigChannel+0xd4>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80019be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80019c2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80019c4:	69da      	ldr	r2, [r3, #28]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80019c6:	0100      	lsls	r0, r0, #4
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80019c8:	f022 0203 	bic.w	r2, r2, #3
  tmpccer = TIMx->CCER;
 80019cc:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr2 |= TIM_ICSelection;
 80019ce:	433a      	orrs	r2, r7
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80019d0:	b2c0      	uxtb	r0, r0
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80019d2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80019d6:	0209      	lsls	r1, r1, #8
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80019d8:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80019da:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80019de:	f425 6020 	bic.w	r0, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80019e2:	4301      	orrs	r1, r0
  TIMx->CCMR2 = tmpccmr2;
 80019e4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80019e6:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80019e8:	69da      	ldr	r2, [r3, #28]
 80019ea:	f022 020c 	bic.w	r2, r2, #12
 80019ee:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80019f0:	69da      	ldr	r2, [r3, #28]
 80019f2:	4316      	orrs	r6, r2
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80019f4:	61de      	str	r6, [r3, #28]
 80019f6:	e7b2      	b.n	800195e <HAL_TIM_IC_ConfigChannel+0x3a>
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80019f8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80019fc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80019fe:	69da      	ldr	r2, [r3, #28]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8001a00:	0300      	lsls	r0, r0, #12
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8001a02:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccer = TIMx->CCER;
 8001a06:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8001a08:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8001a0c:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8001a10:	b280      	uxth	r0, r0
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8001a12:	0309      	lsls	r1, r1, #12
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8001a14:	4310      	orrs	r0, r2
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8001a16:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
  tmpccer &= ~TIM_CCER_CC4P;
 8001a1a:	f425 5200 	bic.w	r2, r5, #8192	; 0x2000
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8001a1e:	4311      	orrs	r1, r2
  TIMx->CCMR2 = tmpccmr2;
 8001a20:	61d8      	str	r0, [r3, #28]
  TIMx->CCER = tmpccer ;
 8001a22:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8001a24:	69da      	ldr	r2, [r3, #28]
 8001a26:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001a2a:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8001a2c:	69da      	ldr	r2, [r3, #28]
 8001a2e:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 8001a32:	e7df      	b.n	80019f4 <HAL_TIM_IC_ConfigChannel+0xd0>

08001a34 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001a34:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8001a36:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001a38:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 8001a3a:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001a3c:	ea23 0304 	bic.w	r3, r3, r4
 8001a40:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001a42:	6a03      	ldr	r3, [r0, #32]
 8001a44:	408a      	lsls	r2, r1
 8001a46:	431a      	orrs	r2, r3
 8001a48:	6202      	str	r2, [r0, #32]
 8001a4a:	bd10      	pop	{r4, pc}

08001a4c <HAL_TIM_IC_Start_IT>:
{
 8001a4c:	b510      	push	{r4, lr}
 8001a4e:	4604      	mov	r4, r0
  switch (Channel)
 8001a50:	290c      	cmp	r1, #12
 8001a52:	d80d      	bhi.n	8001a70 <HAL_TIM_IC_Start_IT+0x24>
 8001a54:	e8df f001 	tbb	[pc, r1]
 8001a58:	0c0c0c07 	.word	0x0c0c0c07
 8001a5c:	0c0c0c17 	.word	0x0c0c0c17
 8001a60:	0c0c0c1c 	.word	0x0c0c0c1c
 8001a64:	21          	.byte	0x21
 8001a65:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8001a66:	6802      	ldr	r2, [r0, #0]
 8001a68:	68d3      	ldr	r3, [r2, #12]
 8001a6a:	f043 0302 	orr.w	r3, r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001a6e:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001a70:	6820      	ldr	r0, [r4, #0]
 8001a72:	2201      	movs	r2, #1
 8001a74:	f7ff ffde 	bl	8001a34 <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 8001a78:	6822      	ldr	r2, [r4, #0]
}
 8001a7a:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8001a7c:	6813      	ldr	r3, [r2, #0]
 8001a7e:	f043 0301 	orr.w	r3, r3, #1
 8001a82:	6013      	str	r3, [r2, #0]
}
 8001a84:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8001a86:	6802      	ldr	r2, [r0, #0]
 8001a88:	68d3      	ldr	r3, [r2, #12]
 8001a8a:	f043 0304 	orr.w	r3, r3, #4
 8001a8e:	e7ee      	b.n	8001a6e <HAL_TIM_IC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8001a90:	6802      	ldr	r2, [r0, #0]
 8001a92:	68d3      	ldr	r3, [r2, #12]
 8001a94:	f043 0308 	orr.w	r3, r3, #8
 8001a98:	e7e9      	b.n	8001a6e <HAL_TIM_IC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001a9a:	6802      	ldr	r2, [r0, #0]
 8001a9c:	68d3      	ldr	r3, [r2, #12]
 8001a9e:	f043 0310 	orr.w	r3, r3, #16
 8001aa2:	e7e4      	b.n	8001a6e <HAL_TIM_IC_Start_IT+0x22>

08001aa4 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8001aa4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001aa8:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	f04f 0302 	mov.w	r3, #2
 8001ab0:	d018      	beq.n	8001ae4 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8001ab2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001ab6:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001ab8:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001aba:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001abc:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001abe:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001ac2:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001ac4:	685a      	ldr	r2, [r3, #4]
 8001ac6:	4322      	orrs	r2, r4
 8001ac8:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001aca:	689a      	ldr	r2, [r3, #8]
 8001acc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ad0:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001ad2:	689a      	ldr	r2, [r3, #8]
 8001ad4:	430a      	orrs	r2, r1
 8001ad6:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001ade:	2300      	movs	r3, #0
 8001ae0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001ae4:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001ae6:	bd10      	pop	{r4, pc}

08001ae8 <HAL_TIMEx_CommutationCallback>:
 8001ae8:	4770      	bx	lr

08001aea <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001aea:	4770      	bx	lr

08001aec <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001af0:	6805      	ldr	r5, [r0, #0]
 8001af2:	68c2      	ldr	r2, [r0, #12]
 8001af4:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001af6:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001af8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001afc:	4313      	orrs	r3, r2
 8001afe:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001b00:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8001b02:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001b04:	430b      	orrs	r3, r1
 8001b06:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8001b08:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8001b0c:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001b10:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8001b12:	4313      	orrs	r3, r2
 8001b14:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001b16:	696b      	ldr	r3, [r5, #20]
 8001b18:	6982      	ldr	r2, [r0, #24]
 8001b1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001b22:	4b40      	ldr	r3, [pc, #256]	; (8001c24 <UART_SetConfig+0x138>)
{
 8001b24:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8001b26:	429d      	cmp	r5, r3
 8001b28:	f04f 0419 	mov.w	r4, #25
 8001b2c:	d146      	bne.n	8001bbc <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001b2e:	f7ff fcb7 	bl	80014a0 <HAL_RCC_GetPCLK2Freq>
 8001b32:	fb04 f300 	mul.w	r3, r4, r0
 8001b36:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8001b3a:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001b3e:	00b6      	lsls	r6, r6, #2
 8001b40:	fbb3 f3f6 	udiv	r3, r3, r6
 8001b44:	fbb3 f3f8 	udiv	r3, r3, r8
 8001b48:	011e      	lsls	r6, r3, #4
 8001b4a:	f7ff fca9 	bl	80014a0 <HAL_RCC_GetPCLK2Freq>
 8001b4e:	4360      	muls	r0, r4
 8001b50:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001b54:	009b      	lsls	r3, r3, #2
 8001b56:	fbb0 f7f3 	udiv	r7, r0, r3
 8001b5a:	f7ff fca1 	bl	80014a0 <HAL_RCC_GetPCLK2Freq>
 8001b5e:	4360      	muls	r0, r4
 8001b60:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b6a:	fbb3 f3f8 	udiv	r3, r3, r8
 8001b6e:	fb08 7313 	mls	r3, r8, r3, r7
 8001b72:	011b      	lsls	r3, r3, #4
 8001b74:	3332      	adds	r3, #50	; 0x32
 8001b76:	fbb3 f3f8 	udiv	r3, r3, r8
 8001b7a:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8001b7e:	f7ff fc8f 	bl	80014a0 <HAL_RCC_GetPCLK2Freq>
 8001b82:	4360      	muls	r0, r4
 8001b84:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001b88:	0092      	lsls	r2, r2, #2
 8001b8a:	fbb0 faf2 	udiv	sl, r0, r2
 8001b8e:	f7ff fc87 	bl	80014a0 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001b92:	4360      	muls	r0, r4
 8001b94:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001b98:	009b      	lsls	r3, r3, #2
 8001b9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b9e:	fbb3 f3f8 	udiv	r3, r3, r8
 8001ba2:	fb08 a313 	mls	r3, r8, r3, sl
 8001ba6:	011b      	lsls	r3, r3, #4
 8001ba8:	3332      	adds	r3, #50	; 0x32
 8001baa:	fbb3 f3f8 	udiv	r3, r3, r8
 8001bae:	f003 030f 	and.w	r3, r3, #15
 8001bb2:	433b      	orrs	r3, r7
 8001bb4:	4433      	add	r3, r6
 8001bb6:	60ab      	str	r3, [r5, #8]
 8001bb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001bbc:	f7ff fc60 	bl	8001480 <HAL_RCC_GetPCLK1Freq>
 8001bc0:	fb04 f300 	mul.w	r3, r4, r0
 8001bc4:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8001bc8:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001bcc:	00b6      	lsls	r6, r6, #2
 8001bce:	fbb3 f3f6 	udiv	r3, r3, r6
 8001bd2:	fbb3 f3f8 	udiv	r3, r3, r8
 8001bd6:	011e      	lsls	r6, r3, #4
 8001bd8:	f7ff fc52 	bl	8001480 <HAL_RCC_GetPCLK1Freq>
 8001bdc:	4360      	muls	r0, r4
 8001bde:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	fbb0 f7f3 	udiv	r7, r0, r3
 8001be8:	f7ff fc4a 	bl	8001480 <HAL_RCC_GetPCLK1Freq>
 8001bec:	4360      	muls	r0, r4
 8001bee:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001bf2:	009b      	lsls	r3, r3, #2
 8001bf4:	fbb0 f3f3 	udiv	r3, r0, r3
 8001bf8:	fbb3 f3f8 	udiv	r3, r3, r8
 8001bfc:	fb08 7313 	mls	r3, r8, r3, r7
 8001c00:	011b      	lsls	r3, r3, #4
 8001c02:	3332      	adds	r3, #50	; 0x32
 8001c04:	fbb3 f3f8 	udiv	r3, r3, r8
 8001c08:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8001c0c:	f7ff fc38 	bl	8001480 <HAL_RCC_GetPCLK1Freq>
 8001c10:	4360      	muls	r0, r4
 8001c12:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001c16:	0092      	lsls	r2, r2, #2
 8001c18:	fbb0 faf2 	udiv	sl, r0, r2
 8001c1c:	f7ff fc30 	bl	8001480 <HAL_RCC_GetPCLK1Freq>
 8001c20:	e7b7      	b.n	8001b92 <UART_SetConfig+0xa6>
 8001c22:	bf00      	nop
 8001c24:	40013800 	.word	0x40013800

08001c28 <HAL_UART_Init>:
{
 8001c28:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001c2a:	4604      	mov	r4, r0
 8001c2c:	b340      	cbz	r0, 8001c80 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8001c2e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001c32:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c36:	b91b      	cbnz	r3, 8001c40 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001c38:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001c3c:	f000 fb2e 	bl	800229c <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001c40:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001c42:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001c44:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001c48:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8001c4a:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001c4c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001c50:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001c52:	f7ff ff4b 	bl	8001aec <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c56:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c58:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c5a:	691a      	ldr	r2, [r3, #16]
 8001c5c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001c60:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c62:	695a      	ldr	r2, [r3, #20]
 8001c64:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001c68:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001c6a:	68da      	ldr	r2, [r3, #12]
 8001c6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001c70:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8001c72:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c74:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001c76:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001c7a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001c7e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001c80:	2001      	movs	r0, #1
}
 8001c82:	bd10      	pop	{r4, pc}

08001c84 <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 8001c84:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8001c86:	4c09      	ldr	r4, [pc, #36]	; (8001cac <DWT_Delay_us+0x28>)
{
 8001c88:	9001      	str	r0, [sp, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8001c8a:	6865      	ldr	r5, [r4, #4]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8001c8c:	f7ff fbf2 	bl	8001474 <HAL_RCC_GetHCLKFreq>
 8001c90:	4a07      	ldr	r2, [pc, #28]	; (8001cb0 <DWT_Delay_us+0x2c>)
 8001c92:	9b01      	ldr	r3, [sp, #4]
 8001c94:	fbb0 f0f2 	udiv	r0, r0, r2
 8001c98:	4343      	muls	r3, r0
 8001c9a:	9301      	str	r3, [sp, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8001c9c:	6863      	ldr	r3, [r4, #4]
 8001c9e:	9a01      	ldr	r2, [sp, #4]
 8001ca0:	1b5b      	subs	r3, r3, r5
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d3fa      	bcc.n	8001c9c <DWT_Delay_us+0x18>
}
 8001ca6:	b003      	add	sp, #12
 8001ca8:	bd30      	pop	{r4, r5, pc}
 8001caa:	bf00      	nop
 8001cac:	e0001000 	.word	0xe0001000
 8001cb0:	000f4240 	.word	0x000f4240

08001cb4 <write_lcd>:
/* USER CODE END PFP */

/* USER CODE BEGIN 0 */

void write_lcd (uint8_t data, uint8_t cmd_data)
{
 8001cb4:	b510      	push	{r4, lr}
	// identifica comando ou dado
	if (cmd_data) HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, GPIO_PIN_SET);
 8001cb6:	460a      	mov	r2, r1
{
 8001cb8:	4604      	mov	r4, r0
	if (cmd_data) HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, GPIO_PIN_SET);
 8001cba:	b101      	cbz	r1, 8001cbe <write_lcd+0xa>
 8001cbc:	2201      	movs	r2, #1
	else 					HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, GPIO_PIN_RESET);
 8001cbe:	2120      	movs	r1, #32
 8001cc0:	4832      	ldr	r0, [pc, #200]	; (8001d8c <write_lcd+0xd8>)
 8001cc2:	f7ff f8e1 	bl	8000e88 <HAL_GPIO_WritePin>

	// 4 bits high
	if (data & 0x80) HAL_GPIO_WritePin (D7_GPIO_Port, D7_Pin, GPIO_PIN_SET);
 8001cc6:	0623      	lsls	r3, r4, #24
 8001cc8:	bf4c      	ite	mi
 8001cca:	2201      	movmi	r2, #1
	else						 HAL_GPIO_WritePin (D7_GPIO_Port, D7_Pin, GPIO_PIN_RESET);
 8001ccc:	2200      	movpl	r2, #0
 8001cce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001cd2:	482f      	ldr	r0, [pc, #188]	; (8001d90 <write_lcd+0xdc>)
 8001cd4:	f7ff f8d8 	bl	8000e88 <HAL_GPIO_WritePin>
	if (data & 0x40) HAL_GPIO_WritePin (D6_GPIO_Port, D6_Pin, GPIO_PIN_SET);
 8001cd8:	f014 0240 	ands.w	r2, r4, #64	; 0x40
 8001cdc:	bf18      	it	ne
 8001cde:	2201      	movne	r2, #1
	else						 HAL_GPIO_WritePin (D6_GPIO_Port, D6_Pin, GPIO_PIN_RESET);
 8001ce0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ce4:	482a      	ldr	r0, [pc, #168]	; (8001d90 <write_lcd+0xdc>)
 8001ce6:	f7ff f8cf 	bl	8000e88 <HAL_GPIO_WritePin>
	if (data & 0x20) HAL_GPIO_WritePin (D5_GPIO_Port, D5_Pin, GPIO_PIN_SET);
 8001cea:	f014 0220 	ands.w	r2, r4, #32
 8001cee:	bf18      	it	ne
 8001cf0:	2201      	movne	r2, #1
	else						 HAL_GPIO_WritePin (D5_GPIO_Port, D5_Pin, GPIO_PIN_RESET);
 8001cf2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001cf6:	4826      	ldr	r0, [pc, #152]	; (8001d90 <write_lcd+0xdc>)
 8001cf8:	f7ff f8c6 	bl	8000e88 <HAL_GPIO_WritePin>
	if (data & 0x10) HAL_GPIO_WritePin (D4_GPIO_Port, D4_Pin, GPIO_PIN_SET);
 8001cfc:	f014 0210 	ands.w	r2, r4, #16
 8001d00:	bf18      	it	ne
 8001d02:	2201      	movne	r2, #1
	else						 HAL_GPIO_WritePin (D4_GPIO_Port, D4_Pin, GPIO_PIN_RESET);
 8001d04:	2108      	movs	r1, #8
 8001d06:	4821      	ldr	r0, [pc, #132]	; (8001d8c <write_lcd+0xd8>)
 8001d08:	f7ff f8be 	bl	8000e88 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_SET);
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	2110      	movs	r1, #16
 8001d10:	481e      	ldr	r0, [pc, #120]	; (8001d8c <write_lcd+0xd8>)
 8001d12:	f7ff f8b9 	bl	8000e88 <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8001d16:	2002      	movs	r0, #2
 8001d18:	f7fe ff4a 	bl	8000bb0 <HAL_Delay>
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_RESET);
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	2110      	movs	r1, #16
 8001d20:	481a      	ldr	r0, [pc, #104]	; (8001d8c <write_lcd+0xd8>)
 8001d22:	f7ff f8b1 	bl	8000e88 <HAL_GPIO_WritePin>

	// 4 bits Low
	if (data & 0x08) HAL_GPIO_WritePin (D7_GPIO_Port, D7_Pin, GPIO_PIN_SET);
 8001d26:	f014 0208 	ands.w	r2, r4, #8
 8001d2a:	bf18      	it	ne
 8001d2c:	2201      	movne	r2, #1
	else						 HAL_GPIO_WritePin (D7_GPIO_Port, D7_Pin, GPIO_PIN_RESET);
 8001d2e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d32:	4817      	ldr	r0, [pc, #92]	; (8001d90 <write_lcd+0xdc>)
 8001d34:	f7ff f8a8 	bl	8000e88 <HAL_GPIO_WritePin>
	if (data & 0x04) HAL_GPIO_WritePin (D6_GPIO_Port, D6_Pin, GPIO_PIN_SET);
 8001d38:	f014 0204 	ands.w	r2, r4, #4
 8001d3c:	bf18      	it	ne
 8001d3e:	2201      	movne	r2, #1
	else						 HAL_GPIO_WritePin (D6_GPIO_Port, D6_Pin, GPIO_PIN_RESET);
 8001d40:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d44:	4812      	ldr	r0, [pc, #72]	; (8001d90 <write_lcd+0xdc>)
 8001d46:	f7ff f89f 	bl	8000e88 <HAL_GPIO_WritePin>
	if (data & 0x02) HAL_GPIO_WritePin (D5_GPIO_Port, D5_Pin, GPIO_PIN_SET);
 8001d4a:	f014 0202 	ands.w	r2, r4, #2
 8001d4e:	bf18      	it	ne
 8001d50:	2201      	movne	r2, #1
	else						 HAL_GPIO_WritePin (D5_GPIO_Port, D5_Pin, GPIO_PIN_RESET);
 8001d52:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d56:	480e      	ldr	r0, [pc, #56]	; (8001d90 <write_lcd+0xdc>)
 8001d58:	f7ff f896 	bl	8000e88 <HAL_GPIO_WritePin>
	if (data & 0x01) HAL_GPIO_WritePin (D4_GPIO_Port, D4_Pin, GPIO_PIN_SET);
 8001d5c:	f014 0201 	ands.w	r2, r4, #1
 8001d60:	bf18      	it	ne
 8001d62:	2201      	movne	r2, #1
	else						 HAL_GPIO_WritePin (D4_GPIO_Port, D4_Pin, GPIO_PIN_RESET);
 8001d64:	2108      	movs	r1, #8
 8001d66:	4809      	ldr	r0, [pc, #36]	; (8001d8c <write_lcd+0xd8>)
 8001d68:	f7ff f88e 	bl	8000e88 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_SET);
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	2110      	movs	r1, #16
 8001d70:	4806      	ldr	r0, [pc, #24]	; (8001d8c <write_lcd+0xd8>)
 8001d72:	f7ff f889 	bl	8000e88 <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8001d76:	2002      	movs	r0, #2
 8001d78:	f7fe ff1a 	bl	8000bb0 <HAL_Delay>
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_RESET);
}
 8001d7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_RESET);
 8001d80:	2200      	movs	r2, #0
 8001d82:	2110      	movs	r1, #16
 8001d84:	4801      	ldr	r0, [pc, #4]	; (8001d8c <write_lcd+0xd8>)
 8001d86:	f7ff b87f 	b.w	8000e88 <HAL_GPIO_WritePin>
 8001d8a:	bf00      	nop
 8001d8c:	40010c00 	.word	0x40010c00
 8001d90:	40010800 	.word	0x40010800

08001d94 <init_lcd>:

/* init_LCD - Inicializa o display em 4bits */
void init_lcd(void)
{
 8001d94:	b508      	push	{r3, lr}
	write_lcd(0x33, 0);
 8001d96:	2100      	movs	r1, #0
 8001d98:	2033      	movs	r0, #51	; 0x33
 8001d9a:	f7ff ff8b 	bl	8001cb4 <write_lcd>
	write_lcd(0x32, 0);
 8001d9e:	2100      	movs	r1, #0
 8001da0:	2032      	movs	r0, #50	; 0x32
 8001da2:	f7ff ff87 	bl	8001cb4 <write_lcd>
	write_lcd(0x28, 0);
 8001da6:	2100      	movs	r1, #0
 8001da8:	2028      	movs	r0, #40	; 0x28
 8001daa:	f7ff ff83 	bl	8001cb4 <write_lcd>
	write_lcd(0x06, 0);
 8001dae:	2100      	movs	r1, #0
 8001db0:	2006      	movs	r0, #6
 8001db2:	f7ff ff7f 	bl	8001cb4 <write_lcd>
	write_lcd(0x0C, 0);
 8001db6:	2100      	movs	r1, #0
 8001db8:	200c      	movs	r0, #12
 8001dba:	f7ff ff7b 	bl	8001cb4 <write_lcd>
	write_lcd(0x01, 0);
}
 8001dbe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	write_lcd(0x01, 0);
 8001dc2:	2100      	movs	r1, #0
 8001dc4:	2001      	movs	r0, #1
 8001dc6:	f7ff bf75 	b.w	8001cb4 <write_lcd>

08001dca <string_lcd>:

/* string_lcd - escreve string no LCD */
void string_lcd (char *string)
{
 8001dca:	b510      	push	{r4, lr}
 8001dcc:	1e44      	subs	r4, r0, #1
	while(*string) write_lcd(*string++, 1);
 8001dce:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8001dd2:	b900      	cbnz	r0, 8001dd6 <string_lcd+0xc>
}
 8001dd4:	bd10      	pop	{r4, pc}
	while(*string) write_lcd(*string++, 1);
 8001dd6:	2101      	movs	r1, #1
 8001dd8:	f7ff ff6c 	bl	8001cb4 <write_lcd>
 8001ddc:	e7f7      	b.n	8001dce <string_lcd+0x4>

08001dde <SystemClock_Config>:
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001dde:	2302      	movs	r3, #2
{
 8001de0:	b510      	push	{r4, lr}
 8001de2:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001de4:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001de6:	2301      	movs	r3, #1
 8001de8:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001dea:	2310      	movs	r3, #16
 8001dec:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001dee:	2300      	movs	r3, #0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001df0:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001df2:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001df4:	f7ff f8d2 	bl	8000f9c <HAL_RCC_OscConfig>
 8001df8:	4601      	mov	r1, r0
 8001dfa:	b100      	cbz	r0, 8001dfe <SystemClock_Config+0x20>
 8001dfc:	e7fe      	b.n	8001dfc <SystemClock_Config+0x1e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001dfe:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001e00:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e02:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e04:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e06:	9005      	str	r0, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001e08:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e0a:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001e0c:	f7ff fa8e 	bl	800132c <HAL_RCC_ClockConfig>
 8001e10:	4604      	mov	r4, r0
 8001e12:	b100      	cbz	r0, 8001e16 <SystemClock_Config+0x38>
 8001e14:	e7fe      	b.n	8001e14 <SystemClock_Config+0x36>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001e16:	f7ff fb2d 	bl	8001474 <HAL_RCC_GetHCLKFreq>
 8001e1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e1e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e22:	f7fe ff29 	bl	8000c78 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001e26:	2004      	movs	r0, #4
 8001e28:	f7fe ff3c 	bl	8000ca4 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001e2c:	4622      	mov	r2, r4
 8001e2e:	4621      	mov	r1, r4
 8001e30:	f04f 30ff 	mov.w	r0, #4294967295
 8001e34:	f7fe fee0 	bl	8000bf8 <HAL_NVIC_SetPriority>
}
 8001e38:	b010      	add	sp, #64	; 0x40
 8001e3a:	bd10      	pop	{r4, pc}
 8001e3c:	0000      	movs	r0, r0
	...

08001e40 <main>:
{
 8001e40:	b500      	push	{lr}
 8001e42:	b08d      	sub	sp, #52	; 0x34
  HAL_Init();
 8001e44:	f7fe fe90 	bl	8000b68 <HAL_Init>
  SystemClock_Config();
 8001e48:	f7ff ffc9 	bl	8001dde <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e4c:	4b9c      	ldr	r3, [pc, #624]	; (80020c0 <main+0x280>)
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TRIG_Pin|CS1_Pin|D7_Pin|D6_Pin 
 8001e4e:	f649 0182 	movw	r1, #39042	; 0x9882
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e52:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, TRIG_Pin|CS1_Pin|D7_Pin|D6_Pin 
 8001e54:	489b      	ldr	r0, [pc, #620]	; (80020c4 <main+0x284>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e56:	f042 0204 	orr.w	r2, r2, #4
 8001e5a:	619a      	str	r2, [r3, #24]
 8001e5c:	699a      	ldr	r2, [r3, #24]
  /*Configure GPIO pins : TRIG_Pin CS1_Pin D7_Pin D6_Pin 
                           D5_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin|CS1_Pin|D7_Pin|D6_Pin 
                          |D5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e5e:	2402      	movs	r4, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e60:	f002 0204 	and.w	r2, r2, #4
 8001e64:	9200      	str	r2, [sp, #0]
 8001e66:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e68:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e6a:	2501      	movs	r5, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e6c:	f042 0208 	orr.w	r2, r2, #8
 8001e70:	619a      	str	r2, [r3, #24]
 8001e72:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, TRIG_Pin|CS1_Pin|D7_Pin|D6_Pin 
 8001e74:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e76:	f003 0308 	and.w	r3, r3, #8
 8001e7a:	9301      	str	r3, [sp, #4]
 8001e7c:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_WritePin(GPIOA, TRIG_Pin|CS1_Pin|D7_Pin|D6_Pin 
 8001e7e:	f7ff f803 	bl	8000e88 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin|LD3_Pin|D4_Pin 
 8001e82:	2200      	movs	r2, #0
 8001e84:	f640 013b 	movw	r1, #2107	; 0x83b
 8001e88:	488f      	ldr	r0, [pc, #572]	; (80020c8 <main+0x288>)
 8001e8a:	f7fe fffd 	bl	8000e88 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = TRIG_Pin|CS1_Pin|D7_Pin|D6_Pin 
 8001e8e:	f649 0382 	movw	r3, #39042	; 0x9882
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e92:	a908      	add	r1, sp, #32
 8001e94:	488b      	ldr	r0, [pc, #556]	; (80020c4 <main+0x284>)
  GPIO_InitStruct.Pin = TRIG_Pin|CS1_Pin|D7_Pin|D6_Pin 
 8001e96:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e98:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e9a:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e9c:	f7fe ff14 	bl	8000cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin LD3_Pin D4_Pin 
                           EN_Pin RS_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin|LD3_Pin|D4_Pin 
 8001ea0:	f640 033b 	movw	r3, #2107	; 0x83b
                          |EN_Pin|RS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ea4:	a908      	add	r1, sp, #32
 8001ea6:	4888      	ldr	r0, [pc, #544]	; (80020c8 <main+0x288>)
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin|LD3_Pin|D4_Pin 
 8001ea8:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eaa:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eac:	9509      	str	r5, [sp, #36]	; 0x24

  /*Configure GPIO pins : S3_Pin S2_Pin */
  GPIO_InitStruct.Pin = S3_Pin|S2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001eae:	2400      	movs	r4, #0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eb0:	f7fe ff0a 	bl	8000cc8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = S3_Pin|S2_Pin;
 8001eb4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eb8:	a908      	add	r1, sp, #32
 8001eba:	4883      	ldr	r0, [pc, #524]	; (80020c8 <main+0x288>)
  GPIO_InitStruct.Pin = S3_Pin|S2_Pin;
 8001ebc:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ebe:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec0:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ec2:	f7fe ff01 	bl	8000cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : S1_Pin */
  GPIO_InitStruct.Pin = S1_Pin;
 8001ec6:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(S1_GPIO_Port, &GPIO_InitStruct);
 8001eca:	487e      	ldr	r0, [pc, #504]	; (80020c4 <main+0x284>)
 8001ecc:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = S1_Pin;
 8001ece:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ed0:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed2:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(S1_GPIO_Port, &GPIO_InitStruct);
 8001ed4:	f7fe fef8 	bl	8000cc8 <HAL_GPIO_Init>
  hi2c1.Instance = I2C1;
 8001ed8:	487c      	ldr	r0, [pc, #496]	; (80020cc <main+0x28c>)
  hi2c1.Init.ClockSpeed = 100000;
 8001eda:	4b7d      	ldr	r3, [pc, #500]	; (80020d0 <main+0x290>)
 8001edc:	f8df e228 	ldr.w	lr, [pc, #552]	; 8002108 <main+0x2c8>
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ee0:	6084      	str	r4, [r0, #8]
  hi2c1.Init.ClockSpeed = 100000;
 8001ee2:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ee6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  hi2c1.Init.OwnAddress1 = 0;
 8001eea:	60c4      	str	r4, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001eec:	6103      	str	r3, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001eee:	6144      	str	r4, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001ef0:	6184      	str	r4, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ef2:	61c4      	str	r4, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ef4:	6204      	str	r4, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ef6:	f7fe ffd1 	bl	8000e9c <HAL_I2C_Init>
 8001efa:	b100      	cbz	r0, 8001efe <main+0xbe>
 8001efc:	e7fe      	b.n	8001efc <main+0xbc>
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8001efe:	f44f 7482 	mov.w	r4, #260	; 0x104
 8001f02:	f44f 6680 	mov.w	r6, #1024	; 0x400
  hspi1.Instance = SPI1;
 8001f06:	4b73      	ldr	r3, [pc, #460]	; (80020d4 <main+0x294>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8001f08:	4a73      	ldr	r2, [pc, #460]	; (80020d8 <main+0x298>)
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f0a:	60d8      	str	r0, [r3, #12]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8001f0c:	e883 0054 	stmia.w	r3, {r2, r4, r6}
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001f10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f14:	619a      	str	r2, [r3, #24]
  hspi1.Init.CRCPolynomial = 10;
 8001f16:	220a      	movs	r2, #10
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f18:	6118      	str	r0, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f1a:	6158      	str	r0, [r3, #20]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f1c:	61d8      	str	r0, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f1e:	6218      	str	r0, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f20:	6258      	str	r0, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f22:	6298      	str	r0, [r3, #40]	; 0x28
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001f24:	4618      	mov	r0, r3
  hspi1.Init.CRCPolynomial = 10;
 8001f26:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001f28:	f7ff faca 	bl	80014c0 <HAL_SPI_Init>
 8001f2c:	b100      	cbz	r0, 8001f30 <main+0xf0>
 8001f2e:	e7fe      	b.n	8001f2e <main+0xee>
  huart1.Init.BaudRate = 9600;
 8001f30:	f44f 5216 	mov.w	r2, #9600	; 0x2580
  huart1.Instance = USART1;
 8001f34:	4b69      	ldr	r3, [pc, #420]	; (80020dc <main+0x29c>)
  huart1.Init.BaudRate = 9600;
 8001f36:	496a      	ldr	r1, [pc, #424]	; (80020e0 <main+0x2a0>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f38:	6098      	str	r0, [r3, #8]
  huart1.Init.BaudRate = 9600;
 8001f3a:	e883 0006 	stmia.w	r3, {r1, r2}
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f3e:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f40:	60d8      	str	r0, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f42:	6118      	str	r0, [r3, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f44:	6198      	str	r0, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f46:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f48:	4618      	mov	r0, r3
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f4a:	615a      	str	r2, [r3, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f4c:	f7ff fe6c 	bl	8001c28 <HAL_UART_Init>
 8001f50:	b100      	cbz	r0, 8001f54 <main+0x114>
 8001f52:	e7fe      	b.n	8001f52 <main+0x112>
  htim2.Init.Prescaler = 7;
 8001f54:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f58:	2307      	movs	r3, #7
  htim2.Instance = TIM2;
 8001f5a:	4c62      	ldr	r4, [pc, #392]	; (80020e4 <main+0x2a4>)
  htim2.Init.Prescaler = 7;
 8001f5c:	e884 000c 	stmia.w	r4, {r2, r3}
  htim2.Init.Period = 50000;
 8001f60:	f24c 3350 	movw	r3, #50000	; 0xc350
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f64:	60a0      	str	r0, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f66:	6120      	str	r0, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f68:	61a0      	str	r0, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f6a:	4620      	mov	r0, r4
  htim2.Init.Period = 50000;
 8001f6c:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f6e:	f7ff fc7b 	bl	8001868 <HAL_TIM_Base_Init>
 8001f72:	4626      	mov	r6, r4
 8001f74:	b100      	cbz	r0, 8001f78 <main+0x138>
 8001f76:	e7fe      	b.n	8001f76 <main+0x136>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f7c:	a90c      	add	r1, sp, #48	; 0x30
 8001f7e:	f841 3d20 	str.w	r3, [r1, #-32]!
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f82:	4620      	mov	r0, r4
 8001f84:	f7ff fad8 	bl	8001538 <HAL_TIM_ConfigClockSource>
 8001f88:	b100      	cbz	r0, 8001f8c <main+0x14c>
 8001f8a:	e7fe      	b.n	8001f8a <main+0x14a>
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001f8c:	4620      	mov	r0, r4
 8001f8e:	f7ff fc85 	bl	800189c <HAL_TIM_IC_Init>
 8001f92:	b100      	cbz	r0, 8001f96 <main+0x156>
 8001f94:	e7fe      	b.n	8001f94 <main+0x154>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f96:	9002      	str	r0, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f98:	9003      	str	r0, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f9a:	a902      	add	r1, sp, #8
 8001f9c:	4620      	mov	r0, r4
 8001f9e:	f7ff fd81 	bl	8001aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	b100      	cbz	r0, 8001fa8 <main+0x168>
 8001fa6:	e7fe      	b.n	8001fa6 <main+0x166>
  sConfigIC.ICFilter = 15;
 8001fa8:	230f      	movs	r3, #15
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001faa:	9008      	str	r0, [sp, #32]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001fac:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001fae:	a908      	add	r1, sp, #32
 8001fb0:	4620      	mov	r0, r4
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001fb2:	9509      	str	r5, [sp, #36]	; 0x24
  sConfigIC.ICFilter = 15;
 8001fb4:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001fb6:	f7ff fcb5 	bl	8001924 <HAL_TIM_IC_ConfigChannel>
 8001fba:	4604      	mov	r4, r0
 8001fbc:	b100      	cbz	r0, 8001fc0 <main+0x180>
 8001fbe:	e7fe      	b.n	8001fbe <main+0x17e>
  init_lcd();
 8001fc0:	f7ff fee8 	bl	8001d94 <init_lcd>
	  dist=counter*0.175/2;
 8001fc4:	f20f 09f0 	addw	r9, pc, #240	; 0xf0
 8001fc8:	e9d9 8900 	ldrd	r8, r9, [r9]
  write_lcd(0x01,0);
 8001fcc:	4621      	mov	r1, r4
 8001fce:	4628      	mov	r0, r5
 8001fd0:	f7ff fe70 	bl	8001cb4 <write_lcd>
  write_lcd(0x81,0);
 8001fd4:	4621      	mov	r1, r4
 8001fd6:	2081      	movs	r0, #129	; 0x81
 8001fd8:	f7ff fe6c 	bl	8001cb4 <write_lcd>
  string_lcd("Developed by :");
 8001fdc:	4842      	ldr	r0, [pc, #264]	; (80020e8 <main+0x2a8>)
 8001fde:	f7ff fef4 	bl	8001dca <string_lcd>
  write_lcd(0xC2,0);
 8001fe2:	4621      	mov	r1, r4
 8001fe4:	20c2      	movs	r0, #194	; 0xc2
 8001fe6:	f7ff fe65 	bl	8001cb4 <write_lcd>
  string_lcd("DSF DIVISION");
 8001fea:	4840      	ldr	r0, [pc, #256]	; (80020ec <main+0x2ac>)
 8001fec:	f7ff feed 	bl	8001dca <string_lcd>
  HAL_Delay(2000);
 8001ff0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001ff4:	f7fe fddc 	bl	8000bb0 <HAL_Delay>
  write_lcd(0x01,0);
 8001ff8:	4621      	mov	r1, r4
 8001ffa:	4628      	mov	r0, r5
 8001ffc:	f7ff fe5a 	bl	8001cb4 <write_lcd>
  write_lcd(0x80,0);
 8002000:	4621      	mov	r1, r4
 8002002:	2080      	movs	r0, #128	; 0x80
 8002004:	f7ff fe56 	bl	8001cb4 <write_lcd>
  sprintf(buffer,"%2.1f",dist);
 8002008:	4d39      	ldr	r5, [pc, #228]	; (80020f0 <main+0x2b0>)
  string_lcd("Distance:");
 800200a:	483a      	ldr	r0, [pc, #232]	; (80020f4 <main+0x2b4>)
 800200c:	f7ff fedd 	bl	8001dca <string_lcd>
  write_lcd(0xC0,0);
 8002010:	4621      	mov	r1, r4
 8002012:	20c0      	movs	r0, #192	; 0xc0
 8002014:	f7ff fe4e 	bl	8001cb4 <write_lcd>
  sprintf(buffer,"%2.1f",dist);
 8002018:	6828      	ldr	r0, [r5, #0]
 800201a:	f7fe fa05 	bl	8000428 <__aeabi_f2d>
 800201e:	4602      	mov	r2, r0
 8002020:	460b      	mov	r3, r1
 8002022:	4835      	ldr	r0, [pc, #212]	; (80020f8 <main+0x2b8>)
 8002024:	4935      	ldr	r1, [pc, #212]	; (80020fc <main+0x2bc>)
 8002026:	f000 fe5d 	bl	8002ce4 <siprintf>
  string_lcd(buffer);
 800202a:	4833      	ldr	r0, [pc, #204]	; (80020f8 <main+0x2b8>)
 800202c:	f7ff fecd 	bl	8001dca <string_lcd>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8002030:	4621      	mov	r1, r4
 8002032:	4630      	mov	r0, r6
 8002034:	f7ff fd0a 	bl	8001a4c <HAL_TIM_IC_Start_IT>
 8002038:	462c      	mov	r4, r5
	  HAL_GPIO_WritePin(TRIG_GPIO_Port,TRIG_Pin,GPIO_PIN_SET);
 800203a:	4d22      	ldr	r5, [pc, #136]	; (80020c4 <main+0x284>)
 800203c:	2201      	movs	r2, #1
 800203e:	2102      	movs	r1, #2
 8002040:	4628      	mov	r0, r5
 8002042:	f7fe ff21 	bl	8000e88 <HAL_GPIO_WritePin>
	  DWT_Delay_us(2);
 8002046:	2002      	movs	r0, #2
 8002048:	f7ff fe1c 	bl	8001c84 <DWT_Delay_us>
	  HAL_GPIO_WritePin(TRIG_GPIO_Port,TRIG_Pin,GPIO_PIN_RESET);
 800204c:	2200      	movs	r2, #0
 800204e:	2102      	movs	r1, #2
 8002050:	4628      	mov	r0, r5
 8002052:	f7fe ff19 	bl	8000e88 <HAL_GPIO_WritePin>
	  DWT_Delay_us(11);
 8002056:	200b      	movs	r0, #11
 8002058:	f7ff fe14 	bl	8001c84 <DWT_Delay_us>
	  HAL_GPIO_WritePin(TRIG_GPIO_Port,TRIG_Pin,GPIO_PIN_SET);
 800205c:	2201      	movs	r2, #1
 800205e:	4628      	mov	r0, r5
 8002060:	2102      	movs	r1, #2
 8002062:	f7fe ff11 	bl	8000e88 <HAL_GPIO_WritePin>
	  counter=__HAL_TIM_GET_COUNTER(&htim2);
 8002066:	6833      	ldr	r3, [r6, #0]
 8002068:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800206a:	4b25      	ldr	r3, [pc, #148]	; (8002100 <main+0x2c0>)
 800206c:	6018      	str	r0, [r3, #0]
	  dist=counter*0.175/2;
 800206e:	f7fe f9c9 	bl	8000404 <__aeabi_i2d>
 8002072:	4642      	mov	r2, r8
 8002074:	464b      	mov	r3, r9
 8002076:	f7fe fa2b 	bl	80004d0 <__aeabi_dmul>
 800207a:	2200      	movs	r2, #0
 800207c:	4b21      	ldr	r3, [pc, #132]	; (8002104 <main+0x2c4>)
 800207e:	f7fe fa27 	bl	80004d0 <__aeabi_dmul>
 8002082:	f7fe fcfd 	bl	8000a80 <__aeabi_d2f>
	  write_lcd(0xC0,0);
 8002086:	2100      	movs	r1, #0
	  dist=counter*0.175/2;
 8002088:	6020      	str	r0, [r4, #0]
	  write_lcd(0xC0,0);
 800208a:	20c0      	movs	r0, #192	; 0xc0
 800208c:	f7ff fe12 	bl	8001cb4 <write_lcd>
	  sprintf(buffer,"%2.1f",dist);
 8002090:	6820      	ldr	r0, [r4, #0]
 8002092:	f7fe f9c9 	bl	8000428 <__aeabi_f2d>
 8002096:	4602      	mov	r2, r0
 8002098:	460b      	mov	r3, r1
 800209a:	4817      	ldr	r0, [pc, #92]	; (80020f8 <main+0x2b8>)
 800209c:	4917      	ldr	r1, [pc, #92]	; (80020fc <main+0x2bc>)
 800209e:	f000 fe21 	bl	8002ce4 <siprintf>
	  string_lcd(buffer);
 80020a2:	4815      	ldr	r0, [pc, #84]	; (80020f8 <main+0x2b8>)
 80020a4:	f7ff fe91 	bl	8001dca <string_lcd>
	  HAL_Delay(300);
 80020a8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80020ac:	f7fe fd80 	bl	8000bb0 <HAL_Delay>
 80020b0:	e7c4      	b.n	800203c <main+0x1fc>
 80020b2:	bf00      	nop
 80020b4:	f3af 8000 	nop.w
 80020b8:	66666666 	.word	0x66666666
 80020bc:	3fc66666 	.word	0x3fc66666
 80020c0:	40021000 	.word	0x40021000
 80020c4:	40010800 	.word	0x40010800
 80020c8:	40010c00 	.word	0x40010c00
 80020cc:	20000214 	.word	0x20000214
 80020d0:	40005400 	.word	0x40005400
 80020d4:	200002b4 	.word	0x200002b4
 80020d8:	40013000 	.word	0x40013000
 80020dc:	20000268 	.word	0x20000268
 80020e0:	40013800 	.word	0x40013800
 80020e4:	2000030c 	.word	0x2000030c
 80020e8:	08004538 	.word	0x08004538
 80020ec:	08004547 	.word	0x08004547
 80020f0:	20000008 	.word	0x20000008
 80020f4:	08004554 	.word	0x08004554
 80020f8:	200002a8 	.word	0x200002a8
 80020fc:	0800455e 	.word	0x0800455e
 8002100:	200001fc 	.word	0x200001fc
 8002104:	3fe00000 	.word	0x3fe00000
 8002108:	000186a0 	.word	0x000186a0

0800210c <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
	if(htim->Instance==TIM2)
 800210c:	6803      	ldr	r3, [r0, #0]
 800210e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002112:	d106      	bne.n	8002122 <HAL_TIM_IC_CaptureCallback+0x16>
	{
		ic_value = __HAL_TIM_GET_COMPARE(&htim2,TIM_CHANNEL_1);
 8002114:	4b03      	ldr	r3, [pc, #12]	; (8002124 <HAL_TIM_IC_CaptureCallback+0x18>)
 8002116:	4a04      	ldr	r2, [pc, #16]	; (8002128 <HAL_TIM_IC_CaptureCallback+0x1c>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800211c:	6011      	str	r1, [r2, #0]
		__HAL_TIM_SET_COUNTER(&htim2,0);
 800211e:	2200      	movs	r2, #0
 8002120:	625a      	str	r2, [r3, #36]	; 0x24
 8002122:	4770      	bx	lr
 8002124:	2000030c 	.word	0x2000030c
 8002128:	20000200 	.word	0x20000200

0800212c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800212c:	4b20      	ldr	r3, [pc, #128]	; (80021b0 <HAL_MspInit+0x84>)
{
 800212e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002130:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002132:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002134:	f042 0201 	orr.w	r2, r2, #1
 8002138:	619a      	str	r2, [r3, #24]
 800213a:	699b      	ldr	r3, [r3, #24]
 800213c:	f003 0301 	and.w	r3, r3, #1
 8002140:	9301      	str	r3, [sp, #4]
 8002142:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002144:	f7fe fd46 	bl	8000bd4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002148:	2200      	movs	r2, #0
 800214a:	f06f 000b 	mvn.w	r0, #11
 800214e:	4611      	mov	r1, r2
 8002150:	f7fe fd52 	bl	8000bf8 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002154:	2200      	movs	r2, #0
 8002156:	f06f 000a 	mvn.w	r0, #10
 800215a:	4611      	mov	r1, r2
 800215c:	f7fe fd4c 	bl	8000bf8 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8002160:	2200      	movs	r2, #0
 8002162:	f06f 0009 	mvn.w	r0, #9
 8002166:	4611      	mov	r1, r2
 8002168:	f7fe fd46 	bl	8000bf8 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800216c:	2200      	movs	r2, #0
 800216e:	f06f 0004 	mvn.w	r0, #4
 8002172:	4611      	mov	r1, r2
 8002174:	f7fe fd40 	bl	8000bf8 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002178:	2200      	movs	r2, #0
 800217a:	f06f 0003 	mvn.w	r0, #3
 800217e:	4611      	mov	r1, r2
 8002180:	f7fe fd3a 	bl	8000bf8 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002184:	2200      	movs	r2, #0
 8002186:	f06f 0001 	mvn.w	r0, #1
 800218a:	4611      	mov	r1, r2
 800218c:	f7fe fd34 	bl	8000bf8 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002190:	2200      	movs	r2, #0
 8002192:	f04f 30ff 	mov.w	r0, #4294967295
 8002196:	4611      	mov	r1, r2
 8002198:	f7fe fd2e 	bl	8000bf8 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800219c:	4a05      	ldr	r2, [pc, #20]	; (80021b4 <HAL_MspInit+0x88>)
 800219e:	6853      	ldr	r3, [r2, #4]
 80021a0:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80021a4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80021a8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021aa:	b003      	add	sp, #12
 80021ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80021b0:	40021000 	.word	0x40021000
 80021b4:	40010000 	.word	0x40010000

080021b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021b8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 80021ba:	6802      	ldr	r2, [r0, #0]
 80021bc:	4b0c      	ldr	r3, [pc, #48]	; (80021f0 <HAL_I2C_MspInit+0x38>)
 80021be:	429a      	cmp	r2, r3
 80021c0:	d113      	bne.n	80021ea <HAL_I2C_MspInit+0x32>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80021c2:	23c0      	movs	r3, #192	; 0xc0
 80021c4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021c6:	2312      	movs	r3, #18
 80021c8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021ca:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021cc:	a902      	add	r1, sp, #8
 80021ce:	4809      	ldr	r0, [pc, #36]	; (80021f4 <HAL_I2C_MspInit+0x3c>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021d0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021d2:	f7fe fd79 	bl	8000cc8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80021d6:	4b08      	ldr	r3, [pc, #32]	; (80021f8 <HAL_I2C_MspInit+0x40>)
 80021d8:	69da      	ldr	r2, [r3, #28]
 80021da:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80021de:	61da      	str	r2, [r3, #28]
 80021e0:	69db      	ldr	r3, [r3, #28]
 80021e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021e6:	9301      	str	r3, [sp, #4]
 80021e8:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80021ea:	b007      	add	sp, #28
 80021ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80021f0:	40005400 	.word	0x40005400
 80021f4:	40010c00 	.word	0x40010c00
 80021f8:	40021000 	.word	0x40021000

080021fc <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80021fc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 80021fe:	6802      	ldr	r2, [r0, #0]
 8002200:	4b11      	ldr	r3, [pc, #68]	; (8002248 <HAL_SPI_MspInit+0x4c>)
 8002202:	429a      	cmp	r2, r3
 8002204:	d11d      	bne.n	8002242 <HAL_SPI_MspInit+0x46>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002206:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 800220a:	699a      	ldr	r2, [r3, #24]
    PA6     ------> SPI1_MISO 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800220c:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 800220e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002212:	619a      	str	r2, [r3, #24]
 8002214:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002216:	480d      	ldr	r0, [pc, #52]	; (800224c <HAL_SPI_MspInit+0x50>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002218:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800221c:	9301      	str	r3, [sp, #4]
 800221e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002220:	2320      	movs	r3, #32
 8002222:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002224:	2302      	movs	r3, #2
 8002226:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002228:	2303      	movs	r3, #3
 800222a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800222c:	f7fe fd4c 	bl	8000cc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002230:	2340      	movs	r3, #64	; 0x40
 8002232:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002234:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002236:	a902      	add	r1, sp, #8
 8002238:	4804      	ldr	r0, [pc, #16]	; (800224c <HAL_SPI_MspInit+0x50>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800223a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800223e:	f7fe fd43 	bl	8000cc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002242:	b007      	add	sp, #28
 8002244:	f85d fb04 	ldr.w	pc, [sp], #4
 8002248:	40013000 	.word	0x40013000
 800224c:	40010800 	.word	0x40010800

08002250 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002250:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_base->Instance==TIM2)
 8002252:	6803      	ldr	r3, [r0, #0]
{
 8002254:	b086      	sub	sp, #24
  if(htim_base->Instance==TIM2)
 8002256:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800225a:	d11b      	bne.n	8002294 <HAL_TIM_Base_MspInit+0x44>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800225c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002260:	69da      	ldr	r2, [r3, #28]
  
    /**TIM2 GPIO Configuration    
    PA0-WKUP     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = ECHO_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002262:	2400      	movs	r4, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002264:	f042 0201 	orr.w	r2, r2, #1
 8002268:	61da      	str	r2, [r3, #28]
 800226a:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 800226c:	a902      	add	r1, sp, #8
    __HAL_RCC_TIM2_CLK_ENABLE();
 800226e:	f003 0301 	and.w	r3, r3, #1
 8002272:	9301      	str	r3, [sp, #4]
 8002274:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ECHO_Pin;
 8002276:	2301      	movs	r3, #1
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 8002278:	4807      	ldr	r0, [pc, #28]	; (8002298 <HAL_TIM_Base_MspInit+0x48>)
    GPIO_InitStruct.Pin = ECHO_Pin;
 800227a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800227c:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227e:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 8002280:	f7fe fd22 	bl	8000cc8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002284:	201c      	movs	r0, #28
 8002286:	4622      	mov	r2, r4
 8002288:	4621      	mov	r1, r4
 800228a:	f7fe fcb5 	bl	8000bf8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800228e:	201c      	movs	r0, #28
 8002290:	f7fe fce6 	bl	8000c60 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002294:	b006      	add	sp, #24
 8002296:	bd10      	pop	{r4, pc}
 8002298:	40010800 	.word	0x40010800

0800229c <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800229c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 800229e:	6802      	ldr	r2, [r0, #0]
 80022a0:	4b12      	ldr	r3, [pc, #72]	; (80022ec <HAL_UART_MspInit+0x50>)
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d11f      	bne.n	80022e6 <HAL_UART_MspInit+0x4a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80022a6:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80022aa:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ac:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 80022ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80022b2:	619a      	str	r2, [r3, #24]
 80022b4:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022b6:	480e      	ldr	r0, [pc, #56]	; (80022f0 <HAL_UART_MspInit+0x54>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80022b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022bc:	9301      	str	r3, [sp, #4]
 80022be:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80022c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022c4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c6:	2302      	movs	r3, #2
 80022c8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022ca:	2303      	movs	r3, #3
 80022cc:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ce:	f7fe fcfb 	bl	8000cc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80022d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80022d6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022d8:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022da:	a902      	add	r1, sp, #8
 80022dc:	4804      	ldr	r0, [pc, #16]	; (80022f0 <HAL_UART_MspInit+0x54>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022de:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e0:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022e2:	f7fe fcf1 	bl	8000cc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80022e6:	b007      	add	sp, #28
 80022e8:	f85d fb04 	ldr.w	pc, [sp], #4
 80022ec:	40013800 	.word	0x40013800
 80022f0:	40010800 	.word	0x40010800

080022f4 <NMI_Handler>:
 80022f4:	4770      	bx	lr

080022f6 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80022f6:	e7fe      	b.n	80022f6 <HardFault_Handler>

080022f8 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80022f8:	e7fe      	b.n	80022f8 <MemManage_Handler>

080022fa <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80022fa:	e7fe      	b.n	80022fa <BusFault_Handler>

080022fc <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80022fc:	e7fe      	b.n	80022fc <UsageFault_Handler>

080022fe <SVC_Handler>:
 80022fe:	4770      	bx	lr

08002300 <DebugMon_Handler>:
 8002300:	4770      	bx	lr

08002302 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8002302:	4770      	bx	lr

08002304 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002304:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002306:	f7fe fc41 	bl	8000b8c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800230a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 800230e:	f7fe bcd6 	b.w	8000cbe <HAL_SYSTICK_IRQHandler>
	...

08002314 <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 8002314:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002316:	4804      	ldr	r0, [pc, #16]	; (8002328 <TIM2_IRQHandler+0x14>)
 8002318:	f7ff f9cb 	bl	80016b2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  HAL_GPIO_TogglePin(LD1_GPIO_Port,LD1_Pin);


  /* USER CODE END TIM2_IRQn 1 */
}
 800231c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_TogglePin(LD1_GPIO_Port,LD1_Pin);
 8002320:	2101      	movs	r1, #1
 8002322:	4802      	ldr	r0, [pc, #8]	; (800232c <TIM2_IRQHandler+0x18>)
 8002324:	f7fe bdb5 	b.w	8000e92 <HAL_GPIO_TogglePin>
 8002328:	2000030c 	.word	0x2000030c
 800232c:	40010c00 	.word	0x40010c00

08002330 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002330:	4b0f      	ldr	r3, [pc, #60]	; (8002370 <SystemInit+0x40>)
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	f042 0201 	orr.w	r2, r2, #1
 8002338:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800233a:	6859      	ldr	r1, [r3, #4]
 800233c:	4a0d      	ldr	r2, [pc, #52]	; (8002374 <SystemInit+0x44>)
 800233e:	400a      	ands	r2, r1
 8002340:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002348:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800234c:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002354:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002356:	685a      	ldr	r2, [r3, #4]
 8002358:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800235c:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800235e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002362:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002364:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002368:	4b03      	ldr	r3, [pc, #12]	; (8002378 <SystemInit+0x48>)
 800236a:	609a      	str	r2, [r3, #8]
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	40021000 	.word	0x40021000
 8002374:	f8ff0000 	.word	0xf8ff0000
 8002378:	e000ed00 	.word	0xe000ed00

0800237c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800237c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800237e:	e003      	b.n	8002388 <LoopCopyDataInit>

08002380 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002380:	4b0b      	ldr	r3, [pc, #44]	; (80023b0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002382:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002384:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002386:	3104      	adds	r1, #4

08002388 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002388:	480a      	ldr	r0, [pc, #40]	; (80023b4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800238a:	4b0b      	ldr	r3, [pc, #44]	; (80023b8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800238c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800238e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002390:	d3f6      	bcc.n	8002380 <CopyDataInit>
  ldr r2, =_sbss
 8002392:	4a0a      	ldr	r2, [pc, #40]	; (80023bc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002394:	e002      	b.n	800239c <LoopFillZerobss>

08002396 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002396:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002398:	f842 3b04 	str.w	r3, [r2], #4

0800239c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800239c:	4b08      	ldr	r3, [pc, #32]	; (80023c0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800239e:	429a      	cmp	r2, r3
  bcc FillZerobss
 80023a0:	d3f9      	bcc.n	8002396 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80023a2:	f7ff ffc5 	bl	8002330 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023a6:	f000 f80f 	bl	80023c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80023aa:	f7ff fd49 	bl	8001e40 <main>
  bx lr
 80023ae:	4770      	bx	lr
  ldr r3, =_sidata
 80023b0:	080047e0 	.word	0x080047e0
  ldr r0, =_sdata
 80023b4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80023b8:	200001e0 	.word	0x200001e0
  ldr r2, =_sbss
 80023bc:	200001e0 	.word	0x200001e0
  ldr r3, = _ebss
 80023c0:	20000350 	.word	0x20000350

080023c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80023c4:	e7fe      	b.n	80023c4 <ADC1_2_IRQHandler>
	...

080023c8 <__libc_init_array>:
 80023c8:	b570      	push	{r4, r5, r6, lr}
 80023ca:	2500      	movs	r5, #0
 80023cc:	4e0c      	ldr	r6, [pc, #48]	; (8002400 <__libc_init_array+0x38>)
 80023ce:	4c0d      	ldr	r4, [pc, #52]	; (8002404 <__libc_init_array+0x3c>)
 80023d0:	1ba4      	subs	r4, r4, r6
 80023d2:	10a4      	asrs	r4, r4, #2
 80023d4:	42a5      	cmp	r5, r4
 80023d6:	d109      	bne.n	80023ec <__libc_init_array+0x24>
 80023d8:	f002 f89a 	bl	8004510 <_init>
 80023dc:	2500      	movs	r5, #0
 80023de:	4e0a      	ldr	r6, [pc, #40]	; (8002408 <__libc_init_array+0x40>)
 80023e0:	4c0a      	ldr	r4, [pc, #40]	; (800240c <__libc_init_array+0x44>)
 80023e2:	1ba4      	subs	r4, r4, r6
 80023e4:	10a4      	asrs	r4, r4, #2
 80023e6:	42a5      	cmp	r5, r4
 80023e8:	d105      	bne.n	80023f6 <__libc_init_array+0x2e>
 80023ea:	bd70      	pop	{r4, r5, r6, pc}
 80023ec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80023f0:	4798      	blx	r3
 80023f2:	3501      	adds	r5, #1
 80023f4:	e7ee      	b.n	80023d4 <__libc_init_array+0xc>
 80023f6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80023fa:	4798      	blx	r3
 80023fc:	3501      	adds	r5, #1
 80023fe:	e7f2      	b.n	80023e6 <__libc_init_array+0x1e>
 8002400:	080047d8 	.word	0x080047d8
 8002404:	080047d8 	.word	0x080047d8
 8002408:	080047d8 	.word	0x080047d8
 800240c:	080047dc 	.word	0x080047dc

08002410 <memset>:
 8002410:	4603      	mov	r3, r0
 8002412:	4402      	add	r2, r0
 8002414:	4293      	cmp	r3, r2
 8002416:	d100      	bne.n	800241a <memset+0xa>
 8002418:	4770      	bx	lr
 800241a:	f803 1b01 	strb.w	r1, [r3], #1
 800241e:	e7f9      	b.n	8002414 <memset+0x4>

08002420 <__cvt>:
 8002420:	2b00      	cmp	r3, #0
 8002422:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002426:	461e      	mov	r6, r3
 8002428:	bfbb      	ittet	lt
 800242a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800242e:	461e      	movlt	r6, r3
 8002430:	2300      	movge	r3, #0
 8002432:	232d      	movlt	r3, #45	; 0x2d
 8002434:	b088      	sub	sp, #32
 8002436:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8002438:	9912      	ldr	r1, [sp, #72]	; 0x48
 800243a:	f027 0720 	bic.w	r7, r7, #32
 800243e:	2f46      	cmp	r7, #70	; 0x46
 8002440:	4614      	mov	r4, r2
 8002442:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8002444:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8002448:	700b      	strb	r3, [r1, #0]
 800244a:	d004      	beq.n	8002456 <__cvt+0x36>
 800244c:	2f45      	cmp	r7, #69	; 0x45
 800244e:	d100      	bne.n	8002452 <__cvt+0x32>
 8002450:	3501      	adds	r5, #1
 8002452:	2302      	movs	r3, #2
 8002454:	e000      	b.n	8002458 <__cvt+0x38>
 8002456:	2303      	movs	r3, #3
 8002458:	aa07      	add	r2, sp, #28
 800245a:	9204      	str	r2, [sp, #16]
 800245c:	aa06      	add	r2, sp, #24
 800245e:	9203      	str	r2, [sp, #12]
 8002460:	e88d 0428 	stmia.w	sp, {r3, r5, sl}
 8002464:	4622      	mov	r2, r4
 8002466:	4633      	mov	r3, r6
 8002468:	f000 fcee 	bl	8002e48 <_dtoa_r>
 800246c:	2f47      	cmp	r7, #71	; 0x47
 800246e:	4680      	mov	r8, r0
 8002470:	d102      	bne.n	8002478 <__cvt+0x58>
 8002472:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002474:	07db      	lsls	r3, r3, #31
 8002476:	d526      	bpl.n	80024c6 <__cvt+0xa6>
 8002478:	2f46      	cmp	r7, #70	; 0x46
 800247a:	eb08 0905 	add.w	r9, r8, r5
 800247e:	d111      	bne.n	80024a4 <__cvt+0x84>
 8002480:	f898 3000 	ldrb.w	r3, [r8]
 8002484:	2b30      	cmp	r3, #48	; 0x30
 8002486:	d10a      	bne.n	800249e <__cvt+0x7e>
 8002488:	2200      	movs	r2, #0
 800248a:	2300      	movs	r3, #0
 800248c:	4620      	mov	r0, r4
 800248e:	4631      	mov	r1, r6
 8002490:	f7fe fa86 	bl	80009a0 <__aeabi_dcmpeq>
 8002494:	b918      	cbnz	r0, 800249e <__cvt+0x7e>
 8002496:	f1c5 0501 	rsb	r5, r5, #1
 800249a:	f8ca 5000 	str.w	r5, [sl]
 800249e:	f8da 3000 	ldr.w	r3, [sl]
 80024a2:	4499      	add	r9, r3
 80024a4:	2200      	movs	r2, #0
 80024a6:	2300      	movs	r3, #0
 80024a8:	4620      	mov	r0, r4
 80024aa:	4631      	mov	r1, r6
 80024ac:	f7fe fa78 	bl	80009a0 <__aeabi_dcmpeq>
 80024b0:	b938      	cbnz	r0, 80024c2 <__cvt+0xa2>
 80024b2:	2230      	movs	r2, #48	; 0x30
 80024b4:	9b07      	ldr	r3, [sp, #28]
 80024b6:	4599      	cmp	r9, r3
 80024b8:	d905      	bls.n	80024c6 <__cvt+0xa6>
 80024ba:	1c59      	adds	r1, r3, #1
 80024bc:	9107      	str	r1, [sp, #28]
 80024be:	701a      	strb	r2, [r3, #0]
 80024c0:	e7f8      	b.n	80024b4 <__cvt+0x94>
 80024c2:	f8cd 901c 	str.w	r9, [sp, #28]
 80024c6:	4640      	mov	r0, r8
 80024c8:	9b07      	ldr	r3, [sp, #28]
 80024ca:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80024cc:	eba3 0308 	sub.w	r3, r3, r8
 80024d0:	6013      	str	r3, [r2, #0]
 80024d2:	b008      	add	sp, #32
 80024d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080024d8 <__exponent>:
 80024d8:	4603      	mov	r3, r0
 80024da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80024dc:	2900      	cmp	r1, #0
 80024de:	f803 2b02 	strb.w	r2, [r3], #2
 80024e2:	bfb6      	itet	lt
 80024e4:	222d      	movlt	r2, #45	; 0x2d
 80024e6:	222b      	movge	r2, #43	; 0x2b
 80024e8:	4249      	neglt	r1, r1
 80024ea:	2909      	cmp	r1, #9
 80024ec:	7042      	strb	r2, [r0, #1]
 80024ee:	dd21      	ble.n	8002534 <__exponent+0x5c>
 80024f0:	f10d 0207 	add.w	r2, sp, #7
 80024f4:	4617      	mov	r7, r2
 80024f6:	260a      	movs	r6, #10
 80024f8:	fb91 f5f6 	sdiv	r5, r1, r6
 80024fc:	fb06 1115 	mls	r1, r6, r5, r1
 8002500:	2d09      	cmp	r5, #9
 8002502:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8002506:	f802 1c01 	strb.w	r1, [r2, #-1]
 800250a:	f102 34ff 	add.w	r4, r2, #4294967295
 800250e:	4629      	mov	r1, r5
 8002510:	dc09      	bgt.n	8002526 <__exponent+0x4e>
 8002512:	3130      	adds	r1, #48	; 0x30
 8002514:	3a02      	subs	r2, #2
 8002516:	f804 1c01 	strb.w	r1, [r4, #-1]
 800251a:	42ba      	cmp	r2, r7
 800251c:	461c      	mov	r4, r3
 800251e:	d304      	bcc.n	800252a <__exponent+0x52>
 8002520:	1a20      	subs	r0, r4, r0
 8002522:	b003      	add	sp, #12
 8002524:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002526:	4622      	mov	r2, r4
 8002528:	e7e6      	b.n	80024f8 <__exponent+0x20>
 800252a:	f812 1b01 	ldrb.w	r1, [r2], #1
 800252e:	f803 1b01 	strb.w	r1, [r3], #1
 8002532:	e7f2      	b.n	800251a <__exponent+0x42>
 8002534:	2230      	movs	r2, #48	; 0x30
 8002536:	461c      	mov	r4, r3
 8002538:	4411      	add	r1, r2
 800253a:	f804 2b02 	strb.w	r2, [r4], #2
 800253e:	7059      	strb	r1, [r3, #1]
 8002540:	e7ee      	b.n	8002520 <__exponent+0x48>
	...

08002544 <_printf_float>:
 8002544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002548:	b091      	sub	sp, #68	; 0x44
 800254a:	460c      	mov	r4, r1
 800254c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800254e:	4693      	mov	fp, r2
 8002550:	461e      	mov	r6, r3
 8002552:	4605      	mov	r5, r0
 8002554:	f001 fa4c 	bl	80039f0 <_localeconv_r>
 8002558:	6803      	ldr	r3, [r0, #0]
 800255a:	4618      	mov	r0, r3
 800255c:	9309      	str	r3, [sp, #36]	; 0x24
 800255e:	f7fd fdf7 	bl	8000150 <strlen>
 8002562:	2300      	movs	r3, #0
 8002564:	930e      	str	r3, [sp, #56]	; 0x38
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	900a      	str	r0, [sp, #40]	; 0x28
 800256a:	3307      	adds	r3, #7
 800256c:	f023 0307 	bic.w	r3, r3, #7
 8002570:	f103 0208 	add.w	r2, r3, #8
 8002574:	f894 8018 	ldrb.w	r8, [r4, #24]
 8002578:	f8d4 a000 	ldr.w	sl, [r4]
 800257c:	603a      	str	r2, [r7, #0]
 800257e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002582:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002586:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
 800258a:	6ca7      	ldr	r7, [r4, #72]	; 0x48
 800258c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8002590:	930b      	str	r3, [sp, #44]	; 0x2c
 8002592:	f04f 32ff 	mov.w	r2, #4294967295
 8002596:	4ba6      	ldr	r3, [pc, #664]	; (8002830 <_printf_float+0x2ec>)
 8002598:	4638      	mov	r0, r7
 800259a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800259c:	f7fe fa32 	bl	8000a04 <__aeabi_dcmpun>
 80025a0:	2800      	cmp	r0, #0
 80025a2:	f040 81f7 	bne.w	8002994 <_printf_float+0x450>
 80025a6:	f04f 32ff 	mov.w	r2, #4294967295
 80025aa:	4ba1      	ldr	r3, [pc, #644]	; (8002830 <_printf_float+0x2ec>)
 80025ac:	4638      	mov	r0, r7
 80025ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80025b0:	f7fe fa0a 	bl	80009c8 <__aeabi_dcmple>
 80025b4:	2800      	cmp	r0, #0
 80025b6:	f040 81ed 	bne.w	8002994 <_printf_float+0x450>
 80025ba:	2200      	movs	r2, #0
 80025bc:	2300      	movs	r3, #0
 80025be:	4638      	mov	r0, r7
 80025c0:	4649      	mov	r1, r9
 80025c2:	f7fe f9f7 	bl	80009b4 <__aeabi_dcmplt>
 80025c6:	b110      	cbz	r0, 80025ce <_printf_float+0x8a>
 80025c8:	232d      	movs	r3, #45	; 0x2d
 80025ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80025ce:	4b99      	ldr	r3, [pc, #612]	; (8002834 <_printf_float+0x2f0>)
 80025d0:	4f99      	ldr	r7, [pc, #612]	; (8002838 <_printf_float+0x2f4>)
 80025d2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80025d6:	bf98      	it	ls
 80025d8:	461f      	movls	r7, r3
 80025da:	2303      	movs	r3, #3
 80025dc:	f04f 0900 	mov.w	r9, #0
 80025e0:	6123      	str	r3, [r4, #16]
 80025e2:	f02a 0304 	bic.w	r3, sl, #4
 80025e6:	6023      	str	r3, [r4, #0]
 80025e8:	9600      	str	r6, [sp, #0]
 80025ea:	465b      	mov	r3, fp
 80025ec:	aa0f      	add	r2, sp, #60	; 0x3c
 80025ee:	4621      	mov	r1, r4
 80025f0:	4628      	mov	r0, r5
 80025f2:	f000 f9df 	bl	80029b4 <_printf_common>
 80025f6:	3001      	adds	r0, #1
 80025f8:	f040 809a 	bne.w	8002730 <_printf_float+0x1ec>
 80025fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002600:	b011      	add	sp, #68	; 0x44
 8002602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002606:	6862      	ldr	r2, [r4, #4]
 8002608:	a80e      	add	r0, sp, #56	; 0x38
 800260a:	1c53      	adds	r3, r2, #1
 800260c:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
 8002610:	f44a 6380 	orr.w	r3, sl, #1024	; 0x400
 8002614:	d141      	bne.n	800269a <_printf_float+0x156>
 8002616:	2206      	movs	r2, #6
 8002618:	6062      	str	r2, [r4, #4]
 800261a:	2100      	movs	r1, #0
 800261c:	6023      	str	r3, [r4, #0]
 800261e:	9301      	str	r3, [sp, #4]
 8002620:	6863      	ldr	r3, [r4, #4]
 8002622:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8002626:	9005      	str	r0, [sp, #20]
 8002628:	9202      	str	r2, [sp, #8]
 800262a:	9300      	str	r3, [sp, #0]
 800262c:	463a      	mov	r2, r7
 800262e:	464b      	mov	r3, r9
 8002630:	9106      	str	r1, [sp, #24]
 8002632:	f8cd 8010 	str.w	r8, [sp, #16]
 8002636:	f8cd e00c 	str.w	lr, [sp, #12]
 800263a:	4628      	mov	r0, r5
 800263c:	f7ff fef0 	bl	8002420 <__cvt>
 8002640:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8002644:	2b47      	cmp	r3, #71	; 0x47
 8002646:	4607      	mov	r7, r0
 8002648:	d109      	bne.n	800265e <_printf_float+0x11a>
 800264a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800264c:	1cd8      	adds	r0, r3, #3
 800264e:	db02      	blt.n	8002656 <_printf_float+0x112>
 8002650:	6862      	ldr	r2, [r4, #4]
 8002652:	4293      	cmp	r3, r2
 8002654:	dd59      	ble.n	800270a <_printf_float+0x1c6>
 8002656:	f1a8 0802 	sub.w	r8, r8, #2
 800265a:	fa5f f888 	uxtb.w	r8, r8
 800265e:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8002662:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002664:	d836      	bhi.n	80026d4 <_printf_float+0x190>
 8002666:	3901      	subs	r1, #1
 8002668:	4642      	mov	r2, r8
 800266a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800266e:	910d      	str	r1, [sp, #52]	; 0x34
 8002670:	f7ff ff32 	bl	80024d8 <__exponent>
 8002674:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002676:	4681      	mov	r9, r0
 8002678:	1883      	adds	r3, r0, r2
 800267a:	2a01      	cmp	r2, #1
 800267c:	6123      	str	r3, [r4, #16]
 800267e:	dc02      	bgt.n	8002686 <_printf_float+0x142>
 8002680:	6822      	ldr	r2, [r4, #0]
 8002682:	07d1      	lsls	r1, r2, #31
 8002684:	d501      	bpl.n	800268a <_printf_float+0x146>
 8002686:	3301      	adds	r3, #1
 8002688:	6123      	str	r3, [r4, #16]
 800268a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800268e:	2b00      	cmp	r3, #0
 8002690:	d0aa      	beq.n	80025e8 <_printf_float+0xa4>
 8002692:	232d      	movs	r3, #45	; 0x2d
 8002694:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002698:	e7a6      	b.n	80025e8 <_printf_float+0xa4>
 800269a:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800269e:	d002      	beq.n	80026a6 <_printf_float+0x162>
 80026a0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80026a4:	d1b9      	bne.n	800261a <_printf_float+0xd6>
 80026a6:	b19a      	cbz	r2, 80026d0 <_printf_float+0x18c>
 80026a8:	2100      	movs	r1, #0
 80026aa:	9106      	str	r1, [sp, #24]
 80026ac:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 80026b0:	e88d 000c 	stmia.w	sp, {r2, r3}
 80026b4:	6023      	str	r3, [r4, #0]
 80026b6:	9005      	str	r0, [sp, #20]
 80026b8:	463a      	mov	r2, r7
 80026ba:	f8cd 8010 	str.w	r8, [sp, #16]
 80026be:	f8cd e00c 	str.w	lr, [sp, #12]
 80026c2:	9102      	str	r1, [sp, #8]
 80026c4:	464b      	mov	r3, r9
 80026c6:	4628      	mov	r0, r5
 80026c8:	f7ff feaa 	bl	8002420 <__cvt>
 80026cc:	4607      	mov	r7, r0
 80026ce:	e7bc      	b.n	800264a <_printf_float+0x106>
 80026d0:	2201      	movs	r2, #1
 80026d2:	e7a1      	b.n	8002618 <_printf_float+0xd4>
 80026d4:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 80026d8:	d119      	bne.n	800270e <_printf_float+0x1ca>
 80026da:	2900      	cmp	r1, #0
 80026dc:	6863      	ldr	r3, [r4, #4]
 80026de:	dd0c      	ble.n	80026fa <_printf_float+0x1b6>
 80026e0:	6121      	str	r1, [r4, #16]
 80026e2:	b913      	cbnz	r3, 80026ea <_printf_float+0x1a6>
 80026e4:	6822      	ldr	r2, [r4, #0]
 80026e6:	07d2      	lsls	r2, r2, #31
 80026e8:	d502      	bpl.n	80026f0 <_printf_float+0x1ac>
 80026ea:	3301      	adds	r3, #1
 80026ec:	440b      	add	r3, r1
 80026ee:	6123      	str	r3, [r4, #16]
 80026f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80026f2:	f04f 0900 	mov.w	r9, #0
 80026f6:	65a3      	str	r3, [r4, #88]	; 0x58
 80026f8:	e7c7      	b.n	800268a <_printf_float+0x146>
 80026fa:	b913      	cbnz	r3, 8002702 <_printf_float+0x1be>
 80026fc:	6822      	ldr	r2, [r4, #0]
 80026fe:	07d0      	lsls	r0, r2, #31
 8002700:	d501      	bpl.n	8002706 <_printf_float+0x1c2>
 8002702:	3302      	adds	r3, #2
 8002704:	e7f3      	b.n	80026ee <_printf_float+0x1aa>
 8002706:	2301      	movs	r3, #1
 8002708:	e7f1      	b.n	80026ee <_printf_float+0x1aa>
 800270a:	f04f 0867 	mov.w	r8, #103	; 0x67
 800270e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002710:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002712:	4293      	cmp	r3, r2
 8002714:	db05      	blt.n	8002722 <_printf_float+0x1de>
 8002716:	6822      	ldr	r2, [r4, #0]
 8002718:	6123      	str	r3, [r4, #16]
 800271a:	07d1      	lsls	r1, r2, #31
 800271c:	d5e8      	bpl.n	80026f0 <_printf_float+0x1ac>
 800271e:	3301      	adds	r3, #1
 8002720:	e7e5      	b.n	80026ee <_printf_float+0x1aa>
 8002722:	2b00      	cmp	r3, #0
 8002724:	bfcc      	ite	gt
 8002726:	2301      	movgt	r3, #1
 8002728:	f1c3 0302 	rsble	r3, r3, #2
 800272c:	4413      	add	r3, r2
 800272e:	e7de      	b.n	80026ee <_printf_float+0x1aa>
 8002730:	6823      	ldr	r3, [r4, #0]
 8002732:	055a      	lsls	r2, r3, #21
 8002734:	d407      	bmi.n	8002746 <_printf_float+0x202>
 8002736:	6923      	ldr	r3, [r4, #16]
 8002738:	463a      	mov	r2, r7
 800273a:	4659      	mov	r1, fp
 800273c:	4628      	mov	r0, r5
 800273e:	47b0      	blx	r6
 8002740:	3001      	adds	r0, #1
 8002742:	d12a      	bne.n	800279a <_printf_float+0x256>
 8002744:	e75a      	b.n	80025fc <_printf_float+0xb8>
 8002746:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800274a:	f240 80dc 	bls.w	8002906 <_printf_float+0x3c2>
 800274e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002752:	2200      	movs	r2, #0
 8002754:	2300      	movs	r3, #0
 8002756:	f7fe f923 	bl	80009a0 <__aeabi_dcmpeq>
 800275a:	2800      	cmp	r0, #0
 800275c:	d039      	beq.n	80027d2 <_printf_float+0x28e>
 800275e:	2301      	movs	r3, #1
 8002760:	4a36      	ldr	r2, [pc, #216]	; (800283c <_printf_float+0x2f8>)
 8002762:	4659      	mov	r1, fp
 8002764:	4628      	mov	r0, r5
 8002766:	47b0      	blx	r6
 8002768:	3001      	adds	r0, #1
 800276a:	f43f af47 	beq.w	80025fc <_printf_float+0xb8>
 800276e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002770:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8002772:	429a      	cmp	r2, r3
 8002774:	db02      	blt.n	800277c <_printf_float+0x238>
 8002776:	6823      	ldr	r3, [r4, #0]
 8002778:	07d8      	lsls	r0, r3, #31
 800277a:	d50e      	bpl.n	800279a <_printf_float+0x256>
 800277c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800277e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002780:	4659      	mov	r1, fp
 8002782:	4628      	mov	r0, r5
 8002784:	47b0      	blx	r6
 8002786:	3001      	adds	r0, #1
 8002788:	f43f af38 	beq.w	80025fc <_printf_float+0xb8>
 800278c:	2700      	movs	r7, #0
 800278e:	f104 081a 	add.w	r8, r4, #26
 8002792:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002794:	3b01      	subs	r3, #1
 8002796:	429f      	cmp	r7, r3
 8002798:	db11      	blt.n	80027be <_printf_float+0x27a>
 800279a:	6823      	ldr	r3, [r4, #0]
 800279c:	079f      	lsls	r7, r3, #30
 800279e:	d508      	bpl.n	80027b2 <_printf_float+0x26e>
 80027a0:	2700      	movs	r7, #0
 80027a2:	f104 0819 	add.w	r8, r4, #25
 80027a6:	68e3      	ldr	r3, [r4, #12]
 80027a8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80027aa:	1a9b      	subs	r3, r3, r2
 80027ac:	429f      	cmp	r7, r3
 80027ae:	f2c0 80e7 	blt.w	8002980 <_printf_float+0x43c>
 80027b2:	68e0      	ldr	r0, [r4, #12]
 80027b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80027b6:	4298      	cmp	r0, r3
 80027b8:	bfb8      	it	lt
 80027ba:	4618      	movlt	r0, r3
 80027bc:	e720      	b.n	8002600 <_printf_float+0xbc>
 80027be:	2301      	movs	r3, #1
 80027c0:	4642      	mov	r2, r8
 80027c2:	4659      	mov	r1, fp
 80027c4:	4628      	mov	r0, r5
 80027c6:	47b0      	blx	r6
 80027c8:	3001      	adds	r0, #1
 80027ca:	f43f af17 	beq.w	80025fc <_printf_float+0xb8>
 80027ce:	3701      	adds	r7, #1
 80027d0:	e7df      	b.n	8002792 <_printf_float+0x24e>
 80027d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	dc33      	bgt.n	8002840 <_printf_float+0x2fc>
 80027d8:	2301      	movs	r3, #1
 80027da:	4a18      	ldr	r2, [pc, #96]	; (800283c <_printf_float+0x2f8>)
 80027dc:	4659      	mov	r1, fp
 80027de:	4628      	mov	r0, r5
 80027e0:	47b0      	blx	r6
 80027e2:	3001      	adds	r0, #1
 80027e4:	f43f af0a 	beq.w	80025fc <_printf_float+0xb8>
 80027e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80027ea:	b923      	cbnz	r3, 80027f6 <_printf_float+0x2b2>
 80027ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80027ee:	b913      	cbnz	r3, 80027f6 <_printf_float+0x2b2>
 80027f0:	6823      	ldr	r3, [r4, #0]
 80027f2:	07d9      	lsls	r1, r3, #31
 80027f4:	d5d1      	bpl.n	800279a <_printf_float+0x256>
 80027f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80027f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80027fa:	4659      	mov	r1, fp
 80027fc:	4628      	mov	r0, r5
 80027fe:	47b0      	blx	r6
 8002800:	3001      	adds	r0, #1
 8002802:	f43f aefb 	beq.w	80025fc <_printf_float+0xb8>
 8002806:	f04f 0800 	mov.w	r8, #0
 800280a:	f104 091a 	add.w	r9, r4, #26
 800280e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002810:	425b      	negs	r3, r3
 8002812:	4598      	cmp	r8, r3
 8002814:	db01      	blt.n	800281a <_printf_float+0x2d6>
 8002816:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002818:	e78e      	b.n	8002738 <_printf_float+0x1f4>
 800281a:	2301      	movs	r3, #1
 800281c:	464a      	mov	r2, r9
 800281e:	4659      	mov	r1, fp
 8002820:	4628      	mov	r0, r5
 8002822:	47b0      	blx	r6
 8002824:	3001      	adds	r0, #1
 8002826:	f43f aee9 	beq.w	80025fc <_printf_float+0xb8>
 800282a:	f108 0801 	add.w	r8, r8, #1
 800282e:	e7ee      	b.n	800280e <_printf_float+0x2ca>
 8002830:	7fefffff 	.word	0x7fefffff
 8002834:	0800457c 	.word	0x0800457c
 8002838:	08004580 	.word	0x08004580
 800283c:	0800458c 	.word	0x0800458c
 8002840:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002842:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002844:	429a      	cmp	r2, r3
 8002846:	bfa8      	it	ge
 8002848:	461a      	movge	r2, r3
 800284a:	2a00      	cmp	r2, #0
 800284c:	4690      	mov	r8, r2
 800284e:	dc36      	bgt.n	80028be <_printf_float+0x37a>
 8002850:	f04f 0a00 	mov.w	sl, #0
 8002854:	f104 031a 	add.w	r3, r4, #26
 8002858:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800285c:	930b      	str	r3, [sp, #44]	; 0x2c
 800285e:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8002862:	eba9 0308 	sub.w	r3, r9, r8
 8002866:	459a      	cmp	sl, r3
 8002868:	db31      	blt.n	80028ce <_printf_float+0x38a>
 800286a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800286c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800286e:	429a      	cmp	r2, r3
 8002870:	db38      	blt.n	80028e4 <_printf_float+0x3a0>
 8002872:	6823      	ldr	r3, [r4, #0]
 8002874:	07da      	lsls	r2, r3, #31
 8002876:	d435      	bmi.n	80028e4 <_printf_float+0x3a0>
 8002878:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800287a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800287c:	eba3 0209 	sub.w	r2, r3, r9
 8002880:	eba3 0801 	sub.w	r8, r3, r1
 8002884:	4590      	cmp	r8, r2
 8002886:	bfa8      	it	ge
 8002888:	4690      	movge	r8, r2
 800288a:	f1b8 0f00 	cmp.w	r8, #0
 800288e:	dc31      	bgt.n	80028f4 <_printf_float+0x3b0>
 8002890:	2700      	movs	r7, #0
 8002892:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8002896:	f104 091a 	add.w	r9, r4, #26
 800289a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800289c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800289e:	1a9b      	subs	r3, r3, r2
 80028a0:	eba3 0308 	sub.w	r3, r3, r8
 80028a4:	429f      	cmp	r7, r3
 80028a6:	f6bf af78 	bge.w	800279a <_printf_float+0x256>
 80028aa:	2301      	movs	r3, #1
 80028ac:	464a      	mov	r2, r9
 80028ae:	4659      	mov	r1, fp
 80028b0:	4628      	mov	r0, r5
 80028b2:	47b0      	blx	r6
 80028b4:	3001      	adds	r0, #1
 80028b6:	f43f aea1 	beq.w	80025fc <_printf_float+0xb8>
 80028ba:	3701      	adds	r7, #1
 80028bc:	e7ed      	b.n	800289a <_printf_float+0x356>
 80028be:	4613      	mov	r3, r2
 80028c0:	4659      	mov	r1, fp
 80028c2:	463a      	mov	r2, r7
 80028c4:	4628      	mov	r0, r5
 80028c6:	47b0      	blx	r6
 80028c8:	3001      	adds	r0, #1
 80028ca:	d1c1      	bne.n	8002850 <_printf_float+0x30c>
 80028cc:	e696      	b.n	80025fc <_printf_float+0xb8>
 80028ce:	2301      	movs	r3, #1
 80028d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80028d2:	4659      	mov	r1, fp
 80028d4:	4628      	mov	r0, r5
 80028d6:	47b0      	blx	r6
 80028d8:	3001      	adds	r0, #1
 80028da:	f43f ae8f 	beq.w	80025fc <_printf_float+0xb8>
 80028de:	f10a 0a01 	add.w	sl, sl, #1
 80028e2:	e7bc      	b.n	800285e <_printf_float+0x31a>
 80028e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80028e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80028e8:	4659      	mov	r1, fp
 80028ea:	4628      	mov	r0, r5
 80028ec:	47b0      	blx	r6
 80028ee:	3001      	adds	r0, #1
 80028f0:	d1c2      	bne.n	8002878 <_printf_float+0x334>
 80028f2:	e683      	b.n	80025fc <_printf_float+0xb8>
 80028f4:	4643      	mov	r3, r8
 80028f6:	eb07 0209 	add.w	r2, r7, r9
 80028fa:	4659      	mov	r1, fp
 80028fc:	4628      	mov	r0, r5
 80028fe:	47b0      	blx	r6
 8002900:	3001      	adds	r0, #1
 8002902:	d1c5      	bne.n	8002890 <_printf_float+0x34c>
 8002904:	e67a      	b.n	80025fc <_printf_float+0xb8>
 8002906:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002908:	2a01      	cmp	r2, #1
 800290a:	dc01      	bgt.n	8002910 <_printf_float+0x3cc>
 800290c:	07db      	lsls	r3, r3, #31
 800290e:	d534      	bpl.n	800297a <_printf_float+0x436>
 8002910:	2301      	movs	r3, #1
 8002912:	463a      	mov	r2, r7
 8002914:	4659      	mov	r1, fp
 8002916:	4628      	mov	r0, r5
 8002918:	47b0      	blx	r6
 800291a:	3001      	adds	r0, #1
 800291c:	f43f ae6e 	beq.w	80025fc <_printf_float+0xb8>
 8002920:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002922:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002924:	4659      	mov	r1, fp
 8002926:	4628      	mov	r0, r5
 8002928:	47b0      	blx	r6
 800292a:	3001      	adds	r0, #1
 800292c:	f43f ae66 	beq.w	80025fc <_printf_float+0xb8>
 8002930:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002934:	2200      	movs	r2, #0
 8002936:	2300      	movs	r3, #0
 8002938:	f7fe f832 	bl	80009a0 <__aeabi_dcmpeq>
 800293c:	b150      	cbz	r0, 8002954 <_printf_float+0x410>
 800293e:	2700      	movs	r7, #0
 8002940:	f104 081a 	add.w	r8, r4, #26
 8002944:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002946:	3b01      	subs	r3, #1
 8002948:	429f      	cmp	r7, r3
 800294a:	db0c      	blt.n	8002966 <_printf_float+0x422>
 800294c:	464b      	mov	r3, r9
 800294e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8002952:	e6f2      	b.n	800273a <_printf_float+0x1f6>
 8002954:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002956:	1c7a      	adds	r2, r7, #1
 8002958:	3b01      	subs	r3, #1
 800295a:	4659      	mov	r1, fp
 800295c:	4628      	mov	r0, r5
 800295e:	47b0      	blx	r6
 8002960:	3001      	adds	r0, #1
 8002962:	d1f3      	bne.n	800294c <_printf_float+0x408>
 8002964:	e64a      	b.n	80025fc <_printf_float+0xb8>
 8002966:	2301      	movs	r3, #1
 8002968:	4642      	mov	r2, r8
 800296a:	4659      	mov	r1, fp
 800296c:	4628      	mov	r0, r5
 800296e:	47b0      	blx	r6
 8002970:	3001      	adds	r0, #1
 8002972:	f43f ae43 	beq.w	80025fc <_printf_float+0xb8>
 8002976:	3701      	adds	r7, #1
 8002978:	e7e4      	b.n	8002944 <_printf_float+0x400>
 800297a:	2301      	movs	r3, #1
 800297c:	463a      	mov	r2, r7
 800297e:	e7ec      	b.n	800295a <_printf_float+0x416>
 8002980:	2301      	movs	r3, #1
 8002982:	4642      	mov	r2, r8
 8002984:	4659      	mov	r1, fp
 8002986:	4628      	mov	r0, r5
 8002988:	47b0      	blx	r6
 800298a:	3001      	adds	r0, #1
 800298c:	f43f ae36 	beq.w	80025fc <_printf_float+0xb8>
 8002990:	3701      	adds	r7, #1
 8002992:	e708      	b.n	80027a6 <_printf_float+0x262>
 8002994:	463a      	mov	r2, r7
 8002996:	464b      	mov	r3, r9
 8002998:	4638      	mov	r0, r7
 800299a:	4649      	mov	r1, r9
 800299c:	f7fe f832 	bl	8000a04 <__aeabi_dcmpun>
 80029a0:	2800      	cmp	r0, #0
 80029a2:	f43f ae30 	beq.w	8002606 <_printf_float+0xc2>
 80029a6:	4b01      	ldr	r3, [pc, #4]	; (80029ac <_printf_float+0x468>)
 80029a8:	4f01      	ldr	r7, [pc, #4]	; (80029b0 <_printf_float+0x46c>)
 80029aa:	e612      	b.n	80025d2 <_printf_float+0x8e>
 80029ac:	08004584 	.word	0x08004584
 80029b0:	08004588 	.word	0x08004588

080029b4 <_printf_common>:
 80029b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029b8:	4691      	mov	r9, r2
 80029ba:	461f      	mov	r7, r3
 80029bc:	688a      	ldr	r2, [r1, #8]
 80029be:	690b      	ldr	r3, [r1, #16]
 80029c0:	4606      	mov	r6, r0
 80029c2:	4293      	cmp	r3, r2
 80029c4:	bfb8      	it	lt
 80029c6:	4613      	movlt	r3, r2
 80029c8:	f8c9 3000 	str.w	r3, [r9]
 80029cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80029d0:	460c      	mov	r4, r1
 80029d2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80029d6:	b112      	cbz	r2, 80029de <_printf_common+0x2a>
 80029d8:	3301      	adds	r3, #1
 80029da:	f8c9 3000 	str.w	r3, [r9]
 80029de:	6823      	ldr	r3, [r4, #0]
 80029e0:	0699      	lsls	r1, r3, #26
 80029e2:	bf42      	ittt	mi
 80029e4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80029e8:	3302      	addmi	r3, #2
 80029ea:	f8c9 3000 	strmi.w	r3, [r9]
 80029ee:	6825      	ldr	r5, [r4, #0]
 80029f0:	f015 0506 	ands.w	r5, r5, #6
 80029f4:	d107      	bne.n	8002a06 <_printf_common+0x52>
 80029f6:	f104 0a19 	add.w	sl, r4, #25
 80029fa:	68e3      	ldr	r3, [r4, #12]
 80029fc:	f8d9 2000 	ldr.w	r2, [r9]
 8002a00:	1a9b      	subs	r3, r3, r2
 8002a02:	429d      	cmp	r5, r3
 8002a04:	db2a      	blt.n	8002a5c <_printf_common+0xa8>
 8002a06:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002a0a:	6822      	ldr	r2, [r4, #0]
 8002a0c:	3300      	adds	r3, #0
 8002a0e:	bf18      	it	ne
 8002a10:	2301      	movne	r3, #1
 8002a12:	0692      	lsls	r2, r2, #26
 8002a14:	d42f      	bmi.n	8002a76 <_printf_common+0xc2>
 8002a16:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002a1a:	4639      	mov	r1, r7
 8002a1c:	4630      	mov	r0, r6
 8002a1e:	47c0      	blx	r8
 8002a20:	3001      	adds	r0, #1
 8002a22:	d022      	beq.n	8002a6a <_printf_common+0xb6>
 8002a24:	6823      	ldr	r3, [r4, #0]
 8002a26:	68e5      	ldr	r5, [r4, #12]
 8002a28:	f003 0306 	and.w	r3, r3, #6
 8002a2c:	2b04      	cmp	r3, #4
 8002a2e:	bf18      	it	ne
 8002a30:	2500      	movne	r5, #0
 8002a32:	f8d9 2000 	ldr.w	r2, [r9]
 8002a36:	f04f 0900 	mov.w	r9, #0
 8002a3a:	bf08      	it	eq
 8002a3c:	1aad      	subeq	r5, r5, r2
 8002a3e:	68a3      	ldr	r3, [r4, #8]
 8002a40:	6922      	ldr	r2, [r4, #16]
 8002a42:	bf08      	it	eq
 8002a44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	bfc4      	itt	gt
 8002a4c:	1a9b      	subgt	r3, r3, r2
 8002a4e:	18ed      	addgt	r5, r5, r3
 8002a50:	341a      	adds	r4, #26
 8002a52:	454d      	cmp	r5, r9
 8002a54:	d11b      	bne.n	8002a8e <_printf_common+0xda>
 8002a56:	2000      	movs	r0, #0
 8002a58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	4652      	mov	r2, sl
 8002a60:	4639      	mov	r1, r7
 8002a62:	4630      	mov	r0, r6
 8002a64:	47c0      	blx	r8
 8002a66:	3001      	adds	r0, #1
 8002a68:	d103      	bne.n	8002a72 <_printf_common+0xbe>
 8002a6a:	f04f 30ff 	mov.w	r0, #4294967295
 8002a6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a72:	3501      	adds	r5, #1
 8002a74:	e7c1      	b.n	80029fa <_printf_common+0x46>
 8002a76:	2030      	movs	r0, #48	; 0x30
 8002a78:	18e1      	adds	r1, r4, r3
 8002a7a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002a7e:	1c5a      	adds	r2, r3, #1
 8002a80:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002a84:	4422      	add	r2, r4
 8002a86:	3302      	adds	r3, #2
 8002a88:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002a8c:	e7c3      	b.n	8002a16 <_printf_common+0x62>
 8002a8e:	2301      	movs	r3, #1
 8002a90:	4622      	mov	r2, r4
 8002a92:	4639      	mov	r1, r7
 8002a94:	4630      	mov	r0, r6
 8002a96:	47c0      	blx	r8
 8002a98:	3001      	adds	r0, #1
 8002a9a:	d0e6      	beq.n	8002a6a <_printf_common+0xb6>
 8002a9c:	f109 0901 	add.w	r9, r9, #1
 8002aa0:	e7d7      	b.n	8002a52 <_printf_common+0x9e>
	...

08002aa4 <_printf_i>:
 8002aa4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002aa8:	4617      	mov	r7, r2
 8002aaa:	7e0a      	ldrb	r2, [r1, #24]
 8002aac:	b085      	sub	sp, #20
 8002aae:	2a6e      	cmp	r2, #110	; 0x6e
 8002ab0:	4698      	mov	r8, r3
 8002ab2:	4606      	mov	r6, r0
 8002ab4:	460c      	mov	r4, r1
 8002ab6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002ab8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002abc:	f000 80bc 	beq.w	8002c38 <_printf_i+0x194>
 8002ac0:	d81a      	bhi.n	8002af8 <_printf_i+0x54>
 8002ac2:	2a63      	cmp	r2, #99	; 0x63
 8002ac4:	d02e      	beq.n	8002b24 <_printf_i+0x80>
 8002ac6:	d80a      	bhi.n	8002ade <_printf_i+0x3a>
 8002ac8:	2a00      	cmp	r2, #0
 8002aca:	f000 80c8 	beq.w	8002c5e <_printf_i+0x1ba>
 8002ace:	2a58      	cmp	r2, #88	; 0x58
 8002ad0:	f000 808a 	beq.w	8002be8 <_printf_i+0x144>
 8002ad4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ad8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002adc:	e02a      	b.n	8002b34 <_printf_i+0x90>
 8002ade:	2a64      	cmp	r2, #100	; 0x64
 8002ae0:	d001      	beq.n	8002ae6 <_printf_i+0x42>
 8002ae2:	2a69      	cmp	r2, #105	; 0x69
 8002ae4:	d1f6      	bne.n	8002ad4 <_printf_i+0x30>
 8002ae6:	6821      	ldr	r1, [r4, #0]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002aee:	d023      	beq.n	8002b38 <_printf_i+0x94>
 8002af0:	1d11      	adds	r1, r2, #4
 8002af2:	6019      	str	r1, [r3, #0]
 8002af4:	6813      	ldr	r3, [r2, #0]
 8002af6:	e027      	b.n	8002b48 <_printf_i+0xa4>
 8002af8:	2a73      	cmp	r2, #115	; 0x73
 8002afa:	f000 80b4 	beq.w	8002c66 <_printf_i+0x1c2>
 8002afe:	d808      	bhi.n	8002b12 <_printf_i+0x6e>
 8002b00:	2a6f      	cmp	r2, #111	; 0x6f
 8002b02:	d02a      	beq.n	8002b5a <_printf_i+0xb6>
 8002b04:	2a70      	cmp	r2, #112	; 0x70
 8002b06:	d1e5      	bne.n	8002ad4 <_printf_i+0x30>
 8002b08:	680a      	ldr	r2, [r1, #0]
 8002b0a:	f042 0220 	orr.w	r2, r2, #32
 8002b0e:	600a      	str	r2, [r1, #0]
 8002b10:	e003      	b.n	8002b1a <_printf_i+0x76>
 8002b12:	2a75      	cmp	r2, #117	; 0x75
 8002b14:	d021      	beq.n	8002b5a <_printf_i+0xb6>
 8002b16:	2a78      	cmp	r2, #120	; 0x78
 8002b18:	d1dc      	bne.n	8002ad4 <_printf_i+0x30>
 8002b1a:	2278      	movs	r2, #120	; 0x78
 8002b1c:	496f      	ldr	r1, [pc, #444]	; (8002cdc <_printf_i+0x238>)
 8002b1e:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002b22:	e064      	b.n	8002bee <_printf_i+0x14a>
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002b2a:	1d11      	adds	r1, r2, #4
 8002b2c:	6019      	str	r1, [r3, #0]
 8002b2e:	6813      	ldr	r3, [r2, #0]
 8002b30:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002b34:	2301      	movs	r3, #1
 8002b36:	e0a3      	b.n	8002c80 <_printf_i+0x1dc>
 8002b38:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002b3c:	f102 0104 	add.w	r1, r2, #4
 8002b40:	6019      	str	r1, [r3, #0]
 8002b42:	d0d7      	beq.n	8002af4 <_printf_i+0x50>
 8002b44:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	da03      	bge.n	8002b54 <_printf_i+0xb0>
 8002b4c:	222d      	movs	r2, #45	; 0x2d
 8002b4e:	425b      	negs	r3, r3
 8002b50:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002b54:	4962      	ldr	r1, [pc, #392]	; (8002ce0 <_printf_i+0x23c>)
 8002b56:	220a      	movs	r2, #10
 8002b58:	e017      	b.n	8002b8a <_printf_i+0xe6>
 8002b5a:	6820      	ldr	r0, [r4, #0]
 8002b5c:	6819      	ldr	r1, [r3, #0]
 8002b5e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002b62:	d003      	beq.n	8002b6c <_printf_i+0xc8>
 8002b64:	1d08      	adds	r0, r1, #4
 8002b66:	6018      	str	r0, [r3, #0]
 8002b68:	680b      	ldr	r3, [r1, #0]
 8002b6a:	e006      	b.n	8002b7a <_printf_i+0xd6>
 8002b6c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002b70:	f101 0004 	add.w	r0, r1, #4
 8002b74:	6018      	str	r0, [r3, #0]
 8002b76:	d0f7      	beq.n	8002b68 <_printf_i+0xc4>
 8002b78:	880b      	ldrh	r3, [r1, #0]
 8002b7a:	2a6f      	cmp	r2, #111	; 0x6f
 8002b7c:	bf14      	ite	ne
 8002b7e:	220a      	movne	r2, #10
 8002b80:	2208      	moveq	r2, #8
 8002b82:	4957      	ldr	r1, [pc, #348]	; (8002ce0 <_printf_i+0x23c>)
 8002b84:	2000      	movs	r0, #0
 8002b86:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002b8a:	6865      	ldr	r5, [r4, #4]
 8002b8c:	2d00      	cmp	r5, #0
 8002b8e:	60a5      	str	r5, [r4, #8]
 8002b90:	f2c0 809c 	blt.w	8002ccc <_printf_i+0x228>
 8002b94:	6820      	ldr	r0, [r4, #0]
 8002b96:	f020 0004 	bic.w	r0, r0, #4
 8002b9a:	6020      	str	r0, [r4, #0]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d13f      	bne.n	8002c20 <_printf_i+0x17c>
 8002ba0:	2d00      	cmp	r5, #0
 8002ba2:	f040 8095 	bne.w	8002cd0 <_printf_i+0x22c>
 8002ba6:	4675      	mov	r5, lr
 8002ba8:	2a08      	cmp	r2, #8
 8002baa:	d10b      	bne.n	8002bc4 <_printf_i+0x120>
 8002bac:	6823      	ldr	r3, [r4, #0]
 8002bae:	07da      	lsls	r2, r3, #31
 8002bb0:	d508      	bpl.n	8002bc4 <_printf_i+0x120>
 8002bb2:	6923      	ldr	r3, [r4, #16]
 8002bb4:	6862      	ldr	r2, [r4, #4]
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	bfde      	ittt	le
 8002bba:	2330      	movle	r3, #48	; 0x30
 8002bbc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002bc0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002bc4:	ebae 0305 	sub.w	r3, lr, r5
 8002bc8:	6123      	str	r3, [r4, #16]
 8002bca:	f8cd 8000 	str.w	r8, [sp]
 8002bce:	463b      	mov	r3, r7
 8002bd0:	aa03      	add	r2, sp, #12
 8002bd2:	4621      	mov	r1, r4
 8002bd4:	4630      	mov	r0, r6
 8002bd6:	f7ff feed 	bl	80029b4 <_printf_common>
 8002bda:	3001      	adds	r0, #1
 8002bdc:	d155      	bne.n	8002c8a <_printf_i+0x1e6>
 8002bde:	f04f 30ff 	mov.w	r0, #4294967295
 8002be2:	b005      	add	sp, #20
 8002be4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002be8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002bec:	493c      	ldr	r1, [pc, #240]	; (8002ce0 <_printf_i+0x23c>)
 8002bee:	6822      	ldr	r2, [r4, #0]
 8002bf0:	6818      	ldr	r0, [r3, #0]
 8002bf2:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002bf6:	f100 0504 	add.w	r5, r0, #4
 8002bfa:	601d      	str	r5, [r3, #0]
 8002bfc:	d001      	beq.n	8002c02 <_printf_i+0x15e>
 8002bfe:	6803      	ldr	r3, [r0, #0]
 8002c00:	e002      	b.n	8002c08 <_printf_i+0x164>
 8002c02:	0655      	lsls	r5, r2, #25
 8002c04:	d5fb      	bpl.n	8002bfe <_printf_i+0x15a>
 8002c06:	8803      	ldrh	r3, [r0, #0]
 8002c08:	07d0      	lsls	r0, r2, #31
 8002c0a:	bf44      	itt	mi
 8002c0c:	f042 0220 	orrmi.w	r2, r2, #32
 8002c10:	6022      	strmi	r2, [r4, #0]
 8002c12:	b91b      	cbnz	r3, 8002c1c <_printf_i+0x178>
 8002c14:	6822      	ldr	r2, [r4, #0]
 8002c16:	f022 0220 	bic.w	r2, r2, #32
 8002c1a:	6022      	str	r2, [r4, #0]
 8002c1c:	2210      	movs	r2, #16
 8002c1e:	e7b1      	b.n	8002b84 <_printf_i+0xe0>
 8002c20:	4675      	mov	r5, lr
 8002c22:	fbb3 f0f2 	udiv	r0, r3, r2
 8002c26:	fb02 3310 	mls	r3, r2, r0, r3
 8002c2a:	5ccb      	ldrb	r3, [r1, r3]
 8002c2c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002c30:	4603      	mov	r3, r0
 8002c32:	2800      	cmp	r0, #0
 8002c34:	d1f5      	bne.n	8002c22 <_printf_i+0x17e>
 8002c36:	e7b7      	b.n	8002ba8 <_printf_i+0x104>
 8002c38:	6808      	ldr	r0, [r1, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002c40:	6949      	ldr	r1, [r1, #20]
 8002c42:	d004      	beq.n	8002c4e <_printf_i+0x1aa>
 8002c44:	1d10      	adds	r0, r2, #4
 8002c46:	6018      	str	r0, [r3, #0]
 8002c48:	6813      	ldr	r3, [r2, #0]
 8002c4a:	6019      	str	r1, [r3, #0]
 8002c4c:	e007      	b.n	8002c5e <_printf_i+0x1ba>
 8002c4e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002c52:	f102 0004 	add.w	r0, r2, #4
 8002c56:	6018      	str	r0, [r3, #0]
 8002c58:	6813      	ldr	r3, [r2, #0]
 8002c5a:	d0f6      	beq.n	8002c4a <_printf_i+0x1a6>
 8002c5c:	8019      	strh	r1, [r3, #0]
 8002c5e:	2300      	movs	r3, #0
 8002c60:	4675      	mov	r5, lr
 8002c62:	6123      	str	r3, [r4, #16]
 8002c64:	e7b1      	b.n	8002bca <_printf_i+0x126>
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	1d11      	adds	r1, r2, #4
 8002c6a:	6019      	str	r1, [r3, #0]
 8002c6c:	6815      	ldr	r5, [r2, #0]
 8002c6e:	2100      	movs	r1, #0
 8002c70:	6862      	ldr	r2, [r4, #4]
 8002c72:	4628      	mov	r0, r5
 8002c74:	f000 fed2 	bl	8003a1c <memchr>
 8002c78:	b108      	cbz	r0, 8002c7e <_printf_i+0x1da>
 8002c7a:	1b40      	subs	r0, r0, r5
 8002c7c:	6060      	str	r0, [r4, #4]
 8002c7e:	6863      	ldr	r3, [r4, #4]
 8002c80:	6123      	str	r3, [r4, #16]
 8002c82:	2300      	movs	r3, #0
 8002c84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c88:	e79f      	b.n	8002bca <_printf_i+0x126>
 8002c8a:	6923      	ldr	r3, [r4, #16]
 8002c8c:	462a      	mov	r2, r5
 8002c8e:	4639      	mov	r1, r7
 8002c90:	4630      	mov	r0, r6
 8002c92:	47c0      	blx	r8
 8002c94:	3001      	adds	r0, #1
 8002c96:	d0a2      	beq.n	8002bde <_printf_i+0x13a>
 8002c98:	6823      	ldr	r3, [r4, #0]
 8002c9a:	079b      	lsls	r3, r3, #30
 8002c9c:	d507      	bpl.n	8002cae <_printf_i+0x20a>
 8002c9e:	2500      	movs	r5, #0
 8002ca0:	f104 0919 	add.w	r9, r4, #25
 8002ca4:	68e3      	ldr	r3, [r4, #12]
 8002ca6:	9a03      	ldr	r2, [sp, #12]
 8002ca8:	1a9b      	subs	r3, r3, r2
 8002caa:	429d      	cmp	r5, r3
 8002cac:	db05      	blt.n	8002cba <_printf_i+0x216>
 8002cae:	68e0      	ldr	r0, [r4, #12]
 8002cb0:	9b03      	ldr	r3, [sp, #12]
 8002cb2:	4298      	cmp	r0, r3
 8002cb4:	bfb8      	it	lt
 8002cb6:	4618      	movlt	r0, r3
 8002cb8:	e793      	b.n	8002be2 <_printf_i+0x13e>
 8002cba:	2301      	movs	r3, #1
 8002cbc:	464a      	mov	r2, r9
 8002cbe:	4639      	mov	r1, r7
 8002cc0:	4630      	mov	r0, r6
 8002cc2:	47c0      	blx	r8
 8002cc4:	3001      	adds	r0, #1
 8002cc6:	d08a      	beq.n	8002bde <_printf_i+0x13a>
 8002cc8:	3501      	adds	r5, #1
 8002cca:	e7eb      	b.n	8002ca4 <_printf_i+0x200>
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d1a7      	bne.n	8002c20 <_printf_i+0x17c>
 8002cd0:	780b      	ldrb	r3, [r1, #0]
 8002cd2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002cd6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002cda:	e765      	b.n	8002ba8 <_printf_i+0x104>
 8002cdc:	0800459f 	.word	0x0800459f
 8002ce0:	0800458e 	.word	0x0800458e

08002ce4 <siprintf>:
 8002ce4:	b40e      	push	{r1, r2, r3}
 8002ce6:	f44f 7102 	mov.w	r1, #520	; 0x208
 8002cea:	b500      	push	{lr}
 8002cec:	b09c      	sub	sp, #112	; 0x70
 8002cee:	f8ad 1014 	strh.w	r1, [sp, #20]
 8002cf2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002cf6:	9104      	str	r1, [sp, #16]
 8002cf8:	9107      	str	r1, [sp, #28]
 8002cfa:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002cfe:	ab1d      	add	r3, sp, #116	; 0x74
 8002d00:	9002      	str	r0, [sp, #8]
 8002d02:	9006      	str	r0, [sp, #24]
 8002d04:	4808      	ldr	r0, [pc, #32]	; (8002d28 <siprintf+0x44>)
 8002d06:	f853 2b04 	ldr.w	r2, [r3], #4
 8002d0a:	f8ad 1016 	strh.w	r1, [sp, #22]
 8002d0e:	6800      	ldr	r0, [r0, #0]
 8002d10:	a902      	add	r1, sp, #8
 8002d12:	9301      	str	r3, [sp, #4]
 8002d14:	f001 fa80 	bl	8004218 <_svfiprintf_r>
 8002d18:	2200      	movs	r2, #0
 8002d1a:	9b02      	ldr	r3, [sp, #8]
 8002d1c:	701a      	strb	r2, [r3, #0]
 8002d1e:	b01c      	add	sp, #112	; 0x70
 8002d20:	f85d eb04 	ldr.w	lr, [sp], #4
 8002d24:	b003      	add	sp, #12
 8002d26:	4770      	bx	lr
 8002d28:	20000010 	.word	0x20000010

08002d2c <quorem>:
 8002d2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d30:	6903      	ldr	r3, [r0, #16]
 8002d32:	690c      	ldr	r4, [r1, #16]
 8002d34:	4680      	mov	r8, r0
 8002d36:	429c      	cmp	r4, r3
 8002d38:	f300 8082 	bgt.w	8002e40 <quorem+0x114>
 8002d3c:	3c01      	subs	r4, #1
 8002d3e:	f101 0714 	add.w	r7, r1, #20
 8002d42:	f100 0614 	add.w	r6, r0, #20
 8002d46:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8002d4a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8002d4e:	3501      	adds	r5, #1
 8002d50:	fbb0 f5f5 	udiv	r5, r0, r5
 8002d54:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8002d58:	eb06 030e 	add.w	r3, r6, lr
 8002d5c:	eb07 090e 	add.w	r9, r7, lr
 8002d60:	9301      	str	r3, [sp, #4]
 8002d62:	b38d      	cbz	r5, 8002dc8 <quorem+0x9c>
 8002d64:	f04f 0a00 	mov.w	sl, #0
 8002d68:	4638      	mov	r0, r7
 8002d6a:	46b4      	mov	ip, r6
 8002d6c:	46d3      	mov	fp, sl
 8002d6e:	f850 2b04 	ldr.w	r2, [r0], #4
 8002d72:	b293      	uxth	r3, r2
 8002d74:	fb05 a303 	mla	r3, r5, r3, sl
 8002d78:	0c12      	lsrs	r2, r2, #16
 8002d7a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8002d7e:	fb05 a202 	mla	r2, r5, r2, sl
 8002d82:	b29b      	uxth	r3, r3
 8002d84:	ebab 0303 	sub.w	r3, fp, r3
 8002d88:	f8bc b000 	ldrh.w	fp, [ip]
 8002d8c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8002d90:	445b      	add	r3, fp
 8002d92:	fa1f fb82 	uxth.w	fp, r2
 8002d96:	f8dc 2000 	ldr.w	r2, [ip]
 8002d9a:	4581      	cmp	r9, r0
 8002d9c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8002da0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002da4:	b29b      	uxth	r3, r3
 8002da6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002daa:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8002dae:	f84c 3b04 	str.w	r3, [ip], #4
 8002db2:	d2dc      	bcs.n	8002d6e <quorem+0x42>
 8002db4:	f856 300e 	ldr.w	r3, [r6, lr]
 8002db8:	b933      	cbnz	r3, 8002dc8 <quorem+0x9c>
 8002dba:	9b01      	ldr	r3, [sp, #4]
 8002dbc:	3b04      	subs	r3, #4
 8002dbe:	429e      	cmp	r6, r3
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	d331      	bcc.n	8002e28 <quorem+0xfc>
 8002dc4:	f8c8 4010 	str.w	r4, [r8, #16]
 8002dc8:	4640      	mov	r0, r8
 8002dca:	f001 f848 	bl	8003e5e <__mcmp>
 8002dce:	2800      	cmp	r0, #0
 8002dd0:	db26      	blt.n	8002e20 <quorem+0xf4>
 8002dd2:	4630      	mov	r0, r6
 8002dd4:	f04f 0e00 	mov.w	lr, #0
 8002dd8:	3501      	adds	r5, #1
 8002dda:	f857 1b04 	ldr.w	r1, [r7], #4
 8002dde:	f8d0 c000 	ldr.w	ip, [r0]
 8002de2:	b28b      	uxth	r3, r1
 8002de4:	ebae 0303 	sub.w	r3, lr, r3
 8002de8:	fa1f f28c 	uxth.w	r2, ip
 8002dec:	4413      	add	r3, r2
 8002dee:	0c0a      	lsrs	r2, r1, #16
 8002df0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8002df4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002df8:	b29b      	uxth	r3, r3
 8002dfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002dfe:	45b9      	cmp	r9, r7
 8002e00:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8002e04:	f840 3b04 	str.w	r3, [r0], #4
 8002e08:	d2e7      	bcs.n	8002dda <quorem+0xae>
 8002e0a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8002e0e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8002e12:	b92a      	cbnz	r2, 8002e20 <quorem+0xf4>
 8002e14:	3b04      	subs	r3, #4
 8002e16:	429e      	cmp	r6, r3
 8002e18:	461a      	mov	r2, r3
 8002e1a:	d30b      	bcc.n	8002e34 <quorem+0x108>
 8002e1c:	f8c8 4010 	str.w	r4, [r8, #16]
 8002e20:	4628      	mov	r0, r5
 8002e22:	b003      	add	sp, #12
 8002e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e28:	6812      	ldr	r2, [r2, #0]
 8002e2a:	3b04      	subs	r3, #4
 8002e2c:	2a00      	cmp	r2, #0
 8002e2e:	d1c9      	bne.n	8002dc4 <quorem+0x98>
 8002e30:	3c01      	subs	r4, #1
 8002e32:	e7c4      	b.n	8002dbe <quorem+0x92>
 8002e34:	6812      	ldr	r2, [r2, #0]
 8002e36:	3b04      	subs	r3, #4
 8002e38:	2a00      	cmp	r2, #0
 8002e3a:	d1ef      	bne.n	8002e1c <quorem+0xf0>
 8002e3c:	3c01      	subs	r4, #1
 8002e3e:	e7ea      	b.n	8002e16 <quorem+0xea>
 8002e40:	2000      	movs	r0, #0
 8002e42:	e7ee      	b.n	8002e22 <quorem+0xf6>
 8002e44:	0000      	movs	r0, r0
	...

08002e48 <_dtoa_r>:
 8002e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e4c:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8002e4e:	b095      	sub	sp, #84	; 0x54
 8002e50:	4604      	mov	r4, r0
 8002e52:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8002e54:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002e58:	b93e      	cbnz	r6, 8002e6a <_dtoa_r+0x22>
 8002e5a:	2010      	movs	r0, #16
 8002e5c:	f000 fdd6 	bl	8003a0c <malloc>
 8002e60:	6260      	str	r0, [r4, #36]	; 0x24
 8002e62:	6046      	str	r6, [r0, #4]
 8002e64:	6086      	str	r6, [r0, #8]
 8002e66:	6006      	str	r6, [r0, #0]
 8002e68:	60c6      	str	r6, [r0, #12]
 8002e6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002e6c:	6819      	ldr	r1, [r3, #0]
 8002e6e:	b151      	cbz	r1, 8002e86 <_dtoa_r+0x3e>
 8002e70:	685a      	ldr	r2, [r3, #4]
 8002e72:	2301      	movs	r3, #1
 8002e74:	4093      	lsls	r3, r2
 8002e76:	604a      	str	r2, [r1, #4]
 8002e78:	608b      	str	r3, [r1, #8]
 8002e7a:	4620      	mov	r0, r4
 8002e7c:	f000 fe1b 	bl	8003ab6 <_Bfree>
 8002e80:	2200      	movs	r2, #0
 8002e82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002e84:	601a      	str	r2, [r3, #0]
 8002e86:	9b03      	ldr	r3, [sp, #12]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	bfb7      	itett	lt
 8002e8c:	2301      	movlt	r3, #1
 8002e8e:	2300      	movge	r3, #0
 8002e90:	602b      	strlt	r3, [r5, #0]
 8002e92:	9b03      	ldrlt	r3, [sp, #12]
 8002e94:	bfae      	itee	ge
 8002e96:	602b      	strge	r3, [r5, #0]
 8002e98:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8002e9c:	9303      	strlt	r3, [sp, #12]
 8002e9e:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8002ea2:	4bab      	ldr	r3, [pc, #684]	; (8003150 <_dtoa_r+0x308>)
 8002ea4:	ea33 0309 	bics.w	r3, r3, r9
 8002ea8:	d11b      	bne.n	8002ee2 <_dtoa_r+0x9a>
 8002eaa:	f242 730f 	movw	r3, #9999	; 0x270f
 8002eae:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002eb0:	6013      	str	r3, [r2, #0]
 8002eb2:	9b02      	ldr	r3, [sp, #8]
 8002eb4:	b923      	cbnz	r3, 8002ec0 <_dtoa_r+0x78>
 8002eb6:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8002eba:	2800      	cmp	r0, #0
 8002ebc:	f000 8583 	beq.w	80039c6 <_dtoa_r+0xb7e>
 8002ec0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002ec2:	b953      	cbnz	r3, 8002eda <_dtoa_r+0x92>
 8002ec4:	4ba3      	ldr	r3, [pc, #652]	; (8003154 <_dtoa_r+0x30c>)
 8002ec6:	e021      	b.n	8002f0c <_dtoa_r+0xc4>
 8002ec8:	4ba3      	ldr	r3, [pc, #652]	; (8003158 <_dtoa_r+0x310>)
 8002eca:	9306      	str	r3, [sp, #24]
 8002ecc:	3308      	adds	r3, #8
 8002ece:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8002ed0:	6013      	str	r3, [r2, #0]
 8002ed2:	9806      	ldr	r0, [sp, #24]
 8002ed4:	b015      	add	sp, #84	; 0x54
 8002ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002eda:	4b9e      	ldr	r3, [pc, #632]	; (8003154 <_dtoa_r+0x30c>)
 8002edc:	9306      	str	r3, [sp, #24]
 8002ede:	3303      	adds	r3, #3
 8002ee0:	e7f5      	b.n	8002ece <_dtoa_r+0x86>
 8002ee2:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	2300      	movs	r3, #0
 8002eea:	4630      	mov	r0, r6
 8002eec:	4639      	mov	r1, r7
 8002eee:	f7fd fd57 	bl	80009a0 <__aeabi_dcmpeq>
 8002ef2:	4680      	mov	r8, r0
 8002ef4:	b160      	cbz	r0, 8002f10 <_dtoa_r+0xc8>
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002efa:	6013      	str	r3, [r2, #0]
 8002efc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	f000 855e 	beq.w	80039c0 <_dtoa_r+0xb78>
 8002f04:	4b95      	ldr	r3, [pc, #596]	; (800315c <_dtoa_r+0x314>)
 8002f06:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8002f08:	6013      	str	r3, [r2, #0]
 8002f0a:	3b01      	subs	r3, #1
 8002f0c:	9306      	str	r3, [sp, #24]
 8002f0e:	e7e0      	b.n	8002ed2 <_dtoa_r+0x8a>
 8002f10:	ab12      	add	r3, sp, #72	; 0x48
 8002f12:	9301      	str	r3, [sp, #4]
 8002f14:	ab13      	add	r3, sp, #76	; 0x4c
 8002f16:	9300      	str	r3, [sp, #0]
 8002f18:	4632      	mov	r2, r6
 8002f1a:	463b      	mov	r3, r7
 8002f1c:	4620      	mov	r0, r4
 8002f1e:	f001 f817 	bl	8003f50 <__d2b>
 8002f22:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8002f26:	4682      	mov	sl, r0
 8002f28:	2d00      	cmp	r5, #0
 8002f2a:	d07d      	beq.n	8003028 <_dtoa_r+0x1e0>
 8002f2c:	4630      	mov	r0, r6
 8002f2e:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8002f32:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8002f36:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8002f3a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8002f3e:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8002f42:	2200      	movs	r2, #0
 8002f44:	4b86      	ldr	r3, [pc, #536]	; (8003160 <_dtoa_r+0x318>)
 8002f46:	f7fd f90f 	bl	8000168 <__aeabi_dsub>
 8002f4a:	a37b      	add	r3, pc, #492	; (adr r3, 8003138 <_dtoa_r+0x2f0>)
 8002f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f50:	f7fd fabe 	bl	80004d0 <__aeabi_dmul>
 8002f54:	a37a      	add	r3, pc, #488	; (adr r3, 8003140 <_dtoa_r+0x2f8>)
 8002f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f5a:	f7fd f907 	bl	800016c <__adddf3>
 8002f5e:	4606      	mov	r6, r0
 8002f60:	4628      	mov	r0, r5
 8002f62:	460f      	mov	r7, r1
 8002f64:	f7fd fa4e 	bl	8000404 <__aeabi_i2d>
 8002f68:	a377      	add	r3, pc, #476	; (adr r3, 8003148 <_dtoa_r+0x300>)
 8002f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f6e:	f7fd faaf 	bl	80004d0 <__aeabi_dmul>
 8002f72:	4602      	mov	r2, r0
 8002f74:	460b      	mov	r3, r1
 8002f76:	4630      	mov	r0, r6
 8002f78:	4639      	mov	r1, r7
 8002f7a:	f7fd f8f7 	bl	800016c <__adddf3>
 8002f7e:	4606      	mov	r6, r0
 8002f80:	460f      	mov	r7, r1
 8002f82:	f7fd fd55 	bl	8000a30 <__aeabi_d2iz>
 8002f86:	2200      	movs	r2, #0
 8002f88:	4683      	mov	fp, r0
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	4630      	mov	r0, r6
 8002f8e:	4639      	mov	r1, r7
 8002f90:	f7fd fd10 	bl	80009b4 <__aeabi_dcmplt>
 8002f94:	b158      	cbz	r0, 8002fae <_dtoa_r+0x166>
 8002f96:	4658      	mov	r0, fp
 8002f98:	f7fd fa34 	bl	8000404 <__aeabi_i2d>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	460b      	mov	r3, r1
 8002fa0:	4630      	mov	r0, r6
 8002fa2:	4639      	mov	r1, r7
 8002fa4:	f7fd fcfc 	bl	80009a0 <__aeabi_dcmpeq>
 8002fa8:	b908      	cbnz	r0, 8002fae <_dtoa_r+0x166>
 8002faa:	f10b 3bff 	add.w	fp, fp, #4294967295
 8002fae:	f1bb 0f16 	cmp.w	fp, #22
 8002fb2:	d858      	bhi.n	8003066 <_dtoa_r+0x21e>
 8002fb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002fb8:	496a      	ldr	r1, [pc, #424]	; (8003164 <_dtoa_r+0x31c>)
 8002fba:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8002fbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002fc2:	f7fd fd15 	bl	80009f0 <__aeabi_dcmpgt>
 8002fc6:	2800      	cmp	r0, #0
 8002fc8:	d04f      	beq.n	800306a <_dtoa_r+0x222>
 8002fca:	2300      	movs	r3, #0
 8002fcc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8002fd0:	930d      	str	r3, [sp, #52]	; 0x34
 8002fd2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002fd4:	1b5d      	subs	r5, r3, r5
 8002fd6:	1e6b      	subs	r3, r5, #1
 8002fd8:	9307      	str	r3, [sp, #28]
 8002fda:	bf43      	ittte	mi
 8002fdc:	2300      	movmi	r3, #0
 8002fde:	f1c5 0801 	rsbmi	r8, r5, #1
 8002fe2:	9307      	strmi	r3, [sp, #28]
 8002fe4:	f04f 0800 	movpl.w	r8, #0
 8002fe8:	f1bb 0f00 	cmp.w	fp, #0
 8002fec:	db3f      	blt.n	800306e <_dtoa_r+0x226>
 8002fee:	9b07      	ldr	r3, [sp, #28]
 8002ff0:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8002ff4:	445b      	add	r3, fp
 8002ff6:	9307      	str	r3, [sp, #28]
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	9308      	str	r3, [sp, #32]
 8002ffc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8002ffe:	2b09      	cmp	r3, #9
 8003000:	f200 80b4 	bhi.w	800316c <_dtoa_r+0x324>
 8003004:	2b05      	cmp	r3, #5
 8003006:	bfc4      	itt	gt
 8003008:	3b04      	subgt	r3, #4
 800300a:	931e      	strgt	r3, [sp, #120]	; 0x78
 800300c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800300e:	bfc8      	it	gt
 8003010:	2600      	movgt	r6, #0
 8003012:	f1a3 0302 	sub.w	r3, r3, #2
 8003016:	bfd8      	it	le
 8003018:	2601      	movle	r6, #1
 800301a:	2b03      	cmp	r3, #3
 800301c:	f200 80b2 	bhi.w	8003184 <_dtoa_r+0x33c>
 8003020:	e8df f003 	tbb	[pc, r3]
 8003024:	782d8684 	.word	0x782d8684
 8003028:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800302a:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800302c:	441d      	add	r5, r3
 800302e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8003032:	2b20      	cmp	r3, #32
 8003034:	dd11      	ble.n	800305a <_dtoa_r+0x212>
 8003036:	9a02      	ldr	r2, [sp, #8]
 8003038:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800303c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8003040:	fa22 f000 	lsr.w	r0, r2, r0
 8003044:	fa09 f303 	lsl.w	r3, r9, r3
 8003048:	4318      	orrs	r0, r3
 800304a:	f7fd f9cb 	bl	80003e4 <__aeabi_ui2d>
 800304e:	2301      	movs	r3, #1
 8003050:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8003054:	3d01      	subs	r5, #1
 8003056:	9310      	str	r3, [sp, #64]	; 0x40
 8003058:	e773      	b.n	8002f42 <_dtoa_r+0xfa>
 800305a:	f1c3 0020 	rsb	r0, r3, #32
 800305e:	9b02      	ldr	r3, [sp, #8]
 8003060:	fa03 f000 	lsl.w	r0, r3, r0
 8003064:	e7f1      	b.n	800304a <_dtoa_r+0x202>
 8003066:	2301      	movs	r3, #1
 8003068:	e7b2      	b.n	8002fd0 <_dtoa_r+0x188>
 800306a:	900d      	str	r0, [sp, #52]	; 0x34
 800306c:	e7b1      	b.n	8002fd2 <_dtoa_r+0x18a>
 800306e:	f1cb 0300 	rsb	r3, fp, #0
 8003072:	9308      	str	r3, [sp, #32]
 8003074:	2300      	movs	r3, #0
 8003076:	eba8 080b 	sub.w	r8, r8, fp
 800307a:	930c      	str	r3, [sp, #48]	; 0x30
 800307c:	e7be      	b.n	8002ffc <_dtoa_r+0x1b4>
 800307e:	2301      	movs	r3, #1
 8003080:	9309      	str	r3, [sp, #36]	; 0x24
 8003082:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003084:	2b00      	cmp	r3, #0
 8003086:	f340 8080 	ble.w	800318a <_dtoa_r+0x342>
 800308a:	4699      	mov	r9, r3
 800308c:	9304      	str	r3, [sp, #16]
 800308e:	2200      	movs	r2, #0
 8003090:	2104      	movs	r1, #4
 8003092:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8003094:	606a      	str	r2, [r5, #4]
 8003096:	f101 0214 	add.w	r2, r1, #20
 800309a:	429a      	cmp	r2, r3
 800309c:	d97a      	bls.n	8003194 <_dtoa_r+0x34c>
 800309e:	6869      	ldr	r1, [r5, #4]
 80030a0:	4620      	mov	r0, r4
 80030a2:	f000 fcd4 	bl	8003a4e <_Balloc>
 80030a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80030a8:	6028      	str	r0, [r5, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f1b9 0f0e 	cmp.w	r9, #14
 80030b0:	9306      	str	r3, [sp, #24]
 80030b2:	f200 80f0 	bhi.w	8003296 <_dtoa_r+0x44e>
 80030b6:	2e00      	cmp	r6, #0
 80030b8:	f000 80ed 	beq.w	8003296 <_dtoa_r+0x44e>
 80030bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80030c0:	f1bb 0f00 	cmp.w	fp, #0
 80030c4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80030c8:	dd79      	ble.n	80031be <_dtoa_r+0x376>
 80030ca:	4a26      	ldr	r2, [pc, #152]	; (8003164 <_dtoa_r+0x31c>)
 80030cc:	f00b 030f 	and.w	r3, fp, #15
 80030d0:	ea4f 162b 	mov.w	r6, fp, asr #4
 80030d4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80030d8:	06f0      	lsls	r0, r6, #27
 80030da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030de:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80030e2:	d55c      	bpl.n	800319e <_dtoa_r+0x356>
 80030e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80030e8:	4b1f      	ldr	r3, [pc, #124]	; (8003168 <_dtoa_r+0x320>)
 80030ea:	2503      	movs	r5, #3
 80030ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80030f0:	f7fd fb18 	bl	8000724 <__aeabi_ddiv>
 80030f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80030f8:	f006 060f 	and.w	r6, r6, #15
 80030fc:	4f1a      	ldr	r7, [pc, #104]	; (8003168 <_dtoa_r+0x320>)
 80030fe:	2e00      	cmp	r6, #0
 8003100:	d14f      	bne.n	80031a2 <_dtoa_r+0x35a>
 8003102:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003106:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800310a:	f7fd fb0b 	bl	8000724 <__aeabi_ddiv>
 800310e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003112:	e06e      	b.n	80031f2 <_dtoa_r+0x3aa>
 8003114:	2301      	movs	r3, #1
 8003116:	9309      	str	r3, [sp, #36]	; 0x24
 8003118:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800311a:	445b      	add	r3, fp
 800311c:	f103 0901 	add.w	r9, r3, #1
 8003120:	9304      	str	r3, [sp, #16]
 8003122:	464b      	mov	r3, r9
 8003124:	2b01      	cmp	r3, #1
 8003126:	bfb8      	it	lt
 8003128:	2301      	movlt	r3, #1
 800312a:	e7b0      	b.n	800308e <_dtoa_r+0x246>
 800312c:	2300      	movs	r3, #0
 800312e:	e7a7      	b.n	8003080 <_dtoa_r+0x238>
 8003130:	2300      	movs	r3, #0
 8003132:	e7f0      	b.n	8003116 <_dtoa_r+0x2ce>
 8003134:	f3af 8000 	nop.w
 8003138:	636f4361 	.word	0x636f4361
 800313c:	3fd287a7 	.word	0x3fd287a7
 8003140:	8b60c8b3 	.word	0x8b60c8b3
 8003144:	3fc68a28 	.word	0x3fc68a28
 8003148:	509f79fb 	.word	0x509f79fb
 800314c:	3fd34413 	.word	0x3fd34413
 8003150:	7ff00000 	.word	0x7ff00000
 8003154:	080045b9 	.word	0x080045b9
 8003158:	080045b0 	.word	0x080045b0
 800315c:	0800458d 	.word	0x0800458d
 8003160:	3ff80000 	.word	0x3ff80000
 8003164:	080045e8 	.word	0x080045e8
 8003168:	080045c0 	.word	0x080045c0
 800316c:	2601      	movs	r6, #1
 800316e:	2300      	movs	r3, #0
 8003170:	9609      	str	r6, [sp, #36]	; 0x24
 8003172:	931e      	str	r3, [sp, #120]	; 0x78
 8003174:	f04f 33ff 	mov.w	r3, #4294967295
 8003178:	2200      	movs	r2, #0
 800317a:	9304      	str	r3, [sp, #16]
 800317c:	4699      	mov	r9, r3
 800317e:	2312      	movs	r3, #18
 8003180:	921f      	str	r2, [sp, #124]	; 0x7c
 8003182:	e784      	b.n	800308e <_dtoa_r+0x246>
 8003184:	2301      	movs	r3, #1
 8003186:	9309      	str	r3, [sp, #36]	; 0x24
 8003188:	e7f4      	b.n	8003174 <_dtoa_r+0x32c>
 800318a:	2301      	movs	r3, #1
 800318c:	9304      	str	r3, [sp, #16]
 800318e:	4699      	mov	r9, r3
 8003190:	461a      	mov	r2, r3
 8003192:	e7f5      	b.n	8003180 <_dtoa_r+0x338>
 8003194:	686a      	ldr	r2, [r5, #4]
 8003196:	0049      	lsls	r1, r1, #1
 8003198:	3201      	adds	r2, #1
 800319a:	606a      	str	r2, [r5, #4]
 800319c:	e77b      	b.n	8003096 <_dtoa_r+0x24e>
 800319e:	2502      	movs	r5, #2
 80031a0:	e7ac      	b.n	80030fc <_dtoa_r+0x2b4>
 80031a2:	07f1      	lsls	r1, r6, #31
 80031a4:	d508      	bpl.n	80031b8 <_dtoa_r+0x370>
 80031a6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80031aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80031ae:	f7fd f98f 	bl	80004d0 <__aeabi_dmul>
 80031b2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80031b6:	3501      	adds	r5, #1
 80031b8:	1076      	asrs	r6, r6, #1
 80031ba:	3708      	adds	r7, #8
 80031bc:	e79f      	b.n	80030fe <_dtoa_r+0x2b6>
 80031be:	f000 80a5 	beq.w	800330c <_dtoa_r+0x4c4>
 80031c2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80031c6:	f1cb 0600 	rsb	r6, fp, #0
 80031ca:	4ba2      	ldr	r3, [pc, #648]	; (8003454 <_dtoa_r+0x60c>)
 80031cc:	f006 020f 	and.w	r2, r6, #15
 80031d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80031d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031d8:	f7fd f97a 	bl	80004d0 <__aeabi_dmul>
 80031dc:	2502      	movs	r5, #2
 80031de:	2300      	movs	r3, #0
 80031e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80031e4:	4f9c      	ldr	r7, [pc, #624]	; (8003458 <_dtoa_r+0x610>)
 80031e6:	1136      	asrs	r6, r6, #4
 80031e8:	2e00      	cmp	r6, #0
 80031ea:	f040 8084 	bne.w	80032f6 <_dtoa_r+0x4ae>
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d18d      	bne.n	800310e <_dtoa_r+0x2c6>
 80031f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	f000 808b 	beq.w	8003310 <_dtoa_r+0x4c8>
 80031fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80031fe:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8003202:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003206:	2200      	movs	r2, #0
 8003208:	4b94      	ldr	r3, [pc, #592]	; (800345c <_dtoa_r+0x614>)
 800320a:	f7fd fbd3 	bl	80009b4 <__aeabi_dcmplt>
 800320e:	2800      	cmp	r0, #0
 8003210:	d07e      	beq.n	8003310 <_dtoa_r+0x4c8>
 8003212:	f1b9 0f00 	cmp.w	r9, #0
 8003216:	d07b      	beq.n	8003310 <_dtoa_r+0x4c8>
 8003218:	9b04      	ldr	r3, [sp, #16]
 800321a:	2b00      	cmp	r3, #0
 800321c:	dd37      	ble.n	800328e <_dtoa_r+0x446>
 800321e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003222:	2200      	movs	r2, #0
 8003224:	4b8e      	ldr	r3, [pc, #568]	; (8003460 <_dtoa_r+0x618>)
 8003226:	f7fd f953 	bl	80004d0 <__aeabi_dmul>
 800322a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800322e:	9e04      	ldr	r6, [sp, #16]
 8003230:	f10b 37ff 	add.w	r7, fp, #4294967295
 8003234:	3501      	adds	r5, #1
 8003236:	4628      	mov	r0, r5
 8003238:	f7fd f8e4 	bl	8000404 <__aeabi_i2d>
 800323c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003240:	f7fd f946 	bl	80004d0 <__aeabi_dmul>
 8003244:	4b87      	ldr	r3, [pc, #540]	; (8003464 <_dtoa_r+0x61c>)
 8003246:	2200      	movs	r2, #0
 8003248:	f7fc ff90 	bl	800016c <__adddf3>
 800324c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003250:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003252:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 8003256:	950b      	str	r5, [sp, #44]	; 0x2c
 8003258:	2e00      	cmp	r6, #0
 800325a:	d15c      	bne.n	8003316 <_dtoa_r+0x4ce>
 800325c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003260:	2200      	movs	r2, #0
 8003262:	4b81      	ldr	r3, [pc, #516]	; (8003468 <_dtoa_r+0x620>)
 8003264:	f7fc ff80 	bl	8000168 <__aeabi_dsub>
 8003268:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800326a:	462b      	mov	r3, r5
 800326c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003270:	f7fd fbbe 	bl	80009f0 <__aeabi_dcmpgt>
 8003274:	2800      	cmp	r0, #0
 8003276:	f040 82f7 	bne.w	8003868 <_dtoa_r+0xa20>
 800327a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800327e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003280:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8003284:	f7fd fb96 	bl	80009b4 <__aeabi_dcmplt>
 8003288:	2800      	cmp	r0, #0
 800328a:	f040 82eb 	bne.w	8003864 <_dtoa_r+0xa1c>
 800328e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8003292:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003296:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003298:	2b00      	cmp	r3, #0
 800329a:	f2c0 8150 	blt.w	800353e <_dtoa_r+0x6f6>
 800329e:	f1bb 0f0e 	cmp.w	fp, #14
 80032a2:	f300 814c 	bgt.w	800353e <_dtoa_r+0x6f6>
 80032a6:	4b6b      	ldr	r3, [pc, #428]	; (8003454 <_dtoa_r+0x60c>)
 80032a8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80032ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80032b4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	f280 80da 	bge.w	8003470 <_dtoa_r+0x628>
 80032bc:	f1b9 0f00 	cmp.w	r9, #0
 80032c0:	f300 80d6 	bgt.w	8003470 <_dtoa_r+0x628>
 80032c4:	f040 82cd 	bne.w	8003862 <_dtoa_r+0xa1a>
 80032c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80032cc:	2200      	movs	r2, #0
 80032ce:	4b66      	ldr	r3, [pc, #408]	; (8003468 <_dtoa_r+0x620>)
 80032d0:	f7fd f8fe 	bl	80004d0 <__aeabi_dmul>
 80032d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80032d8:	f7fd fb80 	bl	80009dc <__aeabi_dcmpge>
 80032dc:	464e      	mov	r6, r9
 80032de:	464f      	mov	r7, r9
 80032e0:	2800      	cmp	r0, #0
 80032e2:	f040 82a4 	bne.w	800382e <_dtoa_r+0x9e6>
 80032e6:	9b06      	ldr	r3, [sp, #24]
 80032e8:	9a06      	ldr	r2, [sp, #24]
 80032ea:	1c5d      	adds	r5, r3, #1
 80032ec:	2331      	movs	r3, #49	; 0x31
 80032ee:	f10b 0b01 	add.w	fp, fp, #1
 80032f2:	7013      	strb	r3, [r2, #0]
 80032f4:	e29f      	b.n	8003836 <_dtoa_r+0x9ee>
 80032f6:	07f2      	lsls	r2, r6, #31
 80032f8:	d505      	bpl.n	8003306 <_dtoa_r+0x4be>
 80032fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80032fe:	f7fd f8e7 	bl	80004d0 <__aeabi_dmul>
 8003302:	2301      	movs	r3, #1
 8003304:	3501      	adds	r5, #1
 8003306:	1076      	asrs	r6, r6, #1
 8003308:	3708      	adds	r7, #8
 800330a:	e76d      	b.n	80031e8 <_dtoa_r+0x3a0>
 800330c:	2502      	movs	r5, #2
 800330e:	e770      	b.n	80031f2 <_dtoa_r+0x3aa>
 8003310:	465f      	mov	r7, fp
 8003312:	464e      	mov	r6, r9
 8003314:	e78f      	b.n	8003236 <_dtoa_r+0x3ee>
 8003316:	9a06      	ldr	r2, [sp, #24]
 8003318:	4b4e      	ldr	r3, [pc, #312]	; (8003454 <_dtoa_r+0x60c>)
 800331a:	4432      	add	r2, r6
 800331c:	9211      	str	r2, [sp, #68]	; 0x44
 800331e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003320:	1e71      	subs	r1, r6, #1
 8003322:	2a00      	cmp	r2, #0
 8003324:	d048      	beq.n	80033b8 <_dtoa_r+0x570>
 8003326:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800332a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800332e:	2000      	movs	r0, #0
 8003330:	494e      	ldr	r1, [pc, #312]	; (800346c <_dtoa_r+0x624>)
 8003332:	f7fd f9f7 	bl	8000724 <__aeabi_ddiv>
 8003336:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800333a:	f7fc ff15 	bl	8000168 <__aeabi_dsub>
 800333e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003342:	9d06      	ldr	r5, [sp, #24]
 8003344:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003348:	f7fd fb72 	bl	8000a30 <__aeabi_d2iz>
 800334c:	4606      	mov	r6, r0
 800334e:	f7fd f859 	bl	8000404 <__aeabi_i2d>
 8003352:	4602      	mov	r2, r0
 8003354:	460b      	mov	r3, r1
 8003356:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800335a:	f7fc ff05 	bl	8000168 <__aeabi_dsub>
 800335e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003362:	3630      	adds	r6, #48	; 0x30
 8003364:	f805 6b01 	strb.w	r6, [r5], #1
 8003368:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800336c:	f7fd fb22 	bl	80009b4 <__aeabi_dcmplt>
 8003370:	2800      	cmp	r0, #0
 8003372:	d164      	bne.n	800343e <_dtoa_r+0x5f6>
 8003374:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003378:	2000      	movs	r0, #0
 800337a:	4938      	ldr	r1, [pc, #224]	; (800345c <_dtoa_r+0x614>)
 800337c:	f7fc fef4 	bl	8000168 <__aeabi_dsub>
 8003380:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003384:	f7fd fb16 	bl	80009b4 <__aeabi_dcmplt>
 8003388:	2800      	cmp	r0, #0
 800338a:	f040 80b9 	bne.w	8003500 <_dtoa_r+0x6b8>
 800338e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003390:	429d      	cmp	r5, r3
 8003392:	f43f af7c 	beq.w	800328e <_dtoa_r+0x446>
 8003396:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800339a:	2200      	movs	r2, #0
 800339c:	4b30      	ldr	r3, [pc, #192]	; (8003460 <_dtoa_r+0x618>)
 800339e:	f7fd f897 	bl	80004d0 <__aeabi_dmul>
 80033a2:	2200      	movs	r2, #0
 80033a4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80033a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80033ac:	4b2c      	ldr	r3, [pc, #176]	; (8003460 <_dtoa_r+0x618>)
 80033ae:	f7fd f88f 	bl	80004d0 <__aeabi_dmul>
 80033b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80033b6:	e7c5      	b.n	8003344 <_dtoa_r+0x4fc>
 80033b8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80033bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80033c0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80033c4:	f7fd f884 	bl	80004d0 <__aeabi_dmul>
 80033c8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80033cc:	9d06      	ldr	r5, [sp, #24]
 80033ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80033d2:	f7fd fb2d 	bl	8000a30 <__aeabi_d2iz>
 80033d6:	4606      	mov	r6, r0
 80033d8:	f7fd f814 	bl	8000404 <__aeabi_i2d>
 80033dc:	4602      	mov	r2, r0
 80033de:	460b      	mov	r3, r1
 80033e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80033e4:	f7fc fec0 	bl	8000168 <__aeabi_dsub>
 80033e8:	3630      	adds	r6, #48	; 0x30
 80033ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80033ec:	f805 6b01 	strb.w	r6, [r5], #1
 80033f0:	42ab      	cmp	r3, r5
 80033f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80033f6:	f04f 0200 	mov.w	r2, #0
 80033fa:	d124      	bne.n	8003446 <_dtoa_r+0x5fe>
 80033fc:	4b1b      	ldr	r3, [pc, #108]	; (800346c <_dtoa_r+0x624>)
 80033fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003402:	f7fc feb3 	bl	800016c <__adddf3>
 8003406:	4602      	mov	r2, r0
 8003408:	460b      	mov	r3, r1
 800340a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800340e:	f7fd faef 	bl	80009f0 <__aeabi_dcmpgt>
 8003412:	2800      	cmp	r0, #0
 8003414:	d174      	bne.n	8003500 <_dtoa_r+0x6b8>
 8003416:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800341a:	2000      	movs	r0, #0
 800341c:	4913      	ldr	r1, [pc, #76]	; (800346c <_dtoa_r+0x624>)
 800341e:	f7fc fea3 	bl	8000168 <__aeabi_dsub>
 8003422:	4602      	mov	r2, r0
 8003424:	460b      	mov	r3, r1
 8003426:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800342a:	f7fd fac3 	bl	80009b4 <__aeabi_dcmplt>
 800342e:	2800      	cmp	r0, #0
 8003430:	f43f af2d 	beq.w	800328e <_dtoa_r+0x446>
 8003434:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003438:	1e6a      	subs	r2, r5, #1
 800343a:	2b30      	cmp	r3, #48	; 0x30
 800343c:	d001      	beq.n	8003442 <_dtoa_r+0x5fa>
 800343e:	46bb      	mov	fp, r7
 8003440:	e04d      	b.n	80034de <_dtoa_r+0x696>
 8003442:	4615      	mov	r5, r2
 8003444:	e7f6      	b.n	8003434 <_dtoa_r+0x5ec>
 8003446:	4b06      	ldr	r3, [pc, #24]	; (8003460 <_dtoa_r+0x618>)
 8003448:	f7fd f842 	bl	80004d0 <__aeabi_dmul>
 800344c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003450:	e7bd      	b.n	80033ce <_dtoa_r+0x586>
 8003452:	bf00      	nop
 8003454:	080045e8 	.word	0x080045e8
 8003458:	080045c0 	.word	0x080045c0
 800345c:	3ff00000 	.word	0x3ff00000
 8003460:	40240000 	.word	0x40240000
 8003464:	401c0000 	.word	0x401c0000
 8003468:	40140000 	.word	0x40140000
 800346c:	3fe00000 	.word	0x3fe00000
 8003470:	9d06      	ldr	r5, [sp, #24]
 8003472:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8003476:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800347a:	4630      	mov	r0, r6
 800347c:	4639      	mov	r1, r7
 800347e:	f7fd f951 	bl	8000724 <__aeabi_ddiv>
 8003482:	f7fd fad5 	bl	8000a30 <__aeabi_d2iz>
 8003486:	4680      	mov	r8, r0
 8003488:	f7fc ffbc 	bl	8000404 <__aeabi_i2d>
 800348c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003490:	f7fd f81e 	bl	80004d0 <__aeabi_dmul>
 8003494:	4602      	mov	r2, r0
 8003496:	460b      	mov	r3, r1
 8003498:	4630      	mov	r0, r6
 800349a:	4639      	mov	r1, r7
 800349c:	f7fc fe64 	bl	8000168 <__aeabi_dsub>
 80034a0:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80034a4:	f805 6b01 	strb.w	r6, [r5], #1
 80034a8:	9e06      	ldr	r6, [sp, #24]
 80034aa:	4602      	mov	r2, r0
 80034ac:	1bae      	subs	r6, r5, r6
 80034ae:	45b1      	cmp	r9, r6
 80034b0:	460b      	mov	r3, r1
 80034b2:	d137      	bne.n	8003524 <_dtoa_r+0x6dc>
 80034b4:	f7fc fe5a 	bl	800016c <__adddf3>
 80034b8:	4606      	mov	r6, r0
 80034ba:	460f      	mov	r7, r1
 80034bc:	4602      	mov	r2, r0
 80034be:	460b      	mov	r3, r1
 80034c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80034c4:	f7fd fa76 	bl	80009b4 <__aeabi_dcmplt>
 80034c8:	b9c8      	cbnz	r0, 80034fe <_dtoa_r+0x6b6>
 80034ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80034ce:	4632      	mov	r2, r6
 80034d0:	463b      	mov	r3, r7
 80034d2:	f7fd fa65 	bl	80009a0 <__aeabi_dcmpeq>
 80034d6:	b110      	cbz	r0, 80034de <_dtoa_r+0x696>
 80034d8:	f018 0f01 	tst.w	r8, #1
 80034dc:	d10f      	bne.n	80034fe <_dtoa_r+0x6b6>
 80034de:	4651      	mov	r1, sl
 80034e0:	4620      	mov	r0, r4
 80034e2:	f000 fae8 	bl	8003ab6 <_Bfree>
 80034e6:	2300      	movs	r3, #0
 80034e8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80034ea:	702b      	strb	r3, [r5, #0]
 80034ec:	f10b 0301 	add.w	r3, fp, #1
 80034f0:	6013      	str	r3, [r2, #0]
 80034f2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	f43f acec 	beq.w	8002ed2 <_dtoa_r+0x8a>
 80034fa:	601d      	str	r5, [r3, #0]
 80034fc:	e4e9      	b.n	8002ed2 <_dtoa_r+0x8a>
 80034fe:	465f      	mov	r7, fp
 8003500:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8003504:	1e6b      	subs	r3, r5, #1
 8003506:	2a39      	cmp	r2, #57	; 0x39
 8003508:	d106      	bne.n	8003518 <_dtoa_r+0x6d0>
 800350a:	9a06      	ldr	r2, [sp, #24]
 800350c:	429a      	cmp	r2, r3
 800350e:	d107      	bne.n	8003520 <_dtoa_r+0x6d8>
 8003510:	2330      	movs	r3, #48	; 0x30
 8003512:	7013      	strb	r3, [r2, #0]
 8003514:	4613      	mov	r3, r2
 8003516:	3701      	adds	r7, #1
 8003518:	781a      	ldrb	r2, [r3, #0]
 800351a:	3201      	adds	r2, #1
 800351c:	701a      	strb	r2, [r3, #0]
 800351e:	e78e      	b.n	800343e <_dtoa_r+0x5f6>
 8003520:	461d      	mov	r5, r3
 8003522:	e7ed      	b.n	8003500 <_dtoa_r+0x6b8>
 8003524:	2200      	movs	r2, #0
 8003526:	4bb5      	ldr	r3, [pc, #724]	; (80037fc <_dtoa_r+0x9b4>)
 8003528:	f7fc ffd2 	bl	80004d0 <__aeabi_dmul>
 800352c:	2200      	movs	r2, #0
 800352e:	2300      	movs	r3, #0
 8003530:	4606      	mov	r6, r0
 8003532:	460f      	mov	r7, r1
 8003534:	f7fd fa34 	bl	80009a0 <__aeabi_dcmpeq>
 8003538:	2800      	cmp	r0, #0
 800353a:	d09c      	beq.n	8003476 <_dtoa_r+0x62e>
 800353c:	e7cf      	b.n	80034de <_dtoa_r+0x696>
 800353e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003540:	2a00      	cmp	r2, #0
 8003542:	f000 8129 	beq.w	8003798 <_dtoa_r+0x950>
 8003546:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8003548:	2a01      	cmp	r2, #1
 800354a:	f300 810e 	bgt.w	800376a <_dtoa_r+0x922>
 800354e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003550:	2a00      	cmp	r2, #0
 8003552:	f000 8106 	beq.w	8003762 <_dtoa_r+0x91a>
 8003556:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800355a:	4645      	mov	r5, r8
 800355c:	9e08      	ldr	r6, [sp, #32]
 800355e:	9a07      	ldr	r2, [sp, #28]
 8003560:	2101      	movs	r1, #1
 8003562:	441a      	add	r2, r3
 8003564:	4620      	mov	r0, r4
 8003566:	4498      	add	r8, r3
 8003568:	9207      	str	r2, [sp, #28]
 800356a:	f000 fb44 	bl	8003bf6 <__i2b>
 800356e:	4607      	mov	r7, r0
 8003570:	2d00      	cmp	r5, #0
 8003572:	dd0b      	ble.n	800358c <_dtoa_r+0x744>
 8003574:	9b07      	ldr	r3, [sp, #28]
 8003576:	2b00      	cmp	r3, #0
 8003578:	dd08      	ble.n	800358c <_dtoa_r+0x744>
 800357a:	42ab      	cmp	r3, r5
 800357c:	bfa8      	it	ge
 800357e:	462b      	movge	r3, r5
 8003580:	9a07      	ldr	r2, [sp, #28]
 8003582:	eba8 0803 	sub.w	r8, r8, r3
 8003586:	1aed      	subs	r5, r5, r3
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	9307      	str	r3, [sp, #28]
 800358c:	9b08      	ldr	r3, [sp, #32]
 800358e:	b1fb      	cbz	r3, 80035d0 <_dtoa_r+0x788>
 8003590:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003592:	2b00      	cmp	r3, #0
 8003594:	f000 8104 	beq.w	80037a0 <_dtoa_r+0x958>
 8003598:	2e00      	cmp	r6, #0
 800359a:	dd11      	ble.n	80035c0 <_dtoa_r+0x778>
 800359c:	4639      	mov	r1, r7
 800359e:	4632      	mov	r2, r6
 80035a0:	4620      	mov	r0, r4
 80035a2:	f000 fbbd 	bl	8003d20 <__pow5mult>
 80035a6:	4652      	mov	r2, sl
 80035a8:	4601      	mov	r1, r0
 80035aa:	4607      	mov	r7, r0
 80035ac:	4620      	mov	r0, r4
 80035ae:	f000 fb2b 	bl	8003c08 <__multiply>
 80035b2:	4651      	mov	r1, sl
 80035b4:	900a      	str	r0, [sp, #40]	; 0x28
 80035b6:	4620      	mov	r0, r4
 80035b8:	f000 fa7d 	bl	8003ab6 <_Bfree>
 80035bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80035be:	469a      	mov	sl, r3
 80035c0:	9b08      	ldr	r3, [sp, #32]
 80035c2:	1b9a      	subs	r2, r3, r6
 80035c4:	d004      	beq.n	80035d0 <_dtoa_r+0x788>
 80035c6:	4651      	mov	r1, sl
 80035c8:	4620      	mov	r0, r4
 80035ca:	f000 fba9 	bl	8003d20 <__pow5mult>
 80035ce:	4682      	mov	sl, r0
 80035d0:	2101      	movs	r1, #1
 80035d2:	4620      	mov	r0, r4
 80035d4:	f000 fb0f 	bl	8003bf6 <__i2b>
 80035d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80035da:	4606      	mov	r6, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	f340 80e1 	ble.w	80037a4 <_dtoa_r+0x95c>
 80035e2:	461a      	mov	r2, r3
 80035e4:	4601      	mov	r1, r0
 80035e6:	4620      	mov	r0, r4
 80035e8:	f000 fb9a 	bl	8003d20 <__pow5mult>
 80035ec:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80035ee:	4606      	mov	r6, r0
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	f340 80da 	ble.w	80037aa <_dtoa_r+0x962>
 80035f6:	2300      	movs	r3, #0
 80035f8:	9308      	str	r3, [sp, #32]
 80035fa:	6933      	ldr	r3, [r6, #16]
 80035fc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003600:	6918      	ldr	r0, [r3, #16]
 8003602:	f000 faaa 	bl	8003b5a <__hi0bits>
 8003606:	f1c0 0020 	rsb	r0, r0, #32
 800360a:	9b07      	ldr	r3, [sp, #28]
 800360c:	4418      	add	r0, r3
 800360e:	f010 001f 	ands.w	r0, r0, #31
 8003612:	f000 80f0 	beq.w	80037f6 <_dtoa_r+0x9ae>
 8003616:	f1c0 0320 	rsb	r3, r0, #32
 800361a:	2b04      	cmp	r3, #4
 800361c:	f340 80e2 	ble.w	80037e4 <_dtoa_r+0x99c>
 8003620:	9b07      	ldr	r3, [sp, #28]
 8003622:	f1c0 001c 	rsb	r0, r0, #28
 8003626:	4480      	add	r8, r0
 8003628:	4405      	add	r5, r0
 800362a:	4403      	add	r3, r0
 800362c:	9307      	str	r3, [sp, #28]
 800362e:	f1b8 0f00 	cmp.w	r8, #0
 8003632:	dd05      	ble.n	8003640 <_dtoa_r+0x7f8>
 8003634:	4651      	mov	r1, sl
 8003636:	4642      	mov	r2, r8
 8003638:	4620      	mov	r0, r4
 800363a:	f000 fbbf 	bl	8003dbc <__lshift>
 800363e:	4682      	mov	sl, r0
 8003640:	9b07      	ldr	r3, [sp, #28]
 8003642:	2b00      	cmp	r3, #0
 8003644:	dd05      	ble.n	8003652 <_dtoa_r+0x80a>
 8003646:	4631      	mov	r1, r6
 8003648:	461a      	mov	r2, r3
 800364a:	4620      	mov	r0, r4
 800364c:	f000 fbb6 	bl	8003dbc <__lshift>
 8003650:	4606      	mov	r6, r0
 8003652:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003654:	2b00      	cmp	r3, #0
 8003656:	f000 80d3 	beq.w	8003800 <_dtoa_r+0x9b8>
 800365a:	4631      	mov	r1, r6
 800365c:	4650      	mov	r0, sl
 800365e:	f000 fbfe 	bl	8003e5e <__mcmp>
 8003662:	2800      	cmp	r0, #0
 8003664:	f280 80cc 	bge.w	8003800 <_dtoa_r+0x9b8>
 8003668:	2300      	movs	r3, #0
 800366a:	4651      	mov	r1, sl
 800366c:	220a      	movs	r2, #10
 800366e:	4620      	mov	r0, r4
 8003670:	f000 fa38 	bl	8003ae4 <__multadd>
 8003674:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003676:	f10b 3bff 	add.w	fp, fp, #4294967295
 800367a:	4682      	mov	sl, r0
 800367c:	2b00      	cmp	r3, #0
 800367e:	f000 81a9 	beq.w	80039d4 <_dtoa_r+0xb8c>
 8003682:	2300      	movs	r3, #0
 8003684:	4639      	mov	r1, r7
 8003686:	220a      	movs	r2, #10
 8003688:	4620      	mov	r0, r4
 800368a:	f000 fa2b 	bl	8003ae4 <__multadd>
 800368e:	9b04      	ldr	r3, [sp, #16]
 8003690:	4607      	mov	r7, r0
 8003692:	2b00      	cmp	r3, #0
 8003694:	dc03      	bgt.n	800369e <_dtoa_r+0x856>
 8003696:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003698:	2b02      	cmp	r3, #2
 800369a:	f300 80b9 	bgt.w	8003810 <_dtoa_r+0x9c8>
 800369e:	2d00      	cmp	r5, #0
 80036a0:	dd05      	ble.n	80036ae <_dtoa_r+0x866>
 80036a2:	4639      	mov	r1, r7
 80036a4:	462a      	mov	r2, r5
 80036a6:	4620      	mov	r0, r4
 80036a8:	f000 fb88 	bl	8003dbc <__lshift>
 80036ac:	4607      	mov	r7, r0
 80036ae:	9b08      	ldr	r3, [sp, #32]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	f000 8110 	beq.w	80038d6 <_dtoa_r+0xa8e>
 80036b6:	6879      	ldr	r1, [r7, #4]
 80036b8:	4620      	mov	r0, r4
 80036ba:	f000 f9c8 	bl	8003a4e <_Balloc>
 80036be:	4605      	mov	r5, r0
 80036c0:	693a      	ldr	r2, [r7, #16]
 80036c2:	f107 010c 	add.w	r1, r7, #12
 80036c6:	3202      	adds	r2, #2
 80036c8:	0092      	lsls	r2, r2, #2
 80036ca:	300c      	adds	r0, #12
 80036cc:	f000 f9b4 	bl	8003a38 <memcpy>
 80036d0:	2201      	movs	r2, #1
 80036d2:	4629      	mov	r1, r5
 80036d4:	4620      	mov	r0, r4
 80036d6:	f000 fb71 	bl	8003dbc <__lshift>
 80036da:	9707      	str	r7, [sp, #28]
 80036dc:	4607      	mov	r7, r0
 80036de:	9b02      	ldr	r3, [sp, #8]
 80036e0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80036e4:	f003 0301 	and.w	r3, r3, #1
 80036e8:	9308      	str	r3, [sp, #32]
 80036ea:	4631      	mov	r1, r6
 80036ec:	4650      	mov	r0, sl
 80036ee:	f7ff fb1d 	bl	8002d2c <quorem>
 80036f2:	9907      	ldr	r1, [sp, #28]
 80036f4:	4605      	mov	r5, r0
 80036f6:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80036fa:	4650      	mov	r0, sl
 80036fc:	f000 fbaf 	bl	8003e5e <__mcmp>
 8003700:	463a      	mov	r2, r7
 8003702:	9002      	str	r0, [sp, #8]
 8003704:	4631      	mov	r1, r6
 8003706:	4620      	mov	r0, r4
 8003708:	f000 fbc3 	bl	8003e92 <__mdiff>
 800370c:	68c3      	ldr	r3, [r0, #12]
 800370e:	4602      	mov	r2, r0
 8003710:	2b00      	cmp	r3, #0
 8003712:	f040 80e2 	bne.w	80038da <_dtoa_r+0xa92>
 8003716:	4601      	mov	r1, r0
 8003718:	9009      	str	r0, [sp, #36]	; 0x24
 800371a:	4650      	mov	r0, sl
 800371c:	f000 fb9f 	bl	8003e5e <__mcmp>
 8003720:	4603      	mov	r3, r0
 8003722:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003724:	4611      	mov	r1, r2
 8003726:	4620      	mov	r0, r4
 8003728:	9309      	str	r3, [sp, #36]	; 0x24
 800372a:	f000 f9c4 	bl	8003ab6 <_Bfree>
 800372e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003730:	2b00      	cmp	r3, #0
 8003732:	f040 80d4 	bne.w	80038de <_dtoa_r+0xa96>
 8003736:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8003738:	2a00      	cmp	r2, #0
 800373a:	f040 80d0 	bne.w	80038de <_dtoa_r+0xa96>
 800373e:	9a08      	ldr	r2, [sp, #32]
 8003740:	2a00      	cmp	r2, #0
 8003742:	f040 80cc 	bne.w	80038de <_dtoa_r+0xa96>
 8003746:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800374a:	f000 80e8 	beq.w	800391e <_dtoa_r+0xad6>
 800374e:	9b02      	ldr	r3, [sp, #8]
 8003750:	2b00      	cmp	r3, #0
 8003752:	dd01      	ble.n	8003758 <_dtoa_r+0x910>
 8003754:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8003758:	f108 0501 	add.w	r5, r8, #1
 800375c:	f888 9000 	strb.w	r9, [r8]
 8003760:	e06b      	b.n	800383a <_dtoa_r+0x9f2>
 8003762:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003764:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003768:	e6f7      	b.n	800355a <_dtoa_r+0x712>
 800376a:	9b08      	ldr	r3, [sp, #32]
 800376c:	f109 36ff 	add.w	r6, r9, #4294967295
 8003770:	42b3      	cmp	r3, r6
 8003772:	bfb7      	itett	lt
 8003774:	9b08      	ldrlt	r3, [sp, #32]
 8003776:	1b9e      	subge	r6, r3, r6
 8003778:	1af2      	sublt	r2, r6, r3
 800377a:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800377c:	bfbf      	itttt	lt
 800377e:	9608      	strlt	r6, [sp, #32]
 8003780:	189b      	addlt	r3, r3, r2
 8003782:	930c      	strlt	r3, [sp, #48]	; 0x30
 8003784:	2600      	movlt	r6, #0
 8003786:	f1b9 0f00 	cmp.w	r9, #0
 800378a:	bfb9      	ittee	lt
 800378c:	eba8 0509 	sublt.w	r5, r8, r9
 8003790:	2300      	movlt	r3, #0
 8003792:	4645      	movge	r5, r8
 8003794:	464b      	movge	r3, r9
 8003796:	e6e2      	b.n	800355e <_dtoa_r+0x716>
 8003798:	9e08      	ldr	r6, [sp, #32]
 800379a:	4645      	mov	r5, r8
 800379c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800379e:	e6e7      	b.n	8003570 <_dtoa_r+0x728>
 80037a0:	9a08      	ldr	r2, [sp, #32]
 80037a2:	e710      	b.n	80035c6 <_dtoa_r+0x77e>
 80037a4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	dc18      	bgt.n	80037dc <_dtoa_r+0x994>
 80037aa:	9b02      	ldr	r3, [sp, #8]
 80037ac:	b9b3      	cbnz	r3, 80037dc <_dtoa_r+0x994>
 80037ae:	9b03      	ldr	r3, [sp, #12]
 80037b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80037b4:	b9a3      	cbnz	r3, 80037e0 <_dtoa_r+0x998>
 80037b6:	9b03      	ldr	r3, [sp, #12]
 80037b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80037bc:	0d1b      	lsrs	r3, r3, #20
 80037be:	051b      	lsls	r3, r3, #20
 80037c0:	b12b      	cbz	r3, 80037ce <_dtoa_r+0x986>
 80037c2:	9b07      	ldr	r3, [sp, #28]
 80037c4:	f108 0801 	add.w	r8, r8, #1
 80037c8:	3301      	adds	r3, #1
 80037ca:	9307      	str	r3, [sp, #28]
 80037cc:	2301      	movs	r3, #1
 80037ce:	9308      	str	r3, [sp, #32]
 80037d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	f47f af11 	bne.w	80035fa <_dtoa_r+0x7b2>
 80037d8:	2001      	movs	r0, #1
 80037da:	e716      	b.n	800360a <_dtoa_r+0x7c2>
 80037dc:	2300      	movs	r3, #0
 80037de:	e7f6      	b.n	80037ce <_dtoa_r+0x986>
 80037e0:	9b02      	ldr	r3, [sp, #8]
 80037e2:	e7f4      	b.n	80037ce <_dtoa_r+0x986>
 80037e4:	f43f af23 	beq.w	800362e <_dtoa_r+0x7e6>
 80037e8:	9a07      	ldr	r2, [sp, #28]
 80037ea:	331c      	adds	r3, #28
 80037ec:	441a      	add	r2, r3
 80037ee:	4498      	add	r8, r3
 80037f0:	441d      	add	r5, r3
 80037f2:	4613      	mov	r3, r2
 80037f4:	e71a      	b.n	800362c <_dtoa_r+0x7e4>
 80037f6:	4603      	mov	r3, r0
 80037f8:	e7f6      	b.n	80037e8 <_dtoa_r+0x9a0>
 80037fa:	bf00      	nop
 80037fc:	40240000 	.word	0x40240000
 8003800:	f1b9 0f00 	cmp.w	r9, #0
 8003804:	dc33      	bgt.n	800386e <_dtoa_r+0xa26>
 8003806:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003808:	2b02      	cmp	r3, #2
 800380a:	dd30      	ble.n	800386e <_dtoa_r+0xa26>
 800380c:	f8cd 9010 	str.w	r9, [sp, #16]
 8003810:	9b04      	ldr	r3, [sp, #16]
 8003812:	b963      	cbnz	r3, 800382e <_dtoa_r+0x9e6>
 8003814:	4631      	mov	r1, r6
 8003816:	2205      	movs	r2, #5
 8003818:	4620      	mov	r0, r4
 800381a:	f000 f963 	bl	8003ae4 <__multadd>
 800381e:	4601      	mov	r1, r0
 8003820:	4606      	mov	r6, r0
 8003822:	4650      	mov	r0, sl
 8003824:	f000 fb1b 	bl	8003e5e <__mcmp>
 8003828:	2800      	cmp	r0, #0
 800382a:	f73f ad5c 	bgt.w	80032e6 <_dtoa_r+0x49e>
 800382e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003830:	9d06      	ldr	r5, [sp, #24]
 8003832:	ea6f 0b03 	mvn.w	fp, r3
 8003836:	2300      	movs	r3, #0
 8003838:	9307      	str	r3, [sp, #28]
 800383a:	4631      	mov	r1, r6
 800383c:	4620      	mov	r0, r4
 800383e:	f000 f93a 	bl	8003ab6 <_Bfree>
 8003842:	2f00      	cmp	r7, #0
 8003844:	f43f ae4b 	beq.w	80034de <_dtoa_r+0x696>
 8003848:	9b07      	ldr	r3, [sp, #28]
 800384a:	b12b      	cbz	r3, 8003858 <_dtoa_r+0xa10>
 800384c:	42bb      	cmp	r3, r7
 800384e:	d003      	beq.n	8003858 <_dtoa_r+0xa10>
 8003850:	4619      	mov	r1, r3
 8003852:	4620      	mov	r0, r4
 8003854:	f000 f92f 	bl	8003ab6 <_Bfree>
 8003858:	4639      	mov	r1, r7
 800385a:	4620      	mov	r0, r4
 800385c:	f000 f92b 	bl	8003ab6 <_Bfree>
 8003860:	e63d      	b.n	80034de <_dtoa_r+0x696>
 8003862:	2600      	movs	r6, #0
 8003864:	4637      	mov	r7, r6
 8003866:	e7e2      	b.n	800382e <_dtoa_r+0x9e6>
 8003868:	46bb      	mov	fp, r7
 800386a:	4637      	mov	r7, r6
 800386c:	e53b      	b.n	80032e6 <_dtoa_r+0x49e>
 800386e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003870:	f8cd 9010 	str.w	r9, [sp, #16]
 8003874:	2b00      	cmp	r3, #0
 8003876:	f47f af12 	bne.w	800369e <_dtoa_r+0x856>
 800387a:	9d06      	ldr	r5, [sp, #24]
 800387c:	4631      	mov	r1, r6
 800387e:	4650      	mov	r0, sl
 8003880:	f7ff fa54 	bl	8002d2c <quorem>
 8003884:	9b06      	ldr	r3, [sp, #24]
 8003886:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800388a:	f805 9b01 	strb.w	r9, [r5], #1
 800388e:	9a04      	ldr	r2, [sp, #16]
 8003890:	1aeb      	subs	r3, r5, r3
 8003892:	429a      	cmp	r2, r3
 8003894:	f300 8081 	bgt.w	800399a <_dtoa_r+0xb52>
 8003898:	9b06      	ldr	r3, [sp, #24]
 800389a:	2a01      	cmp	r2, #1
 800389c:	bfac      	ite	ge
 800389e:	189b      	addge	r3, r3, r2
 80038a0:	3301      	addlt	r3, #1
 80038a2:	4698      	mov	r8, r3
 80038a4:	2300      	movs	r3, #0
 80038a6:	9307      	str	r3, [sp, #28]
 80038a8:	4651      	mov	r1, sl
 80038aa:	2201      	movs	r2, #1
 80038ac:	4620      	mov	r0, r4
 80038ae:	f000 fa85 	bl	8003dbc <__lshift>
 80038b2:	4631      	mov	r1, r6
 80038b4:	4682      	mov	sl, r0
 80038b6:	f000 fad2 	bl	8003e5e <__mcmp>
 80038ba:	2800      	cmp	r0, #0
 80038bc:	dc34      	bgt.n	8003928 <_dtoa_r+0xae0>
 80038be:	d102      	bne.n	80038c6 <_dtoa_r+0xa7e>
 80038c0:	f019 0f01 	tst.w	r9, #1
 80038c4:	d130      	bne.n	8003928 <_dtoa_r+0xae0>
 80038c6:	4645      	mov	r5, r8
 80038c8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80038cc:	1e6a      	subs	r2, r5, #1
 80038ce:	2b30      	cmp	r3, #48	; 0x30
 80038d0:	d1b3      	bne.n	800383a <_dtoa_r+0x9f2>
 80038d2:	4615      	mov	r5, r2
 80038d4:	e7f8      	b.n	80038c8 <_dtoa_r+0xa80>
 80038d6:	4638      	mov	r0, r7
 80038d8:	e6ff      	b.n	80036da <_dtoa_r+0x892>
 80038da:	2301      	movs	r3, #1
 80038dc:	e722      	b.n	8003724 <_dtoa_r+0x8dc>
 80038de:	9a02      	ldr	r2, [sp, #8]
 80038e0:	2a00      	cmp	r2, #0
 80038e2:	db04      	blt.n	80038ee <_dtoa_r+0xaa6>
 80038e4:	d128      	bne.n	8003938 <_dtoa_r+0xaf0>
 80038e6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80038e8:	bb32      	cbnz	r2, 8003938 <_dtoa_r+0xaf0>
 80038ea:	9a08      	ldr	r2, [sp, #32]
 80038ec:	bb22      	cbnz	r2, 8003938 <_dtoa_r+0xaf0>
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	f77f af32 	ble.w	8003758 <_dtoa_r+0x910>
 80038f4:	4651      	mov	r1, sl
 80038f6:	2201      	movs	r2, #1
 80038f8:	4620      	mov	r0, r4
 80038fa:	f000 fa5f 	bl	8003dbc <__lshift>
 80038fe:	4631      	mov	r1, r6
 8003900:	4682      	mov	sl, r0
 8003902:	f000 faac 	bl	8003e5e <__mcmp>
 8003906:	2800      	cmp	r0, #0
 8003908:	dc05      	bgt.n	8003916 <_dtoa_r+0xace>
 800390a:	f47f af25 	bne.w	8003758 <_dtoa_r+0x910>
 800390e:	f019 0f01 	tst.w	r9, #1
 8003912:	f43f af21 	beq.w	8003758 <_dtoa_r+0x910>
 8003916:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800391a:	f47f af1b 	bne.w	8003754 <_dtoa_r+0x90c>
 800391e:	2339      	movs	r3, #57	; 0x39
 8003920:	f108 0801 	add.w	r8, r8, #1
 8003924:	f808 3c01 	strb.w	r3, [r8, #-1]
 8003928:	4645      	mov	r5, r8
 800392a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800392e:	1e6a      	subs	r2, r5, #1
 8003930:	2b39      	cmp	r3, #57	; 0x39
 8003932:	d03a      	beq.n	80039aa <_dtoa_r+0xb62>
 8003934:	3301      	adds	r3, #1
 8003936:	e03f      	b.n	80039b8 <_dtoa_r+0xb70>
 8003938:	2b00      	cmp	r3, #0
 800393a:	f108 0501 	add.w	r5, r8, #1
 800393e:	dd05      	ble.n	800394c <_dtoa_r+0xb04>
 8003940:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003944:	d0eb      	beq.n	800391e <_dtoa_r+0xad6>
 8003946:	f109 0901 	add.w	r9, r9, #1
 800394a:	e707      	b.n	800375c <_dtoa_r+0x914>
 800394c:	9b06      	ldr	r3, [sp, #24]
 800394e:	9a04      	ldr	r2, [sp, #16]
 8003950:	1aeb      	subs	r3, r5, r3
 8003952:	4293      	cmp	r3, r2
 8003954:	46a8      	mov	r8, r5
 8003956:	f805 9c01 	strb.w	r9, [r5, #-1]
 800395a:	d0a5      	beq.n	80038a8 <_dtoa_r+0xa60>
 800395c:	4651      	mov	r1, sl
 800395e:	2300      	movs	r3, #0
 8003960:	220a      	movs	r2, #10
 8003962:	4620      	mov	r0, r4
 8003964:	f000 f8be 	bl	8003ae4 <__multadd>
 8003968:	9b07      	ldr	r3, [sp, #28]
 800396a:	4682      	mov	sl, r0
 800396c:	42bb      	cmp	r3, r7
 800396e:	f04f 020a 	mov.w	r2, #10
 8003972:	f04f 0300 	mov.w	r3, #0
 8003976:	9907      	ldr	r1, [sp, #28]
 8003978:	4620      	mov	r0, r4
 800397a:	d104      	bne.n	8003986 <_dtoa_r+0xb3e>
 800397c:	f000 f8b2 	bl	8003ae4 <__multadd>
 8003980:	9007      	str	r0, [sp, #28]
 8003982:	4607      	mov	r7, r0
 8003984:	e6b1      	b.n	80036ea <_dtoa_r+0x8a2>
 8003986:	f000 f8ad 	bl	8003ae4 <__multadd>
 800398a:	2300      	movs	r3, #0
 800398c:	9007      	str	r0, [sp, #28]
 800398e:	220a      	movs	r2, #10
 8003990:	4639      	mov	r1, r7
 8003992:	4620      	mov	r0, r4
 8003994:	f000 f8a6 	bl	8003ae4 <__multadd>
 8003998:	e7f3      	b.n	8003982 <_dtoa_r+0xb3a>
 800399a:	4651      	mov	r1, sl
 800399c:	2300      	movs	r3, #0
 800399e:	220a      	movs	r2, #10
 80039a0:	4620      	mov	r0, r4
 80039a2:	f000 f89f 	bl	8003ae4 <__multadd>
 80039a6:	4682      	mov	sl, r0
 80039a8:	e768      	b.n	800387c <_dtoa_r+0xa34>
 80039aa:	9b06      	ldr	r3, [sp, #24]
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d105      	bne.n	80039bc <_dtoa_r+0xb74>
 80039b0:	2331      	movs	r3, #49	; 0x31
 80039b2:	9a06      	ldr	r2, [sp, #24]
 80039b4:	f10b 0b01 	add.w	fp, fp, #1
 80039b8:	7013      	strb	r3, [r2, #0]
 80039ba:	e73e      	b.n	800383a <_dtoa_r+0x9f2>
 80039bc:	4615      	mov	r5, r2
 80039be:	e7b4      	b.n	800392a <_dtoa_r+0xae2>
 80039c0:	4b09      	ldr	r3, [pc, #36]	; (80039e8 <_dtoa_r+0xba0>)
 80039c2:	f7ff baa3 	b.w	8002f0c <_dtoa_r+0xc4>
 80039c6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	f47f aa7d 	bne.w	8002ec8 <_dtoa_r+0x80>
 80039ce:	4b07      	ldr	r3, [pc, #28]	; (80039ec <_dtoa_r+0xba4>)
 80039d0:	f7ff ba9c 	b.w	8002f0c <_dtoa_r+0xc4>
 80039d4:	9b04      	ldr	r3, [sp, #16]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	f73f af4f 	bgt.w	800387a <_dtoa_r+0xa32>
 80039dc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80039de:	2b02      	cmp	r3, #2
 80039e0:	f77f af4b 	ble.w	800387a <_dtoa_r+0xa32>
 80039e4:	e714      	b.n	8003810 <_dtoa_r+0x9c8>
 80039e6:	bf00      	nop
 80039e8:	0800458c 	.word	0x0800458c
 80039ec:	080045b0 	.word	0x080045b0

080039f0 <_localeconv_r>:
 80039f0:	4b04      	ldr	r3, [pc, #16]	; (8003a04 <_localeconv_r+0x14>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	6a18      	ldr	r0, [r3, #32]
 80039f6:	4b04      	ldr	r3, [pc, #16]	; (8003a08 <_localeconv_r+0x18>)
 80039f8:	2800      	cmp	r0, #0
 80039fa:	bf08      	it	eq
 80039fc:	4618      	moveq	r0, r3
 80039fe:	30f0      	adds	r0, #240	; 0xf0
 8003a00:	4770      	bx	lr
 8003a02:	bf00      	nop
 8003a04:	20000010 	.word	0x20000010
 8003a08:	20000074 	.word	0x20000074

08003a0c <malloc>:
 8003a0c:	4b02      	ldr	r3, [pc, #8]	; (8003a18 <malloc+0xc>)
 8003a0e:	4601      	mov	r1, r0
 8003a10:	6818      	ldr	r0, [r3, #0]
 8003a12:	f000 bb47 	b.w	80040a4 <_malloc_r>
 8003a16:	bf00      	nop
 8003a18:	20000010 	.word	0x20000010

08003a1c <memchr>:
 8003a1c:	b510      	push	{r4, lr}
 8003a1e:	b2c9      	uxtb	r1, r1
 8003a20:	4402      	add	r2, r0
 8003a22:	4290      	cmp	r0, r2
 8003a24:	4603      	mov	r3, r0
 8003a26:	d101      	bne.n	8003a2c <memchr+0x10>
 8003a28:	2000      	movs	r0, #0
 8003a2a:	bd10      	pop	{r4, pc}
 8003a2c:	781c      	ldrb	r4, [r3, #0]
 8003a2e:	3001      	adds	r0, #1
 8003a30:	428c      	cmp	r4, r1
 8003a32:	d1f6      	bne.n	8003a22 <memchr+0x6>
 8003a34:	4618      	mov	r0, r3
 8003a36:	bd10      	pop	{r4, pc}

08003a38 <memcpy>:
 8003a38:	b510      	push	{r4, lr}
 8003a3a:	1e43      	subs	r3, r0, #1
 8003a3c:	440a      	add	r2, r1
 8003a3e:	4291      	cmp	r1, r2
 8003a40:	d100      	bne.n	8003a44 <memcpy+0xc>
 8003a42:	bd10      	pop	{r4, pc}
 8003a44:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003a48:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003a4c:	e7f7      	b.n	8003a3e <memcpy+0x6>

08003a4e <_Balloc>:
 8003a4e:	b570      	push	{r4, r5, r6, lr}
 8003a50:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003a52:	4604      	mov	r4, r0
 8003a54:	460e      	mov	r6, r1
 8003a56:	b93d      	cbnz	r5, 8003a68 <_Balloc+0x1a>
 8003a58:	2010      	movs	r0, #16
 8003a5a:	f7ff ffd7 	bl	8003a0c <malloc>
 8003a5e:	6260      	str	r0, [r4, #36]	; 0x24
 8003a60:	6045      	str	r5, [r0, #4]
 8003a62:	6085      	str	r5, [r0, #8]
 8003a64:	6005      	str	r5, [r0, #0]
 8003a66:	60c5      	str	r5, [r0, #12]
 8003a68:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8003a6a:	68eb      	ldr	r3, [r5, #12]
 8003a6c:	b183      	cbz	r3, 8003a90 <_Balloc+0x42>
 8003a6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003a70:	68db      	ldr	r3, [r3, #12]
 8003a72:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8003a76:	b9b8      	cbnz	r0, 8003aa8 <_Balloc+0x5a>
 8003a78:	2101      	movs	r1, #1
 8003a7a:	fa01 f506 	lsl.w	r5, r1, r6
 8003a7e:	1d6a      	adds	r2, r5, #5
 8003a80:	0092      	lsls	r2, r2, #2
 8003a82:	4620      	mov	r0, r4
 8003a84:	f000 fab3 	bl	8003fee <_calloc_r>
 8003a88:	b160      	cbz	r0, 8003aa4 <_Balloc+0x56>
 8003a8a:	6046      	str	r6, [r0, #4]
 8003a8c:	6085      	str	r5, [r0, #8]
 8003a8e:	e00e      	b.n	8003aae <_Balloc+0x60>
 8003a90:	2221      	movs	r2, #33	; 0x21
 8003a92:	2104      	movs	r1, #4
 8003a94:	4620      	mov	r0, r4
 8003a96:	f000 faaa 	bl	8003fee <_calloc_r>
 8003a9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003a9c:	60e8      	str	r0, [r5, #12]
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d1e4      	bne.n	8003a6e <_Balloc+0x20>
 8003aa4:	2000      	movs	r0, #0
 8003aa6:	bd70      	pop	{r4, r5, r6, pc}
 8003aa8:	6802      	ldr	r2, [r0, #0]
 8003aaa:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8003aae:	2300      	movs	r3, #0
 8003ab0:	6103      	str	r3, [r0, #16]
 8003ab2:	60c3      	str	r3, [r0, #12]
 8003ab4:	bd70      	pop	{r4, r5, r6, pc}

08003ab6 <_Bfree>:
 8003ab6:	b570      	push	{r4, r5, r6, lr}
 8003ab8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8003aba:	4606      	mov	r6, r0
 8003abc:	460d      	mov	r5, r1
 8003abe:	b93c      	cbnz	r4, 8003ad0 <_Bfree+0x1a>
 8003ac0:	2010      	movs	r0, #16
 8003ac2:	f7ff ffa3 	bl	8003a0c <malloc>
 8003ac6:	6270      	str	r0, [r6, #36]	; 0x24
 8003ac8:	6044      	str	r4, [r0, #4]
 8003aca:	6084      	str	r4, [r0, #8]
 8003acc:	6004      	str	r4, [r0, #0]
 8003ace:	60c4      	str	r4, [r0, #12]
 8003ad0:	b13d      	cbz	r5, 8003ae2 <_Bfree+0x2c>
 8003ad2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8003ad4:	686a      	ldr	r2, [r5, #4]
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003adc:	6029      	str	r1, [r5, #0]
 8003ade:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8003ae2:	bd70      	pop	{r4, r5, r6, pc}

08003ae4 <__multadd>:
 8003ae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ae8:	461f      	mov	r7, r3
 8003aea:	4606      	mov	r6, r0
 8003aec:	460c      	mov	r4, r1
 8003aee:	2300      	movs	r3, #0
 8003af0:	690d      	ldr	r5, [r1, #16]
 8003af2:	f101 0e14 	add.w	lr, r1, #20
 8003af6:	f8de 0000 	ldr.w	r0, [lr]
 8003afa:	3301      	adds	r3, #1
 8003afc:	b281      	uxth	r1, r0
 8003afe:	fb02 7101 	mla	r1, r2, r1, r7
 8003b02:	0c00      	lsrs	r0, r0, #16
 8003b04:	0c0f      	lsrs	r7, r1, #16
 8003b06:	fb02 7000 	mla	r0, r2, r0, r7
 8003b0a:	b289      	uxth	r1, r1
 8003b0c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8003b10:	429d      	cmp	r5, r3
 8003b12:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8003b16:	f84e 1b04 	str.w	r1, [lr], #4
 8003b1a:	dcec      	bgt.n	8003af6 <__multadd+0x12>
 8003b1c:	b1d7      	cbz	r7, 8003b54 <__multadd+0x70>
 8003b1e:	68a3      	ldr	r3, [r4, #8]
 8003b20:	429d      	cmp	r5, r3
 8003b22:	db12      	blt.n	8003b4a <__multadd+0x66>
 8003b24:	6861      	ldr	r1, [r4, #4]
 8003b26:	4630      	mov	r0, r6
 8003b28:	3101      	adds	r1, #1
 8003b2a:	f7ff ff90 	bl	8003a4e <_Balloc>
 8003b2e:	4680      	mov	r8, r0
 8003b30:	6922      	ldr	r2, [r4, #16]
 8003b32:	f104 010c 	add.w	r1, r4, #12
 8003b36:	3202      	adds	r2, #2
 8003b38:	0092      	lsls	r2, r2, #2
 8003b3a:	300c      	adds	r0, #12
 8003b3c:	f7ff ff7c 	bl	8003a38 <memcpy>
 8003b40:	4621      	mov	r1, r4
 8003b42:	4630      	mov	r0, r6
 8003b44:	f7ff ffb7 	bl	8003ab6 <_Bfree>
 8003b48:	4644      	mov	r4, r8
 8003b4a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8003b4e:	3501      	adds	r5, #1
 8003b50:	615f      	str	r7, [r3, #20]
 8003b52:	6125      	str	r5, [r4, #16]
 8003b54:	4620      	mov	r0, r4
 8003b56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003b5a <__hi0bits>:
 8003b5a:	0c02      	lsrs	r2, r0, #16
 8003b5c:	0412      	lsls	r2, r2, #16
 8003b5e:	4603      	mov	r3, r0
 8003b60:	b9b2      	cbnz	r2, 8003b90 <__hi0bits+0x36>
 8003b62:	0403      	lsls	r3, r0, #16
 8003b64:	2010      	movs	r0, #16
 8003b66:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8003b6a:	bf04      	itt	eq
 8003b6c:	021b      	lsleq	r3, r3, #8
 8003b6e:	3008      	addeq	r0, #8
 8003b70:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8003b74:	bf04      	itt	eq
 8003b76:	011b      	lsleq	r3, r3, #4
 8003b78:	3004      	addeq	r0, #4
 8003b7a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8003b7e:	bf04      	itt	eq
 8003b80:	009b      	lsleq	r3, r3, #2
 8003b82:	3002      	addeq	r0, #2
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	db06      	blt.n	8003b96 <__hi0bits+0x3c>
 8003b88:	005b      	lsls	r3, r3, #1
 8003b8a:	d503      	bpl.n	8003b94 <__hi0bits+0x3a>
 8003b8c:	3001      	adds	r0, #1
 8003b8e:	4770      	bx	lr
 8003b90:	2000      	movs	r0, #0
 8003b92:	e7e8      	b.n	8003b66 <__hi0bits+0xc>
 8003b94:	2020      	movs	r0, #32
 8003b96:	4770      	bx	lr

08003b98 <__lo0bits>:
 8003b98:	6803      	ldr	r3, [r0, #0]
 8003b9a:	4601      	mov	r1, r0
 8003b9c:	f013 0207 	ands.w	r2, r3, #7
 8003ba0:	d00b      	beq.n	8003bba <__lo0bits+0x22>
 8003ba2:	07da      	lsls	r2, r3, #31
 8003ba4:	d423      	bmi.n	8003bee <__lo0bits+0x56>
 8003ba6:	0798      	lsls	r0, r3, #30
 8003ba8:	bf49      	itett	mi
 8003baa:	085b      	lsrmi	r3, r3, #1
 8003bac:	089b      	lsrpl	r3, r3, #2
 8003bae:	2001      	movmi	r0, #1
 8003bb0:	600b      	strmi	r3, [r1, #0]
 8003bb2:	bf5c      	itt	pl
 8003bb4:	600b      	strpl	r3, [r1, #0]
 8003bb6:	2002      	movpl	r0, #2
 8003bb8:	4770      	bx	lr
 8003bba:	b298      	uxth	r0, r3
 8003bbc:	b9a8      	cbnz	r0, 8003bea <__lo0bits+0x52>
 8003bbe:	2010      	movs	r0, #16
 8003bc0:	0c1b      	lsrs	r3, r3, #16
 8003bc2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8003bc6:	bf04      	itt	eq
 8003bc8:	0a1b      	lsreq	r3, r3, #8
 8003bca:	3008      	addeq	r0, #8
 8003bcc:	071a      	lsls	r2, r3, #28
 8003bce:	bf04      	itt	eq
 8003bd0:	091b      	lsreq	r3, r3, #4
 8003bd2:	3004      	addeq	r0, #4
 8003bd4:	079a      	lsls	r2, r3, #30
 8003bd6:	bf04      	itt	eq
 8003bd8:	089b      	lsreq	r3, r3, #2
 8003bda:	3002      	addeq	r0, #2
 8003bdc:	07da      	lsls	r2, r3, #31
 8003bde:	d402      	bmi.n	8003be6 <__lo0bits+0x4e>
 8003be0:	085b      	lsrs	r3, r3, #1
 8003be2:	d006      	beq.n	8003bf2 <__lo0bits+0x5a>
 8003be4:	3001      	adds	r0, #1
 8003be6:	600b      	str	r3, [r1, #0]
 8003be8:	4770      	bx	lr
 8003bea:	4610      	mov	r0, r2
 8003bec:	e7e9      	b.n	8003bc2 <__lo0bits+0x2a>
 8003bee:	2000      	movs	r0, #0
 8003bf0:	4770      	bx	lr
 8003bf2:	2020      	movs	r0, #32
 8003bf4:	4770      	bx	lr

08003bf6 <__i2b>:
 8003bf6:	b510      	push	{r4, lr}
 8003bf8:	460c      	mov	r4, r1
 8003bfa:	2101      	movs	r1, #1
 8003bfc:	f7ff ff27 	bl	8003a4e <_Balloc>
 8003c00:	2201      	movs	r2, #1
 8003c02:	6144      	str	r4, [r0, #20]
 8003c04:	6102      	str	r2, [r0, #16]
 8003c06:	bd10      	pop	{r4, pc}

08003c08 <__multiply>:
 8003c08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c0c:	4614      	mov	r4, r2
 8003c0e:	690a      	ldr	r2, [r1, #16]
 8003c10:	6923      	ldr	r3, [r4, #16]
 8003c12:	4689      	mov	r9, r1
 8003c14:	429a      	cmp	r2, r3
 8003c16:	bfbe      	ittt	lt
 8003c18:	460b      	movlt	r3, r1
 8003c1a:	46a1      	movlt	r9, r4
 8003c1c:	461c      	movlt	r4, r3
 8003c1e:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8003c22:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8003c26:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8003c2a:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8003c2e:	eb07 060a 	add.w	r6, r7, sl
 8003c32:	429e      	cmp	r6, r3
 8003c34:	bfc8      	it	gt
 8003c36:	3101      	addgt	r1, #1
 8003c38:	f7ff ff09 	bl	8003a4e <_Balloc>
 8003c3c:	f100 0514 	add.w	r5, r0, #20
 8003c40:	462b      	mov	r3, r5
 8003c42:	2200      	movs	r2, #0
 8003c44:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8003c48:	4543      	cmp	r3, r8
 8003c4a:	d316      	bcc.n	8003c7a <__multiply+0x72>
 8003c4c:	f104 0214 	add.w	r2, r4, #20
 8003c50:	f109 0114 	add.w	r1, r9, #20
 8003c54:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8003c58:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8003c5c:	9301      	str	r3, [sp, #4]
 8003c5e:	9c01      	ldr	r4, [sp, #4]
 8003c60:	4613      	mov	r3, r2
 8003c62:	4294      	cmp	r4, r2
 8003c64:	d80c      	bhi.n	8003c80 <__multiply+0x78>
 8003c66:	2e00      	cmp	r6, #0
 8003c68:	dd03      	ble.n	8003c72 <__multiply+0x6a>
 8003c6a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d054      	beq.n	8003d1c <__multiply+0x114>
 8003c72:	6106      	str	r6, [r0, #16]
 8003c74:	b003      	add	sp, #12
 8003c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c7a:	f843 2b04 	str.w	r2, [r3], #4
 8003c7e:	e7e3      	b.n	8003c48 <__multiply+0x40>
 8003c80:	f8b3 a000 	ldrh.w	sl, [r3]
 8003c84:	3204      	adds	r2, #4
 8003c86:	f1ba 0f00 	cmp.w	sl, #0
 8003c8a:	d020      	beq.n	8003cce <__multiply+0xc6>
 8003c8c:	46ae      	mov	lr, r5
 8003c8e:	4689      	mov	r9, r1
 8003c90:	f04f 0c00 	mov.w	ip, #0
 8003c94:	f859 4b04 	ldr.w	r4, [r9], #4
 8003c98:	f8be b000 	ldrh.w	fp, [lr]
 8003c9c:	b2a3      	uxth	r3, r4
 8003c9e:	fb0a b303 	mla	r3, sl, r3, fp
 8003ca2:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8003ca6:	f8de 4000 	ldr.w	r4, [lr]
 8003caa:	4463      	add	r3, ip
 8003cac:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8003cb0:	fb0a c40b 	mla	r4, sl, fp, ip
 8003cb4:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8003cb8:	b29b      	uxth	r3, r3
 8003cba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8003cbe:	454f      	cmp	r7, r9
 8003cc0:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8003cc4:	f84e 3b04 	str.w	r3, [lr], #4
 8003cc8:	d8e4      	bhi.n	8003c94 <__multiply+0x8c>
 8003cca:	f8ce c000 	str.w	ip, [lr]
 8003cce:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8003cd2:	f1b9 0f00 	cmp.w	r9, #0
 8003cd6:	d01f      	beq.n	8003d18 <__multiply+0x110>
 8003cd8:	46ae      	mov	lr, r5
 8003cda:	468c      	mov	ip, r1
 8003cdc:	f04f 0a00 	mov.w	sl, #0
 8003ce0:	682b      	ldr	r3, [r5, #0]
 8003ce2:	f8bc 4000 	ldrh.w	r4, [ip]
 8003ce6:	f8be b002 	ldrh.w	fp, [lr, #2]
 8003cea:	b29b      	uxth	r3, r3
 8003cec:	fb09 b404 	mla	r4, r9, r4, fp
 8003cf0:	44a2      	add	sl, r4
 8003cf2:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8003cf6:	f84e 3b04 	str.w	r3, [lr], #4
 8003cfa:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003cfe:	f8be 4000 	ldrh.w	r4, [lr]
 8003d02:	0c1b      	lsrs	r3, r3, #16
 8003d04:	fb09 4303 	mla	r3, r9, r3, r4
 8003d08:	4567      	cmp	r7, ip
 8003d0a:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8003d0e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003d12:	d8e6      	bhi.n	8003ce2 <__multiply+0xda>
 8003d14:	f8ce 3000 	str.w	r3, [lr]
 8003d18:	3504      	adds	r5, #4
 8003d1a:	e7a0      	b.n	8003c5e <__multiply+0x56>
 8003d1c:	3e01      	subs	r6, #1
 8003d1e:	e7a2      	b.n	8003c66 <__multiply+0x5e>

08003d20 <__pow5mult>:
 8003d20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d24:	4615      	mov	r5, r2
 8003d26:	f012 0203 	ands.w	r2, r2, #3
 8003d2a:	4606      	mov	r6, r0
 8003d2c:	460f      	mov	r7, r1
 8003d2e:	d007      	beq.n	8003d40 <__pow5mult+0x20>
 8003d30:	4c21      	ldr	r4, [pc, #132]	; (8003db8 <__pow5mult+0x98>)
 8003d32:	3a01      	subs	r2, #1
 8003d34:	2300      	movs	r3, #0
 8003d36:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8003d3a:	f7ff fed3 	bl	8003ae4 <__multadd>
 8003d3e:	4607      	mov	r7, r0
 8003d40:	10ad      	asrs	r5, r5, #2
 8003d42:	d035      	beq.n	8003db0 <__pow5mult+0x90>
 8003d44:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8003d46:	b93c      	cbnz	r4, 8003d58 <__pow5mult+0x38>
 8003d48:	2010      	movs	r0, #16
 8003d4a:	f7ff fe5f 	bl	8003a0c <malloc>
 8003d4e:	6270      	str	r0, [r6, #36]	; 0x24
 8003d50:	6044      	str	r4, [r0, #4]
 8003d52:	6084      	str	r4, [r0, #8]
 8003d54:	6004      	str	r4, [r0, #0]
 8003d56:	60c4      	str	r4, [r0, #12]
 8003d58:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8003d5c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8003d60:	b94c      	cbnz	r4, 8003d76 <__pow5mult+0x56>
 8003d62:	f240 2171 	movw	r1, #625	; 0x271
 8003d66:	4630      	mov	r0, r6
 8003d68:	f7ff ff45 	bl	8003bf6 <__i2b>
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	4604      	mov	r4, r0
 8003d70:	f8c8 0008 	str.w	r0, [r8, #8]
 8003d74:	6003      	str	r3, [r0, #0]
 8003d76:	f04f 0800 	mov.w	r8, #0
 8003d7a:	07eb      	lsls	r3, r5, #31
 8003d7c:	d50a      	bpl.n	8003d94 <__pow5mult+0x74>
 8003d7e:	4639      	mov	r1, r7
 8003d80:	4622      	mov	r2, r4
 8003d82:	4630      	mov	r0, r6
 8003d84:	f7ff ff40 	bl	8003c08 <__multiply>
 8003d88:	4681      	mov	r9, r0
 8003d8a:	4639      	mov	r1, r7
 8003d8c:	4630      	mov	r0, r6
 8003d8e:	f7ff fe92 	bl	8003ab6 <_Bfree>
 8003d92:	464f      	mov	r7, r9
 8003d94:	106d      	asrs	r5, r5, #1
 8003d96:	d00b      	beq.n	8003db0 <__pow5mult+0x90>
 8003d98:	6820      	ldr	r0, [r4, #0]
 8003d9a:	b938      	cbnz	r0, 8003dac <__pow5mult+0x8c>
 8003d9c:	4622      	mov	r2, r4
 8003d9e:	4621      	mov	r1, r4
 8003da0:	4630      	mov	r0, r6
 8003da2:	f7ff ff31 	bl	8003c08 <__multiply>
 8003da6:	6020      	str	r0, [r4, #0]
 8003da8:	f8c0 8000 	str.w	r8, [r0]
 8003dac:	4604      	mov	r4, r0
 8003dae:	e7e4      	b.n	8003d7a <__pow5mult+0x5a>
 8003db0:	4638      	mov	r0, r7
 8003db2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003db6:	bf00      	nop
 8003db8:	080046b0 	.word	0x080046b0

08003dbc <__lshift>:
 8003dbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003dc0:	460c      	mov	r4, r1
 8003dc2:	4607      	mov	r7, r0
 8003dc4:	4616      	mov	r6, r2
 8003dc6:	6923      	ldr	r3, [r4, #16]
 8003dc8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8003dcc:	eb0a 0903 	add.w	r9, sl, r3
 8003dd0:	6849      	ldr	r1, [r1, #4]
 8003dd2:	68a3      	ldr	r3, [r4, #8]
 8003dd4:	f109 0501 	add.w	r5, r9, #1
 8003dd8:	42ab      	cmp	r3, r5
 8003dda:	db31      	blt.n	8003e40 <__lshift+0x84>
 8003ddc:	4638      	mov	r0, r7
 8003dde:	f7ff fe36 	bl	8003a4e <_Balloc>
 8003de2:	2200      	movs	r2, #0
 8003de4:	4680      	mov	r8, r0
 8003de6:	4611      	mov	r1, r2
 8003de8:	f100 0314 	add.w	r3, r0, #20
 8003dec:	4552      	cmp	r2, sl
 8003dee:	db2a      	blt.n	8003e46 <__lshift+0x8a>
 8003df0:	6920      	ldr	r0, [r4, #16]
 8003df2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8003df6:	f104 0114 	add.w	r1, r4, #20
 8003dfa:	f016 021f 	ands.w	r2, r6, #31
 8003dfe:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8003e02:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8003e06:	d022      	beq.n	8003e4e <__lshift+0x92>
 8003e08:	2000      	movs	r0, #0
 8003e0a:	f1c2 0c20 	rsb	ip, r2, #32
 8003e0e:	680e      	ldr	r6, [r1, #0]
 8003e10:	4096      	lsls	r6, r2
 8003e12:	4330      	orrs	r0, r6
 8003e14:	f843 0b04 	str.w	r0, [r3], #4
 8003e18:	f851 0b04 	ldr.w	r0, [r1], #4
 8003e1c:	458e      	cmp	lr, r1
 8003e1e:	fa20 f00c 	lsr.w	r0, r0, ip
 8003e22:	d8f4      	bhi.n	8003e0e <__lshift+0x52>
 8003e24:	6018      	str	r0, [r3, #0]
 8003e26:	b108      	cbz	r0, 8003e2c <__lshift+0x70>
 8003e28:	f109 0502 	add.w	r5, r9, #2
 8003e2c:	3d01      	subs	r5, #1
 8003e2e:	4638      	mov	r0, r7
 8003e30:	f8c8 5010 	str.w	r5, [r8, #16]
 8003e34:	4621      	mov	r1, r4
 8003e36:	f7ff fe3e 	bl	8003ab6 <_Bfree>
 8003e3a:	4640      	mov	r0, r8
 8003e3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e40:	3101      	adds	r1, #1
 8003e42:	005b      	lsls	r3, r3, #1
 8003e44:	e7c8      	b.n	8003dd8 <__lshift+0x1c>
 8003e46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003e4a:	3201      	adds	r2, #1
 8003e4c:	e7ce      	b.n	8003dec <__lshift+0x30>
 8003e4e:	3b04      	subs	r3, #4
 8003e50:	f851 2b04 	ldr.w	r2, [r1], #4
 8003e54:	458e      	cmp	lr, r1
 8003e56:	f843 2f04 	str.w	r2, [r3, #4]!
 8003e5a:	d8f9      	bhi.n	8003e50 <__lshift+0x94>
 8003e5c:	e7e6      	b.n	8003e2c <__lshift+0x70>

08003e5e <__mcmp>:
 8003e5e:	6903      	ldr	r3, [r0, #16]
 8003e60:	690a      	ldr	r2, [r1, #16]
 8003e62:	b530      	push	{r4, r5, lr}
 8003e64:	1a9b      	subs	r3, r3, r2
 8003e66:	d10c      	bne.n	8003e82 <__mcmp+0x24>
 8003e68:	0092      	lsls	r2, r2, #2
 8003e6a:	3014      	adds	r0, #20
 8003e6c:	3114      	adds	r1, #20
 8003e6e:	1884      	adds	r4, r0, r2
 8003e70:	4411      	add	r1, r2
 8003e72:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8003e76:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8003e7a:	4295      	cmp	r5, r2
 8003e7c:	d003      	beq.n	8003e86 <__mcmp+0x28>
 8003e7e:	d305      	bcc.n	8003e8c <__mcmp+0x2e>
 8003e80:	2301      	movs	r3, #1
 8003e82:	4618      	mov	r0, r3
 8003e84:	bd30      	pop	{r4, r5, pc}
 8003e86:	42a0      	cmp	r0, r4
 8003e88:	d3f3      	bcc.n	8003e72 <__mcmp+0x14>
 8003e8a:	e7fa      	b.n	8003e82 <__mcmp+0x24>
 8003e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e90:	e7f7      	b.n	8003e82 <__mcmp+0x24>

08003e92 <__mdiff>:
 8003e92:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e96:	460d      	mov	r5, r1
 8003e98:	4607      	mov	r7, r0
 8003e9a:	4611      	mov	r1, r2
 8003e9c:	4628      	mov	r0, r5
 8003e9e:	4614      	mov	r4, r2
 8003ea0:	f7ff ffdd 	bl	8003e5e <__mcmp>
 8003ea4:	1e06      	subs	r6, r0, #0
 8003ea6:	d108      	bne.n	8003eba <__mdiff+0x28>
 8003ea8:	4631      	mov	r1, r6
 8003eaa:	4638      	mov	r0, r7
 8003eac:	f7ff fdcf 	bl	8003a4e <_Balloc>
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	6146      	str	r6, [r0, #20]
 8003eb4:	6103      	str	r3, [r0, #16]
 8003eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003eba:	bfa4      	itt	ge
 8003ebc:	4623      	movge	r3, r4
 8003ebe:	462c      	movge	r4, r5
 8003ec0:	4638      	mov	r0, r7
 8003ec2:	6861      	ldr	r1, [r4, #4]
 8003ec4:	bfa6      	itte	ge
 8003ec6:	461d      	movge	r5, r3
 8003ec8:	2600      	movge	r6, #0
 8003eca:	2601      	movlt	r6, #1
 8003ecc:	f7ff fdbf 	bl	8003a4e <_Balloc>
 8003ed0:	f04f 0c00 	mov.w	ip, #0
 8003ed4:	60c6      	str	r6, [r0, #12]
 8003ed6:	692b      	ldr	r3, [r5, #16]
 8003ed8:	6926      	ldr	r6, [r4, #16]
 8003eda:	f104 0214 	add.w	r2, r4, #20
 8003ede:	f105 0914 	add.w	r9, r5, #20
 8003ee2:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8003ee6:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8003eea:	f100 0114 	add.w	r1, r0, #20
 8003eee:	f852 ab04 	ldr.w	sl, [r2], #4
 8003ef2:	f859 5b04 	ldr.w	r5, [r9], #4
 8003ef6:	fa1f f38a 	uxth.w	r3, sl
 8003efa:	4463      	add	r3, ip
 8003efc:	b2ac      	uxth	r4, r5
 8003efe:	1b1b      	subs	r3, r3, r4
 8003f00:	0c2c      	lsrs	r4, r5, #16
 8003f02:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8003f06:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8003f10:	45c8      	cmp	r8, r9
 8003f12:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8003f16:	4696      	mov	lr, r2
 8003f18:	f841 4b04 	str.w	r4, [r1], #4
 8003f1c:	d8e7      	bhi.n	8003eee <__mdiff+0x5c>
 8003f1e:	45be      	cmp	lr, r7
 8003f20:	d305      	bcc.n	8003f2e <__mdiff+0x9c>
 8003f22:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8003f26:	b18b      	cbz	r3, 8003f4c <__mdiff+0xba>
 8003f28:	6106      	str	r6, [r0, #16]
 8003f2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f2e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8003f32:	b2a2      	uxth	r2, r4
 8003f34:	4462      	add	r2, ip
 8003f36:	1413      	asrs	r3, r2, #16
 8003f38:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8003f3c:	b292      	uxth	r2, r2
 8003f3e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003f42:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8003f46:	f841 2b04 	str.w	r2, [r1], #4
 8003f4a:	e7e8      	b.n	8003f1e <__mdiff+0x8c>
 8003f4c:	3e01      	subs	r6, #1
 8003f4e:	e7e8      	b.n	8003f22 <__mdiff+0x90>

08003f50 <__d2b>:
 8003f50:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003f54:	461c      	mov	r4, r3
 8003f56:	2101      	movs	r1, #1
 8003f58:	4690      	mov	r8, r2
 8003f5a:	9e08      	ldr	r6, [sp, #32]
 8003f5c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003f5e:	f7ff fd76 	bl	8003a4e <_Balloc>
 8003f62:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8003f66:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8003f6a:	4607      	mov	r7, r0
 8003f6c:	bb34      	cbnz	r4, 8003fbc <__d2b+0x6c>
 8003f6e:	9201      	str	r2, [sp, #4]
 8003f70:	f1b8 0f00 	cmp.w	r8, #0
 8003f74:	d027      	beq.n	8003fc6 <__d2b+0x76>
 8003f76:	a802      	add	r0, sp, #8
 8003f78:	f840 8d08 	str.w	r8, [r0, #-8]!
 8003f7c:	f7ff fe0c 	bl	8003b98 <__lo0bits>
 8003f80:	9900      	ldr	r1, [sp, #0]
 8003f82:	b1f0      	cbz	r0, 8003fc2 <__d2b+0x72>
 8003f84:	9a01      	ldr	r2, [sp, #4]
 8003f86:	f1c0 0320 	rsb	r3, r0, #32
 8003f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f8e:	430b      	orrs	r3, r1
 8003f90:	40c2      	lsrs	r2, r0
 8003f92:	617b      	str	r3, [r7, #20]
 8003f94:	9201      	str	r2, [sp, #4]
 8003f96:	9b01      	ldr	r3, [sp, #4]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	bf14      	ite	ne
 8003f9c:	2102      	movne	r1, #2
 8003f9e:	2101      	moveq	r1, #1
 8003fa0:	61bb      	str	r3, [r7, #24]
 8003fa2:	6139      	str	r1, [r7, #16]
 8003fa4:	b1c4      	cbz	r4, 8003fd8 <__d2b+0x88>
 8003fa6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8003faa:	4404      	add	r4, r0
 8003fac:	6034      	str	r4, [r6, #0]
 8003fae:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8003fb2:	6028      	str	r0, [r5, #0]
 8003fb4:	4638      	mov	r0, r7
 8003fb6:	b002      	add	sp, #8
 8003fb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003fbc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003fc0:	e7d5      	b.n	8003f6e <__d2b+0x1e>
 8003fc2:	6179      	str	r1, [r7, #20]
 8003fc4:	e7e7      	b.n	8003f96 <__d2b+0x46>
 8003fc6:	a801      	add	r0, sp, #4
 8003fc8:	f7ff fde6 	bl	8003b98 <__lo0bits>
 8003fcc:	2101      	movs	r1, #1
 8003fce:	9b01      	ldr	r3, [sp, #4]
 8003fd0:	6139      	str	r1, [r7, #16]
 8003fd2:	617b      	str	r3, [r7, #20]
 8003fd4:	3020      	adds	r0, #32
 8003fd6:	e7e5      	b.n	8003fa4 <__d2b+0x54>
 8003fd8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8003fdc:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8003fe0:	6030      	str	r0, [r6, #0]
 8003fe2:	6918      	ldr	r0, [r3, #16]
 8003fe4:	f7ff fdb9 	bl	8003b5a <__hi0bits>
 8003fe8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8003fec:	e7e1      	b.n	8003fb2 <__d2b+0x62>

08003fee <_calloc_r>:
 8003fee:	b538      	push	{r3, r4, r5, lr}
 8003ff0:	fb02 f401 	mul.w	r4, r2, r1
 8003ff4:	4621      	mov	r1, r4
 8003ff6:	f000 f855 	bl	80040a4 <_malloc_r>
 8003ffa:	4605      	mov	r5, r0
 8003ffc:	b118      	cbz	r0, 8004006 <_calloc_r+0x18>
 8003ffe:	4622      	mov	r2, r4
 8004000:	2100      	movs	r1, #0
 8004002:	f7fe fa05 	bl	8002410 <memset>
 8004006:	4628      	mov	r0, r5
 8004008:	bd38      	pop	{r3, r4, r5, pc}
	...

0800400c <_free_r>:
 800400c:	b538      	push	{r3, r4, r5, lr}
 800400e:	4605      	mov	r5, r0
 8004010:	2900      	cmp	r1, #0
 8004012:	d043      	beq.n	800409c <_free_r+0x90>
 8004014:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004018:	1f0c      	subs	r4, r1, #4
 800401a:	2b00      	cmp	r3, #0
 800401c:	bfb8      	it	lt
 800401e:	18e4      	addlt	r4, r4, r3
 8004020:	f000 fa2a 	bl	8004478 <__malloc_lock>
 8004024:	4a1e      	ldr	r2, [pc, #120]	; (80040a0 <_free_r+0x94>)
 8004026:	6813      	ldr	r3, [r2, #0]
 8004028:	4610      	mov	r0, r2
 800402a:	b933      	cbnz	r3, 800403a <_free_r+0x2e>
 800402c:	6063      	str	r3, [r4, #4]
 800402e:	6014      	str	r4, [r2, #0]
 8004030:	4628      	mov	r0, r5
 8004032:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004036:	f000 ba20 	b.w	800447a <__malloc_unlock>
 800403a:	42a3      	cmp	r3, r4
 800403c:	d90b      	bls.n	8004056 <_free_r+0x4a>
 800403e:	6821      	ldr	r1, [r4, #0]
 8004040:	1862      	adds	r2, r4, r1
 8004042:	4293      	cmp	r3, r2
 8004044:	bf01      	itttt	eq
 8004046:	681a      	ldreq	r2, [r3, #0]
 8004048:	685b      	ldreq	r3, [r3, #4]
 800404a:	1852      	addeq	r2, r2, r1
 800404c:	6022      	streq	r2, [r4, #0]
 800404e:	6063      	str	r3, [r4, #4]
 8004050:	6004      	str	r4, [r0, #0]
 8004052:	e7ed      	b.n	8004030 <_free_r+0x24>
 8004054:	4613      	mov	r3, r2
 8004056:	685a      	ldr	r2, [r3, #4]
 8004058:	b10a      	cbz	r2, 800405e <_free_r+0x52>
 800405a:	42a2      	cmp	r2, r4
 800405c:	d9fa      	bls.n	8004054 <_free_r+0x48>
 800405e:	6819      	ldr	r1, [r3, #0]
 8004060:	1858      	adds	r0, r3, r1
 8004062:	42a0      	cmp	r0, r4
 8004064:	d10b      	bne.n	800407e <_free_r+0x72>
 8004066:	6820      	ldr	r0, [r4, #0]
 8004068:	4401      	add	r1, r0
 800406a:	1858      	adds	r0, r3, r1
 800406c:	4282      	cmp	r2, r0
 800406e:	6019      	str	r1, [r3, #0]
 8004070:	d1de      	bne.n	8004030 <_free_r+0x24>
 8004072:	6810      	ldr	r0, [r2, #0]
 8004074:	6852      	ldr	r2, [r2, #4]
 8004076:	4401      	add	r1, r0
 8004078:	6019      	str	r1, [r3, #0]
 800407a:	605a      	str	r2, [r3, #4]
 800407c:	e7d8      	b.n	8004030 <_free_r+0x24>
 800407e:	d902      	bls.n	8004086 <_free_r+0x7a>
 8004080:	230c      	movs	r3, #12
 8004082:	602b      	str	r3, [r5, #0]
 8004084:	e7d4      	b.n	8004030 <_free_r+0x24>
 8004086:	6820      	ldr	r0, [r4, #0]
 8004088:	1821      	adds	r1, r4, r0
 800408a:	428a      	cmp	r2, r1
 800408c:	bf01      	itttt	eq
 800408e:	6811      	ldreq	r1, [r2, #0]
 8004090:	6852      	ldreq	r2, [r2, #4]
 8004092:	1809      	addeq	r1, r1, r0
 8004094:	6021      	streq	r1, [r4, #0]
 8004096:	6062      	str	r2, [r4, #4]
 8004098:	605c      	str	r4, [r3, #4]
 800409a:	e7c9      	b.n	8004030 <_free_r+0x24>
 800409c:	bd38      	pop	{r3, r4, r5, pc}
 800409e:	bf00      	nop
 80040a0:	20000204 	.word	0x20000204

080040a4 <_malloc_r>:
 80040a4:	b570      	push	{r4, r5, r6, lr}
 80040a6:	1ccd      	adds	r5, r1, #3
 80040a8:	f025 0503 	bic.w	r5, r5, #3
 80040ac:	3508      	adds	r5, #8
 80040ae:	2d0c      	cmp	r5, #12
 80040b0:	bf38      	it	cc
 80040b2:	250c      	movcc	r5, #12
 80040b4:	2d00      	cmp	r5, #0
 80040b6:	4606      	mov	r6, r0
 80040b8:	db01      	blt.n	80040be <_malloc_r+0x1a>
 80040ba:	42a9      	cmp	r1, r5
 80040bc:	d903      	bls.n	80040c6 <_malloc_r+0x22>
 80040be:	230c      	movs	r3, #12
 80040c0:	6033      	str	r3, [r6, #0]
 80040c2:	2000      	movs	r0, #0
 80040c4:	bd70      	pop	{r4, r5, r6, pc}
 80040c6:	f000 f9d7 	bl	8004478 <__malloc_lock>
 80040ca:	4a23      	ldr	r2, [pc, #140]	; (8004158 <_malloc_r+0xb4>)
 80040cc:	6814      	ldr	r4, [r2, #0]
 80040ce:	4621      	mov	r1, r4
 80040d0:	b991      	cbnz	r1, 80040f8 <_malloc_r+0x54>
 80040d2:	4c22      	ldr	r4, [pc, #136]	; (800415c <_malloc_r+0xb8>)
 80040d4:	6823      	ldr	r3, [r4, #0]
 80040d6:	b91b      	cbnz	r3, 80040e0 <_malloc_r+0x3c>
 80040d8:	4630      	mov	r0, r6
 80040da:	f000 f991 	bl	8004400 <_sbrk_r>
 80040de:	6020      	str	r0, [r4, #0]
 80040e0:	4629      	mov	r1, r5
 80040e2:	4630      	mov	r0, r6
 80040e4:	f000 f98c 	bl	8004400 <_sbrk_r>
 80040e8:	1c43      	adds	r3, r0, #1
 80040ea:	d126      	bne.n	800413a <_malloc_r+0x96>
 80040ec:	230c      	movs	r3, #12
 80040ee:	4630      	mov	r0, r6
 80040f0:	6033      	str	r3, [r6, #0]
 80040f2:	f000 f9c2 	bl	800447a <__malloc_unlock>
 80040f6:	e7e4      	b.n	80040c2 <_malloc_r+0x1e>
 80040f8:	680b      	ldr	r3, [r1, #0]
 80040fa:	1b5b      	subs	r3, r3, r5
 80040fc:	d41a      	bmi.n	8004134 <_malloc_r+0x90>
 80040fe:	2b0b      	cmp	r3, #11
 8004100:	d90f      	bls.n	8004122 <_malloc_r+0x7e>
 8004102:	600b      	str	r3, [r1, #0]
 8004104:	18cc      	adds	r4, r1, r3
 8004106:	50cd      	str	r5, [r1, r3]
 8004108:	4630      	mov	r0, r6
 800410a:	f000 f9b6 	bl	800447a <__malloc_unlock>
 800410e:	f104 000b 	add.w	r0, r4, #11
 8004112:	1d23      	adds	r3, r4, #4
 8004114:	f020 0007 	bic.w	r0, r0, #7
 8004118:	1ac3      	subs	r3, r0, r3
 800411a:	d01b      	beq.n	8004154 <_malloc_r+0xb0>
 800411c:	425a      	negs	r2, r3
 800411e:	50e2      	str	r2, [r4, r3]
 8004120:	bd70      	pop	{r4, r5, r6, pc}
 8004122:	428c      	cmp	r4, r1
 8004124:	bf0b      	itete	eq
 8004126:	6863      	ldreq	r3, [r4, #4]
 8004128:	684b      	ldrne	r3, [r1, #4]
 800412a:	6013      	streq	r3, [r2, #0]
 800412c:	6063      	strne	r3, [r4, #4]
 800412e:	bf18      	it	ne
 8004130:	460c      	movne	r4, r1
 8004132:	e7e9      	b.n	8004108 <_malloc_r+0x64>
 8004134:	460c      	mov	r4, r1
 8004136:	6849      	ldr	r1, [r1, #4]
 8004138:	e7ca      	b.n	80040d0 <_malloc_r+0x2c>
 800413a:	1cc4      	adds	r4, r0, #3
 800413c:	f024 0403 	bic.w	r4, r4, #3
 8004140:	42a0      	cmp	r0, r4
 8004142:	d005      	beq.n	8004150 <_malloc_r+0xac>
 8004144:	1a21      	subs	r1, r4, r0
 8004146:	4630      	mov	r0, r6
 8004148:	f000 f95a 	bl	8004400 <_sbrk_r>
 800414c:	3001      	adds	r0, #1
 800414e:	d0cd      	beq.n	80040ec <_malloc_r+0x48>
 8004150:	6025      	str	r5, [r4, #0]
 8004152:	e7d9      	b.n	8004108 <_malloc_r+0x64>
 8004154:	bd70      	pop	{r4, r5, r6, pc}
 8004156:	bf00      	nop
 8004158:	20000204 	.word	0x20000204
 800415c:	20000208 	.word	0x20000208

08004160 <__ssputs_r>:
 8004160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004164:	688e      	ldr	r6, [r1, #8]
 8004166:	4682      	mov	sl, r0
 8004168:	429e      	cmp	r6, r3
 800416a:	460c      	mov	r4, r1
 800416c:	4691      	mov	r9, r2
 800416e:	4698      	mov	r8, r3
 8004170:	d835      	bhi.n	80041de <__ssputs_r+0x7e>
 8004172:	898a      	ldrh	r2, [r1, #12]
 8004174:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004178:	d031      	beq.n	80041de <__ssputs_r+0x7e>
 800417a:	2302      	movs	r3, #2
 800417c:	6825      	ldr	r5, [r4, #0]
 800417e:	6909      	ldr	r1, [r1, #16]
 8004180:	1a6f      	subs	r7, r5, r1
 8004182:	6965      	ldr	r5, [r4, #20]
 8004184:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004188:	fb95 f5f3 	sdiv	r5, r5, r3
 800418c:	f108 0301 	add.w	r3, r8, #1
 8004190:	443b      	add	r3, r7
 8004192:	429d      	cmp	r5, r3
 8004194:	bf38      	it	cc
 8004196:	461d      	movcc	r5, r3
 8004198:	0553      	lsls	r3, r2, #21
 800419a:	d531      	bpl.n	8004200 <__ssputs_r+0xa0>
 800419c:	4629      	mov	r1, r5
 800419e:	f7ff ff81 	bl	80040a4 <_malloc_r>
 80041a2:	4606      	mov	r6, r0
 80041a4:	b950      	cbnz	r0, 80041bc <__ssputs_r+0x5c>
 80041a6:	230c      	movs	r3, #12
 80041a8:	f8ca 3000 	str.w	r3, [sl]
 80041ac:	89a3      	ldrh	r3, [r4, #12]
 80041ae:	f04f 30ff 	mov.w	r0, #4294967295
 80041b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041b6:	81a3      	strh	r3, [r4, #12]
 80041b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041bc:	463a      	mov	r2, r7
 80041be:	6921      	ldr	r1, [r4, #16]
 80041c0:	f7ff fc3a 	bl	8003a38 <memcpy>
 80041c4:	89a3      	ldrh	r3, [r4, #12]
 80041c6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80041ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041ce:	81a3      	strh	r3, [r4, #12]
 80041d0:	6126      	str	r6, [r4, #16]
 80041d2:	443e      	add	r6, r7
 80041d4:	6026      	str	r6, [r4, #0]
 80041d6:	4646      	mov	r6, r8
 80041d8:	6165      	str	r5, [r4, #20]
 80041da:	1bed      	subs	r5, r5, r7
 80041dc:	60a5      	str	r5, [r4, #8]
 80041de:	4546      	cmp	r6, r8
 80041e0:	bf28      	it	cs
 80041e2:	4646      	movcs	r6, r8
 80041e4:	4649      	mov	r1, r9
 80041e6:	4632      	mov	r2, r6
 80041e8:	6820      	ldr	r0, [r4, #0]
 80041ea:	f000 f92b 	bl	8004444 <memmove>
 80041ee:	68a3      	ldr	r3, [r4, #8]
 80041f0:	2000      	movs	r0, #0
 80041f2:	1b9b      	subs	r3, r3, r6
 80041f4:	60a3      	str	r3, [r4, #8]
 80041f6:	6823      	ldr	r3, [r4, #0]
 80041f8:	441e      	add	r6, r3
 80041fa:	6026      	str	r6, [r4, #0]
 80041fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004200:	462a      	mov	r2, r5
 8004202:	f000 f93b 	bl	800447c <_realloc_r>
 8004206:	4606      	mov	r6, r0
 8004208:	2800      	cmp	r0, #0
 800420a:	d1e1      	bne.n	80041d0 <__ssputs_r+0x70>
 800420c:	6921      	ldr	r1, [r4, #16]
 800420e:	4650      	mov	r0, sl
 8004210:	f7ff fefc 	bl	800400c <_free_r>
 8004214:	e7c7      	b.n	80041a6 <__ssputs_r+0x46>
	...

08004218 <_svfiprintf_r>:
 8004218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800421c:	b09d      	sub	sp, #116	; 0x74
 800421e:	9303      	str	r3, [sp, #12]
 8004220:	898b      	ldrh	r3, [r1, #12]
 8004222:	4680      	mov	r8, r0
 8004224:	061c      	lsls	r4, r3, #24
 8004226:	460d      	mov	r5, r1
 8004228:	4616      	mov	r6, r2
 800422a:	d50f      	bpl.n	800424c <_svfiprintf_r+0x34>
 800422c:	690b      	ldr	r3, [r1, #16]
 800422e:	b96b      	cbnz	r3, 800424c <_svfiprintf_r+0x34>
 8004230:	2140      	movs	r1, #64	; 0x40
 8004232:	f7ff ff37 	bl	80040a4 <_malloc_r>
 8004236:	6028      	str	r0, [r5, #0]
 8004238:	6128      	str	r0, [r5, #16]
 800423a:	b928      	cbnz	r0, 8004248 <_svfiprintf_r+0x30>
 800423c:	230c      	movs	r3, #12
 800423e:	f8c8 3000 	str.w	r3, [r8]
 8004242:	f04f 30ff 	mov.w	r0, #4294967295
 8004246:	e0c4      	b.n	80043d2 <_svfiprintf_r+0x1ba>
 8004248:	2340      	movs	r3, #64	; 0x40
 800424a:	616b      	str	r3, [r5, #20]
 800424c:	2300      	movs	r3, #0
 800424e:	9309      	str	r3, [sp, #36]	; 0x24
 8004250:	2320      	movs	r3, #32
 8004252:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004256:	2330      	movs	r3, #48	; 0x30
 8004258:	f04f 0b01 	mov.w	fp, #1
 800425c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004260:	4637      	mov	r7, r6
 8004262:	463c      	mov	r4, r7
 8004264:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004268:	2b00      	cmp	r3, #0
 800426a:	d13c      	bne.n	80042e6 <_svfiprintf_r+0xce>
 800426c:	ebb7 0a06 	subs.w	sl, r7, r6
 8004270:	d00b      	beq.n	800428a <_svfiprintf_r+0x72>
 8004272:	4653      	mov	r3, sl
 8004274:	4632      	mov	r2, r6
 8004276:	4629      	mov	r1, r5
 8004278:	4640      	mov	r0, r8
 800427a:	f7ff ff71 	bl	8004160 <__ssputs_r>
 800427e:	3001      	adds	r0, #1
 8004280:	f000 80a2 	beq.w	80043c8 <_svfiprintf_r+0x1b0>
 8004284:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004286:	4453      	add	r3, sl
 8004288:	9309      	str	r3, [sp, #36]	; 0x24
 800428a:	783b      	ldrb	r3, [r7, #0]
 800428c:	2b00      	cmp	r3, #0
 800428e:	f000 809b 	beq.w	80043c8 <_svfiprintf_r+0x1b0>
 8004292:	2300      	movs	r3, #0
 8004294:	f04f 32ff 	mov.w	r2, #4294967295
 8004298:	9304      	str	r3, [sp, #16]
 800429a:	9307      	str	r3, [sp, #28]
 800429c:	9205      	str	r2, [sp, #20]
 800429e:	9306      	str	r3, [sp, #24]
 80042a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80042a4:	931a      	str	r3, [sp, #104]	; 0x68
 80042a6:	2205      	movs	r2, #5
 80042a8:	7821      	ldrb	r1, [r4, #0]
 80042aa:	4850      	ldr	r0, [pc, #320]	; (80043ec <_svfiprintf_r+0x1d4>)
 80042ac:	f7ff fbb6 	bl	8003a1c <memchr>
 80042b0:	1c67      	adds	r7, r4, #1
 80042b2:	9b04      	ldr	r3, [sp, #16]
 80042b4:	b9d8      	cbnz	r0, 80042ee <_svfiprintf_r+0xd6>
 80042b6:	06d9      	lsls	r1, r3, #27
 80042b8:	bf44      	itt	mi
 80042ba:	2220      	movmi	r2, #32
 80042bc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80042c0:	071a      	lsls	r2, r3, #28
 80042c2:	bf44      	itt	mi
 80042c4:	222b      	movmi	r2, #43	; 0x2b
 80042c6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80042ca:	7822      	ldrb	r2, [r4, #0]
 80042cc:	2a2a      	cmp	r2, #42	; 0x2a
 80042ce:	d016      	beq.n	80042fe <_svfiprintf_r+0xe6>
 80042d0:	2100      	movs	r1, #0
 80042d2:	200a      	movs	r0, #10
 80042d4:	9a07      	ldr	r2, [sp, #28]
 80042d6:	4627      	mov	r7, r4
 80042d8:	783b      	ldrb	r3, [r7, #0]
 80042da:	3401      	adds	r4, #1
 80042dc:	3b30      	subs	r3, #48	; 0x30
 80042de:	2b09      	cmp	r3, #9
 80042e0:	d950      	bls.n	8004384 <_svfiprintf_r+0x16c>
 80042e2:	b1c9      	cbz	r1, 8004318 <_svfiprintf_r+0x100>
 80042e4:	e011      	b.n	800430a <_svfiprintf_r+0xf2>
 80042e6:	2b25      	cmp	r3, #37	; 0x25
 80042e8:	d0c0      	beq.n	800426c <_svfiprintf_r+0x54>
 80042ea:	4627      	mov	r7, r4
 80042ec:	e7b9      	b.n	8004262 <_svfiprintf_r+0x4a>
 80042ee:	4a3f      	ldr	r2, [pc, #252]	; (80043ec <_svfiprintf_r+0x1d4>)
 80042f0:	463c      	mov	r4, r7
 80042f2:	1a80      	subs	r0, r0, r2
 80042f4:	fa0b f000 	lsl.w	r0, fp, r0
 80042f8:	4318      	orrs	r0, r3
 80042fa:	9004      	str	r0, [sp, #16]
 80042fc:	e7d3      	b.n	80042a6 <_svfiprintf_r+0x8e>
 80042fe:	9a03      	ldr	r2, [sp, #12]
 8004300:	1d11      	adds	r1, r2, #4
 8004302:	6812      	ldr	r2, [r2, #0]
 8004304:	9103      	str	r1, [sp, #12]
 8004306:	2a00      	cmp	r2, #0
 8004308:	db01      	blt.n	800430e <_svfiprintf_r+0xf6>
 800430a:	9207      	str	r2, [sp, #28]
 800430c:	e004      	b.n	8004318 <_svfiprintf_r+0x100>
 800430e:	4252      	negs	r2, r2
 8004310:	f043 0302 	orr.w	r3, r3, #2
 8004314:	9207      	str	r2, [sp, #28]
 8004316:	9304      	str	r3, [sp, #16]
 8004318:	783b      	ldrb	r3, [r7, #0]
 800431a:	2b2e      	cmp	r3, #46	; 0x2e
 800431c:	d10d      	bne.n	800433a <_svfiprintf_r+0x122>
 800431e:	787b      	ldrb	r3, [r7, #1]
 8004320:	1c79      	adds	r1, r7, #1
 8004322:	2b2a      	cmp	r3, #42	; 0x2a
 8004324:	d132      	bne.n	800438c <_svfiprintf_r+0x174>
 8004326:	9b03      	ldr	r3, [sp, #12]
 8004328:	3702      	adds	r7, #2
 800432a:	1d1a      	adds	r2, r3, #4
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	9203      	str	r2, [sp, #12]
 8004330:	2b00      	cmp	r3, #0
 8004332:	bfb8      	it	lt
 8004334:	f04f 33ff 	movlt.w	r3, #4294967295
 8004338:	9305      	str	r3, [sp, #20]
 800433a:	4c2d      	ldr	r4, [pc, #180]	; (80043f0 <_svfiprintf_r+0x1d8>)
 800433c:	2203      	movs	r2, #3
 800433e:	7839      	ldrb	r1, [r7, #0]
 8004340:	4620      	mov	r0, r4
 8004342:	f7ff fb6b 	bl	8003a1c <memchr>
 8004346:	b138      	cbz	r0, 8004358 <_svfiprintf_r+0x140>
 8004348:	2340      	movs	r3, #64	; 0x40
 800434a:	1b00      	subs	r0, r0, r4
 800434c:	fa03 f000 	lsl.w	r0, r3, r0
 8004350:	9b04      	ldr	r3, [sp, #16]
 8004352:	3701      	adds	r7, #1
 8004354:	4303      	orrs	r3, r0
 8004356:	9304      	str	r3, [sp, #16]
 8004358:	7839      	ldrb	r1, [r7, #0]
 800435a:	2206      	movs	r2, #6
 800435c:	4825      	ldr	r0, [pc, #148]	; (80043f4 <_svfiprintf_r+0x1dc>)
 800435e:	1c7e      	adds	r6, r7, #1
 8004360:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004364:	f7ff fb5a 	bl	8003a1c <memchr>
 8004368:	2800      	cmp	r0, #0
 800436a:	d035      	beq.n	80043d8 <_svfiprintf_r+0x1c0>
 800436c:	4b22      	ldr	r3, [pc, #136]	; (80043f8 <_svfiprintf_r+0x1e0>)
 800436e:	b9fb      	cbnz	r3, 80043b0 <_svfiprintf_r+0x198>
 8004370:	9b03      	ldr	r3, [sp, #12]
 8004372:	3307      	adds	r3, #7
 8004374:	f023 0307 	bic.w	r3, r3, #7
 8004378:	3308      	adds	r3, #8
 800437a:	9303      	str	r3, [sp, #12]
 800437c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800437e:	444b      	add	r3, r9
 8004380:	9309      	str	r3, [sp, #36]	; 0x24
 8004382:	e76d      	b.n	8004260 <_svfiprintf_r+0x48>
 8004384:	fb00 3202 	mla	r2, r0, r2, r3
 8004388:	2101      	movs	r1, #1
 800438a:	e7a4      	b.n	80042d6 <_svfiprintf_r+0xbe>
 800438c:	2300      	movs	r3, #0
 800438e:	240a      	movs	r4, #10
 8004390:	4618      	mov	r0, r3
 8004392:	9305      	str	r3, [sp, #20]
 8004394:	460f      	mov	r7, r1
 8004396:	783a      	ldrb	r2, [r7, #0]
 8004398:	3101      	adds	r1, #1
 800439a:	3a30      	subs	r2, #48	; 0x30
 800439c:	2a09      	cmp	r2, #9
 800439e:	d903      	bls.n	80043a8 <_svfiprintf_r+0x190>
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d0ca      	beq.n	800433a <_svfiprintf_r+0x122>
 80043a4:	9005      	str	r0, [sp, #20]
 80043a6:	e7c8      	b.n	800433a <_svfiprintf_r+0x122>
 80043a8:	fb04 2000 	mla	r0, r4, r0, r2
 80043ac:	2301      	movs	r3, #1
 80043ae:	e7f1      	b.n	8004394 <_svfiprintf_r+0x17c>
 80043b0:	ab03      	add	r3, sp, #12
 80043b2:	9300      	str	r3, [sp, #0]
 80043b4:	462a      	mov	r2, r5
 80043b6:	4b11      	ldr	r3, [pc, #68]	; (80043fc <_svfiprintf_r+0x1e4>)
 80043b8:	a904      	add	r1, sp, #16
 80043ba:	4640      	mov	r0, r8
 80043bc:	f7fe f8c2 	bl	8002544 <_printf_float>
 80043c0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80043c4:	4681      	mov	r9, r0
 80043c6:	d1d9      	bne.n	800437c <_svfiprintf_r+0x164>
 80043c8:	89ab      	ldrh	r3, [r5, #12]
 80043ca:	065b      	lsls	r3, r3, #25
 80043cc:	f53f af39 	bmi.w	8004242 <_svfiprintf_r+0x2a>
 80043d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80043d2:	b01d      	add	sp, #116	; 0x74
 80043d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043d8:	ab03      	add	r3, sp, #12
 80043da:	9300      	str	r3, [sp, #0]
 80043dc:	462a      	mov	r2, r5
 80043de:	4b07      	ldr	r3, [pc, #28]	; (80043fc <_svfiprintf_r+0x1e4>)
 80043e0:	a904      	add	r1, sp, #16
 80043e2:	4640      	mov	r0, r8
 80043e4:	f7fe fb5e 	bl	8002aa4 <_printf_i>
 80043e8:	e7ea      	b.n	80043c0 <_svfiprintf_r+0x1a8>
 80043ea:	bf00      	nop
 80043ec:	080046bc 	.word	0x080046bc
 80043f0:	080046c2 	.word	0x080046c2
 80043f4:	080046c6 	.word	0x080046c6
 80043f8:	08002545 	.word	0x08002545
 80043fc:	08004161 	.word	0x08004161

08004400 <_sbrk_r>:
 8004400:	b538      	push	{r3, r4, r5, lr}
 8004402:	2300      	movs	r3, #0
 8004404:	4c05      	ldr	r4, [pc, #20]	; (800441c <_sbrk_r+0x1c>)
 8004406:	4605      	mov	r5, r0
 8004408:	4608      	mov	r0, r1
 800440a:	6023      	str	r3, [r4, #0]
 800440c:	f000 f872 	bl	80044f4 <_sbrk>
 8004410:	1c43      	adds	r3, r0, #1
 8004412:	d102      	bne.n	800441a <_sbrk_r+0x1a>
 8004414:	6823      	ldr	r3, [r4, #0]
 8004416:	b103      	cbz	r3, 800441a <_sbrk_r+0x1a>
 8004418:	602b      	str	r3, [r5, #0]
 800441a:	bd38      	pop	{r3, r4, r5, pc}
 800441c:	2000034c 	.word	0x2000034c

08004420 <__ascii_mbtowc>:
 8004420:	b082      	sub	sp, #8
 8004422:	b901      	cbnz	r1, 8004426 <__ascii_mbtowc+0x6>
 8004424:	a901      	add	r1, sp, #4
 8004426:	b142      	cbz	r2, 800443a <__ascii_mbtowc+0x1a>
 8004428:	b14b      	cbz	r3, 800443e <__ascii_mbtowc+0x1e>
 800442a:	7813      	ldrb	r3, [r2, #0]
 800442c:	600b      	str	r3, [r1, #0]
 800442e:	7812      	ldrb	r2, [r2, #0]
 8004430:	1c10      	adds	r0, r2, #0
 8004432:	bf18      	it	ne
 8004434:	2001      	movne	r0, #1
 8004436:	b002      	add	sp, #8
 8004438:	4770      	bx	lr
 800443a:	4610      	mov	r0, r2
 800443c:	e7fb      	b.n	8004436 <__ascii_mbtowc+0x16>
 800443e:	f06f 0001 	mvn.w	r0, #1
 8004442:	e7f8      	b.n	8004436 <__ascii_mbtowc+0x16>

08004444 <memmove>:
 8004444:	4288      	cmp	r0, r1
 8004446:	b510      	push	{r4, lr}
 8004448:	eb01 0302 	add.w	r3, r1, r2
 800444c:	d803      	bhi.n	8004456 <memmove+0x12>
 800444e:	1e42      	subs	r2, r0, #1
 8004450:	4299      	cmp	r1, r3
 8004452:	d10c      	bne.n	800446e <memmove+0x2a>
 8004454:	bd10      	pop	{r4, pc}
 8004456:	4298      	cmp	r0, r3
 8004458:	d2f9      	bcs.n	800444e <memmove+0xa>
 800445a:	1881      	adds	r1, r0, r2
 800445c:	1ad2      	subs	r2, r2, r3
 800445e:	42d3      	cmn	r3, r2
 8004460:	d100      	bne.n	8004464 <memmove+0x20>
 8004462:	bd10      	pop	{r4, pc}
 8004464:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004468:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800446c:	e7f7      	b.n	800445e <memmove+0x1a>
 800446e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004472:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004476:	e7eb      	b.n	8004450 <memmove+0xc>

08004478 <__malloc_lock>:
 8004478:	4770      	bx	lr

0800447a <__malloc_unlock>:
 800447a:	4770      	bx	lr

0800447c <_realloc_r>:
 800447c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800447e:	4607      	mov	r7, r0
 8004480:	4614      	mov	r4, r2
 8004482:	460e      	mov	r6, r1
 8004484:	b921      	cbnz	r1, 8004490 <_realloc_r+0x14>
 8004486:	4611      	mov	r1, r2
 8004488:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800448c:	f7ff be0a 	b.w	80040a4 <_malloc_r>
 8004490:	b922      	cbnz	r2, 800449c <_realloc_r+0x20>
 8004492:	f7ff fdbb 	bl	800400c <_free_r>
 8004496:	4625      	mov	r5, r4
 8004498:	4628      	mov	r0, r5
 800449a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800449c:	f000 f821 	bl	80044e2 <_malloc_usable_size_r>
 80044a0:	4284      	cmp	r4, r0
 80044a2:	d90f      	bls.n	80044c4 <_realloc_r+0x48>
 80044a4:	4621      	mov	r1, r4
 80044a6:	4638      	mov	r0, r7
 80044a8:	f7ff fdfc 	bl	80040a4 <_malloc_r>
 80044ac:	4605      	mov	r5, r0
 80044ae:	2800      	cmp	r0, #0
 80044b0:	d0f2      	beq.n	8004498 <_realloc_r+0x1c>
 80044b2:	4631      	mov	r1, r6
 80044b4:	4622      	mov	r2, r4
 80044b6:	f7ff fabf 	bl	8003a38 <memcpy>
 80044ba:	4631      	mov	r1, r6
 80044bc:	4638      	mov	r0, r7
 80044be:	f7ff fda5 	bl	800400c <_free_r>
 80044c2:	e7e9      	b.n	8004498 <_realloc_r+0x1c>
 80044c4:	4635      	mov	r5, r6
 80044c6:	e7e7      	b.n	8004498 <_realloc_r+0x1c>

080044c8 <__ascii_wctomb>:
 80044c8:	b149      	cbz	r1, 80044de <__ascii_wctomb+0x16>
 80044ca:	2aff      	cmp	r2, #255	; 0xff
 80044cc:	bf8b      	itete	hi
 80044ce:	238a      	movhi	r3, #138	; 0x8a
 80044d0:	700a      	strbls	r2, [r1, #0]
 80044d2:	6003      	strhi	r3, [r0, #0]
 80044d4:	2001      	movls	r0, #1
 80044d6:	bf88      	it	hi
 80044d8:	f04f 30ff 	movhi.w	r0, #4294967295
 80044dc:	4770      	bx	lr
 80044de:	4608      	mov	r0, r1
 80044e0:	4770      	bx	lr

080044e2 <_malloc_usable_size_r>:
 80044e2:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80044e6:	2800      	cmp	r0, #0
 80044e8:	f1a0 0004 	sub.w	r0, r0, #4
 80044ec:	bfbc      	itt	lt
 80044ee:	580b      	ldrlt	r3, [r1, r0]
 80044f0:	18c0      	addlt	r0, r0, r3
 80044f2:	4770      	bx	lr

080044f4 <_sbrk>:
 80044f4:	4b04      	ldr	r3, [pc, #16]	; (8004508 <_sbrk+0x14>)
 80044f6:	4602      	mov	r2, r0
 80044f8:	6819      	ldr	r1, [r3, #0]
 80044fa:	b909      	cbnz	r1, 8004500 <_sbrk+0xc>
 80044fc:	4903      	ldr	r1, [pc, #12]	; (800450c <_sbrk+0x18>)
 80044fe:	6019      	str	r1, [r3, #0]
 8004500:	6818      	ldr	r0, [r3, #0]
 8004502:	4402      	add	r2, r0
 8004504:	601a      	str	r2, [r3, #0]
 8004506:	4770      	bx	lr
 8004508:	2000020c 	.word	0x2000020c
 800450c:	20000350 	.word	0x20000350

08004510 <_init>:
 8004510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004512:	bf00      	nop
 8004514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004516:	bc08      	pop	{r3}
 8004518:	469e      	mov	lr, r3
 800451a:	4770      	bx	lr

0800451c <_fini>:
 800451c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800451e:	bf00      	nop
 8004520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004522:	bc08      	pop	{r3}
 8004524:	469e      	mov	lr, r3
 8004526:	4770      	bx	lr
