`timescale 1ns / 1ns

module A;
	reg clk,rst;
    reg [3:0] a,b;
    wire [3:0] sum;
    wire cout;
	serial_adder #(4) U( a,b,clk,rst,sum,cout);
	
	initial begin
		clk = 1'b0;
		rst = 1'b1;
        a   = 4'b1011;
        b   = 4'b0010;
	end
	always #10 clk = ~clk;
	initial begin
		#20
		rst = 1'b0;
		#100
		$stop();
	end
endmodule
