// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2024.2.0.3.0
// Netlist written on Sun Sep 14 22:02:10 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/hsoc.sv"
// file 1 "c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/clock_divider.sv"
// file 2 "c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/debounce.sv"
// file 3 "c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv"
// file 4 "c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/stop_clamp.sv"
// file 5 "c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer.sv"
// file 6 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v"
// file 7 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd"
// file 8 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 9 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 10 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 11 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 12 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 13 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 14 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 15 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 16 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 17 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 18 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 19 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 20 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 21 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 22 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 23 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 24 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 25 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 26 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 27 "c:/lscc/radiant/2024.2/ip/common/adder/rtl/lscc_adder.v"
// file 28 "c:/lscc/radiant/2024.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 29 "c:/lscc/radiant/2024.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 30 "c:/lscc/radiant/2024.2/ip/common/counter/rtl/lscc_cntr.v"
// file 31 "c:/lscc/radiant/2024.2/ip/common/fifo/rtl/lscc_fifo.v"
// file 32 "c:/lscc/radiant/2024.2/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 33 "c:/lscc/radiant/2024.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 34 "c:/lscc/radiant/2024.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 35 "c:/lscc/radiant/2024.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 36 "c:/lscc/radiant/2024.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 37 "c:/lscc/radiant/2024.2/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 38 "c:/lscc/radiant/2024.2/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 39 "c:/lscc/radiant/2024.2/ip/common/rom/rtl/lscc_rom.v"
// file 40 "c:/lscc/radiant/2024.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 41 "c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v"
// file 42 "c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v"
// file 43 "c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v"
// file 44 "c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v"
// file 45 "c:/lscc/radiant/2024.2/ip/pmi/pmi_dsp.v"
// file 46 "c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v"
// file 47 "c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v"
// file 48 "c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v"
// file 49 "c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v"
// file 50 "c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v"
// file 51 "c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v"
// file 52 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v"
// file 53 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v"
// file 54 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v"
// file 55 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v"
// file 56 "c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v"
// file 57 "c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module stop_clamp
//

module stop_clamp (input [3:0]cin, output stop, output [3:0]clamps, output [3:0]cout);
    
    wire GND_net;
    wire VCC_net;
    wire cin_c_3;
    wire cin_c_2;
    wire cin_c_1;
    wire cin_c_0;
    wire stop_c;
    wire clamps_0;
    wire clamps_0_N_5;
    
    VHI i2 (.Z(VCC_net));
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@4(17[4],17[11])" *) LUT4 i1_2_lut_4_lut (.A(cin_c_3), 
            .B(cin_c_2), .C(cin_c_1), .D(cin_c_0), .Z(stop_c));
    defparam i1_2_lut_4_lut.INIT = "0xfffe";
    (* lineinfo="@4(4[20],4[26])" *) OB \clamps_pad[3]  (.I(clamps_0), .O(clamps[3]));
    (* lineinfo="@4(5[21],5[25])" *) OB \cout_pad[3]  (.I(GND_net), .O(cout[3]));
    (* lineinfo="@4(5[21],5[25])" *) OB \cout_pad[2]  (.I(GND_net), .O(cout[2]));
    (* lineinfo="@4(3[15],3[19])" *) OB stop_pad (.I(stop_c), .O(stop));
    VLO i1 (.Z(GND_net));
    (* lineinfo="@4(2[19],2[22])" *) IB \cin_pad[1]  (.I(cin[1]), .O(cin_c_1));
    (* lineinfo="@4(4[20],4[26])" *) OB \clamps_pad[0]  (.I(VCC_net), .O(clamps[0]));
    (* lineinfo="@4(5[21],5[25])" *) OB \cout_pad[1]  (.I(GND_net), .O(cout[1]));
    (* lineinfo="@4(2[19],2[22])" *) IB \cin_pad[3]  (.I(cin[3]), .O(cin_c_3));
    (* lineinfo="@4(4[20],4[26])" *) OB \clamps_pad[1]  (.I(clamps_0), .O(clamps[1]));
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@4(17[4],17[11])" *) LUT4 i1_2_lut_4_lut_adj_1 (.A(cin_c_3), 
            .B(cin_c_2), .C(cin_c_1), .D(cin_c_0), .Z(clamps_0));
    defparam i1_2_lut_4_lut_adj_1.INIT = "0xfeff";
    (* lineinfo="@4(4[20],4[26])" *) OB \clamps_pad[2]  (.I(clamps_0), .O(clamps[2]));
    (* lineinfo="@4(2[19],2[22])" *) IB \cin_pad[0]  (.I(cin[0]), .O(cin_c_0));
    (* lineinfo="@4(2[19],2[22])" *) IB \cin_pad[2]  (.I(cin[2]), .O(cin_c_2));
    (* lineinfo="@4(5[21],5[25])" *) OB \cout_pad[0]  (.I(clamps_0_N_5), .O(cout[0]));
    (* lut_function="(!(A))", lineinfo="@4(17[4],17[11])" *) LUT4 clamps_0_I_0_1_lut (.A(clamps_0), 
            .Z(clamps_0_N_5));
    defparam clamps_0_I_0_1_lut.INIT = "0x5555";
    
endmodule
