#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Sep 20 22:51:39 2019
# Process ID: 15688
# Current directory: C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23048 C:\Users\feifa\Documents\2019xiaoxueqi\single-cycle-CPU-handin\project_1 Simulate\project_1.xpr
# Log file: C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/vivado.log
# Journal file: C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate'
INFO: [Project 1-313] Project file moved from 'C:/Users/feifa/Documents/2019小学期/single-cycle-CPU-handin/project_1 Simulate' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 828.102 ; gain = 132.668
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-687] Illegal redeclaration of module <DataSelector>. [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector.v:23]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'DataSelector()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/imports/源代码/DataSelector.v
	(Active) Duplicate found at line 23 of file C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector.v
[Fri Sep 20 22:52:12 2019] Launched synth_1...
Run output will be captured here: C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1079.879 ; gain = 251.777
close_design
close_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1473.215 ; gain = 364.414
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-687] Illegal redeclaration of module <DataSelector>. [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector.v:23]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'DataSelector()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/imports/源代码/DataSelector.v
	(Active) Duplicate found at line 23 of file C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector.v
[Fri Sep 20 22:58:21 2019] Launched synth_1...
Run output will be captured here: C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.runs/synth_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/ExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/InstructionStorage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionStorage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2458] undeclared symbol InsMemRW, assumed default net type wire [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/saExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 887b625ba7564c6f8c675789b76f9ace --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port DBDataSrc on this module [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v:75]
ERROR: [VRFC 10-2063] Module <saExtendUnit> not found while processing module instance <saextendunit> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:70]
ERROR: [VRFC 10-2063] Module <DataSelector> not found while processing module instance <dataselectora> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:71]
ERROR: [VRFC 10-2063] Module <ALU> not found while processing module instance <alu> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:74]
ERROR: [VRFC 10-2063] Module <ControlUnit> not found while processing module instance <controlunit> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:76]
ERROR: [VRFC 10-2063] Module <ExtendUnit> not found while processing module instance <extend> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:77]
ERROR: [VRFC 10-2063] Module <InstructionStorage> not found while processing module instance <instructionstorage> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:79]
ERROR: [VRFC 10-2063] Module <PC> not found while processing module instance <pc> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:81]
ERROR: [VRFC 10-2063] Module <RAM> not found while processing module instance <ram> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:83]
ERROR: [VRFC 10-2063] Module <DataSelector5> not found while processing module instance <dataselector5> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:85]
ERROR: [VRFC 10-2063] Module <RegFile> not found while processing module instance <regfile> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:88]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1473.215 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/ExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/InstructionStorage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionStorage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2458] undeclared symbol InsMemRW, assumed default net type wire [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/saExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 887b625ba7564c6f8c675789b76f9ace --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port DBDataSrc on this module [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v:75]
ERROR: [VRFC 10-2063] Module <saExtendUnit> not found while processing module instance <saextendunit> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:70]
ERROR: [VRFC 10-2063] Module <DataSelector> not found while processing module instance <dataselectora> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:71]
ERROR: [VRFC 10-2063] Module <ALU> not found while processing module instance <alu> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:74]
ERROR: [VRFC 10-2063] Module <ControlUnit> not found while processing module instance <controlunit> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:76]
ERROR: [VRFC 10-2063] Module <ExtendUnit> not found while processing module instance <extend> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:77]
ERROR: [VRFC 10-2063] Module <InstructionStorage> not found while processing module instance <instructionstorage> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:79]
ERROR: [VRFC 10-2063] Module <PC> not found while processing module instance <pc> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:81]
ERROR: [VRFC 10-2063] Module <RAM> not found while processing module instance <ram> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:83]
ERROR: [VRFC 10-2063] Module <DataSelector5> not found while processing module instance <dataselector5> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:85]
ERROR: [VRFC 10-2063] Module <RegFile> not found while processing module instance <regfile> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:88]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1473.215 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/ExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/InstructionStorage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionStorage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2458] undeclared symbol InsMemRW, assumed default net type wire [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/saExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 887b625ba7564c6f8c675789b76f9ace --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port DBDataSrc on this module [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v:75]
ERROR: [VRFC 10-2063] Module <saExtendUnit> not found while processing module instance <saextendunit> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:70]
ERROR: [VRFC 10-2063] Module <DataSelector> not found while processing module instance <dataselectora> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:71]
ERROR: [VRFC 10-2063] Module <ALU> not found while processing module instance <alu> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:74]
ERROR: [VRFC 10-2063] Module <ControlUnit> not found while processing module instance <controlunit> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:76]
ERROR: [VRFC 10-2063] Module <ExtendUnit> not found while processing module instance <extend> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:77]
ERROR: [VRFC 10-2063] Module <InstructionStorage> not found while processing module instance <instructionstorage> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:79]
ERROR: [VRFC 10-2063] Module <PC> not found while processing module instance <pc> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:81]
ERROR: [VRFC 10-2063] Module <RAM> not found while processing module instance <ram> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:83]
ERROR: [VRFC 10-2063] Module <DataSelector5> not found while processing module instance <dataselector5> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:85]
ERROR: [VRFC 10-2063] Module <RegFile> not found while processing module instance <regfile> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:88]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1473.215 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/ExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/InstructionStorage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionStorage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2458] undeclared symbol InsMemRW, assumed default net type wire [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/saExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 887b625ba7564c6f8c675789b76f9ace --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port DBDataSrc on this module [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v:77]
ERROR: [VRFC 10-2063] Module <saExtendUnit> not found while processing module instance <saextendunit> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:70]
ERROR: [VRFC 10-2063] Module <DataSelector> not found while processing module instance <dataselectora> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:71]
ERROR: [VRFC 10-2063] Module <ALU> not found while processing module instance <alu> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:74]
ERROR: [VRFC 10-2063] Module <ControlUnit> not found while processing module instance <controlunit> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:76]
ERROR: [VRFC 10-2063] Module <ExtendUnit> not found while processing module instance <extend> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:77]
ERROR: [VRFC 10-2063] Module <InstructionStorage> not found while processing module instance <instructionstorage> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:79]
ERROR: [VRFC 10-2063] Module <PC> not found while processing module instance <pc> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:81]
ERROR: [VRFC 10-2063] Module <RAM> not found while processing module instance <ram> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:83]
ERROR: [VRFC 10-2063] Module <DataSelector5> not found while processing module instance <dataselector5> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:85]
ERROR: [VRFC 10-2063] Module <RegFile> not found while processing module instance <regfile> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:88]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1473.215 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/ExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/InstructionStorage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionStorage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2458] undeclared symbol InsMemRW, assumed default net type wire [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/saExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 887b625ba7564c6f8c675789b76f9ace --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port DBDataSrc on this module [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v:77]
ERROR: [VRFC 10-2063] Module <saExtendUnit> not found while processing module instance <saextendunit> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:70]
ERROR: [VRFC 10-2063] Module <DataSelector> not found while processing module instance <dataselectora> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:71]
ERROR: [VRFC 10-2063] Module <ALU> not found while processing module instance <alu> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:74]
ERROR: [VRFC 10-2063] Module <ControlUnit> not found while processing module instance <controlunit> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:76]
ERROR: [VRFC 10-2063] Module <ExtendUnit> not found while processing module instance <extend> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:77]
ERROR: [VRFC 10-2063] Module <InstructionStorage> not found while processing module instance <instructionstorage> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:79]
ERROR: [VRFC 10-2063] Module <PC> not found while processing module instance <pc> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:81]
ERROR: [VRFC 10-2063] Module <RAM> not found while processing module instance <ram> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:83]
ERROR: [VRFC 10-2063] Module <DataSelector5> not found while processing module instance <dataselector5> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:85]
ERROR: [VRFC 10-2063] Module <RegFile> not found while processing module instance <regfile> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:88]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1473.215 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/ExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/InstructionStorage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionStorage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2458] undeclared symbol InsMemRW, assumed default net type wire [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/saExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 887b625ba7564c6f8c675789b76f9ace --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port DBDataSrc on this module [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v:77]
ERROR: [VRFC 10-2063] Module <saExtendUnit> not found while processing module instance <saextendunit> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:70]
ERROR: [VRFC 10-2063] Module <DataSelector> not found while processing module instance <dataselectora> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:71]
ERROR: [VRFC 10-2063] Module <ALU> not found while processing module instance <alu> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:74]
ERROR: [VRFC 10-2063] Module <ControlUnit> not found while processing module instance <controlunit> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:76]
ERROR: [VRFC 10-2063] Module <ExtendUnit> not found while processing module instance <extend> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:77]
ERROR: [VRFC 10-2063] Module <InstructionStorage> not found while processing module instance <instructionstorage> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:79]
ERROR: [VRFC 10-2063] Module <PC> not found while processing module instance <pc> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:81]
ERROR: [VRFC 10-2063] Module <RAM> not found while processing module instance <ram> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:83]
ERROR: [VRFC 10-2063] Module <DataSelector5> not found while processing module instance <dataselector5> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:85]
ERROR: [VRFC 10-2063] Module <RegFile> not found while processing module instance <regfile> [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:88]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1473.215 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/DataSelector5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/ExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/InstructionStorage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionStorage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2458] undeclared symbol InsMemRW, assumed default net type wire [C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/Top.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sources_1/new/saExtendUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saExtendUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 887b625ba7564c6f8c675789b76f9ace --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.saExtendUnit
Compiling module xil_defaultlib.DataSelector
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ExtendUnit
Compiling module xil_defaultlib.InstructionStorage
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DataSelector5
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SingleCycleCPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 -notrace
couldn't read file "C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 20 23:12:55 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1473.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/feifa/Documents/2019xiaoxueqi/single-cycle-CPU-handin/project_1 Simulate/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1473.215 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1473.215 ; gain = 0.000
