Power Analyzer report for hog
Mon May 29 07:16:36 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Parallel Compilation
  3. Power Analyzer Summary
  4. Power Analyzer Settings
  5. Indeterminate Toggle Rates
  6. Operating Conditions Used
  7. Thermal Power Dissipation by Block
  8. Thermal Power Dissipation by Block Type
  9. Thermal Power Dissipation by Hierarchy
 10. Core Dynamic Thermal Power Dissipation by Clock Domain
 11. Current Drawn from Voltage Supplies Summary
 12. VCCIO Supply Current Drawn by I/O Bank
 13. VCCIO Supply Current Drawn by Voltage
 14. VCCPD Supply Current Drawn by I/O Bank
 15. VCCPD Supply Current Drawn by Voltage
 16. Confidence Metric Details
 17. Signal Activities
 18. Power Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.72        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.3%      ;
;     Processor 3            ;  14.3%      ;
;     Processor 4            ;  14.3%      ;
;     Processor 5            ;  14.3%      ;
;     Processor 6            ;  14.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------+
; Power Analyzer Summary                                                                    ;
+----------------------------------------+--------------------------------------------------+
; Power Analyzer Status                  ; Successful - Mon May 29 07:16:36 2023            ;
; Quartus Prime Version                  ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition   ;
; Revision Name                          ; hog                                              ;
; Top-level Entity Name                  ; DE1_SoC_Default                                  ;
; Family                                 ; Cyclone V                                        ;
; Device                                 ; 5CSEMA5F31C6                                     ;
; Power Models                           ; Final                                            ;
; Total Thermal Power Dissipation        ; 647.23 mW                                        ;
; Core Dynamic Thermal Power Dissipation ; 168.39 mW                                        ;
; Core Static Thermal Power Dissipation  ; 419.09 mW                                        ;
; I/O Thermal Power Dissipation          ; 59.75 mW                                         ;
; Power Estimation Confidence            ; Low: user provided insufficient toggle rate data ;
+----------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Power Analyzer Settings                                                                                                  ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Option                                                           ; Setting                               ; Default Value ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Use smart compilation                                            ; Off                                   ; Off           ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                                    ; On            ;
; Enable compact report table                                      ; Off                                   ; Off           ;
; Preset Cooling Solution                                          ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ;               ;
; Board thermal model                                              ; None (CONSERVATIVE)                   ;               ;
; Default Power Toggle Rate                                        ; 12.5%                                 ; 12.5%         ;
; Default Power Input I/O Toggle Rate                              ; 12.5%                                 ; 12.5%         ;
; Use vectorless estimation                                        ; On                                    ; On            ;
; Use Input Files                                                  ; Off                                   ; Off           ;
; Filter Glitches in VCD File Reader                               ; On                                    ; On            ;
; Power Analyzer Report Signal Activity                            ; Off                                   ; Off           ;
; Power Analyzer Report Power Dissipation                          ; Off                                   ; Off           ;
; Device Power Characteristics                                     ; TYPICAL                               ; TYPICAL       ;
; Automatically Compute Junction Temperature                       ; On                                    ; On            ;
; Specified Junction Temperature                                   ; 25                                    ; 25            ;
; Ambient Temperature                                              ; 25                                    ; 25            ;
; Use Custom Cooling Solution                                      ; Off                                   ; Off           ;
; Board Temperature                                                ; 25                                    ; 25            ;
; Enable HPS                                                       ; Off                                   ; Off           ;
; Processor Frequency                                              ; 0.0                                   ; 0.0           ;
+------------------------------------------------------------------+---------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Indeterminate Toggle Rates                                                                                                     ;
+-------------------------------------------------------------------------------------------------+------------------------------+
; Node                                                                                            ; Reason                       ;
+-------------------------------------------------------------------------------------------------+------------------------------+
; ADC_DOUT                                                                                        ; No valid clock domain found  ;
; AUD_ADCDAT                                                                                      ; No valid clock domain found  ;
; IRDA_RXD                                                                                        ; No valid clock domain found  ;
; KEY[2]                                                                                          ; No valid clock domain found  ;
; KEY[3]                                                                                          ; No valid clock domain found  ;
; SW[8]                                                                                           ; No valid clock domain found  ;
; SW[9]                                                                                           ; No valid clock domain found  ;
; TD_CLK27                                                                                        ; No valid clock domain found  ;
; TD_DATA[0]                                                                                      ; No valid clock domain found  ;
; TD_DATA[1]                                                                                      ; No valid clock domain found  ;
; TD_DATA[2]                                                                                      ; No valid clock domain found  ;
; TD_DATA[3]                                                                                      ; No valid clock domain found  ;
; TD_DATA[4]                                                                                      ; No valid clock domain found  ;
; TD_DATA[5]                                                                                      ; No valid clock domain found  ;
; TD_DATA[6]                                                                                      ; No valid clock domain found  ;
; TD_DATA[7]                                                                                      ; No valid clock domain found  ;
; TD_HS                                                                                           ; No valid clock domain found  ;
; TD_VS                                                                                           ; No valid clock domain found  ;
; HPS_ENET_RX_DATA[3]                                                                             ; No valid clock domain found  ;
; HPS_SPIM_MISO                                                                                   ; No valid clock domain found  ;
; AUD_ADCLRCK                                                                                     ; No valid clock domain found  ;
; AUD_BCLK                                                                                        ; No valid clock domain found  ;
; AUD_DACLRCK                                                                                     ; No valid clock domain found  ;
; DRAM_DQ[0]                                                                                      ; No valid clock domain found  ;
; DRAM_DQ[1]                                                                                      ; No valid clock domain found  ;
; DRAM_DQ[2]                                                                                      ; No valid clock domain found  ;
; DRAM_DQ[3]                                                                                      ; No valid clock domain found  ;
; DRAM_DQ[4]                                                                                      ; No valid clock domain found  ;
; DRAM_DQ[5]                                                                                      ; No valid clock domain found  ;
; DRAM_DQ[6]                                                                                      ; No valid clock domain found  ;
; DRAM_DQ[7]                                                                                      ; No valid clock domain found  ;
; DRAM_DQ[8]                                                                                      ; No valid clock domain found  ;
; DRAM_DQ[9]                                                                                      ; No valid clock domain found  ;
; DRAM_DQ[10]                                                                                     ; No valid clock domain found  ;
; DRAM_DQ[11]                                                                                     ; No valid clock domain found  ;
; DRAM_DQ[12]                                                                                     ; No valid clock domain found  ;
; DRAM_DQ[13]                                                                                     ; No valid clock domain found  ;
; DRAM_DQ[14]                                                                                     ; No valid clock domain found  ;
; DRAM_DQ[15]                                                                                     ; No valid clock domain found  ;
; FPGA_I2C_SDAT                                                                                   ; No valid clock domain found  ;
; HPS_ENET_MDIO                                                                                   ; No valid clock domain found  ;
; HPS_SD_CMD                                                                                      ; No valid clock domain found  ;
; HPS_SD_DATA[0]                                                                                  ; No valid clock domain found  ;
; HPS_SD_DATA[1]                                                                                  ; No valid clock domain found  ;
; HPS_SD_DATA[2]                                                                                  ; No valid clock domain found  ;
; HPS_SD_DATA[3]                                                                                  ; No valid clock domain found  ;
; HPS_USB_DATA[0]                                                                                 ; No valid clock domain found  ;
; HPS_USB_DATA[1]                                                                                 ; No valid clock domain found  ;
; HPS_USB_DATA[2]                                                                                 ; No valid clock domain found  ;
; HPS_USB_DATA[3]                                                                                 ; No valid clock domain found  ;
; HPS_USB_DATA[4]                                                                                 ; No valid clock domain found  ;
; HPS_USB_DATA[5]                                                                                 ; No valid clock domain found  ;
; HPS_USB_DATA[6]                                                                                 ; No valid clock domain found  ;
; HPS_USB_DATA[7]                                                                                 ; No valid clock domain found  ;
; GPIO_0[0]                                                                                       ; No valid clock domain found  ;
; GPIO_0[1]                                                                                       ; No valid clock domain found  ;
; GPIO_0[2]                                                                                       ; No valid clock domain found  ;
; GPIO_0[3]                                                                                       ; No valid clock domain found  ;
; GPIO_0[4]                                                                                       ; No valid clock domain found  ;
; GPIO_0[5]                                                                                       ; No valid clock domain found  ;
; GPIO_0[6]                                                                                       ; No valid clock domain found  ;
; GPIO_0[7]                                                                                       ; No valid clock domain found  ;
; GPIO_0[8]                                                                                       ; No valid clock domain found  ;
; GPIO_0[9]                                                                                       ; No valid clock domain found  ;
; GPIO_0[10]                                                                                      ; No valid clock domain found  ;
; GPIO_0[11]                                                                                      ; No valid clock domain found  ;
; GPIO_0[12]                                                                                      ; No valid clock domain found  ;
; GPIO_0[13]                                                                                      ; No valid clock domain found  ;
; GPIO_0[14]                                                                                      ; No valid clock domain found  ;
; GPIO_0[15]                                                                                      ; No valid clock domain found  ;
; GPIO_0[16]                                                                                      ; No valid clock domain found  ;
; GPIO_0[17]                                                                                      ; No valid clock domain found  ;
; GPIO_0[18]                                                                                      ; No valid clock domain found  ;
; GPIO_0[19]                                                                                      ; No valid clock domain found  ;
; GPIO_0[20]                                                                                      ; No valid clock domain found  ;
; GPIO_0[21]                                                                                      ; No valid clock domain found  ;
; GPIO_0[22]                                                                                      ; No valid clock domain found  ;
; GPIO_0[23]                                                                                      ; No valid clock domain found  ;
; GPIO_0[24]                                                                                      ; No valid clock domain found  ;
; GPIO_0[25]                                                                                      ; No valid clock domain found  ;
; GPIO_0[26]                                                                                      ; No valid clock domain found  ;
; GPIO_0[27]                                                                                      ; No valid clock domain found  ;
; GPIO_0[28]                                                                                      ; No valid clock domain found  ;
; GPIO_0[29]                                                                                      ; No valid clock domain found  ;
; GPIO_0[30]                                                                                      ; No valid clock domain found  ;
; GPIO_0[31]                                                                                      ; No valid clock domain found  ;
; GPIO_0[32]                                                                                      ; No valid clock domain found  ;
; GPIO_0[33]                                                                                      ; No valid clock domain found  ;
; GPIO_0[34]                                                                                      ; No valid clock domain found  ;
; GPIO_0[35]                                                                                      ; No valid clock domain found  ;
; GPIO_1[0]                                                                                       ; No valid clock domain found  ;
; GPIO_1[1]                                                                                       ; No valid clock domain found  ;
; GPIO_1[2]                                                                                       ; No valid clock domain found  ;
; GPIO_1[3]                                                                                       ; No valid clock domain found  ;
; GPIO_1[4]                                                                                       ; No valid clock domain found  ;
; GPIO_1[5]                                                                                       ; No valid clock domain found  ;
; GPIO_1[6]                                                                                       ; No valid clock domain found  ;
; GPIO_1[7]                                                                                       ; No valid clock domain found  ;
; GPIO_1[8]                                                                                       ; No valid clock domain found  ;
; GPIO_1[9]                                                                                       ; No valid clock domain found  ;
; GPIO_1[10]                                                                                      ; No valid clock domain found  ;
; GPIO_1[11]                                                                                      ; No valid clock domain found  ;
; GPIO_1[12]                                                                                      ; No valid clock domain found  ;
; GPIO_1[13]                                                                                      ; No valid clock domain found  ;
; GPIO_1[14]                                                                                      ; No valid clock domain found  ;
; GPIO_1[15]                                                                                      ; No valid clock domain found  ;
; GPIO_1[16]                                                                                      ; No valid clock domain found  ;
; GPIO_1[17]                                                                                      ; No valid clock domain found  ;
; GPIO_1[18]                                                                                      ; No valid clock domain found  ;
; GPIO_1[19]                                                                                      ; No valid clock domain found  ;
; GPIO_1[20]                                                                                      ; No valid clock domain found  ;
; GPIO_1[21]                                                                                      ; No valid clock domain found  ;
; GPIO_1[22]                                                                                      ; No valid clock domain found  ;
; GPIO_1[23]                                                                                      ; No valid clock domain found  ;
; GPIO_1[24]                                                                                      ; No valid clock domain found  ;
; GPIO_1[25]                                                                                      ; No valid clock domain found  ;
; GPIO_1[26]                                                                                      ; No valid clock domain found  ;
; GPIO_1[27]                                                                                      ; No valid clock domain found  ;
; GPIO_1[28]                                                                                      ; No valid clock domain found  ;
; GPIO_1[29]                                                                                      ; No valid clock domain found  ;
; GPIO_1[30]                                                                                      ; No valid clock domain found  ;
; GPIO_1[31]                                                                                      ; No valid clock domain found  ;
; GPIO_1[32]                                                                                      ; No valid clock domain found  ;
; GPIO_1[33]                                                                                      ; No valid clock domain found  ;
; GPIO_1[34]                                                                                      ; No valid clock domain found  ;
; GPIO_1[35]                                                                                      ; No valid clock domain found  ;
; PS2_CLK                                                                                         ; No valid clock domain found  ;
; PS2_CLK2                                                                                        ; No valid clock domain found  ;
; PS2_DAT                                                                                         ; No valid clock domain found  ;
; PS2_DAT2                                                                                        ; No valid clock domain found  ;
; HPS_CONV_USB_N                                                                                  ; No valid clock domain found  ;
; HPS_ENET_INT_N                                                                                  ; No valid clock domain found  ;
; HPS_FLASH_DATA[0]                                                                               ; No valid clock domain found  ;
; HPS_FLASH_DATA[1]                                                                               ; No valid clock domain found  ;
; HPS_FLASH_DATA[2]                                                                               ; No valid clock domain found  ;
; HPS_FLASH_DATA[3]                                                                               ; No valid clock domain found  ;
; HPS_GSENSOR_INT                                                                                 ; No valid clock domain found  ;
; HPS_I2C1_SCLK                                                                                   ; No valid clock domain found  ;
; HPS_I2C1_SDAT                                                                                   ; No valid clock domain found  ;
; HPS_I2C2_SCLK                                                                                   ; No valid clock domain found  ;
; HPS_I2C2_SDAT                                                                                   ; No valid clock domain found  ;
; HPS_I2C_CONTROL                                                                                 ; No valid clock domain found  ;
; HPS_KEY                                                                                         ; No valid clock domain found  ;
; HPS_LED                                                                                         ; No valid clock domain found  ;
; HPS_SPIM_SS                                                                                     ; No valid clock domain found  ;
; KEY[0]                                                                                          ; No valid clock domain found  ;
; HPS_ENET_RX_DATA[0]                                                                             ; No valid clock domain found  ;
; HPS_ENET_RX_DATA[1]                                                                             ; No valid clock domain found  ;
; HPS_ENET_RX_DATA[2]                                                                             ; No valid clock domain found  ;
; HPS_ENET_RX_CLK                                                                                 ; No valid clock domain found  ;
; HPS_ENET_RX_DV                                                                                  ; No valid clock domain found  ;
; HPS_UART_RX                                                                                     ; No valid clock domain found  ;
; HPS_USB_CLKOUT                                                                                  ; No valid clock domain found  ;
; HPS_USB_DIR                                                                                     ; No valid clock domain found  ;
; HPS_USB_NXT                                                                                     ; No valid clock domain found  ;
; HPS_DDR3_RZQ                                                                                    ; No valid clock domain found  ;
; SW[2]                                                                                           ; Multiple clock domains found ;
; SW[3]                                                                                           ; Multiple clock domains found ;
; SW[4]                                                                                           ; Multiple clock domains found ;
; SW[5]                                                                                           ; Multiple clock domains found ;
; SW[6]                                                                                           ; Multiple clock domains found ;
; SW[7]                                                                                           ; Multiple clock domains found ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 ; No valid clock domain found  ;
; KEY[0]~inputCLKENA0                                                                             ; No valid clock domain found  ;
+-------------------------------------------------------------------------------------------------+------------------------------+


+------------------------------------------------------------------------------+
; Operating Conditions Used                                                    ;
+--------------------------------------------------+---------------------------+
; Setting                                          ; Value                     ;
+--------------------------------------------------+---------------------------+
; Device power characteristics                     ; Typical                   ;
;                                                  ;                           ;
; Voltages                                         ;                           ;
;     VCC                                          ; 1.10 V                    ;
;     VCCA_FPLL                                    ; 2.50 V                    ;
;     VCCPGM                                       ; 1.80 V                    ;
;     VCCBAT                                       ; 1.20 V                    ;
;     VCCE_GXB                                     ; 1.10 V                    ;
;     VCCL_GXB                                     ; 1.10 V                    ;
;     VCCH_GXB                                     ; 2.50 V                    ;
;     VCCAUX                                       ; 2.50 V                    ;
;     VCC_HPS                                      ; 1.10 V                    ;
;     VCCRSTCLK_HPS                                ; 1.80 V                    ;
;     VCCPLL_HPS                                   ; 2.50 V                    ;
;     VCCAUX_SHARED                                ; 2.50 V                    ;
;     3.3-V LVTTL I/O Standard                     ; 3.3 V                     ;
;     SSTL-15 Class I I/O Standard                 ; 1.5 V                     ;
;     Differential 1.5-V SSTL Class I I/O Standard ; 1.5 V                     ;
;                                                  ;                           ;
; Auto computed junction temperature               ; 27.9 degrees Celsius      ;
;     Ambient temperature                          ; 25.0 degrees Celsius      ;
;     Junction-to-Case thermal resistance          ; 2.30 degrees Celsius/Watt ;
;     Case-to-Heat Sink thermal resistance         ; 0.10 degrees Celsius/Watt ;
;     Heat Sink-to-Ambient thermal resistance      ; 2.10 degrees Celsius/Watt ;
;                                                  ;                           ;
; Board model used                                 ; None                      ;
+--------------------------------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block                                                                                                           ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
; Block Name ; Block Type ; Total Thermal Power ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
(1) The "Thermal Power Dissipation by Block" Table has been hidden. To show this table, please select the "Write power dissipation by block to report file" option under "PowerPlay Power Analyzer Settings".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block Type                                                                                                                                                                                              ;
+---------------------------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; Block Type                            ; Total Thermal Power by Block Type ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ; Block Average Toggle Rate (millions of transitions / sec) ;
+---------------------------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; M10K block                            ; 17.20 mW                          ; 14.42 mW                    ; --                             ; 2.78 mW                       ;    1.344                                                  ;
; DSP block                             ; 0.84 mW                           ; 0.79 mW                     ; --                             ; 0.05 mW                       ;    0.426                                                  ;
; DLL                                   ; 10.48 mW                          ; 10.48 mW                    ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; Combinational cell                    ; 10.87 mW                          ; 5.06 mW                     ; --                             ; 5.81 mW                       ;    1.404                                                  ;
; Clock enable block                    ; 12.33 mW                          ; 0.00 mW                     ; --                             ; 12.33 mW                      ;   75.008                                                  ;
; Register cell                         ; 15.40 mW                          ; 8.32 mW                     ; --                             ; 7.08 mW                       ;    3.181                                                  ;
; Double data rate I/O input circuitry  ; 28.65 mW                          ; 28.65 mW                    ; --                             ; 0.00 mW                       ;  100.000                                                  ;
; Double data rate I/O output circuitry ; 5.66 mW                           ; 5.66 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; DQS pin delay chain                   ; 60.48 mW                          ; 60.48 mW                    ; --                             ; 0.00 mW                       ;  800.000                                                  ;
; HPS-to-FPGA interface                 ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; HPS-to-FPGA lightweight interface     ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; IR FIFO USERDES Block                 ; 25.60 mW                          ; 25.60 mW                    ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; I/O                                   ; 15.47 mW                          ; 1.58 mW                     ; 13.87 mW                       ; 0.02 mW                       ;   27.425                                                  ;
; PLL                                   ; 15.16 mW                          ; 15.16 mW                    ; --                             ; 0.00 mW                       ;   42.290                                                  ;
+---------------------------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
(1) The "Block Thermal Static Power" for all block types except Pins and the Voltage Regulator, if one exists, is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Hierarchy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                                                                             ; Total Thermal Power by Hierarchy (1) ; Block Thermal Dynamic Power (1) ; Block Thermal Static Power (1)(2) ; Routing Thermal Dynamic Power (1) ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |DE1_SoC_Default                                                                                       ; 218.15 mW (15.47 mW)                 ; 176.20 mW (1.58 mW)             ; 13.87 mW (13.87 mW)               ; 28.08 mW (0.02 mW)                ; |DE1_SoC_Default                                                                                                                                                                                                                                                                                                                                   ;
;     |hard_block:auto_generated_inst                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hard_block:auto_generated_inst                                                                                                                                                                                                                                                                                                    ;
;     |hps0:hps_block                                                                                    ; 141.88 mW (0.00 mW)                  ; 138.07 mW (0.00 mW)             ; --                                ; 3.81 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block                                                                                                                                                                                                                                                                                                                    ;
;         |hps0_bridge_0:bridge_0                                                                        ; 0.14 mW (0.14 mW)                    ; 0.09 mW (0.09 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_bridge_0:bridge_0                                                                                                                                                                                                                                                                                             ;
;         |hps0_hog_in:hog_in                                                                            ; 0.05 mW (0.05 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hog_in:hog_in                                                                                                                                                                                                                                                                                                 ;
;         |hps0_hog_in:hog_out                                                                           ; 0.45 mW (0.45 mW)                    ; 0.22 mW (0.22 mW)               ; --                                ; 0.23 mW (0.23 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hog_in:hog_out                                                                                                                                                                                                                                                                                                ;
;         |hps0_hps_0:hps_0                                                                              ; 130.88 mW (0.00 mW)                  ; 130.88 mW (0.00 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0                                                                                                                                                                                                                                                                                                   ;
;             |hps0_hps_0_fpga_interfaces:fpga_interfaces                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                        ;
;             |hps0_hps_0_hps_io:hps_io                                                                  ; 130.88 mW (0.00 mW)                  ; 130.88 mW (0.00 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                          ;
;                 |hps0_hps_0_hps_io_border:border                                                       ; 130.88 mW (0.00 mW)                  ; 130.88 mW (0.00 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ;
;                     |hps_sdram:hps_sdram_inst                                                          ; 130.88 mW (0.00 mW)                  ; 130.88 mW (0.00 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ;
;                         |altera_mem_if_hard_memory_controller_top_cyclonev:c0                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ;
;                         |altera_mem_if_dll_cyclonev:dll                                                ; 10.48 mW (10.48 mW)                  ; 10.48 mW (10.48 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ;
;                         |altera_mem_if_oct_cyclonev:oct                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ;
;                         |hps_sdram_p0:p0                                                               ; 120.40 mW (0.00 mW)                  ; 120.40 mW (0.00 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ;
;                             |hps_sdram_p0_acv_hard_memphy:umemphy                                      ; 120.40 mW (0.00 mW)                  ; 120.40 mW (0.00 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ;
;                                 |hps_sdram_p0_acv_ldc:memphy_ldc                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ;
;                                 |hps_sdram_p0_acv_hard_io_pads:uio_pads                                ; 120.40 mW (0.00 mW)                  ; 120.40 mW (0.00 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ;
;                                     |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                    ; 28.68 mW (0.00 mW)                   ; 28.68 mW (0.00 mW)              ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ;
;                                         |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst   ; 28.68 mW (28.68 mW)                  ; 28.68 mW (28.68 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ;
;                                     |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                    ; 28.68 mW (0.00 mW)                   ; 28.68 mW (0.00 mW)              ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ;
;                                         |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst   ; 28.68 mW (28.68 mW)                  ; 28.68 mW (28.68 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ;
;                                     |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                    ; 28.68 mW (0.00 mW)                   ; 28.68 mW (0.00 mW)              ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ;
;                                         |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst   ; 28.68 mW (28.68 mW)                  ; 28.68 mW (28.68 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ;
;                                     |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                    ; 28.68 mW (0.00 mW)                   ; 28.68 mW (0.00 mW)              ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ;
;                                         |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst   ; 28.68 mW (28.68 mW)                  ; 28.68 mW (28.68 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ;
;                                     |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                ; 5.66 mW (0.00 mW)                    ; 5.66 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ;
;                                         |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ;
;                                         |altddio_out:clock_gen[0].umem_ck_pad                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ;
;                                             |ddio_out_uqe:auto_generated                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
;                                         |hps_sdram_p0_generic_ddio:uaddress_pad                        ; 3.40 mW (3.40 mW)                    ; 3.40 mW (3.40 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ;
;                                         |hps_sdram_p0_generic_ddio:ubank_pad                           ; 0.68 mW (0.68 mW)                    ; 0.68 mW (0.68 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ;
;                                         |hps_sdram_p0_generic_ddio:ucmd_pad                            ; 1.36 mW (1.36 mW)                    ; 1.36 mW (1.36 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ;
;                                         |hps_sdram_p0_generic_ddio:ureset_n_pad                        ; 0.23 mW (0.23 mW)                    ; 0.23 mW (0.23 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ;
;                         |hps_sdram_pll:pll                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ;
;         |hps0_hog_in:input_pixel                                                                       ; 0.10 mW (0.10 mW)                    ; 0.06 mW (0.06 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hog_in:input_pixel                                                                                                                                                                                                                                                                                            ;
;         |hps0_mm_interconnect_0:mm_interconnect_0                                                      ; 2.23 mW (0.00 mW)                    ; 1.53 mW (0.00 mW)               ; --                                ; 0.70 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                           ;
;             |hps0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|hps0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                ;
;             |altera_merlin_slave_agent:bridge_0_avalon_slave_agent                                     ; 0.13 mW (0.00 mW)                    ; 0.10 mW (0.00 mW)               ; --                                ; 0.03 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge_0_avalon_slave_agent                                                                                                                                                                                                                     ;
;                 |altera_merlin_burst_uncompressor:uncompressor                                         ; 0.12 mW (0.12 mW)                    ; 0.09 mW (0.09 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                       ;
;             |altera_avalon_sc_fifo:bridge_0_avalon_slave_agent_rdata_fifo                              ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge_0_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                              ;
;             |altera_avalon_sc_fifo:bridge_0_avalon_slave_agent_rsp_fifo                                ; 0.58 mW (0.58 mW)                    ; 0.42 mW (0.42 mW)               ; --                                ; 0.17 mW (0.17 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bridge_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                ;
;             |altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter                           ; 1.12 mW (0.00 mW)                    ; 0.77 mW (0.00 mW)               ; --                                ; 0.35 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter                                                                                                                                                                                                           ;
;                 |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter       ; 1.12 mW (1.12 mW)                    ; 0.77 mW (0.77 mW)               ; --                                ; 0.35 mW (0.35 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                           ;
;                     |altera_merlin_address_alignment:align_address_to_size                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                     ;
;                     |altera_merlin_burst_adapter_min:the_min                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                   ;
;                         |altera_merlin_burst_adapter_subtractor:ab_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                     ;
;                         |altera_merlin_burst_adapter_subtractor:ac_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                     ;
;                         |altera_merlin_burst_adapter_subtractor:bc_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                     ;
;                         |altera_merlin_burst_adapter_subtractor:da_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                     ;
;                         |altera_merlin_burst_adapter_subtractor:db_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub                                     ;
;                         |altera_merlin_burst_adapter_subtractor:dc_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub                                     ;
;             |altera_merlin_slave_translator:bridge_0_avalon_slave_translator                           ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bridge_0_avalon_slave_translator                                                                                                                                                                                                           ;
;             |hps0_mm_interconnect_0_cmd_mux:cmd_mux                                                    ; 0.21 mW (0.17 mW)                    ; 0.12 mW (0.10 mW)               ; --                                ; 0.08 mW (0.07 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|hps0_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                    ;
;                 |altera_merlin_arbitrator:arb                                                          ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|hps0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ;
;             |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                    ; 0.13 mW (0.07 mW)                    ; 0.09 mW (0.04 mW)               ; --                                ; 0.04 mW (0.03 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                    ;
;                 |altera_merlin_address_alignment:align_address_to_size                                 ; 0.06 mW (0.06 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                              ;
;             |hps0_mm_interconnect_0_router:router                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|hps0_mm_interconnect_0_router:router                                                                                                                                                                                                                                      ;
;             |hps0_mm_interconnect_0_router:router_001                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|hps0_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                  ;
;             |hps0_mm_interconnect_0_router_002:router_002                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|hps0_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                              ;
;             |hps0_mm_interconnect_0_rsp_demux:rsp_demux                                                ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_0:mm_interconnect_0|hps0_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                ;
;         |hps0_mm_interconnect_1:mm_interconnect_1                                                      ; 7.96 mW (0.00 mW)                    ; 5.21 mW (0.00 mW)               ; --                                ; 2.75 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                           ;
;             |hps0_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                ;
;             |hps0_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                            ;
;             |hps0_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                            ;
;             |hps0_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                            ;
;             |hps0_mm_interconnect_1_cmd_demux:cmd_demux                                                ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                ;
;             |hps0_mm_interconnect_1_cmd_demux:cmd_demux_001                                            ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                            ;
;             |hps0_mm_interconnect_1_cmd_mux:cmd_mux                                                    ; 0.19 mW (0.16 mW)                    ; 0.11 mW (0.08 mW)               ; --                                ; 0.08 mW (0.08 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                    ;
;                 |altera_merlin_arbitrator:arb                                                          ; 0.03 mW (0.03 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ;
;             |hps0_mm_interconnect_1_cmd_mux:cmd_mux_001                                                ; 0.19 mW (0.16 mW)                    ; 0.13 mW (0.10 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                ;
;                 |altera_merlin_arbitrator:arb                                                          ; 0.03 mW (0.03 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ;
;             |hps0_mm_interconnect_1_cmd_mux:cmd_mux_002                                                ; 0.19 mW (0.15 mW)                    ; 0.13 mW (0.10 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                ;
;                 |altera_merlin_arbitrator:arb                                                          ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ;
;             |hps0_mm_interconnect_1_cmd_mux:cmd_mux_003                                                ; 0.19 mW (0.16 mW)                    ; 0.11 mW (0.08 mW)               ; --                                ; 0.09 mW (0.09 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                ;
;                 |altera_merlin_arbitrator:arb                                                          ; 0.03 mW (0.03 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ;
;             |altera_merlin_slave_agent:hog_in_s1_agent                                                 ; 0.22 mW (0.04 mW)                    ; 0.13 mW (0.02 mW)               ; --                                ; 0.08 mW (0.02 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hog_in_s1_agent                                                                                                                                                                                                                                 ;
;                 |altera_merlin_burst_uncompressor:uncompressor                                         ; 0.18 mW (0.18 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hog_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                   ;
;             |altera_avalon_sc_fifo:hog_in_s1_agent_rdata_fifo                                          ; 0.06 mW (0.06 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_in_s1_agent_rdata_fifo                                                                                                                                                                                                                          ;
;             |altera_avalon_sc_fifo:hog_in_s1_agent_rsp_fifo                                            ; 0.39 mW (0.39 mW)                    ; 0.26 mW (0.26 mW)               ; --                                ; 0.14 mW (0.14 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_in_s1_agent_rsp_fifo                                                                                                                                                                                                                            ;
;             |altera_merlin_burst_adapter:hog_in_s1_burst_adapter                                       ; 0.82 mW (0.00 mW)                    ; 0.53 mW (0.00 mW)               ; --                                ; 0.28 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter                                                                                                                                                                                                                       ;
;                 |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter       ; 0.82 mW (0.82 mW)                    ; 0.53 mW (0.53 mW)               ; --                                ; 0.28 mW (0.28 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                       ;
;                     |altera_merlin_address_alignment:align_address_to_size                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                 ;
;                     |altera_merlin_burst_adapter_min:the_min                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                               ;
;                         |altera_merlin_burst_adapter_subtractor:ab_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                                 ;
;                         |altera_merlin_burst_adapter_subtractor:ac_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                                 ;
;                         |altera_merlin_burst_adapter_subtractor:bc_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                                 ;
;                         |altera_merlin_burst_adapter_subtractor:da_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                 ;
;                         |altera_merlin_burst_adapter_subtractor:db_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub                                                 ;
;                         |altera_merlin_burst_adapter_subtractor:dc_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub                                                 ;
;             |altera_merlin_slave_translator:hog_in_s1_translator                                       ; 0.04 mW (0.04 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hog_in_s1_translator                                                                                                                                                                                                                       ;
;             |altera_merlin_slave_agent:hog_out_s1_agent                                                ; 0.16 mW (0.03 mW)                    ; 0.11 mW (0.02 mW)               ; --                                ; 0.05 mW (0.02 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hog_out_s1_agent                                                                                                                                                                                                                                ;
;                 |altera_merlin_burst_uncompressor:uncompressor                                         ; 0.13 mW (0.13 mW)                    ; 0.09 mW (0.09 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hog_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                  ;
;             |altera_avalon_sc_fifo:hog_out_s1_agent_rdata_fifo                                         ; 0.28 mW (0.28 mW)                    ; 0.24 mW (0.24 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_out_s1_agent_rdata_fifo                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:hog_out_s1_agent_rsp_fifo                                           ; 0.40 mW (0.40 mW)                    ; 0.29 mW (0.29 mW)               ; --                                ; 0.11 mW (0.11 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hog_out_s1_agent_rsp_fifo                                                                                                                                                                                                                           ;
;             |altera_merlin_burst_adapter:hog_out_s1_burst_adapter                                      ; 0.83 mW (0.00 mW)                    ; 0.50 mW (0.00 mW)               ; --                                ; 0.33 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter                                                                                                                                                                                                                      ;
;                 |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter       ; 0.83 mW (0.83 mW)                    ; 0.50 mW (0.50 mW)               ; --                                ; 0.33 mW (0.33 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                      ;
;                     |altera_merlin_address_alignment:align_address_to_size                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                ;
;                     |altera_merlin_burst_adapter_min:the_min                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                              ;
;                         |altera_merlin_burst_adapter_subtractor:ab_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                                ;
;                         |altera_merlin_burst_adapter_subtractor:ac_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                                ;
;                         |altera_merlin_burst_adapter_subtractor:bc_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                                ;
;                         |altera_merlin_burst_adapter_subtractor:da_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                ;
;                         |altera_merlin_burst_adapter_subtractor:db_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub                                                ;
;                         |altera_merlin_burst_adapter_subtractor:dc_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hog_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub                                                ;
;             |altera_merlin_slave_translator:hog_out_s1_translator                                      ; 0.16 mW (0.16 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.09 mW (0.09 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hog_out_s1_translator                                                                                                                                                                                                                      ;
;             |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                 ; 0.16 mW (0.06 mW)                    ; 0.10 mW (0.03 mW)               ; --                                ; 0.06 mW (0.02 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                 ;
;                 |altera_merlin_address_alignment:align_address_to_size                                 ; 0.10 mW (0.10 mW)                    ; 0.06 mW (0.06 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                           ;
;             |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                          ; 0.10 mW (0.10 mW)                    ; 0.09 mW (0.09 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                          ;
;             |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                          ; 0.09 mW (0.09 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                          ;
;             |altera_merlin_slave_agent:input_pixel_s1_agent                                            ; 0.17 mW (0.04 mW)                    ; 0.12 mW (0.02 mW)               ; --                                ; 0.05 mW (0.02 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:input_pixel_s1_agent                                                                                                                                                                                                                            ;
;                 |altera_merlin_burst_uncompressor:uncompressor                                         ; 0.13 mW (0.13 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:input_pixel_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                              ;
;             |altera_avalon_sc_fifo:input_pixel_s1_agent_rdata_fifo                                     ; 0.18 mW (0.18 mW)                    ; 0.15 mW (0.15 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:input_pixel_s1_agent_rdata_fifo                                                                                                                                                                                                                     ;
;             |altera_avalon_sc_fifo:input_pixel_s1_agent_rsp_fifo                                       ; 0.47 mW (0.47 mW)                    ; 0.30 mW (0.30 mW)               ; --                                ; 0.17 mW (0.17 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:input_pixel_s1_agent_rsp_fifo                                                                                                                                                                                                                       ;
;             |altera_merlin_burst_adapter:input_pixel_s1_burst_adapter                                  ; 0.84 mW (0.00 mW)                    ; 0.50 mW (0.00 mW)               ; --                                ; 0.34 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter                                                                                                                                                                                                                  ;
;                 |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter       ; 0.84 mW (0.84 mW)                    ; 0.50 mW (0.50 mW)               ; --                                ; 0.34 mW (0.34 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                  ;
;                     |altera_merlin_address_alignment:align_address_to_size                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                            ;
;                     |altera_merlin_burst_adapter_min:the_min                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                          ;
;                         |altera_merlin_burst_adapter_subtractor:ab_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                            ;
;                         |altera_merlin_burst_adapter_subtractor:ac_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                            ;
;                         |altera_merlin_burst_adapter_subtractor:bc_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                            ;
;                         |altera_merlin_burst_adapter_subtractor:da_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                            ;
;                         |altera_merlin_burst_adapter_subtractor:db_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub                                            ;
;                         |altera_merlin_burst_adapter_subtractor:dc_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:input_pixel_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub                                            ;
;             |altera_merlin_slave_translator:input_pixel_s1_translator                                  ; 0.12 mW (0.12 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:input_pixel_s1_translator                                                                                                                                                                                                                  ;
;             |hps0_mm_interconnect_1_router:router                                                      ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_router:router                                                                                                                                                                                                                                      ;
;             |hps0_mm_interconnect_1_router:router_001                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_router:router_001                                                                                                                                                                                                                                  ;
;             |hps0_mm_interconnect_1_router_002:router_002                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_router_002:router_002                                                                                                                                                                                                                              ;
;             |hps0_mm_interconnect_1_router_002:router_003                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_router_002:router_003                                                                                                                                                                                                                              ;
;             |hps0_mm_interconnect_1_router_002:router_004                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_router_002:router_004                                                                                                                                                                                                                              ;
;             |hps0_mm_interconnect_1_router_002:router_005                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_router_002:router_005                                                                                                                                                                                                                              ;
;             |hps0_mm_interconnect_1_rsp_demux:rsp_demux                                                ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                ;
;             |hps0_mm_interconnect_1_rsp_demux:rsp_demux_001                                            ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                                                                                            ;
;             |hps0_mm_interconnect_1_rsp_demux:rsp_demux_002                                            ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_rsp_demux:rsp_demux_002                                                                                                                                                                                                                            ;
;             |hps0_mm_interconnect_1_rsp_demux:rsp_demux_003                                            ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_rsp_demux:rsp_demux_003                                                                                                                                                                                                                            ;
;             |hps0_mm_interconnect_1_rsp_mux:rsp_mux                                                    ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                    ;
;                 |altera_merlin_arbitrator:arb                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ;
;             |hps0_mm_interconnect_1_rsp_mux:rsp_mux_001                                                ; 0.09 mW (0.09 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                ;
;                 |altera_merlin_arbitrator:arb                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|hps0_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ;
;             |altera_merlin_slave_agent:switch_out_s1_agent                                             ; 0.19 mW (0.04 mW)                    ; 0.12 mW (0.02 mW)               ; --                                ; 0.07 mW (0.02 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_out_s1_agent                                                                                                                                                                                                                             ;
;                 |altera_merlin_burst_uncompressor:uncompressor                                         ; 0.15 mW (0.15 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switch_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                               ;
;             |altera_avalon_sc_fifo:switch_out_s1_agent_rdata_fifo                                      ; 0.06 mW (0.06 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_out_s1_agent_rdata_fifo                                                                                                                                                                                                                      ;
;             |altera_avalon_sc_fifo:switch_out_s1_agent_rsp_fifo                                        ; 0.38 mW (0.38 mW)                    ; 0.27 mW (0.27 mW)               ; --                                ; 0.11 mW (0.11 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switch_out_s1_agent_rsp_fifo                                                                                                                                                                                                                        ;
;             |altera_merlin_burst_adapter:switch_out_s1_burst_adapter                                   ; 0.82 mW (0.00 mW)                    ; 0.56 mW (0.00 mW)               ; --                                ; 0.26 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter                                                                                                                                                                                                                   ;
;                 |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter       ; 0.82 mW (0.82 mW)                    ; 0.56 mW (0.56 mW)               ; --                                ; 0.26 mW (0.26 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                   ;
;                     |altera_merlin_address_alignment:align_address_to_size                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                             ;
;                     |altera_merlin_burst_adapter_min:the_min                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                           ;
;                         |altera_merlin_burst_adapter_subtractor:ab_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                             ;
;                         |altera_merlin_burst_adapter_subtractor:ac_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                             ;
;                         |altera_merlin_burst_adapter_subtractor:bc_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                             ;
;                         |altera_merlin_burst_adapter_subtractor:da_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                             ;
;                         |altera_merlin_burst_adapter_subtractor:db_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub                                             ;
;                         |altera_merlin_burst_adapter_subtractor:dc_sub                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switch_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub                                             ;
;             |altera_merlin_slave_translator:switch_out_s1_translator                                   ; 0.04 mW (0.04 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switch_out_s1_translator                                                                                                                                                                                                                   ;
;         |altera_reset_controller:rst_controller                                                        ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                             ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                              ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1                                                ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                  ;
;         |altera_reset_controller:rst_controller_001                                                    ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                         ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                          ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1                                                ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hps0:hps_block|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                              ;
;         |hps0_hog_in:switch_out                                                                        ; 0.05 mW (0.05 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hps0:hps_block|hps0_hog_in:switch_out                                                                                                                                                                                                                                                                                             ;
;     |u0                                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|u0                                                                                                                                                                                                                                                                                                                                ;
;         |hps_0                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|u0|hps_0                                                                                                                                                                                                                                                                                                                          ;
;             |hps_io                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|u0|hps_0|hps_io                                                                                                                                                                                                                                                                                                                   ;
;                 |border                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|u0|hps_0|hps_io|border                                                                                                                                                                                                                                                                                                            ;
;                     |hps_sdram_inst                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|u0|hps_0|hps_io|border|hps_sdram_inst                                                                                                                                                                                                                                                                                             ;
;                         |p0                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|u0|hps_0|hps_io|border|hps_sdram_inst|p0                                                                                                                                                                                                                                                                                          ;
;                             |umemphy                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy                                                                                                                                                                                                                                                                                  ;
;                                 |uio_pads                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads                                                                                                                                                                                                                                                                         ;
;                                 |uread_datapath                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath                                                                                                                                                                                                                                                                   ;
;                                 |ureset                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset                                                                                                                                                                                                                                                                           ;
;                         |pll0                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|u0|hps_0|hps_io|border|hps_sdram_inst|pll0                                                                                                                                                                                                                                                                                        ;
;     |PLL_IP:u_PLL_IP                                                                                   ; 27.50 mW (0.00 mW)                   ; 15.16 mW (0.00 mW)              ; --                                ; 12.33 mW (0.00 mW)                ; |DE1_SoC_Default|PLL_IP:u_PLL_IP                                                                                                                                                                                                                                                                                                                   ;
;         |PLL_IP_0002:pll_ip_inst                                                                       ; 27.50 mW (0.00 mW)                   ; 15.16 mW (0.00 mW)              ; --                                ; 12.33 mW (0.00 mW)                ; |DE1_SoC_Default|PLL_IP:u_PLL_IP|PLL_IP_0002:pll_ip_inst                                                                                                                                                                                                                                                                                           ;
;             |altera_pll:altera_pll_i                                                                   ; 27.50 mW (27.50 mW)                  ; 15.16 mW (15.16 mW)             ; --                                ; 12.33 mW (12.33 mW)               ; |DE1_SoC_Default|PLL_IP:u_PLL_IP|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                   ;
;     |hog_de1_wrapper:u_hog_de1_wrapper                                                                 ; 33.30 mW (0.00 mW)                   ; 21.39 mW (0.00 mW)              ; --                                ; 11.91 mW (0.00 mW)                ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper                                                                                                                                                                                                                                                                                                 ;
;         |async_fifo:HOG_SERIALIZER[0].u_async_fifo                                                     ; 1.12 mW (0.00 mW)                    ; 1.03 mW (0.00 mW)               ; --                                ; 0.09 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[0].u_async_fifo                                                                                                                                                                                                                                                       ;
;             |fifomem:fifomem                                                                           ; 0.99 mW (0.02 mW)                    ; 0.97 mW (0.01 mW)               ; --                                ; 0.03 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[0].u_async_fifo|fifomem:fifomem                                                                                                                                                                                                                                       ;
;                 |altsyncram:mem_rtl_0                                                                  ; 0.97 mW (0.00 mW)                    ; 0.95 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[0].u_async_fifo|fifomem:fifomem|altsyncram:mem_rtl_0                                                                                                                                                                                                                  ;
;                     |altsyncram_u2j1:auto_generated                                                    ; 0.97 mW (0.97 mW)                    ; 0.95 mW (0.95 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[0].u_async_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated                                                                                                                                                                                   ;
;             |rptr_empty:rptr_empty                                                                     ; 0.08 mW (0.08 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[0].u_async_fifo|rptr_empty:rptr_empty                                                                                                                                                                                                                                 ;
;             |sync_r2w:sync_r2w                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[0].u_async_fifo|sync_r2w:sync_r2w                                                                                                                                                                                                                                     ;
;             |sync_w2r:sync_w2r                                                                         ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[0].u_async_fifo|sync_w2r:sync_w2r                                                                                                                                                                                                                                     ;
;             |wptr_full:wptr_full                                                                       ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[0].u_async_fifo|wptr_full:wptr_full                                                                                                                                                                                                                                   ;
;         |window_serializer:HOG_SERIALIZER[0].u_window_serializer                                       ; 0.15 mW (0.15 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|window_serializer:HOG_SERIALIZER[0].u_window_serializer                                                                                                                                                                                                                                         ;
;         |async_fifo:HOG_SERIALIZER[1].u_async_fifo                                                     ; 1.10 mW (0.00 mW)                    ; 1.02 mW (0.00 mW)               ; --                                ; 0.08 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[1].u_async_fifo                                                                                                                                                                                                                                                       ;
;             |fifomem:fifomem                                                                           ; 0.98 mW (0.02 mW)                    ; 0.96 mW (0.01 mW)               ; --                                ; 0.02 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[1].u_async_fifo|fifomem:fifomem                                                                                                                                                                                                                                       ;
;                 |altsyncram:mem_rtl_0                                                                  ; 0.96 mW (0.00 mW)                    ; 0.95 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[1].u_async_fifo|fifomem:fifomem|altsyncram:mem_rtl_0                                                                                                                                                                                                                  ;
;                     |altsyncram_u2j1:auto_generated                                                    ; 0.96 mW (0.96 mW)                    ; 0.95 mW (0.95 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[1].u_async_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated                                                                                                                                                                                   ;
;             |rptr_empty:rptr_empty                                                                     ; 0.07 mW (0.07 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[1].u_async_fifo|rptr_empty:rptr_empty                                                                                                                                                                                                                                 ;
;             |sync_r2w:sync_r2w                                                                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[1].u_async_fifo|sync_r2w:sync_r2w                                                                                                                                                                                                                                     ;
;             |sync_w2r:sync_w2r                                                                         ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[1].u_async_fifo|sync_w2r:sync_w2r                                                                                                                                                                                                                                     ;
;             |wptr_full:wptr_full                                                                       ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[1].u_async_fifo|wptr_full:wptr_full                                                                                                                                                                                                                                   ;
;         |window_serializer:HOG_SERIALIZER[1].u_window_serializer                                       ; 0.14 mW (0.14 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|window_serializer:HOG_SERIALIZER[1].u_window_serializer                                                                                                                                                                                                                                         ;
;         |async_fifo:HOG_SERIALIZER[2].u_async_fifo                                                     ; 1.10 mW (0.00 mW)                    ; 1.02 mW (0.00 mW)               ; --                                ; 0.08 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[2].u_async_fifo                                                                                                                                                                                                                                                       ;
;             |fifomem:fifomem                                                                           ; 0.98 mW (0.01 mW)                    ; 0.96 mW (0.01 mW)               ; --                                ; 0.02 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[2].u_async_fifo|fifomem:fifomem                                                                                                                                                                                                                                       ;
;                 |altsyncram:mem_rtl_0                                                                  ; 0.96 mW (0.00 mW)                    ; 0.95 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[2].u_async_fifo|fifomem:fifomem|altsyncram:mem_rtl_0                                                                                                                                                                                                                  ;
;                     |altsyncram_u2j1:auto_generated                                                    ; 0.96 mW (0.96 mW)                    ; 0.95 mW (0.95 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[2].u_async_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated                                                                                                                                                                                   ;
;             |rptr_empty:rptr_empty                                                                     ; 0.08 mW (0.08 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[2].u_async_fifo|rptr_empty:rptr_empty                                                                                                                                                                                                                                 ;
;             |sync_r2w:sync_r2w                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[2].u_async_fifo|sync_r2w:sync_r2w                                                                                                                                                                                                                                     ;
;             |sync_w2r:sync_w2r                                                                         ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[2].u_async_fifo|sync_w2r:sync_w2r                                                                                                                                                                                                                                     ;
;             |wptr_full:wptr_full                                                                       ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[2].u_async_fifo|wptr_full:wptr_full                                                                                                                                                                                                                                   ;
;         |window_serializer:HOG_SERIALIZER[2].u_window_serializer                                       ; 0.12 mW (0.12 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|window_serializer:HOG_SERIALIZER[2].u_window_serializer                                                                                                                                                                                                                                         ;
;         |async_fifo:HOG_SERIALIZER[3].u_async_fifo                                                     ; 1.10 mW (0.00 mW)                    ; 1.02 mW (0.00 mW)               ; --                                ; 0.09 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[3].u_async_fifo                                                                                                                                                                                                                                                       ;
;             |fifomem:fifomem                                                                           ; 0.98 mW (0.01 mW)                    ; 0.96 mW (0.00 mW)               ; --                                ; 0.02 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[3].u_async_fifo|fifomem:fifomem                                                                                                                                                                                                                                       ;
;                 |altsyncram:mem_rtl_0                                                                  ; 0.97 mW (0.00 mW)                    ; 0.95 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[3].u_async_fifo|fifomem:fifomem|altsyncram:mem_rtl_0                                                                                                                                                                                                                  ;
;                     |altsyncram_u2j1:auto_generated                                                    ; 0.97 mW (0.97 mW)                    ; 0.95 mW (0.95 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[3].u_async_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated                                                                                                                                                                                   ;
;             |rptr_empty:rptr_empty                                                                     ; 0.08 mW (0.08 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[3].u_async_fifo|rptr_empty:rptr_empty                                                                                                                                                                                                                                 ;
;             |sync_r2w:sync_r2w                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[3].u_async_fifo|sync_r2w:sync_r2w                                                                                                                                                                                                                                     ;
;             |sync_w2r:sync_w2r                                                                         ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[3].u_async_fifo|sync_w2r:sync_w2r                                                                                                                                                                                                                                     ;
;             |wptr_full:wptr_full                                                                       ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[3].u_async_fifo|wptr_full:wptr_full                                                                                                                                                                                                                                   ;
;         |window_serializer:HOG_SERIALIZER[3].u_window_serializer                                       ; 0.14 mW (0.14 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|window_serializer:HOG_SERIALIZER[3].u_window_serializer                                                                                                                                                                                                                                         ;
;         |async_fifo:HOG_SERIALIZER[4].u_async_fifo                                                     ; 1.14 mW (0.00 mW)                    ; 1.04 mW (0.00 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[4].u_async_fifo                                                                                                                                                                                                                                                       ;
;             |fifomem:fifomem                                                                           ; 0.98 mW (0.02 mW)                    ; 0.96 mW (0.01 mW)               ; --                                ; 0.02 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[4].u_async_fifo|fifomem:fifomem                                                                                                                                                                                                                                       ;
;                 |altsyncram:mem_rtl_0                                                                  ; 0.97 mW (0.00 mW)                    ; 0.95 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[4].u_async_fifo|fifomem:fifomem|altsyncram:mem_rtl_0                                                                                                                                                                                                                  ;
;                     |altsyncram_u2j1:auto_generated                                                    ; 0.97 mW (0.97 mW)                    ; 0.95 mW (0.95 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[4].u_async_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated                                                                                                                                                                                   ;
;             |rptr_empty:rptr_empty                                                                     ; 0.08 mW (0.08 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[4].u_async_fifo|rptr_empty:rptr_empty                                                                                                                                                                                                                                 ;
;             |sync_r2w:sync_r2w                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[4].u_async_fifo|sync_r2w:sync_r2w                                                                                                                                                                                                                                     ;
;             |sync_w2r:sync_w2r                                                                         ; 0.06 mW (0.06 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[4].u_async_fifo|sync_w2r:sync_w2r                                                                                                                                                                                                                                     ;
;             |wptr_full:wptr_full                                                                       ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[4].u_async_fifo|wptr_full:wptr_full                                                                                                                                                                                                                                   ;
;         |window_serializer:HOG_SERIALIZER[4].u_window_serializer                                       ; 0.11 mW (0.11 mW)                    ; 0.08 mW (0.08 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|window_serializer:HOG_SERIALIZER[4].u_window_serializer                                                                                                                                                                                                                                         ;
;         |async_fifo:HOG_SERIALIZER[5].u_async_fifo                                                     ; 1.11 mW (0.00 mW)                    ; 1.02 mW (0.00 mW)               ; --                                ; 0.08 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[5].u_async_fifo                                                                                                                                                                                                                                                       ;
;             |fifomem:fifomem                                                                           ; 0.98 mW (0.02 mW)                    ; 0.96 mW (0.01 mW)               ; --                                ; 0.02 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[5].u_async_fifo|fifomem:fifomem                                                                                                                                                                                                                                       ;
;                 |altsyncram:mem_rtl_0                                                                  ; 0.96 mW (0.00 mW)                    ; 0.95 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[5].u_async_fifo|fifomem:fifomem|altsyncram:mem_rtl_0                                                                                                                                                                                                                  ;
;                     |altsyncram_u2j1:auto_generated                                                    ; 0.96 mW (0.96 mW)                    ; 0.95 mW (0.95 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[5].u_async_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated                                                                                                                                                                                   ;
;             |rptr_empty:rptr_empty                                                                     ; 0.08 mW (0.08 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[5].u_async_fifo|rptr_empty:rptr_empty                                                                                                                                                                                                                                 ;
;             |sync_r2w:sync_r2w                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[5].u_async_fifo|sync_r2w:sync_r2w                                                                                                                                                                                                                                     ;
;             |sync_w2r:sync_w2r                                                                         ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[5].u_async_fifo|sync_w2r:sync_w2r                                                                                                                                                                                                                                     ;
;             |wptr_full:wptr_full                                                                       ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[5].u_async_fifo|wptr_full:wptr_full                                                                                                                                                                                                                                   ;
;         |window_serializer:HOG_SERIALIZER[5].u_window_serializer                                       ; 0.13 mW (0.13 mW)                    ; 0.09 mW (0.09 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|window_serializer:HOG_SERIALIZER[5].u_window_serializer                                                                                                                                                                                                                                         ;
;         |async_fifo:HOG_SERIALIZER[6].u_async_fifo                                                     ; 1.14 mW (0.00 mW)                    ; 1.04 mW (0.00 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[6].u_async_fifo                                                                                                                                                                                                                                                       ;
;             |fifomem:fifomem                                                                           ; 0.99 mW (0.02 mW)                    ; 0.97 mW (0.01 mW)               ; --                                ; 0.02 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[6].u_async_fifo|fifomem:fifomem                                                                                                                                                                                                                                       ;
;                 |altsyncram:mem_rtl_0                                                                  ; 0.97 mW (0.00 mW)                    ; 0.95 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[6].u_async_fifo|fifomem:fifomem|altsyncram:mem_rtl_0                                                                                                                                                                                                                  ;
;                     |altsyncram_u2j1:auto_generated                                                    ; 0.97 mW (0.97 mW)                    ; 0.95 mW (0.95 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[6].u_async_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated                                                                                                                                                                                   ;
;             |rptr_empty:rptr_empty                                                                     ; 0.10 mW (0.10 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[6].u_async_fifo|rptr_empty:rptr_empty                                                                                                                                                                                                                                 ;
;             |sync_r2w:sync_r2w                                                                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[6].u_async_fifo|sync_r2w:sync_r2w                                                                                                                                                                                                                                     ;
;             |sync_w2r:sync_w2r                                                                         ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[6].u_async_fifo|sync_w2r:sync_w2r                                                                                                                                                                                                                                     ;
;             |wptr_full:wptr_full                                                                       ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|async_fifo:HOG_SERIALIZER[6].u_async_fifo|wptr_full:wptr_full                                                                                                                                                                                                                                   ;
;         |window_serializer:HOG_SERIALIZER[6].u_window_serializer                                       ; 0.14 mW (0.14 mW)                    ; 0.09 mW (0.09 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|window_serializer:HOG_SERIALIZER[6].u_window_serializer                                                                                                                                                                                                                                         ;
;         |top:hog_top                                                                                   ; 24.38 mW (0.00 mW)                   ; 13.51 mW (0.00 mW)              ; --                                ; 10.87 mW (0.00 mW)                ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top                                                                                                                                                                                                                                                                                     ;
;             |hog:HOG[0].u_hog                                                                          ; 3.17 mW (0.00 mW)                    ; 1.77 mW (0.00 mW)               ; --                                ; 1.41 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog                                                                                                                                                                                                                                                                    ;
;                 |binning:u_binning                                                                     ; 0.44 mW (0.00 mW)                    ; 0.27 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|binning:u_binning                                                                                                                                                                                                                                                  ;
;                     |lin_buff:image_line_buff                                                          ; 0.24 mW (0.00 mW)                    ; 0.14 mW (0.00 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff                                                                                                                                                                                                                         ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.05 mW (0.05 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                       ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                                    ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                               ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                                                ;
;                         |custom_fifo:first_line                                                        ; 0.07 mW (0.07 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line                                                                                                                                                                                                  ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                               ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                          ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                                                           ;
;                         |kernel:kernel_block                                                           ; 0.12 mW (0.00 mW)                    ; 0.09 mW (0.00 mW)               ; --                                ; 0.03 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block                                                                                                                                                                                                     ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                        ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.05 mW (0.05 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                        ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.05 mW (0.05 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                        ;
;                     |abs:u_abs                                                                         ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|abs:u_abs                                                                                                                                                                                                                                        ;
;                     |hog_gradient:u_hog_gradient                                                       ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|hog_gradient:u_hog_gradient                                                                                                                                                                                                                      ;
;                     |hog_magnitude:u_hog_magnitude                                                     ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|hog_magnitude:u_hog_magnitude                                                                                                                                                                                                                    ;
;                     |hog_orientation:u_hog_orientation                                                 ; 0.13 mW (0.13 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|binning:u_binning|hog_orientation:u_hog_orientation                                                                                                                                                                                                                ;
;                 |cell_histogram:u_cell_histogram                                                       ; 1.59 mW (0.00 mW)                    ; 0.87 mW (0.00 mW)               ; --                                ; 0.71 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram                                                                                                                                                                                                                                    ;
;                     |lin_buff:cell_buff                                                                ; 1.39 mW (0.00 mW)                    ; 0.78 mW (0.00 mW)               ; --                                ; 0.61 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff                                                                                                                                                                                                                 ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[1].line_buff                                             ; 0.05 mW (0.05 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[2].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[3].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[4].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[5].line_buff                                             ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:first_line                                                        ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line                                                                                                                                                                                          ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                       ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                  ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                                   ;
;                         |kernel:kernel_block                                                           ; 1.11 mW (0.00 mW)                    ; 0.69 mW (0.00 mW)               ; --                                ; 0.42 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block                                                                                                                                                                                             ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.09 mW (0.09 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.18 mW (0.18 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.17 mW (0.17 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                              ; 0.16 mW (0.16 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                              ; 0.16 mW (0.16 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                              ; 0.16 mW (0.16 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                              ; 0.14 mW (0.14 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                                ;
;                     |partial_histogram_add:histogram_adder                                             ; 0.10 mW (0.10 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|partial_histogram_add:histogram_adder                                                                                                                                                                                              ;
;                     |row_histogram:u_row_histogram                                                     ; 0.10 mW (0.10 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram                                                                                                                                                                                                      ;
;                 |detection_window:u_detection_window                                                   ; 0.60 mW (0.00 mW)                    ; 0.39 mW (0.00 mW)               ; --                                ; 0.21 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window                                                                                                                                                                                                                                ;
;                     |lin_buff:block_line_buffer                                                        ; 0.59 mW (0.00 mW)                    ; 0.39 mW (0.00 mW)               ; --                                ; 0.21 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer                                                                                                                                                                                                     ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.06 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[1].line_buff                                             ; 0.07 mW (0.04 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.03 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[2].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[3].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.03 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.03 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.03 mW (0.03 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[4].line_buff                                             ; 0.08 mW (0.04 mW)                    ; 0.05 mW (0.02 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[5].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:first_line                                                        ; 0.07 mW (0.04 mW)                    ; 0.05 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line                                                                                                                                                                              ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                           ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                      ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                                       ;
;                         |kernel:kernel_block                                                           ; 0.13 mW (0.00 mW)                    ; 0.08 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block                                                                                                                                                                                 ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.02 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                              ; 0.02 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                              ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_fuv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated                                                                         ;
;                                         |altsyncram_nfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated|altsyncram_nfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                    ;
;                 |norm_block:u_norm_block                                                               ; 0.55 mW (0.00 mW)                    ; 0.24 mW (0.00 mW)               ; --                                ; 0.31 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block                                                                                                                                                                                                                                            ;
;                     |lin_buff:cell_line_buffer                                                         ; 0.22 mW (0.00 mW)                    ; 0.12 mW (0.00 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer                                                                                                                                                                                                                  ;
;                         |custom_fifo:first_line                                                        ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line                                                                                                                                                                                           ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                        ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                   ;
;                                     |altsyncram_a6q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated                                                                                                                    ;
;                         |kernel:kernel_block                                                           ; 0.18 mW (0.00 mW)                    ; 0.10 mW (0.00 mW)               ; --                                ; 0.07 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block                                                                                                                                                                                              ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.09 mW (0.09 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                 ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.09 mW (0.09 mW)                    ; 0.07 mW (0.07 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                 ;
;                     |normalization:u_normalization                                                     ; 0.33 mW (0.33 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.21 mW (0.21 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[0].u_hog|norm_block:u_norm_block|normalization:u_normalization                                                                                                                                                                                                              ;
;             |hog:HOG[1].u_hog                                                                          ; 3.27 mW (0.00 mW)                    ; 1.79 mW (0.00 mW)               ; --                                ; 1.49 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog                                                                                                                                                                                                                                                                    ;
;                 |binning:u_binning                                                                     ; 0.45 mW (0.00 mW)                    ; 0.26 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|binning:u_binning                                                                                                                                                                                                                                                  ;
;                     |lin_buff:image_line_buff                                                          ; 0.24 mW (0.00 mW)                    ; 0.14 mW (0.00 mW)               ; --                                ; 0.11 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff                                                                                                                                                                                                                         ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.06 mW (0.06 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                       ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                                    ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                               ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                                                ;
;                         |custom_fifo:first_line                                                        ; 0.07 mW (0.07 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line                                                                                                                                                                                                  ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                               ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                          ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                                                           ;
;                         |kernel:kernel_block                                                           ; 0.12 mW (0.00 mW)                    ; 0.09 mW (0.00 mW)               ; --                                ; 0.03 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block                                                                                                                                                                                                     ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                        ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.05 mW (0.05 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                        ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.05 mW (0.05 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                        ;
;                     |abs:u_abs                                                                         ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|abs:u_abs                                                                                                                                                                                                                                        ;
;                     |hog_gradient:u_hog_gradient                                                       ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|hog_gradient:u_hog_gradient                                                                                                                                                                                                                      ;
;                     |hog_magnitude:u_hog_magnitude                                                     ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|hog_magnitude:u_hog_magnitude                                                                                                                                                                                                                    ;
;                     |hog_orientation:u_hog_orientation                                                 ; 0.13 mW (0.13 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|binning:u_binning|hog_orientation:u_hog_orientation                                                                                                                                                                                                                ;
;                 |cell_histogram:u_cell_histogram                                                       ; 1.63 mW (0.00 mW)                    ; 0.88 mW (0.00 mW)               ; --                                ; 0.75 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram                                                                                                                                                                                                                                    ;
;                     |lin_buff:cell_buff                                                                ; 1.40 mW (0.00 mW)                    ; 0.79 mW (0.00 mW)               ; --                                ; 0.61 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff                                                                                                                                                                                                                 ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.05 mW (0.05 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[1].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[2].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[3].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[4].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[5].line_buff                                             ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:first_line                                                        ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line                                                                                                                                                                                          ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                       ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                  ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                                   ;
;                         |kernel:kernel_block                                                           ; 1.13 mW (0.00 mW)                    ; 0.69 mW (0.00 mW)               ; --                                ; 0.43 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block                                                                                                                                                                                             ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.09 mW (0.09 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.18 mW (0.18 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.18 mW (0.18 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                              ; 0.16 mW (0.16 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                              ; 0.17 mW (0.17 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                              ; 0.17 mW (0.17 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                              ; 0.14 mW (0.14 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                              ; 0.05 mW (0.05 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                                ;
;                     |partial_histogram_add:histogram_adder                                             ; 0.11 mW (0.11 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|partial_histogram_add:histogram_adder                                                                                                                                                                                              ;
;                     |row_histogram:u_row_histogram                                                     ; 0.12 mW (0.12 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram                                                                                                                                                                                                      ;
;                 |detection_window:u_detection_window                                                   ; 0.59 mW (0.00 mW)                    ; 0.39 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window                                                                                                                                                                                                                                ;
;                     |lin_buff:block_line_buffer                                                        ; 0.59 mW (0.00 mW)                    ; 0.39 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer                                                                                                                                                                                                     ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.03 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[1].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[2].line_buff                                             ; 0.07 mW (0.04 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.03 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[3].line_buff                                             ; 0.06 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.03 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.03 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.03 mW (0.03 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[4].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.03 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.03 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.03 mW (0.03 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[5].line_buff                                             ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:first_line                                                        ; 0.07 mW (0.04 mW)                    ; 0.05 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line                                                                                                                                                                              ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                           ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                      ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                                       ;
;                         |kernel:kernel_block                                                           ; 0.14 mW (0.00 mW)                    ; 0.09 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block                                                                                                                                                                                 ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.02 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.02 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.02 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                              ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_fuv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated                                                                         ;
;                                         |altsyncram_nfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated|altsyncram_nfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                    ;
;                 |norm_block:u_norm_block                                                               ; 0.61 mW (0.00 mW)                    ; 0.26 mW (0.00 mW)               ; --                                ; 0.35 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block                                                                                                                                                                                                                                            ;
;                     |lin_buff:cell_line_buffer                                                         ; 0.22 mW (0.00 mW)                    ; 0.12 mW (0.00 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer                                                                                                                                                                                                                  ;
;                         |custom_fifo:first_line                                                        ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line                                                                                                                                                                                           ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                        ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                   ;
;                                     |altsyncram_a6q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated                                                                                                                    ;
;                         |kernel:kernel_block                                                           ; 0.18 mW (0.00 mW)                    ; 0.11 mW (0.00 mW)               ; --                                ; 0.07 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block                                                                                                                                                                                              ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.09 mW (0.09 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                 ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.09 mW (0.09 mW)                    ; 0.07 mW (0.07 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                 ;
;                     |normalization:u_normalization                                                     ; 0.39 mW (0.39 mW)                    ; 0.14 mW (0.14 mW)               ; --                                ; 0.26 mW (0.26 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[1].u_hog|norm_block:u_norm_block|normalization:u_normalization                                                                                                                                                                                                              ;
;             |hog:HOG[2].u_hog                                                                          ; 3.29 mW (0.00 mW)                    ; 1.81 mW (0.00 mW)               ; --                                ; 1.48 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog                                                                                                                                                                                                                                                                    ;
;                 |binning:u_binning                                                                     ; 0.43 mW (0.00 mW)                    ; 0.26 mW (0.00 mW)               ; --                                ; 0.17 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|binning:u_binning                                                                                                                                                                                                                                                  ;
;                     |lin_buff:image_line_buff                                                          ; 0.23 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff                                                                                                                                                                                                                         ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.05 mW (0.05 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                       ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                                    ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                               ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                                                ;
;                         |custom_fifo:first_line                                                        ; 0.06 mW (0.06 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line                                                                                                                                                                                                  ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                               ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                          ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                                                           ;
;                         |kernel:kernel_block                                                           ; 0.11 mW (0.00 mW)                    ; 0.09 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block                                                                                                                                                                                                     ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                        ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.05 mW (0.05 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                        ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                        ;
;                     |abs:u_abs                                                                         ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|abs:u_abs                                                                                                                                                                                                                                        ;
;                     |hog_gradient:u_hog_gradient                                                       ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|hog_gradient:u_hog_gradient                                                                                                                                                                                                                      ;
;                     |hog_magnitude:u_hog_magnitude                                                     ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|hog_magnitude:u_hog_magnitude                                                                                                                                                                                                                    ;
;                     |hog_orientation:u_hog_orientation                                                 ; 0.13 mW (0.13 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|binning:u_binning|hog_orientation:u_hog_orientation                                                                                                                                                                                                                ;
;                 |cell_histogram:u_cell_histogram                                                       ; 1.62 mW (0.00 mW)                    ; 0.87 mW (0.00 mW)               ; --                                ; 0.75 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram                                                                                                                                                                                                                                    ;
;                     |lin_buff:cell_buff                                                                ; 1.41 mW (0.00 mW)                    ; 0.78 mW (0.00 mW)               ; --                                ; 0.63 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff                                                                                                                                                                                                                 ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[1].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[2].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[3].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[4].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[5].line_buff                                             ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:first_line                                                        ; 0.05 mW (0.05 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line                                                                                                                                                                                          ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                       ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                  ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                                   ;
;                         |kernel:kernel_block                                                           ; 1.12 mW (0.00 mW)                    ; 0.69 mW (0.00 mW)               ; --                                ; 0.43 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block                                                                                                                                                                                             ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.09 mW (0.09 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.18 mW (0.18 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.16 mW (0.16 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                              ; 0.16 mW (0.16 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                              ; 0.17 mW (0.17 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                              ; 0.17 mW (0.17 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                              ; 0.15 mW (0.15 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                              ; 0.05 mW (0.05 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                                ;
;                     |partial_histogram_add:histogram_adder                                             ; 0.10 mW (0.10 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|partial_histogram_add:histogram_adder                                                                                                                                                                                              ;
;                     |row_histogram:u_row_histogram                                                     ; 0.10 mW (0.10 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram                                                                                                                                                                                                      ;
;                 |detection_window:u_detection_window                                                   ; 0.58 mW (0.00 mW)                    ; 0.38 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window                                                                                                                                                                                                                                ;
;                     |lin_buff:block_line_buffer                                                        ; 0.57 mW (0.00 mW)                    ; 0.38 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer                                                                                                                                                                                                     ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[1].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[2].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[3].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.03 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.03 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.03 mW (0.03 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[4].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[5].line_buff                                             ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:first_line                                                        ; 0.07 mW (0.04 mW)                    ; 0.05 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line                                                                                                                                                                              ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                           ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                      ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                                       ;
;                         |kernel:kernel_block                                                           ; 0.13 mW (0.00 mW)                    ; 0.08 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block                                                                                                                                                                                 ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.02 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                              ; 0.02 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                              ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_fuv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated                                                                         ;
;                                         |altsyncram_nfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated|altsyncram_nfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                              ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                    ;
;                 |norm_block:u_norm_block                                                               ; 0.67 mW (0.00 mW)                    ; 0.29 mW (0.00 mW)               ; --                                ; 0.38 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block                                                                                                                                                                                                                                            ;
;                     |lin_buff:cell_line_buffer                                                         ; 0.23 mW (0.00 mW)                    ; 0.12 mW (0.00 mW)               ; --                                ; 0.11 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer                                                                                                                                                                                                                  ;
;                         |custom_fifo:first_line                                                        ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line                                                                                                                                                                                           ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                        ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                   ;
;                                     |altsyncram_a6q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated                                                                                                                    ;
;                         |kernel:kernel_block                                                           ; 0.19 mW (0.00 mW)                    ; 0.11 mW (0.00 mW)               ; --                                ; 0.09 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block                                                                                                                                                                                              ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.10 mW (0.10 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                 ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.09 mW (0.09 mW)                    ; 0.07 mW (0.07 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                 ;
;                     |normalization:u_normalization                                                     ; 0.44 mW (0.44 mW)                    ; 0.17 mW (0.17 mW)               ; --                                ; 0.27 mW (0.27 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[2].u_hog|norm_block:u_norm_block|normalization:u_normalization                                                                                                                                                                                                              ;
;             |hog:HOG[3].u_hog                                                                          ; 3.31 mW (0.00 mW)                    ; 1.81 mW (0.00 mW)               ; --                                ; 1.50 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog                                                                                                                                                                                                                                                                    ;
;                 |binning:u_binning                                                                     ; 0.44 mW (0.00 mW)                    ; 0.26 mW (0.00 mW)               ; --                                ; 0.18 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|binning:u_binning                                                                                                                                                                                                                                                  ;
;                     |lin_buff:image_line_buff                                                          ; 0.23 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff                                                                                                                                                                                                                         ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.06 mW (0.06 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                       ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                                    ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                               ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                                                ;
;                         |custom_fifo:first_line                                                        ; 0.07 mW (0.07 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line                                                                                                                                                                                                  ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                               ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                          ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                                                           ;
;                         |kernel:kernel_block                                                           ; 0.11 mW (0.00 mW)                    ; 0.09 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block                                                                                                                                                                                                     ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                        ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.05 mW (0.05 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                        ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                        ;
;                     |abs:u_abs                                                                         ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|abs:u_abs                                                                                                                                                                                                                                        ;
;                     |hog_gradient:u_hog_gradient                                                       ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|hog_gradient:u_hog_gradient                                                                                                                                                                                                                      ;
;                     |hog_magnitude:u_hog_magnitude                                                     ; 0.05 mW (0.05 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|hog_magnitude:u_hog_magnitude                                                                                                                                                                                                                    ;
;                     |hog_orientation:u_hog_orientation                                                 ; 0.14 mW (0.14 mW)                    ; 0.13 mW (0.13 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|binning:u_binning|hog_orientation:u_hog_orientation                                                                                                                                                                                                                ;
;                 |cell_histogram:u_cell_histogram                                                       ; 1.59 mW (0.00 mW)                    ; 0.88 mW (0.00 mW)               ; --                                ; 0.72 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram                                                                                                                                                                                                                                    ;
;                     |lin_buff:cell_buff                                                                ; 1.39 mW (0.00 mW)                    ; 0.79 mW (0.00 mW)               ; --                                ; 0.61 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff                                                                                                                                                                                                                 ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[1].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[2].line_buff                                             ; 0.05 mW (0.05 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[3].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[4].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[5].line_buff                                             ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:first_line                                                        ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line                                                                                                                                                                                          ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                       ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                  ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                                   ;
;                         |kernel:kernel_block                                                           ; 1.12 mW (0.00 mW)                    ; 0.69 mW (0.00 mW)               ; --                                ; 0.43 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block                                                                                                                                                                                             ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.09 mW (0.09 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.18 mW (0.18 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.17 mW (0.17 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                              ; 0.17 mW (0.17 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                              ; 0.17 mW (0.17 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                              ; 0.16 mW (0.16 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                              ; 0.14 mW (0.14 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                                ;
;                     |partial_histogram_add:histogram_adder                                             ; 0.10 mW (0.10 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|partial_histogram_add:histogram_adder                                                                                                                                                                                              ;
;                     |row_histogram:u_row_histogram                                                     ; 0.11 mW (0.11 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram                                                                                                                                                                                                      ;
;                 |detection_window:u_detection_window                                                   ; 0.58 mW (0.00 mW)                    ; 0.38 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window                                                                                                                                                                                                                                ;
;                     |lin_buff:block_line_buffer                                                        ; 0.58 mW (0.00 mW)                    ; 0.38 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer                                                                                                                                                                                                     ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[1].line_buff                                             ; 0.07 mW (0.04 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[2].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[3].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[4].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[5].line_buff                                             ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:first_line                                                        ; 0.07 mW (0.04 mW)                    ; 0.05 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line                                                                                                                                                                              ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                           ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                      ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                                       ;
;                         |kernel:kernel_block                                                           ; 0.13 mW (0.00 mW)                    ; 0.08 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block                                                                                                                                                                                 ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                              ; 0.02 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                              ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_fuv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated                                                                         ;
;                                         |altsyncram_nfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated|altsyncram_nfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                              ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                    ;
;                 |norm_block:u_norm_block                                                               ; 0.69 mW (0.00 mW)                    ; 0.29 mW (0.00 mW)               ; --                                ; 0.40 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block                                                                                                                                                                                                                                            ;
;                     |lin_buff:cell_line_buffer                                                         ; 0.22 mW (0.00 mW)                    ; 0.12 mW (0.00 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer                                                                                                                                                                                                                  ;
;                         |custom_fifo:first_line                                                        ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line                                                                                                                                                                                           ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                        ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                   ;
;                                     |altsyncram_a6q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated                                                                                                                    ;
;                         |kernel:kernel_block                                                           ; 0.18 mW (0.00 mW)                    ; 0.11 mW (0.00 mW)               ; --                                ; 0.08 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block                                                                                                                                                                                              ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.09 mW (0.09 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                 ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.09 mW (0.09 mW)                    ; 0.07 mW (0.07 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                 ;
;                     |normalization:u_normalization                                                     ; 0.47 mW (0.47 mW)                    ; 0.17 mW (0.17 mW)               ; --                                ; 0.30 mW (0.30 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[3].u_hog|norm_block:u_norm_block|normalization:u_normalization                                                                                                                                                                                                              ;
;             |hog:HOG[4].u_hog                                                                          ; 3.17 mW (0.00 mW)                    ; 1.78 mW (0.00 mW)               ; --                                ; 1.38 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog                                                                                                                                                                                                                                                                    ;
;                 |binning:u_binning                                                                     ; 0.46 mW (0.00 mW)                    ; 0.27 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|binning:u_binning                                                                                                                                                                                                                                                  ;
;                     |lin_buff:image_line_buff                                                          ; 0.24 mW (0.00 mW)                    ; 0.14 mW (0.00 mW)               ; --                                ; 0.11 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff                                                                                                                                                                                                                         ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.05 mW (0.05 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                       ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                                    ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                               ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                                                ;
;                         |custom_fifo:first_line                                                        ; 0.07 mW (0.07 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line                                                                                                                                                                                                  ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                               ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                          ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                                                           ;
;                         |kernel:kernel_block                                                           ; 0.12 mW (0.00 mW)                    ; 0.09 mW (0.00 mW)               ; --                                ; 0.03 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block                                                                                                                                                                                                     ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                        ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.05 mW (0.05 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                        ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                        ;
;                     |abs:u_abs                                                                         ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|abs:u_abs                                                                                                                                                                                                                                        ;
;                     |hog_gradient:u_hog_gradient                                                       ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|hog_gradient:u_hog_gradient                                                                                                                                                                                                                      ;
;                     |hog_magnitude:u_hog_magnitude                                                     ; 0.05 mW (0.05 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|hog_magnitude:u_hog_magnitude                                                                                                                                                                                                                    ;
;                     |hog_orientation:u_hog_orientation                                                 ; 0.14 mW (0.14 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|binning:u_binning|hog_orientation:u_hog_orientation                                                                                                                                                                                                                ;
;                 |cell_histogram:u_cell_histogram                                                       ; 1.57 mW (0.00 mW)                    ; 0.87 mW (0.00 mW)               ; --                                ; 0.69 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram                                                                                                                                                                                                                                    ;
;                     |lin_buff:cell_buff                                                                ; 1.36 mW (0.00 mW)                    ; 0.78 mW (0.00 mW)               ; --                                ; 0.58 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff                                                                                                                                                                                                                 ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[1].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[2].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[3].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[4].line_buff                                             ; 0.05 mW (0.05 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[5].line_buff                                             ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:first_line                                                        ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line                                                                                                                                                                                          ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                       ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                  ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                                   ;
;                         |kernel:kernel_block                                                           ; 1.09 mW (0.00 mW)                    ; 0.69 mW (0.00 mW)               ; --                                ; 0.40 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block                                                                                                                                                                                             ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.08 mW (0.08 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.18 mW (0.18 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.16 mW (0.16 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                              ; 0.16 mW (0.16 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                              ; 0.16 mW (0.16 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                              ; 0.16 mW (0.16 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                              ; 0.14 mW (0.14 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                                ;
;                     |partial_histogram_add:histogram_adder                                             ; 0.10 mW (0.10 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|partial_histogram_add:histogram_adder                                                                                                                                                                                              ;
;                     |row_histogram:u_row_histogram                                                     ; 0.11 mW (0.11 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram                                                                                                                                                                                                      ;
;                 |detection_window:u_detection_window                                                   ; 0.59 mW (0.00 mW)                    ; 0.39 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window                                                                                                                                                                                                                                ;
;                     |lin_buff:block_line_buffer                                                        ; 0.58 mW (0.00 mW)                    ; 0.39 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer                                                                                                                                                                                                     ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[1].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[2].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[3].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[4].line_buff                                             ; 0.07 mW (0.04 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.03 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.03 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.03 mW (0.03 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[5].line_buff                                             ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:first_line                                                        ; 0.08 mW (0.04 mW)                    ; 0.05 mW (0.02 mW)               ; --                                ; 0.03 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line                                                                                                                                                                              ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                           ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                      ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                                       ;
;                         |kernel:kernel_block                                                           ; 0.13 mW (0.00 mW)                    ; 0.08 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block                                                                                                                                                                                 ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.02 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_fuv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated                                                                         ;
;                                         |altsyncram_nfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated|altsyncram_nfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                    ;
;                 |norm_block:u_norm_block                                                               ; 0.55 mW (0.00 mW)                    ; 0.25 mW (0.00 mW)               ; --                                ; 0.30 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block                                                                                                                                                                                                                                            ;
;                     |lin_buff:cell_line_buffer                                                         ; 0.22 mW (0.00 mW)                    ; 0.12 mW (0.00 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer                                                                                                                                                                                                                  ;
;                         |custom_fifo:first_line                                                        ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line                                                                                                                                                                                           ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                        ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                   ;
;                                     |altsyncram_a6q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated                                                                                                                    ;
;                         |kernel:kernel_block                                                           ; 0.19 mW (0.00 mW)                    ; 0.11 mW (0.00 mW)               ; --                                ; 0.08 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block                                                                                                                                                                                              ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.09 mW (0.09 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                 ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.09 mW (0.09 mW)                    ; 0.07 mW (0.07 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                 ;
;                     |normalization:u_normalization                                                     ; 0.34 mW (0.34 mW)                    ; 0.13 mW (0.13 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[4].u_hog|norm_block:u_norm_block|normalization:u_normalization                                                                                                                                                                                                              ;
;             |hog:HOG[5].u_hog                                                                          ; 3.22 mW (0.00 mW)                    ; 1.79 mW (0.00 mW)               ; --                                ; 1.43 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog                                                                                                                                                                                                                                                                    ;
;                 |binning:u_binning                                                                     ; 0.46 mW (0.00 mW)                    ; 0.26 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|binning:u_binning                                                                                                                                                                                                                                                  ;
;                     |lin_buff:image_line_buff                                                          ; 0.25 mW (0.00 mW)                    ; 0.14 mW (0.00 mW)               ; --                                ; 0.11 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff                                                                                                                                                                                                                         ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.06 mW (0.06 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                       ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                                    ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                               ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                                                ;
;                         |custom_fifo:first_line                                                        ; 0.07 mW (0.07 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line                                                                                                                                                                                                  ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                               ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                          ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                                                           ;
;                         |kernel:kernel_block                                                           ; 0.12 mW (0.00 mW)                    ; 0.09 mW (0.00 mW)               ; --                                ; 0.03 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block                                                                                                                                                                                                     ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                        ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.05 mW (0.05 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                        ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.05 mW (0.05 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                        ;
;                     |abs:u_abs                                                                         ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|abs:u_abs                                                                                                                                                                                                                                        ;
;                     |hog_gradient:u_hog_gradient                                                       ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|hog_gradient:u_hog_gradient                                                                                                                                                                                                                      ;
;                     |hog_magnitude:u_hog_magnitude                                                     ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|hog_magnitude:u_hog_magnitude                                                                                                                                                                                                                    ;
;                     |hog_orientation:u_hog_orientation                                                 ; 0.14 mW (0.14 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|binning:u_binning|hog_orientation:u_hog_orientation                                                                                                                                                                                                                ;
;                 |cell_histogram:u_cell_histogram                                                       ; 1.59 mW (0.00 mW)                    ; 0.88 mW (0.00 mW)               ; --                                ; 0.71 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram                                                                                                                                                                                                                                    ;
;                     |lin_buff:cell_buff                                                                ; 1.37 mW (0.00 mW)                    ; 0.78 mW (0.00 mW)               ; --                                ; 0.59 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff                                                                                                                                                                                                                 ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[1].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[2].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[3].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[4].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[5].line_buff                                             ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:first_line                                                        ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line                                                                                                                                                                                          ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                       ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                  ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                                   ;
;                         |kernel:kernel_block                                                           ; 1.09 mW (0.00 mW)                    ; 0.69 mW (0.00 mW)               ; --                                ; 0.39 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block                                                                                                                                                                                             ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.09 mW (0.09 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.17 mW (0.17 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.16 mW (0.16 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                              ; 0.16 mW (0.16 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                              ; 0.17 mW (0.17 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                              ; 0.15 mW (0.15 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                              ; 0.14 mW (0.14 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                              ; 0.05 mW (0.05 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                                ;
;                     |partial_histogram_add:histogram_adder                                             ; 0.10 mW (0.10 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|partial_histogram_add:histogram_adder                                                                                                                                                                                              ;
;                     |row_histogram:u_row_histogram                                                     ; 0.12 mW (0.12 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram                                                                                                                                                                                                      ;
;                 |detection_window:u_detection_window                                                   ; 0.59 mW (0.00 mW)                    ; 0.39 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window                                                                                                                                                                                                                                ;
;                     |lin_buff:block_line_buffer                                                        ; 0.59 mW (0.00 mW)                    ; 0.39 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer                                                                                                                                                                                                     ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.06 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[1].line_buff                                             ; 0.07 mW (0.04 mW)                    ; 0.05 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[2].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[3].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[4].line_buff                                             ; 0.07 mW (0.04 mW)                    ; 0.05 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[5].line_buff                                             ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:first_line                                                        ; 0.08 mW (0.04 mW)                    ; 0.05 mW (0.02 mW)               ; --                                ; 0.03 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line                                                                                                                                                                              ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                           ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                      ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                                       ;
;                         |kernel:kernel_block                                                           ; 0.13 mW (0.00 mW)                    ; 0.08 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block                                                                                                                                                                                 ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.02 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                              ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_fuv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated                                                                         ;
;                                         |altsyncram_nfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated|altsyncram_nfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                    ;
;                 |norm_block:u_norm_block                                                               ; 0.58 mW (0.00 mW)                    ; 0.26 mW (0.00 mW)               ; --                                ; 0.33 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block                                                                                                                                                                                                                                            ;
;                     |lin_buff:cell_line_buffer                                                         ; 0.22 mW (0.00 mW)                    ; 0.12 mW (0.00 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer                                                                                                                                                                                                                  ;
;                         |custom_fifo:first_line                                                        ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line                                                                                                                                                                                           ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                        ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                   ;
;                                     |altsyncram_a6q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated                                                                                                                    ;
;                         |kernel:kernel_block                                                           ; 0.19 mW (0.00 mW)                    ; 0.11 mW (0.00 mW)               ; --                                ; 0.08 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block                                                                                                                                                                                              ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.09 mW (0.09 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                 ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.09 mW (0.09 mW)                    ; 0.07 mW (0.07 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                 ;
;                     |normalization:u_normalization                                                     ; 0.36 mW (0.36 mW)                    ; 0.13 mW (0.13 mW)               ; --                                ; 0.23 mW (0.23 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[5].u_hog|norm_block:u_norm_block|normalization:u_normalization                                                                                                                                                                                                              ;
;             |hog:HOG[6].u_hog                                                                          ; 3.34 mW (0.00 mW)                    ; 1.83 mW (0.00 mW)               ; --                                ; 1.51 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog                                                                                                                                                                                                                                                                    ;
;                 |binning:u_binning                                                                     ; 0.47 mW (0.00 mW)                    ; 0.26 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|binning:u_binning                                                                                                                                                                                                                                                  ;
;                     |lin_buff:image_line_buff                                                          ; 0.25 mW (0.00 mW)                    ; 0.14 mW (0.00 mW)               ; --                                ; 0.11 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff                                                                                                                                                                                                                         ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.05 mW (0.05 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                                       ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                                    ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                               ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                                                ;
;                         |custom_fifo:first_line                                                        ; 0.07 mW (0.07 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line                                                                                                                                                                                                  ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                               ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                          ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                                                           ;
;                         |kernel:kernel_block                                                           ; 0.13 mW (0.00 mW)                    ; 0.09 mW (0.00 mW)               ; --                                ; 0.03 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block                                                                                                                                                                                                     ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                        ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.05 mW (0.05 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                        ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.05 mW (0.05 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|lin_buff:image_line_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                        ;
;                     |abs:u_abs                                                                         ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|abs:u_abs                                                                                                                                                                                                                                        ;
;                     |hog_gradient:u_hog_gradient                                                       ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|hog_gradient:u_hog_gradient                                                                                                                                                                                                                      ;
;                     |hog_magnitude:u_hog_magnitude                                                     ; 0.05 mW (0.05 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|hog_magnitude:u_hog_magnitude                                                                                                                                                                                                                    ;
;                     |hog_orientation:u_hog_orientation                                                 ; 0.13 mW (0.13 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|binning:u_binning|hog_orientation:u_hog_orientation                                                                                                                                                                                                                ;
;                 |cell_histogram:u_cell_histogram                                                       ; 1.59 mW (0.00 mW)                    ; 0.88 mW (0.00 mW)               ; --                                ; 0.71 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram                                                                                                                                                                                                                                    ;
;                     |lin_buff:cell_buff                                                                ; 1.37 mW (0.00 mW)                    ; 0.78 mW (0.00 mW)               ; --                                ; 0.59 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff                                                                                                                                                                                                                 ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[1].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[2].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[3].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[4].line_buff                                             ; 0.05 mW (0.05 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:FIFO_BLK[5].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                               ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem                                                                                                                                                            ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                       ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                        ;
;                         |custom_fifo:first_line                                                        ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line                                                                                                                                                                                          ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                       ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                  ;
;                                     |altsyncram_46q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_46q1:auto_generated                                                                                                                   ;
;                         |kernel:kernel_block                                                           ; 1.08 mW (0.00 mW)                    ; 0.69 mW (0.00 mW)               ; --                                ; 0.38 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block                                                                                                                                                                                             ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.09 mW (0.09 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.18 mW (0.18 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.15 mW (0.15 mW)                    ; 0.11 mW (0.11 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                              ; 0.16 mW (0.16 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                              ; 0.17 mW (0.17 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                              ; 0.15 mW (0.15 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                              ; 0.13 mW (0.13 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                                ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|lin_buff:cell_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                                ;
;                     |partial_histogram_add:histogram_adder                                             ; 0.11 mW (0.11 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|partial_histogram_add:histogram_adder                                                                                                                                                                                              ;
;                     |row_histogram:u_row_histogram                                                     ; 0.11 mW (0.11 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|cell_histogram:u_cell_histogram|row_histogram:u_row_histogram                                                                                                                                                                                                      ;
;                 |detection_window:u_detection_window                                                   ; 0.58 mW (0.00 mW)                    ; 0.39 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window                                                                                                                                                                                                                                ;
;                     |lin_buff:block_line_buffer                                                        ; 0.58 mW (0.00 mW)                    ; 0.39 mW (0.00 mW)               ; --                                ; 0.19 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer                                                                                                                                                                                                     ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[1].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[1].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[2].line_buff                                             ; 0.07 mW (0.03 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[2].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[3].line_buff                                             ; 0.07 mW (0.04 mW)                    ; 0.05 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[3].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[4].line_buff                                             ; 0.06 mW (0.03 mW)                    ; 0.05 mW (0.02 mW)               ; --                                ; 0.02 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.03 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.03 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.03 mW (0.03 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[4].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:FIFO_BLK[5].line_buff                                             ; 0.04 mW (0.04 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff                                                                                                                                                                   ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem                                                                                                                                                ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                           ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:FIFO_BLK[5].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                            ;
;                         |custom_fifo:first_line                                                        ; 0.07 mW (0.04 mW)                    ; 0.05 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line                                                                                                                                                                              ;
;                             |true_dual_port:mem                                                        ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                           ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.04 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                      ;
;                                     |altsyncram_e0q1:auto_generated                                    ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_e0q1:auto_generated                                                                                                       ;
;                         |kernel:kernel_block                                                           ; 0.13 mW (0.00 mW)                    ; 0.08 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block                                                                                                                                                                                 ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[3].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[4].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                              ; 0.02 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_fuv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated                                                                         ;
;                                         |altsyncram_nfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated|altsyncram_nfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[5].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_fuv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg                                                                                                                                    ;
;                                 |altshift_taps:out_data_rtl_0                                          ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0                                                                                                       ;
;                                     |shift_taps_euv:auto_generated                                     ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated                                                                         ;
;                                         |altsyncram_lfc1:altsyncram4                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|altsyncram_lfc1:altsyncram4                                             ;
;                                         |cntr_phf:cntr1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_phf:cntr1                                                          ;
;                                         |cntr_d1h:cntr5                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[6].shiftreg|altshift_taps:out_data_rtl_0|shift_taps_euv:auto_generated|cntr_d1h:cntr5                                                          ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|detection_window:u_detection_window|lin_buff:block_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[7].shiftreg                                                                                                                                    ;
;                 |norm_block:u_norm_block                                                               ; 0.70 mW (0.00 mW)                    ; 0.30 mW (0.00 mW)               ; --                                ; 0.40 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block                                                                                                                                                                                                                                            ;
;                     |lin_buff:cell_line_buffer                                                         ; 0.22 mW (0.00 mW)                    ; 0.12 mW (0.00 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer                                                                                                                                                                                                                  ;
;                         |custom_fifo:first_line                                                        ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line                                                                                                                                                                                           ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem                                                                                                                                                                        ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                                                   ;
;                                     |altsyncram_a6q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_a6q1:auto_generated                                                                                                                    ;
;                         |kernel:kernel_block                                                           ; 0.19 mW (0.00 mW)                    ; 0.11 mW (0.00 mW)               ; --                                ; 0.08 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block                                                                                                                                                                                              ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.09 mW (0.09 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                                                                 ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.09 mW (0.09 mW)                    ; 0.07 mW (0.07 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|lin_buff:cell_line_buffer|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                                                                 ;
;                     |normalization:u_normalization                                                     ; 0.48 mW (0.48 mW)                    ; 0.18 mW (0.18 mW)               ; --                                ; 0.30 mW (0.30 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|hog:HOG[6].u_hog|norm_block:u_norm_block|normalization:u_normalization                                                                                                                                                                                                              ;
;             |gaussian_pyramid:u_gaussian_pyramid                                                       ; 1.61 mW (0.00 mW)                    ; 0.93 mW (0.00 mW)               ; --                                ; 0.68 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid                                                                                                                                                                                                                                                 ;
;                 |gaussian_filter:PYRAMID[0].u_gaussian_filter                                          ; 0.24 mW (0.00 mW)                    ; 0.14 mW (0.00 mW)               ; --                                ; 0.09 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter                                                                                                                                                                                                    ;
;                     |gaussian_operator:u_gaussian_operator                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|gaussian_operator:u_gaussian_operator                                                                                                                                                              ;
;                     |lin_buff:u_lin_buff                                                               ; 0.23 mW (0.00 mW)                    ; 0.14 mW (0.00 mW)               ; --                                ; 0.09 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff                                                                                                                                                                                ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.06 mW (0.06 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                              ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                           ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                      ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                       ;
;                         |custom_fifo:first_line                                                        ; 0.07 mW (0.07 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line                                                                                                                                                         ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                      ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                 ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                  ;
;                         |kernel:kernel_block                                                           ; 0.11 mW (0.00 mW)                    ; 0.09 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block                                                                                                                                                            ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                               ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.05 mW (0.05 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                               ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[0].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                               ;
;                 |gaussian_filter:PYRAMID[1].u_gaussian_filter                                          ; 0.24 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.11 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter                                                                                                                                                                                                    ;
;                     |gaussian_operator:u_gaussian_operator                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|gaussian_operator:u_gaussian_operator                                                                                                                                                              ;
;                     |lin_buff:u_lin_buff                                                               ; 0.23 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff                                                                                                                                                                                ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.06 mW (0.06 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                              ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                           ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                      ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                       ;
;                         |custom_fifo:first_line                                                        ; 0.07 mW (0.07 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line                                                                                                                                                         ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                      ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                 ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                  ;
;                         |kernel:kernel_block                                                           ; 0.10 mW (0.00 mW)                    ; 0.08 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block                                                                                                                                                            ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                               ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.05 mW (0.05 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                               ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[1].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                               ;
;                 |gaussian_filter:PYRAMID[2].u_gaussian_filter                                          ; 0.23 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter                                                                                                                                                                                                    ;
;                     |gaussian_operator:u_gaussian_operator                                             ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|gaussian_operator:u_gaussian_operator                                                                                                                                                              ;
;                     |lin_buff:u_lin_buff                                                               ; 0.23 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.09 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff                                                                                                                                                                                ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.05 mW (0.05 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                              ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                           ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                      ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                       ;
;                         |custom_fifo:first_line                                                        ; 0.07 mW (0.07 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line                                                                                                                                                         ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                      ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                 ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                  ;
;                         |kernel:kernel_block                                                           ; 0.10 mW (0.00 mW)                    ; 0.09 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block                                                                                                                                                            ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                               ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.05 mW (0.05 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                               ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[2].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                               ;
;                 |gaussian_filter:PYRAMID[3].u_gaussian_filter                                          ; 0.23 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter                                                                                                                                                                                                    ;
;                     |gaussian_operator:u_gaussian_operator                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|gaussian_operator:u_gaussian_operator                                                                                                                                                              ;
;                     |lin_buff:u_lin_buff                                                               ; 0.23 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff                                                                                                                                                                                ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.05 mW (0.05 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                              ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                           ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                      ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                       ;
;                         |custom_fifo:first_line                                                        ; 0.07 mW (0.07 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line                                                                                                                                                         ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                      ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                 ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                  ;
;                         |kernel:kernel_block                                                           ; 0.10 mW (0.00 mW)                    ; 0.08 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block                                                                                                                                                            ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                               ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                               ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[3].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                               ;
;                 |gaussian_filter:PYRAMID[4].u_gaussian_filter                                          ; 0.22 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.09 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter                                                                                                                                                                                                    ;
;                     |gaussian_operator:u_gaussian_operator                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|gaussian_operator:u_gaussian_operator                                                                                                                                                              ;
;                     |lin_buff:u_lin_buff                                                               ; 0.22 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.09 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff                                                                                                                                                                                ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.06 mW (0.06 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                              ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                           ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                      ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                       ;
;                         |custom_fifo:first_line                                                        ; 0.06 mW (0.06 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line                                                                                                                                                         ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                      ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                 ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                  ;
;                         |kernel:kernel_block                                                           ; 0.10 mW (0.00 mW)                    ; 0.08 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block                                                                                                                                                            ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                               ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                               ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[4].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                               ;
;                 |gaussian_filter:PYRAMID[5].u_gaussian_filter                                          ; 0.22 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter                                                                                                                                                                                                    ;
;                     |gaussian_operator:u_gaussian_operator                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|gaussian_operator:u_gaussian_operator                                                                                                                                                              ;
;                     |lin_buff:u_lin_buff                                                               ; 0.22 mW (0.00 mW)                    ; 0.12 mW (0.00 mW)               ; --                                ; 0.09 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff                                                                                                                                                                                ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.05 mW (0.05 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                              ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                           ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                      ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                       ;
;                         |custom_fifo:first_line                                                        ; 0.06 mW (0.06 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line                                                                                                                                                         ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                      ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                 ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                  ;
;                         |kernel:kernel_block                                                           ; 0.10 mW (0.00 mW)                    ; 0.08 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block                                                                                                                                                            ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                               ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                               ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[5].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                               ;
;                 |gaussian_filter:PYRAMID[6].u_gaussian_filter                                          ; 0.23 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.09 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter                                                                                                                                                                                                    ;
;                     |gaussian_operator:u_gaussian_operator                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|gaussian_operator:u_gaussian_operator                                                                                                                                                              ;
;                     |lin_buff:u_lin_buff                                                               ; 0.22 mW (0.00 mW)                    ; 0.13 mW (0.00 mW)               ; --                                ; 0.09 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff                                                                                                                                                                                ;
;                         |custom_fifo:FIFO_BLK[0].line_buff                                             ; 0.05 mW (0.05 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff                                                                                                                                              ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem                                                                                                                           ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                      ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:FIFO_BLK[0].line_buff|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                       ;
;                         |custom_fifo:first_line                                                        ; 0.06 mW (0.06 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line                                                                                                                                                         ;
;                             |true_dual_port:mem                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem                                                                                                                                      ;
;                                 |altsyncram:ram_rtl_0                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0                                                                                                                 ;
;                                     |altsyncram_s5q1:auto_generated                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|custom_fifo:first_line|true_dual_port:mem|altsyncram:ram_rtl_0|altsyncram_s5q1:auto_generated                                                                                  ;
;                         |kernel:kernel_block                                                           ; 0.11 mW (0.00 mW)                    ; 0.09 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block                                                                                                                                                            ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                              ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[0].shiftreg                                                                                                               ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[1].shiftreg                                                                                                               ;
;                             |kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                              ; 0.04 mW (0.04 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|top:hog_top|gaussian_pyramid:u_gaussian_pyramid|gaussian_filter:PYRAMID[6].u_gaussian_filter|lin_buff:u_lin_buff|kernel:kernel_block|kernel_shiftreg:KERNEL_SHIFTREGS[2].shiftreg                                                                                                               ;
;         |bus_switch:u_bus_switch                                                                       ; 0.16 mW (0.16 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.12 mW (0.12 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|bus_switch:u_bus_switch                                                                                                                                                                                                                                                                         ;
;         |ext_bus:u_ext_bus                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|ext_bus:u_ext_bus                                                                                                                                                                                                                                                                               ;
;         |sys_status:u_sys_status                                                                       ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_Default|hog_de1_wrapper:u_hog_de1_wrapper|sys_status:u_sys_status                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
(1) Value in parentheses is the power consumed at that level of hierarchy. Value not in parentheses is the power consumed at that level of hierarchy plus the power consumed by all levels of hierarchy below it.

(2) The "Block Thermal Static Power" for all levels of hierarchy except the top-level hierarchy is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Core Dynamic Thermal Power Dissipation by Clock Domain                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------------------+
; Clock Domain                                                                                                                                                                                                                                                                                                                                ; Clock Frequency (MHz) ; Total Core Dynamic Power ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------------------+
; PLL_IP:u_PLL_IP|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                              ; 140.02                ; 28.69                    ;
; PLL_IP:u_PLL_IP|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                                     ; 420.17                ; 0.00                     ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                    ; 50.00                 ; 0.00                     ;
; PLL_IP:u_PLL_IP|PLL_IP_0002:pll_ip_inst|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                              ; 10.00                 ; 28.68                    ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                           ; 400.00                ; 22.28                    ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                 ; 400.00                ; 5.66                     ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                           ; 400.00                ; 0.00                     ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_shifted ; 400.00                ; 0.00                     ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                           ; 400.00                ; 22.28                    ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_shifted ; 400.00                ; 0.00                     ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                           ; 400.00                ; 22.28                    ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_shifted ; 400.00                ; 0.00                     ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                           ; 400.00                ; 22.28                    ;
; hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_shifted ; 400.00                ; 0.00                     ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                               ; 400.00                ; 0.00                     ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                               ; 400.00                ; 0.00                     ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                           ; 400.00                ; 0.00                     ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                           ; 400.00                ; 0.00                     ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                           ; 400.00                ; 0.00                     ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                           ; 400.00                ; 0.00                     ;
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                   ; 50.00                 ; 0.00                     ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                   ; 50.00                 ; 0.00                     ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                   ; 50.00                 ; 0.00                     ;
; No clock domain                                                                                                                                                                                                                                                                                                                             ; 0.00                  ; 50.53                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Current Drawn from Voltage Supplies Summary                                                                                        ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; Voltage Supply ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCC            ; 233.39 mA               ; 172.16 mA                 ; 61.23 mA                 ; 233.39 mA                        ;
; VCCIO          ; 1.81 mA                 ; 0.27 mA                   ; 1.53 mA                  ; 1.81 mA                          ;
; VCCPD          ; 2.83 mA                 ; 0.03 mA                   ; 2.80 mA                  ; 2.83 mA                          ;
; VCCA_FPLL      ; 8.94 mA                 ; 5.44 mA                   ; 3.50 mA                  ; 8.94 mA                          ;
; VCCPGM         ; 0.33 mA                 ; 0.00 mA                   ; 0.33 mA                  ; 0.33 mA                          ;
; VCCBAT         ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCCE_GXB       ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCCL_GXB       ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCCH_GXB       ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCCAUX         ; 87.11 mA                ; 0.00 mA                   ; 87.11 mA                 ; 87.11 mA                         ;
; VCC_HPS        ; 9.65 mA                 ; 0.00 mA                   ; 9.65 mA                  ; 9.65 mA                          ;
; VCCIO_HPS      ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCCPD_HPS      ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCCRSTCLK_HPS  ; 0.14 mA                 ; 0.00 mA                   ; 0.14 mA                  ; 0.14 mA                          ;
; VCCPLL_HPS     ; 0.66 mA                 ; 0.00 mA                   ; 0.66 mA                  ; 0.66 mA                          ;
; VCCAUX_SHARED  ; 48.78 mA                ; 0.00 mA                   ; 48.78 mA                 ; 48.78 mA                         ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" do not include transient power-up currents. For transient power-up currents, see the device family datasheet, errata sheet, and/or ES guidelines document, as appropriate. 


+-----------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by I/O Bank                                                        ;
+----------+---------------+---------------------+-----------------------+----------------------+
; I/O Bank ; VCCIO Voltage ; Total Current Drawn ; Dynamic Current Drawn ; Static Current Drawn ;
+----------+---------------+---------------------+-----------------------+----------------------+
; B2L      ; --            ; --                  ; --                    ; --                   ;
; B1L      ; --            ; --                  ; --                    ; --                   ;
; B0L      ; --            ; --                  ; --                    ; --                   ;
; 3A       ; 3.3V          ; 0.14 mA             ; 0.02 mA               ; 0.12 mA              ;
; 3B       ; 3.3V          ; 0.25 mA             ; 0.06 mA               ; 0.19 mA              ;
; 4A       ; 3.3V          ; 0.40 mA             ; 0.06 mA               ; 0.34 mA              ;
; 5A       ; 3.3V          ; 0.16 mA             ; 0.02 mA               ; 0.14 mA              ;
; 5B       ; 3.3V          ; 0.16 mA             ; 0.06 mA               ; 0.10 mA              ;
; 6B       ; 1.5V          ; 0.07 mA             ; 0.00 mA               ; 0.07 mA              ;
; 6A       ; 1.5V          ; 0.07 mA             ; 0.00 mA               ; 0.07 mA              ;
; 7A       ; 3.3V          ; 0.07 mA             ; 0.00 mA               ; 0.07 mA              ;
; 7B       ; 3.3V          ; 0.07 mA             ; 0.00 mA               ; 0.07 mA              ;
; 7C       ; 3.3V          ; 0.07 mA             ; 0.00 mA               ; 0.07 mA              ;
; 7D       ; 3.3V          ; 0.07 mA             ; 0.00 mA               ; 0.07 mA              ;
; 8A       ; 3.3V          ; 0.27 mA             ; 0.06 mA               ; 0.21 mA              ;
; 9A       ; --            ; --                  ; --                    ; --                   ;
+----------+---------------+---------------------+-----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by Voltage                                                                                             ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCIO Voltage ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; 1.5V          ; 0.14 mA                 ; 0.00 mA                   ; 0.14 mA                  ; 0.14 mA                          ;
; 3.3V          ; 1.67 mA                 ; 0.27 mA                   ; 1.39 mA                  ; 1.67 mA                          ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" do not include transient power-up currents. For transient power-up currents, see the device family datasheet, errata sheet, and/or ES guidelines document, as appropriate. 


+-----------------------------------------------------------------------------------------------+
; VCCPD Supply Current Drawn by I/O Bank                                                        ;
+----------+---------------+---------------------+-----------------------+----------------------+
; I/O Bank ; VCCPD Voltage ; Total Current Drawn ; Dynamic Current Drawn ; Static Current Drawn ;
+----------+---------------+---------------------+-----------------------+----------------------+
; B2L      ; --            ; --                  ; --                    ; --                   ;
; B1L      ; --            ; --                  ; --                    ; --                   ;
; B0L      ; --            ; --                  ; --                    ; --                   ;
; 3A       ; 3.3V          ; 0.24 mA             ; 0.00 mA               ; 0.23 mA              ;
; 3B       ; 3.3V          ; 0.28 mA             ; 0.01 mA               ; 0.27 mA              ;
; 4A       ; 3.3V          ; 0.38 mA             ; 0.01 mA               ; 0.38 mA              ;
; 5A       ; 3.3V          ; 0.24 mA             ; 0.01 mA               ; 0.24 mA              ;
; 5B       ; 3.3V          ; 0.22 mA             ; 0.01 mA               ; 0.22 mA              ;
; 6B       ; 2.5V          ; 0.20 mA             ; 0.00 mA               ; 0.20 mA              ;
; 6A       ; 2.5V          ; 0.20 mA             ; 0.00 mA               ; 0.20 mA              ;
; 7A       ; 3.3V          ; 0.20 mA             ; 0.00 mA               ; 0.20 mA              ;
; 7B       ; 3.3V          ; 0.20 mA             ; 0.00 mA               ; 0.20 mA              ;
; 7C       ; 3.3V          ; 0.20 mA             ; 0.00 mA               ; 0.20 mA              ;
; 7D       ; 3.3V          ; 0.20 mA             ; 0.00 mA               ; 0.20 mA              ;
; 8A       ; 3.3V          ; 0.29 mA             ; 0.01 mA               ; 0.29 mA              ;
; 9A       ; --            ; --                  ; --                    ; --                   ;
+----------+---------------+---------------------+-----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; VCCPD Supply Current Drawn by Voltage                                                                                             ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCPD Voltage ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; 2.5V          ; 0.39 mA                 ; 0.00 mA                   ; 0.39 mA                  ; 0.39 mA                          ;
; 3.3V          ; 2.44 mA                 ; 0.03 mA                   ; 2.41 mA                  ; 2.44 mA                          ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" do not include transient power-up currents. For transient power-up currents, see the device family datasheet, errata sheet, and/or ES guidelines document, as appropriate. 


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Confidence Metric Details                                                                                                                              ;
+----------------------------------------------------------------------------------------+---------------+-------------+----------------+----------------+
; Data Source                                                                            ; Total         ; Pin         ; Registered     ; Combinational  ;
+----------------------------------------------------------------------------------------+---------------+-------------+----------------+----------------+
; Simulation (from file)                                                                 ;               ;             ;                ;                ;
;     -- Number of signals with Toggle Rate from Simulation                              ; 0 (0.0%)      ; 0 (0.0%)    ; 0 (0.0%)       ; 0 (0.0%)       ;
;     -- Number of signals with Static Probability from Simulation                       ; 0 (0.0%)      ; 0 (0.0%)    ; 0 (0.0%)       ; 0 (0.0%)       ;
;                                                                                        ;               ;             ;                ;                ;
; Node, entity or clock assignment                                                       ;               ;             ;                ;                ;
;     -- Number of signals with Toggle Rate from Node, entity or clock assignment        ; 25 (0.0%)     ; 14 (2.6%)   ; 0 (0.0%)       ; 11 (0.0%)      ;
;     -- Number of signals with Static Probability from Node, entity or clock assignment ; 27 (0.0%)     ; 14 (2.6%)   ; 0 (0.0%)       ; 13 (0.0%)      ;
;                                                                                        ;               ;             ;                ;                ;
; Vectorless estimation                                                                  ;               ;             ;                ;                ;
;     -- Number of signals with Toggle Rate from Vectorless estimation                   ; 61821 (99.6%) ; 321 (60.5%) ; 15749 (100.0%) ; 45751 (100.0%) ;
;     -- Number of signals with Zero toggle rate, from Vectorless estimation             ; 4101 (6.6%)   ; 318 (59.9%) ; 64 (0.4%)      ; 3719 (8.1%)    ;
;     -- Number of signals with Static Probability from Vectorless estimation            ; 61819 (99.6%) ; 321 (60.5%) ; 15749 (100.0%) ; 45749 (100.0%) ;
;                                                                                        ;               ;             ;                ;                ;
; Default assignment                                                                     ;               ;             ;                ;                ;
;     -- Number of signals with Toggle Rate from Default assignment                      ; 42 (0.1%)     ; 35 (6.6%)   ; 0 (0.0%)       ; 7 (0.0%)       ;
;     -- Number of signals with Static Probability from Default assignment               ; 203 (0.3%)    ; 196 (36.9%) ; 0 (0.0%)       ; 7 (0.0%)       ;
;                                                                                        ;               ;             ;                ;                ;
; Assumed 0                                                                              ;               ;             ;                ;                ;
;     -- Number of signals with Toggle Rate assumed 0                                    ; 161 (0.3%)    ; 161 (30.3%) ; 0 (0.0%)       ; 0 (0.0%)       ;
+----------------------------------------------------------------------------------------+---------------+-------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Activities                                                                                                                           ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
; Signal ; Type ; Toggle Rate (millions of transitions / sec) ; Toggle Rate Data Source ; Static Probability ; Static Probability Data Source ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
(1) The "Signal Activity" Table has been hidden. To show this table, please select the "Write signal activities to report file" option under "PowerPlay Power Analyzer Settings".


+-------------------------+
; Power Analyzer Messages ;
+-------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Power Analyzer
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Mon May 29 07:15:16 2023
Info: Command: quartus_pow --read_settings_files=on --write_settings_files=off hog -c hog
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'hps0/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'hps0/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hps_block|hps_0|hps_io|border|hps_sdram_inst
Warning (332174): Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_pin_map.tcl Line: 60
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:hps_block|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:hps_block|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info: Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks
Info (332104): Reading SDC File: 'hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 22
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 26
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 43
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 44
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 45
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 46
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(47): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 47
Warning (332174): Ignored filter at hps0_hps_0_hps_io_border.sdc(48): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 48
Warning (332049): Ignored set_false_path at hps0_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sdc Line: 48
Info (332104): Reading SDC File: '../de1/other/DE1_SoC_Default.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 5 -multiply_by 42 -duty_cycle 50.00 -name {u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u_PLL_IP|pll_ip_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 42 -duty_cycle 50.00 -name {u_PLL_IP|pll_ip_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {u_PLL_IP|pll_ip_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: hps_block|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): From: hps_block|hps_0|fpga_interfaces|hps2fpga|clk  to: hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_3457
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hps_block|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u_PLL_IP|pll_ip_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u_PLL_IP|pll_ip_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_block|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps0:hps_block|hps0_hps_0:hps_0|hps0_hps_0_hps_io:hps_io|hps0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (223000): Starting Vectorless Power Activity Estimation
Warning (222019): Relative toggle rates could not be calculated because no unique register clock domain could be identified for some nodes
Warning (222013): Relative toggle rates could not be calculated because no clock domain could be identified for some nodes
Info (223001): Completed Vectorless Power Activity Estimation
Critical Warning (215050): HPS power is being analyzed for a device with an HPS without HPS power.
Info (218000): Using Advanced I/O Power to simulate I/O buffers with the specified board trace model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (215049): Average toggle rate for this design is 2.212 millions of transitions / sec
Info (215031): Total thermal power estimate for the design is 647.23 mW
Info: Quartus Prime Power Analyzer was successful. 0 errors, 92 warnings
    Info: Peak virtual memory: 1953 megabytes
    Info: Processing ended: Mon May 29 07:16:37 2023
    Info: Elapsed time: 00:01:21
    Info: Total CPU time (on all processors): 00:02:05


