<html>
 <head>
  <title>Functional coverage report</title>
  <style>
   table, th, td {border: 1px solid black; border-collapse: collapse;}
   table {width:80%;}
   th {color:white;background-color:#95c200;}
   td {padding: 3px;}
   .bgc0 {background-color: hsl(0,100%,50%);}
   .bgc1 {background-color: hsl(12,100%,50%);}
   .bgc2 {background-color: hsl(24,100%,50%);}
   .bgc3 {background-color: hsl(36,100%,50%);}
   .bgc4 {background-color: hsl(48,100%,50%);}
   .bgc5 {background-color: hsl(60,100%,50%);}
   .bgc6 {background-color: hsl(72,100%,50%);}
   .bgc7 {background-color: hsl(84,100%,50%);}
   .bgc8 {background-color: hsl(96,100%,50%);}
   .bgc9 {background-color: hsl(108,100%,50%);}
   .bgc10 {background-color: hsl(120,100%,50%);}
   tr.noBorder td { border: 0; }
   :target {animation: highlight 2s ease 0s 2; }
   @keyframes highlight {0% {background-color:yellow;} 100% {background-color:white;}}
  </style>
 </head>
 <body>
<table style="font-size:125%;">
<tr><td>Result</td>
<td class="bgc0">Failed</td></tr>
<tr class="noBorder"><td/><td/></tr>
<tr><td><span title="These are coverpoints that are not fully covered. Either create a test that exercises them, or assign an exemption."># Coverpoints to be reviewed</span></td><td class="bgc0">
<a href="#Keranous_pcie_tile_holes_in_reviewed_coverage">4</a></td><td align="right"><span title="This is the percentage of coverpoints that have been reviewed or are covered by tests.">Reviewed Coverage:</span></td><td align="right">84%</td></tr>
<tr><td><span title="These are coverpoints that have been reviewed as being untested and still require a test."># Coverpoints to be tested</span></td><td class="bgc5">
0</td><td align="right"><span title="This is the percentage of coverpoints that have been reviewed and don't require a test or are covered by tests.">Tested Coverage:</span></td><td align="right">84%</td></tr>
<tr><td><span title="These are the coverpoints that have been reviewed and don't require test coverage.">Exempt # Coverpoints</span></td><td class="bgc10">
0</td></tr>
<tr><td>Total # Coverpoints</td>
<td bgcolor="#0070C0"><a href="#Keranous_pcie_tile_details">25</a></td></tr>
</table><br/>
<table id="Keranous_pcie_tile_holes_in_reviewed_coverage">
<tr><th>Unreviewed, uncovered coverpoint</th><th>Coverage</th></tr>
<tr><td><a href="#pcie_core_clk">pcie_core_clk</a></td><td>0%</td></tr>
<tr><td><a href="#axi_clk">axi_clk</a></td><td>0%</td></tr>
<tr><td><a href="#noc_timeout">noc_timeout</a></td><td>0%</td></tr>
<tr><td><a href="#pcie_sys_int">pcie_sys_int</a></td><td>0%</td></tr>
</table><p/>
  <table  id="Keranous_pcie_tile_details">
   <tr><th>Interface Coverpoints</th><th>Enabled</th><th>Coverage (%)</th><th>Count</th><th>Comment</th></tr>
   <tr><td><a href="#pcie_core_clk">pcie_core_clk</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc0">0</td><td align="right">0</td><td></td></tr>
   <tr><td><a href="#axi_clk">axi_clk</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc0">0</td><td align="right">0</td><td></td></tr>
   <tr><td><a href="#isolate_req">isolate_req</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc10">100</td><td align="right">2</td><td></td></tr>
   <tr><td><a href="#config_update">config_update</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc10">100</td><td align="right">10</td><td></td></tr>
   <tr><td><a href="#ras_error">ras_error</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc10">100</td><td align="right">2</td><td></td></tr>
   <tr><td><a href="#dma_completion">dma_completion</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc10">100</td><td align="right">2</td><td></td></tr>
   <tr><td><a href="#controller_misc_int">controller_misc_int</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc10">100</td><td align="right">2</td><td></td></tr>
   <tr><td><a href="#noc_timeout">noc_timeout</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc0">0</td><td align="right">0</td><td></td></tr>
   <tr><td><a href="#pcie_cii_hv">pcie_cii_hv</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc10">100</td><td align="right">20</td><td></td></tr>
   <tr><td><a href="#pcie_cii_hdr_type">pcie_cii_hdr_type</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc10">100</td><td align="right">4</td><td></td></tr>
   <tr><td><a href="#pcie_cii_hdr_addr">pcie_cii_hdr_addr</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc10">100</td><td align="right">11</td><td></td></tr>
   <tr><td><a href="#pcie_flr_request">pcie_flr_request</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc10">100</td><td align="right">2</td><td></td></tr>
   <tr><td><a href="#pcie_ras_error">pcie_ras_error</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc10">100</td><td align="right">2</td><td></td></tr>
   <tr><td><a href="#pcie_dma_completion">pcie_dma_completion</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc10">100</td><td align="right">2</td><td></td></tr>
   <tr><td><a href="#pcie_misc_int">pcie_misc_int</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc10">100</td><td align="right">2</td><td></td></tr>
   <tr><td><a href="#pcie_app_bus_num">pcie_app_bus_num</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc10">100</td><td align="right">1</td><td></td></tr>
   <tr><td><a href="#pcie_app_dev_num">pcie_app_dev_num</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc10">100</td><td align="right">2</td><td></td></tr>
   <tr><td><a href="#pcie_device_type">pcie_device_type</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc10">100</td><td align="right">1</td><td></td></tr>
   <tr><td><a href="#pcie_sys_int">pcie_sys_int</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc0">0</td><td align="right">0</td><td></td></tr>
   <tr><td><a href="#cold_reset_n">cold_reset_n</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc10">100</td><td align="right">12</td><td></td></tr>
   <tr><td><a href="#warm_reset_n">warm_reset_n</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc10">100</td><td align="right">2</td><td></td></tr>
   <tr><td><a href="#function_level_reset">function_level_reset</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc10">100</td><td align="right">2</td><td></td></tr>
   <tr><td><a href="#hot_reset_requested">hot_reset_requested</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc10">100</td><td align="right">2</td><td></td></tr>
   <tr><td><a href="#pcie_controller_reset_n">pcie_controller_reset_n</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc10">100</td><td align="right">14</td><td></td></tr>
   <tr><td><a href="#pcie_hot_reset">pcie_hot_reset</a></td><td style="color:rgb(0,0,0)">YES</td><td class="bgc10">100</td><td align="right">2</td><td></td></tr>
   <tr><th>Memory Coverpoints</th><th>Enabled</th><th>Coverage (%)</th><th>Count</th><th>Comment</th></tr>
   </table><p/>
  <h2>Interface Coverpoints</h2>
   <table>
    <tr><th>Coverpoint</th><th>Bin</th><th>Score</th><th>Count</th><th>Definition</th><th>Description</th></tr>
    <tr><td id="pcie_core_clk">pcie_core_clk</td><td></td><td class="bgc0">0%</td><td align="right">0</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(255,0,0)">no</td>      <td align="right">0</td>      <td>(0 - 18446744073709551615)</td>      <td></td>     </tr>
    <tr><td id="axi_clk">axi_clk</td><td></td><td class="bgc0">0%</td><td align="right">0</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(255,0,0)">no</td>      <td align="right">0</td>      <td>(0 - 18446744073709551615)</td>      <td></td>     </tr>
    <tr><td id="isolate_req">isolate_req</td><td></td><td class="bgc10">100%</td><td align="right">2</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(0,255,0)">yes</td>      <td align="right">2</td>      <td>(0 - 1)</td>      <td></td>     </tr>
    <tr><td id="config_update">config_update</td><td></td><td class="bgc10">100%</td><td align="right">10</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(0,255,0)">yes</td>      <td align="right">10</td>      <td>(0 - 1)</td>      <td></td>     </tr>
    <tr><td id="ras_error">ras_error</td><td></td><td class="bgc10">100%</td><td align="right">2</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(0,255,0)">yes</td>      <td align="right">2</td>      <td>(0 - 1)</td>      <td></td>     </tr>
    <tr><td id="dma_completion">dma_completion</td><td></td><td class="bgc10">100%</td><td align="right">2</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(0,255,0)">yes</td>      <td align="right">2</td>      <td>(0 - 1)</td>      <td></td>     </tr>
    <tr><td id="controller_misc_int">controller_misc_int</td><td></td><td class="bgc10">100%</td><td align="right">2</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(0,255,0)">yes</td>      <td align="right">2</td>      <td>(0 - 1)</td>      <td></td>     </tr>
    <tr><td id="noc_timeout">noc_timeout</td><td></td><td class="bgc0">0%</td><td align="right">0</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(255,0,0)">no</td>      <td align="right">0</td>      <td>f0()</td>      <td></td>     </tr>
    <tr><td id="pcie_cii_hv">pcie_cii_hv</td><td></td><td class="bgc10">100%</td><td align="right">20</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(0,255,0)">yes</td>      <td align="right">20</td>      <td>(0 - 1)</td>      <td></td>     </tr>
    <tr><td id="pcie_cii_hdr_type">pcie_cii_hdr_type</td><td></td><td class="bgc10">100%</td><td align="right">4</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(0,255,0)">yes</td>      <td align="right">4</td>      <td>f0()</td>      <td></td>     </tr>
    <tr><td id="pcie_cii_hdr_addr">pcie_cii_hdr_addr</td><td></td><td class="bgc10">100%</td><td align="right">11</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(0,255,0)">yes</td>      <td align="right">11</td>      <td>f0()</td>      <td></td>     </tr>
    <tr><td id="pcie_flr_request">pcie_flr_request</td><td></td><td class="bgc10">100%</td><td align="right">2</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(0,255,0)">yes</td>      <td align="right">2</td>      <td>(0 - 1)</td>      <td></td>     </tr>
    <tr><td id="pcie_ras_error">pcie_ras_error</td><td></td><td class="bgc10">100%</td><td align="right">2</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(0,255,0)">yes</td>      <td align="right">2</td>      <td>(0 - 1)</td>      <td></td>     </tr>
    <tr><td id="pcie_dma_completion">pcie_dma_completion</td><td></td><td class="bgc10">100%</td><td align="right">2</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(0,255,0)">yes</td>      <td align="right">2</td>      <td>(0 - 1)</td>      <td></td>     </tr>
    <tr><td id="pcie_misc_int">pcie_misc_int</td><td></td><td class="bgc10">100%</td><td align="right">2</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(0,255,0)">yes</td>      <td align="right">2</td>      <td>(0 - 1)</td>      <td></td>     </tr>
    <tr><td id="pcie_app_bus_num">pcie_app_bus_num</td><td></td><td class="bgc10">100%</td><td align="right">1</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(0,255,0)">yes</td>      <td align="right">1</td>      <td>(0 - 255)</td>      <td></td>     </tr>
    <tr><td id="pcie_app_dev_num">pcie_app_dev_num</td><td></td><td class="bgc10">100%</td><td align="right">2</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(0,255,0)">yes</td>      <td align="right">2</td>      <td>(0 - 255)</td>      <td></td>     </tr>
    <tr><td id="pcie_device_type">pcie_device_type</td><td></td><td class="bgc10">100%</td><td align="right">1</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(0,255,0)">yes</td>      <td align="right">1</td>      <td>(0 - 1)</td>      <td></td>     </tr>
    <tr><td id="pcie_sys_int">pcie_sys_int</td><td></td><td class="bgc0">0%</td><td align="right">0</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(255,0,0)">no</td>      <td align="right">0</td>      <td>(0 - 1)</td>      <td></td>     </tr>
    <tr><td id="cold_reset_n">cold_reset_n</td><td></td><td class="bgc10">100%</td><td align="right">12</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(0,255,0)">yes</td>      <td align="right">12</td>      <td>(0 - 1)</td>      <td></td>     </tr>
    <tr><td id="warm_reset_n">warm_reset_n</td><td></td><td class="bgc10">100%</td><td align="right">2</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(0,255,0)">yes</td>      <td align="right">2</td>      <td>(0 - 1)</td>      <td></td>     </tr>
    <tr><td id="function_level_reset">function_level_reset</td><td></td><td class="bgc10">100%</td><td align="right">2</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(0,255,0)">yes</td>      <td align="right">2</td>      <td>(0 - 1)</td>      <td></td>     </tr>
    <tr><td id="hot_reset_requested">hot_reset_requested</td><td></td><td class="bgc10">100%</td><td align="right">2</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(0,255,0)">yes</td>      <td align="right">2</td>      <td>(0 - 1)</td>      <td></td>     </tr>
    <tr><td id="pcie_controller_reset_n">pcie_controller_reset_n</td><td></td><td class="bgc10">100%</td><td align="right">14</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(0,255,0)">yes</td>      <td align="right">14</td>      <td>(0 - 1)</td>      <td></td>     </tr>
    <tr><td id="pcie_hot_reset">pcie_hot_reset</td><td></td><td class="bgc10">100%</td><td align="right">2</td><td></td><td></td></tr>
     <tr><td></td><td>auto_bin</td> <td style="background-color:rgb(0,255,0)">yes</td>      <td align="right">2</td>      <td>(0 - 1)</td>      <td></td>     </tr>
   </table><p/>
  <h2>Memory Coverpoints</h2>
   <table>
    <tr><th>Coverpoint</th><th>Bin</th><th>Score</th><th>Count</th><th>Definition</th><th>Description</th></tr>
   </table><p/>
 </body>
</html>
