Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 06:41:40 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps/post_route_timing.rpt
| Design       : td_fused_top_td_fused_tdf10_fmaps
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[35]/D
                                                              5.267         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[34]/D
                                                              5.276         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[29]/D
                                                              5.370         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[28]/D
                                                              5.370         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[31]/D
                                                              5.382         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_3/ENARDEN
                                                              5.507         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[32]/D
                                                              5.582         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[30]/D
                                                              5.586         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[33]/D
                                                              5.684         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[27]/D
                                                              5.689         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[62]/D
                                                              5.760         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_3/ENARDEN
                                                              5.879         
reg_valid0_reg/C               reg_q0_reg[40]/CE              5.887         
reg_valid0_reg/C               reg_q0_reg[36]/CE              5.948         
reg_valid0_reg/C               reg_q0_reg[44]/CE              5.948         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[55]/D
                                                              5.958         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_7/ENARDEN
                                                              6.043         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[33]/D
                                                              6.052         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_7/ENARDEN
                                                              6.054         
reg_valid0_reg/C               reg_q0_reg[42]/CE              6.099         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/addr1_t1_reg[1]/D
                                                              6.116         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[13]/D
                                                              6.128         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[54]/D
                                                              6.144         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[25]/D
                                                              6.159         
reg_valid0_reg/C               reg_q0_reg[37]/CE              6.186         
reg_valid0_reg/C               reg_q0_reg[38]/CE              6.186         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[56]/D
                                                              6.246         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[10]/D
                                                              6.253         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[60]/D
                                                              6.255         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[58]/D
                                                              6.256         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[17]/D
                                                              6.265         
reg_valid0_reg/C               reg_q0_reg[39]/CE              6.273         
reg_valid0_reg/C               reg_q0_reg[41]/CE              6.273         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/ENARDEN
                                                              6.295         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/ENARDEN
                                                              6.322         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[60]/D
                                                              6.343         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/ENARDEN
                                                              6.351         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_2/ENARDEN
                                                              6.356         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[31]/D
                                                              6.358         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[29]/D
                                                              6.362         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_3/WEA[0]
                                                              6.368         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[34]/D
                                                              6.376         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/addr0_t1_reg[8]/D
                                                              6.383         
reg_valid0_reg/C               reg_q0_reg[43]/CE              6.386         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/addr0_t1_reg[5]/D
                                                              6.387         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_0/ENARDEN
                                                              6.403         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_3/WEA[0]
                                                              6.419         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/WEA[0]
                                                              6.434         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_7/WEA[0]
                                                              6.441         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[15]/D
                                                              6.441         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[11]/D
                                                              6.442         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/addr1_t1_reg[5]/D
                                                              6.445         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[50]/D
                                                              6.447         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[54]/D
                                                              6.447         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/addr1_t1_reg[3]/D
                                                              6.449         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[28]/D
                                                              6.468         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/addr0_t1_reg[10]/D
                                                              6.471         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[27]/D
                                                              6.472         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[20]/D
                                                              6.475         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[24]/D
                                                              6.480         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[22]/D
                                                              6.482         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/WEA[0]
                                                              6.530         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[62]/D
                                                              6.557         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_1/ENARDEN
                                                              6.561         
reg_valid0_reg/C               reg_q0_reg[63]/CE              6.562         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_5/WEA[0]
                                                              6.566         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[9]/D
                                                              6.567         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/ENARDEN
                                                              6.575         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[35]/D
                                                              6.582         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_3/REGCEB
                                                              6.599         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/addr1_t1_reg[2]/D
                                                              6.612         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/we1_t1_reg/D
                                                              6.613         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/addr1_t1_reg[6]/D
                                                              6.615         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/addr1_t1_reg[0]/D
                                                              6.616         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_3/ENBWREN
                                                              6.618         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[56]/D
                                                              6.621         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[58]/D
                                                              6.628         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[55]/D
                                                              6.631         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_4/WEA[0]
                                                              6.636         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[2]/D
                                                              6.650         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[36]/D
                                                              6.675         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/addr1_t1_reg[7]/D
                                                              6.678         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/addr1_t1_reg[8]/D
                                                              6.678         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[37]/D
                                                              6.681         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[32]/D
                                                              6.682         
tptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_6/ENARDEN
                                                              6.684         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[30]/D
                                                              6.686         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[39]/CE
                                                              6.706         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[41]/CE
                                                              6.706         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[43]/CE
                                                              6.706         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/addr0_t1_reg[3]/D
                                                              6.707         
iptr_reg[0]/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/ram_reg_2/WEA[0]
                                                              6.708         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[38]/D
                                                              6.735         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[42]/D
                                                              6.740         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[40]/D
                                                              6.742         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/addr0_t1_reg[11]/D
                                                              6.749         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[29]/CE
                                                              6.753         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[31]/CE
                                                              6.753         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_0/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/d1_t1_reg[33]/CE
                                                              6.753         
empty_n_reg/C                  td_fused_top_td_fused_tdf10_fmaps_memcore_U_1/td_fused_top_td_fused_tdf10_fmaps_memcore_ram_U/addr0_t1_reg[1]/D
                                                              6.775         



