<?xml version="1.0" ?>

<!--
    Escape Characters
    "   &quot;
    '   &apos;
    <   &lt;
    >   &gt;
    &   &amp;
    \n  &#10;
    \t  &#x9;
-->

<vhdl>
    <libraries>
        <library>library ieee;</library>
        <library>use ieee.std_logic_1164.all;</library>
        <library>use ieee.numeric_std.all;</library>
    </libraries>

    <entity>entity $comp_name is &#10;Port(&#10;$signals&#10;);&#10;end entity $comp_name;</entity>

    <signalDeclaration>$sig_name : $mode $type;</signalDeclaration>

    <architecture>architecture $arch_name of $comp_name is&#10;$int_sig_declaration&#10;&#10;$component_declarations&#10;&#10;begin&#10;&#10;$arch_elements&#10;end $arch_name;</architecture>

    <intSigDeclaration>signal $int_sig_name : $int_sig_type;</intSigDeclaration>

    <stateNamesDeclarations>type stateType is ($stateNamesList);</stateNamesDeclarations>
    <arrayPackage>-- Package&#10;library ieee;&#10;use ieee.std_logic_1164.all;&#10;package arrayPackage is&#10;$arraysend arrayPackage;&#10;package body arrayPackage is&#10;end arrayPackage;&#10;&#10;</arrayPackage>
    <arrayType>type $arrayName is array($arraySize downto 0) of std_logic_vector($arrayLength downto 0);&#10;</arrayType>
    <process>$process_label: process($input_signals)&#10;begin&#10;&#x9;-- Complete the process&#10;$default_assignments&#10;end process;</process>
    <clkIfStatement>if $edge(clk) then&#10;$default_assignments&#x9;end if;</clkIfStatement>
    <ifStatement>if $assignment = '$value' then&#10;$default_assignments$else&#x9;end if;</ifStatement>
    <elseStatement>else &#10;$default_assignments</elseStatement>
    <elsifStatement>elsif $edge(clk) then&#10;$default_assignments</elsifStatement>
    <case>&#x9;case $stateType is$whenCase&#10;&#x9;&#x9;when others =>&#10;&#x9;&#x9;&#x9;null;&#10;&#x9;end case;</case>
    <sigAssingn>$output_signal &lt;= $value;</sigAssingn>
    <concurrentstmt>$concurrentstmt_label: $statement</concurrentstmt>

</vhdl>