// Seed: 2834061154
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  wire id_6;
endmodule
module module_1;
  id_1(
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(id_2),
      .id_4(1),
      .id_5(id_2),
      .id_6(!id_3),
      .id_7(),
      .id_8(id_2),
      .id_9(id_2),
      .id_10(1),
      .id_11(id_2[1+1 : 1]),
      .id_12(id_3)
  ); id_4 :
  assert property (@(posedge 1) id_4 + "")
  else cover ((1));
  wire  id_5;
  uwire id_6 = 1;
  module_0(
      id_5, id_5, id_6, id_5, id_5
  );
endmodule
