$date
	Mon Apr 11 23:07:15 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module comp_tb $end
$var wire 1 ! AeqB $end
$var wire 1 " AgtB $end
$var wire 1 # AltB $end
$var reg 2 $ A [1:0] $end
$var reg 2 % B [1:0] $end
$scope module uut $end
$var wire 2 & A [1:0] $end
$var wire 1 ! AeqB $end
$var wire 1 " AgtB $end
$var wire 1 # AltB $end
$var wire 2 ' B [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 '
b0 &
b1 %
b0 $
1#
0"
0!
$end
#20
b1 $
b1 &
0#
1!
#30
b11 %
b11 '
1#
0!
#40
b1 %
b1 '
1"
b11 $
b11 &
0#
0!
#50
