read -sv run_verilog_mid/adder_32b_8_84_2827180c1c3829af6b867c458e76d853.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_84_2827180c1c3829af6b867c458e76d853_yosys.v
