
*** Running vivado
    with args -log custom_backward_backward_lite_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source custom_backward_backward_lite_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source custom_backward_backward_lite_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward/custom_backward'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/equation_matrix'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/backward_lite'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_single_dma'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/axi_stream_new_style'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Projects/Example/Users/manoh/Desktop/ECTE451/custom_backward_optim/custom_backward_optim'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Example/Vivado_HLS_Files'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Regression_newShape/HLS_IP/backward_lite'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top custom_backward_backward_lite_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17380 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 491.906 ; gain = 97.656
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'custom_backward_backward_lite_0_0' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_backward_lite_0_0/synth/custom_backward_backward_lite_0_0.vhd:71]
INFO: [Synth 8-3491] module 'backward_lite' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:12' bound to instance 'U0' of component 'backward_lite' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_backward_lite_0_0/synth/custom_backward_backward_lite_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'backward_lite' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:308]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:311]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:314]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:317]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:320]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:323]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:326]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:330]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:332]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:343]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:345]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:348]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:350]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:352]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:356]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:358]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:371]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:395]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:413]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:416]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:426]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:441]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:451]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:466]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:480]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:506]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:521]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:525]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:535]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:547]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:555]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:577]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:587]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:600]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:603]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:616]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:620]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:627]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:629]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:632]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:638]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:646]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:656]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:663]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:706]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:708]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:714]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:717]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:727]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 434 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_datbkb' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_datbkb.vhd:68' bound to instance 'dataOut_last_U' of component 'backward_lite_datbkb' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:1249]
INFO: [Synth 8-638] synthesizing module 'backward_lite_datbkb' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_datbkb.vhd:81]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 434 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_datbkb_rom' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_datbkb.vhd:12' bound to instance 'backward_lite_datbkb_rom_U' of component 'backward_lite_datbkb_rom' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_datbkb.vhd:93]
INFO: [Synth 8-638] synthesizing module 'backward_lite_datbkb_rom' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_datbkb.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 434 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_datbkb.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'backward_lite_datbkb_rom' (1#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_datbkb.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'backward_lite_datbkb' (2#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_datbkb.vhd:81]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 434 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_datcud' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_datcud.vhd:105' bound to instance 'dataOut_V_U' of component 'backward_lite_datcud' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:1261]
INFO: [Synth 8-638] synthesizing module 'backward_lite_datcud' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_datcud.vhd:125]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 434 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_datcud_ram' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_datcud.vhd:13' bound to instance 'backward_lite_datcud_ram_U' of component 'backward_lite_datcud_ram' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_datcud.vhd:144]
INFO: [Synth 8-638] synthesizing module 'backward_lite_datcud_ram' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_datcud.vhd:36]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 434 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'backward_lite_datcud_ram' (3#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_datcud.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'backward_lite_datcud' (4#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_datcud.vhd:125]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_smodEe' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_smodEe.vhd:75' bound to instance 'smooth_grad_V_U' of component 'backward_lite_smodEe' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:1280]
INFO: [Synth 8-638] synthesizing module 'backward_lite_smodEe' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_smodEe.vhd:90]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_smodEe_ram' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_smodEe.vhd:13' bound to instance 'backward_lite_smodEe_ram_U' of component 'backward_lite_smodEe_ram' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_smodEe.vhd:104]
INFO: [Synth 8-638] synthesizing module 'backward_lite_smodEe_ram' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_smodEe.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'backward_lite_smodEe_ram' (5#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_smodEe.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'backward_lite_smodEe' (6#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_smodEe.vhd:90]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_smodEe' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_smodEe.vhd:75' bound to instance 'nn_out_mat_V_U' of component 'backward_lite_smodEe' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:1294]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_smodEe' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_smodEe.vhd:75' bound to instance 'batch_y_mat_V_U' of component 'backward_lite_smodEe' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:1308]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_batg8j' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_batg8j.vhd:75' bound to instance 'batch_a_mat_V_U' of component 'backward_lite_batg8j' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:1322]
INFO: [Synth 8-638] synthesizing module 'backward_lite_batg8j' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_batg8j.vhd:90]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_batg8j_ram' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_batg8j.vhd:13' bound to instance 'backward_lite_batg8j_ram_U' of component 'backward_lite_batg8j_ram' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_batg8j.vhd:104]
INFO: [Synth 8-638] synthesizing module 'backward_lite_batg8j_ram' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_batg8j.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'backward_lite_batg8j_ram' (7#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_batg8j.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'backward_lite_batg8j' (8#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_batg8j.vhd:90]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_batg8j' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_batg8j.vhd:75' bound to instance 'batch_z_mat_V_U' of component 'backward_lite_batg8j' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:1336]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 224 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_batibs' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_batibs.vhd:75' bound to instance 'batch_x_mat_V_U' of component 'backward_lite_batibs' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:1350]
INFO: [Synth 8-638] synthesizing module 'backward_lite_batibs' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_batibs.vhd:90]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 224 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_batibs_ram' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_batibs.vhd:13' bound to instance 'backward_lite_batibs_ram_U' of component 'backward_lite_batibs_ram' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_batibs.vhd:104]
INFO: [Synth 8-638] synthesizing module 'backward_lite_batibs_ram' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_batibs.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 224 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'backward_lite_batibs_ram' (9#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_batibs.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'backward_lite_batibs' (10#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_batibs.vhd:90]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_batjbC' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_batjbC.vhd:75' bound to instance 'batch_w_mat_V_U' of component 'backward_lite_batjbC' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:1364]
INFO: [Synth 8-638] synthesizing module 'backward_lite_batjbC' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_batjbC.vhd:90]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_batjbC_ram' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_batjbC.vhd:13' bound to instance 'backward_lite_batjbC_ram_U' of component 'backward_lite_batjbC_ram' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_batjbC.vhd:104]
INFO: [Synth 8-638] synthesizing module 'backward_lite_batjbC_ram' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_batjbC.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 288 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'backward_lite_batjbC_ram' (11#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_batjbC.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'backward_lite_batjbC' (12#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_batjbC.vhd:90]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_fpekbM' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_fpekbM.vhd:11' bound to instance 'backward_lite_fpekbM_U1' of component 'backward_lite_fpekbM' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:1378]
INFO: [Synth 8-638] synthesizing module 'backward_lite_fpekbM' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_fpekbM.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_ap_fpext_0_no_dsp_32' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/ip/backward_lite_ap_fpext_0_no_dsp_32.vhd:59' bound to instance 'backward_lite_ap_fpext_0_no_dsp_32_u' of component 'backward_lite_ap_fpext_0_no_dsp_32' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_fpekbM.vhd:41]
INFO: [Synth 8-638] synthesizing module 'backward_lite_ap_fpext_0_no_dsp_32' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/ip/backward_lite_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/ip/backward_lite_ap_fpext_0_no_dsp_32.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'backward_lite_ap_fpext_0_no_dsp_32' (23#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/ip/backward_lite_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'backward_lite_fpekbM' (24#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_fpekbM.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 48 - type: integer 
	Parameter din0_WIDTH bound to: 44 - type: integer 
	Parameter din1_WIDTH bound to: 33 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_sdilbW' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_sdilbW.vhd:230' bound to instance 'backward_lite_sdilbW_U2' of component 'backward_lite_sdilbW' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:1388]
INFO: [Synth 8-638] synthesizing module 'backward_lite_sdilbW' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_sdilbW.vhd:248]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 48 - type: integer 
	Parameter din0_WIDTH bound to: 44 - type: integer 
	Parameter din1_WIDTH bound to: 33 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 44 - type: integer 
	Parameter in1_WIDTH bound to: 33 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_sdilbW_div' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_sdilbW.vhd:110' bound to instance 'backward_lite_sdilbW_div_U' of component 'backward_lite_sdilbW_div' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_sdilbW.vhd:271]
INFO: [Synth 8-638] synthesizing module 'backward_lite_sdilbW_div' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_sdilbW.vhd:127]
	Parameter in0_WIDTH bound to: 44 - type: integer 
	Parameter in1_WIDTH bound to: 33 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 44 - type: integer 
	Parameter in1_WIDTH bound to: 33 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_sdilbW_div_u' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_sdilbW.vhd:12' bound to instance 'backward_lite_sdilbW_div_u_0' of component 'backward_lite_sdilbW_div_u' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_sdilbW.vhd:158]
INFO: [Synth 8-638] synthesizing module 'backward_lite_sdilbW_div_u' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_sdilbW.vhd:39]
	Parameter in0_WIDTH bound to: 44 - type: integer 
	Parameter in1_WIDTH bound to: 33 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'backward_lite_sdilbW_div_u' (25#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_sdilbW.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'backward_lite_sdilbW_div' (26#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_sdilbW.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'backward_lite_sdilbW' (27#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_sdilbW.vhd:248]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 94 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_mulmb6' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulmb6.vhd:56' bound to instance 'backward_lite_mulmb6_U3' of component 'backward_lite_mulmb6' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:1405]
INFO: [Synth 8-638] synthesizing module 'backward_lite_mulmb6' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulmb6.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 94 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_mulmb6_MulnS_0' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulmb6.vhd:12' bound to instance 'backward_lite_mulmb6_MulnS_0_U' of component 'backward_lite_mulmb6_MulnS_0' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulmb6.vhd:85]
INFO: [Synth 8-638] synthesizing module 'backward_lite_mulmb6_MulnS_0' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulmb6.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'backward_lite_mulmb6_MulnS_0' (28#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulmb6.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'backward_lite_mulmb6' (29#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulmb6.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_mulncg' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulncg.vhd:56' bound to instance 'backward_lite_mulncg_U4' of component 'backward_lite_mulncg' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:1420]
INFO: [Synth 8-638] synthesizing module 'backward_lite_mulncg' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulncg.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_mulncg_MulnS_1' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulncg.vhd:12' bound to instance 'backward_lite_mulncg_MulnS_1_U' of component 'backward_lite_mulncg_MulnS_1' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulncg.vhd:85]
INFO: [Synth 8-638] synthesizing module 'backward_lite_mulncg_MulnS_1' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulncg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'backward_lite_mulncg_MulnS_1' (30#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulncg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'backward_lite_mulncg' (31#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulncg.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 80 - type: integer 
	Parameter dout_WIDTH bound to: 80 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_mulocq' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulocq.vhd:56' bound to instance 'backward_lite_mulocq_U5' of component 'backward_lite_mulocq' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:1435]
INFO: [Synth 8-638] synthesizing module 'backward_lite_mulocq' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulocq.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 80 - type: integer 
	Parameter dout_WIDTH bound to: 80 - type: integer 
INFO: [Synth 8-3491] module 'backward_lite_mulocq_MulnS_2' declared at 'c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulocq.vhd:12' bound to instance 'backward_lite_mulocq_MulnS_2_U' of component 'backward_lite_mulocq_MulnS_2' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulocq.vhd:85]
INFO: [Synth 8-638] synthesizing module 'backward_lite_mulocq_MulnS_2' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulocq.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'backward_lite_mulocq_MulnS_2' (32#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulocq.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'backward_lite_mulocq' (33#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulocq.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'backward_lite' (34#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'custom_backward_backward_lite_0_0' (35#1) [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_backward_lite_0_0/synth/custom_backward_backward_lite_0_0.vhd:71]
WARNING: [Synth 8-3331] design backward_lite_mulocq has unconnected port reset
WARNING: [Synth 8-3331] design backward_lite_mulncg has unconnected port reset
WARNING: [Synth 8-3331] design backward_lite_mulmb6 has unconnected port reset
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[30]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 615.383 ; gain = 221.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 615.383 ; gain = 221.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 615.383 ; gain = 221.133
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_backward_lite_0_0/constraints/backward_lite_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ip/custom_backward_backward_lite_0_0/constraints/backward_lite_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/custom_backward_backward_lite_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/custom_backward_backward_lite_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 948.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 950.277 ; gain = 0.035
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 951.680 ; gain = 3.039
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 951.680 ; gain = 557.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 951.680 ; gain = 557.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/custom_backward_backward_lite_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 951.680 ; gain = 557.430
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '44' to '43' bits. [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_sdilbW.vhd:96]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_4355_reg' and it is trimmed from '31' to '23' bits. [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:2044]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_3_reg_4229_reg' and it is trimmed from '94' to '64' bits. [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:2196]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_cast_reg_4048_reg' and it is trimmed from '48' to '32' bits. [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:2217]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_6_cast_reg_4137_reg' and it is trimmed from '94' to '64' bits. [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:2206]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_reg_4043_reg' and it is trimmed from '64' to '32' bits. [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:2218]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_113_reg_4339_reg' and it is trimmed from '32' to '31' bits. [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:2243]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_733_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1029_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_1431_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1733_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_2039_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_2344_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_2645_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_2674_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond9_fu_2690_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond10_fu_2765_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond11_fu_2957_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond12_fu_3184_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_3261_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_48_fu_1769_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "in_stream_data_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_110_fu_3287_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_62_fu_1834_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp4_fu_1860_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_83_fu_2146_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp5_fu_2172_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_101_fu_2451_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp6_fu_2477_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_840_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_866_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_1136_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1162_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_39_fu_1532_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp3_fu_1558_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "out_stream_data_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_stream_last_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_114_fu_3380_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'r_V_reg_4043_reg[31:0]' into 'r_V_cast_reg_4048_reg[31:0]' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:2218]
INFO: [Synth 8-4471] merging register 'tmp_203_reg_4334_reg[5:0]' into 'l_reg_4329_reg[5:0]' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:2035]
INFO: [Synth 8-4471] merging register 'tmp_152_reg_4152_reg[0:0]' into 'tmp_151_reg_4147_reg[0:0]' [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:2208]
INFO: [Synth 8-5546] ROM "exitcond1_fu_733_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1029_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_1431_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1733_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_2039_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_2344_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_2645_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_2674_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond9_fu_2690_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond10_fu_2765_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond11_fu_2957_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond12_fu_3184_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_3261_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_48_fu_1769_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "in_stream_data_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_110_fu_3287_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_62_fu_1834_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp4_fu_1860_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_83_fu_2146_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp5_fu_2172_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_101_fu_2451_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp6_fu_2477_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_840_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_866_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_1136_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1162_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_39_fu_1532_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp3_fu_1558_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "out_stream_data_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_stream_last_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_114_fu_3380_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_stream_data_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_stream_data_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_stream_last_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_stream_last_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_stream_data_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_stream_data_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_stream_last_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_stream_last_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_224_cast_cast_fu_3492_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "l_fu_3316_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 951.680 ; gain = 557.430
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/backward_lite_fpekbM_U1/backward_lite_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'U0/backward_lite_fpekbM_U1/backward_lite_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'U0/backward_lite_fpekbM_U1/backward_lite_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'U0/backward_lite_fpekbM_U1/backward_lite_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/backward_lite_fpekbM_U1/backward_lite_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'U0/backward_lite_fpekbM_U1/backward_lite_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'backward_lite_mulmb6_U3/backward_lite_mulmb6_MulnS_0_U/buff2_reg' and it is trimmed from '94' to '80' bits. [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulmb6.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'backward_lite_mulmb6_U3/backward_lite_mulmb6_MulnS_0_U/buff1_reg' and it is trimmed from '94' to '80' bits. [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulmb6.vhd:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'backward_lite_mulmb6_U3/backward_lite_mulmb6_MulnS_0_U/buff0_reg' and it is trimmed from '94' to '80' bits. [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulmb6.vhd:46]
INFO: [Synth 8-5544] ROM "exitcond12_fu_3184_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond11_fu_2957_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond10_fu_2765_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond9_fu_2690_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond8_fu_2674_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_733_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1029_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_1431_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_2344_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_2645_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_3261_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1733_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_2039_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_110_fu_3287_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_114_fu_3380_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_48_fu_1769_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_4_fu_840_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_866_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_1136_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1162_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_39_fu_1532_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp3_fu_1558_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_62_fu_1834_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp4_fu_1860_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_101_fu_2451_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp6_fu_2477_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_83_fu_2146_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp5_fu_2172_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:3398]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulncg.vhd:38]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite.vhd:3402]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulmb6.vhd:38]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [c:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.srcs/sources_1/bd/custom_backward/ipshared/665f/hdl/vhdl/backward_lite_mulocq.vhd:38]
INFO: [Synth 8-3971] The signal dataOut_V_U/backward_lite_datcud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[16]' (FDE) to 'U0/tmp_153_reg_3857_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[17]' (FDE) to 'U0/tmp_153_reg_3857_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[18]' (FDE) to 'U0/tmp_153_reg_3857_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[19]' (FDE) to 'U0/tmp_153_reg_3857_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[20]' (FDE) to 'U0/tmp_153_reg_3857_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[21]' (FDE) to 'U0/tmp_153_reg_3857_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[22]' (FDE) to 'U0/tmp_153_reg_3857_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[23]' (FDE) to 'U0/tmp_153_reg_3857_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[24]' (FDE) to 'U0/tmp_153_reg_3857_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[25]' (FDE) to 'U0/tmp_153_reg_3857_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[26]' (FDE) to 'U0/tmp_153_reg_3857_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[27]' (FDE) to 'U0/tmp_153_reg_3857_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[28]' (FDE) to 'U0/tmp_153_reg_3857_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[0]' (FDE) to 'U0/tmp_153_reg_3857_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[1]' (FDE) to 'U0/tmp_153_reg_3857_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[2]' (FDE) to 'U0/tmp_153_reg_3857_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[3]' (FDE) to 'U0/tmp_153_reg_3857_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[4]' (FDE) to 'U0/tmp_153_reg_3857_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[5]' (FDE) to 'U0/tmp_153_reg_3857_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[6]' (FDE) to 'U0/tmp_153_reg_3857_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[7]' (FDE) to 'U0/tmp_153_reg_3857_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[8]' (FDE) to 'U0/tmp_153_reg_3857_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[9]' (FDE) to 'U0/tmp_153_reg_3857_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[10]' (FDE) to 'U0/tmp_153_reg_3857_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[11]' (FDE) to 'U0/tmp_153_reg_3857_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[12]' (FDE) to 'U0/tmp_153_reg_3857_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[13]' (FDE) to 'U0/tmp_153_reg_3857_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_153_reg_3857_reg[14]' (FDE) to 'U0/tmp_153_reg_3857_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_153_reg_3857_reg[15] )
INFO: [Synth 8-3886] merging instance 'U0/exp_tmp_V_4_reg_3852_reg[9]' (FDE) to 'U0/exp_tmp_V_4_reg_3852_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/exp_tmp_V_4_reg_3852_reg[8]' (FDE) to 'U0/exp_tmp_V_4_reg_3852_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/dividend0_reg[15]' (FDE) to 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/divisor0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/divisor0_reg[28]' (FDE) to 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/divisor0_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/divisor0_reg[29]' (FDE) to 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/divisor0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/divisor0_reg[30]' (FDE) to 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/divisor0_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/dividend0_reg[0]' (FDE) to 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/divisor0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/dividend0_reg[1]' (FDE) to 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/divisor0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/dividend0_reg[2]' (FDE) to 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/divisor0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/dividend0_reg[3]' (FDE) to 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/divisor0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/dividend0_reg[4]' (FDE) to 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/divisor0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/dividend0_reg[5]' (FDE) to 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/divisor0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/dividend0_reg[6]' (FDE) to 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/divisor0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/dividend0_reg[7]' (FDE) to 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/divisor0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/dividend0_reg[8]' (FDE) to 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/divisor0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/dividend0_reg[9]' (FDE) to 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/divisor0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/dividend0_reg[10]' (FDE) to 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/divisor0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/dividend0_reg[11]' (FDE) to 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/divisor0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/dividend0_reg[12]' (FDE) to 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/divisor0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/dividend0_reg[13]' (FDE) to 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/divisor0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/dividend0_reg[14]' (FDE) to 'U0/backward_lite_sdilbW_U2/backward_lite_sdilbW_div_U/divisor0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_154_reg_3883_reg[16]' (FDE) to 'U0/man_V_14_reg_3873_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_154_reg_3883_reg[24]' (FDE) to 'U0/man_V_14_reg_3873_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_154_reg_3883_reg[20]' (FDE) to 'U0/man_V_14_reg_3873_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_154_reg_3883_reg[28]' (FDE) to 'U0/man_V_14_reg_3873_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_154_reg_3883_reg[18]' (FDE) to 'U0/man_V_14_reg_3873_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_154_reg_3883_reg[26]' (FDE) to 'U0/man_V_14_reg_3873_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_154_reg_3883_reg[22]' (FDE) to 'U0/man_V_14_reg_3873_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_154_reg_3883_reg[30]' (FDE) to 'U0/man_V_14_reg_3873_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_154_reg_3883_reg[17]' (FDE) to 'U0/man_V_14_reg_3873_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_154_reg_3883_reg[25]' (FDE) to 'U0/man_V_14_reg_3873_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_154_reg_3883_reg[21]' (FDE) to 'U0/man_V_14_reg_3873_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_154_reg_3883_reg[29]' (FDE) to 'U0/man_V_14_reg_3873_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_154_reg_3883_reg[19]' (FDE) to 'U0/man_V_14_reg_3873_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_154_reg_3883_reg[27]' (FDE) to 'U0/man_V_14_reg_3873_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_154_reg_3883_reg[23]' (FDE) to 'U0/man_V_14_reg_3873_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_154_reg_3883_reg[31]' (FDE) to 'U0/man_V_14_reg_3873_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/man_V_14_reg_3873_reg[0]' (FDE) to 'U0/tmp_154_reg_3883_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/man_V_14_reg_3873_reg[1]' (FDE) to 'U0/tmp_154_reg_3883_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/man_V_14_reg_3873_reg[2]' (FDE) to 'U0/tmp_154_reg_3883_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/man_V_14_reg_3873_reg[3]' (FDE) to 'U0/tmp_154_reg_3883_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/man_V_14_reg_3873_reg[4]' (FDE) to 'U0/tmp_154_reg_3883_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/man_V_14_reg_3873_reg[5]' (FDE) to 'U0/tmp_154_reg_3883_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/man_V_14_reg_3873_reg[6]' (FDE) to 'U0/tmp_154_reg_3883_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/man_V_14_reg_3873_reg[7]' (FDE) to 'U0/tmp_154_reg_3883_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/man_V_14_reg_3873_reg[8]' (FDE) to 'U0/tmp_154_reg_3883_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/man_V_14_reg_3873_reg[9]' (FDE) to 'U0/tmp_154_reg_3883_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/man_V_14_reg_3873_reg[10]' (FDE) to 'U0/tmp_154_reg_3883_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/man_V_14_reg_3873_reg[11]' (FDE) to 'U0/tmp_154_reg_3883_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/man_V_14_reg_3873_reg[12]' (FDE) to 'U0/tmp_154_reg_3883_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/man_V_14_reg_3873_reg[13]' (FDE) to 'U0/tmp_154_reg_3883_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/man_V_14_reg_3873_reg[14]' (FDE) to 'U0/tmp_154_reg_3883_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_154_reg_3883_reg[15]' (FDE) to 'U0/man_V_14_reg_3873_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/batchIndex_cast_reg_3985_reg[0]' (FDE) to 'U0/batchIndex_cast1_reg_3990_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/batchIndex_cast_reg_3985_reg[1]' (FDE) to 'U0/batchIndex_cast1_reg_3990_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/batchIndex_cast_reg_3985_reg[2]' (FDE) to 'U0/batchIndex_cast1_reg_3990_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/batchIndex_cast_reg_3985_reg[3]' (FDE) to 'U0/batchIndex_cast1_reg_3990_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/batchIndex_cast_reg_3985_reg[4]' (FDE) to 'U0/batchIndex_cast1_reg_3990_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/batchIndex_cast_reg_3985_reg[5]' (FDE) to 'U0/batchIndex_cast1_reg_3990_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_174_reg_3926_reg[16]' (FDE) to 'U0/tmp_174_reg_3926_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_174_reg_3926_reg[17]' (FDE) to 'U0/tmp_174_reg_3926_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_174_reg_3926_reg[18]' (FDE) to 'U0/tmp_174_reg_3926_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_174_reg_3926_reg[19]' (FDE) to 'U0/tmp_174_reg_3926_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_174_reg_3926_reg[20]' (FDE) to 'U0/tmp_174_reg_3926_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_174_reg_3926_reg[21]' (FDE) to 'U0/tmp_174_reg_3926_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_174_reg_3926_reg[22]' (FDE) to 'U0/tmp_174_reg_3926_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_174_reg_3926_reg[23]' (FDE) to 'U0/tmp_174_reg_3926_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_174_reg_3926_reg[24]' (FDE) to 'U0/tmp_174_reg_3926_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_174_reg_3926_reg[25]' (FDE) to 'U0/tmp_174_reg_3926_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_174_reg_3926_reg[26]' (FDE) to 'U0/tmp_174_reg_3926_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_174_reg_3926_reg[27]' (FDE) to 'U0/tmp_174_reg_3926_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_174_reg_3926_reg[28]' (FDE) to 'U0/tmp_174_reg_3926_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_174_reg_3926_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_79_reg_3724_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/backward_lite_sdilbW_U2/\backward_lite_sdilbW_div_U/divisor0_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_111_reg_3788_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_49_reg_3624_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_21_reg_3559_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\dataOut_V_addr_3_reg_4108_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\dataOut_V_addr_3_reg_4108_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\dataOut_V_addr_5_reg_4214_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\man_V_14_reg_3873_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/backward_lite_sdilbW_U2/\backward_lite_sdilbW_div_U/backward_lite_sdilbW_div_u_0/dividend0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\man_V_17_reg_3942_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_87_reg_3745_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_112_reg_3809_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\man_V_5_reg_3645_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\man_V_2_reg_3570_reg[15] )
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[47]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[46]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[45]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[44]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[43]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[42]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[41]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[40]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[39]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[38]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[37]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[36]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[35]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[34]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[33]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[32]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[31]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[30]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[29]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[28]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[27]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[26]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[25]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[24]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[23]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[22]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[21]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[20]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[19]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[18]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[17]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[47]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[46]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[45]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[44]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[43]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[42]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[41]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[40]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[39]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[38]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[37]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[36]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[35]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[34]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[33]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[32]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[31]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[30]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[29]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[28]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[27]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[26]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[25]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[24]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[23]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[22]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[21]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[20]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[19]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[18]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (r_V_1_reg_4125_reg[17]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[47]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[46]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[45]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[44]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[43]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[42]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[41]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[40]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[39]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[38]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[37]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[36]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[35]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[34]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[33]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[32]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[31]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[30]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[29]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[28]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[27]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[26]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[25]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[24]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[23]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[22]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[21]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[20]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[19]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[18]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[17]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[16]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[15]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[14]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[13]) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[47]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[46]__0) is unused and will be removed from module backward_lite.
WARNING: [Synth 8-3332] Sequential element (backward_lite_mulncg_U4/backward_lite_mulncg_MulnS_1_U/buff1_reg[45]__0) is unused and will be removed from module backward_lite.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_154_reg_3883_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/backward_lite_sdilbW_U2/\backward_lite_sdilbW_div_U/backward_lite_sdilbW_div_u_0/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_175_reg_3952_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_87_reg_3745_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_112_reg_3809_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_50_reg_3655_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_22_reg_3580_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 951.680 ; gain = 557.430
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/i_16_0/dataOut_V_U/backward_lite_datcud_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_16_0/dataOut_V_U/backward_lite_datcud_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_16_1/smooth_grad_V_U/backward_lite_smodEe_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_16_2/nn_out_mat_V_U/backward_lite_smodEe_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_16_2/nn_out_mat_V_U/backward_lite_smodEe_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_16_3/batch_y_mat_V_U/backward_lite_smodEe_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_16_3/batch_y_mat_V_U/backward_lite_smodEe_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_16_4/batch_a_mat_V_U/backward_lite_batg8j_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_16_5/batch_z_mat_V_U/backward_lite_batg8j_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_16_6/batch_x_mat_V_U/backward_lite_batibs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_16_7/batch_w_mat_V_U/backward_lite_batjbC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1019.250 ; gain = 625.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1034.785 ; gain = 640.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/dataOut_V_U/backward_lite_datcud_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/dataOut_V_U/backward_lite_datcud_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/smooth_grad_V_U/backward_lite_smodEe_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/smooth_grad_V_U/backward_lite_smodEe_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/nn_out_mat_V_U/backward_lite_smodEe_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/nn_out_mat_V_U/backward_lite_smodEe_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/batch_y_mat_V_U/backward_lite_smodEe_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/batch_y_mat_V_U/backward_lite_smodEe_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/batch_a_mat_V_U/backward_lite_batg8j_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/batch_z_mat_V_U/backward_lite_batg8j_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/batch_x_mat_V_U/backward_lite_batibs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/batch_x_mat_V_U/backward_lite_batibs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/batch_w_mat_V_U/backward_lite_batjbC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/batch_w_mat_V_U/backward_lite_batjbC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1128.895 ; gain = 734.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1128.895 ; gain = 734.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1128.895 ; gain = 734.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1128.895 ; gain = 734.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1128.895 ; gain = 734.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1128.895 ; gain = 734.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1128.895 ; gain = 734.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   281|
|2     |DSP48E1_11 |     6|
|3     |DSP48E1_12 |     2|
|4     |DSP48E1_13 |     2|
|5     |DSP48E1_14 |     6|
|6     |DSP48E1_2  |     4|
|7     |DSP48E1_3  |     2|
|8     |DSP48E1_4  |     1|
|9     |DSP48E1_6  |     2|
|10    |DSP48E1_8  |     2|
|11    |DSP48E1_9  |     5|
|12    |LUT1       |   316|
|13    |LUT2       |   543|
|14    |LUT3       |   752|
|15    |LUT4       |   341|
|16    |LUT5       |   678|
|17    |LUT6       |  1007|
|18    |MUXCY      |     4|
|19    |MUXF7      |     1|
|20    |RAMB18E1   |     5|
|21    |RAMB36E1   |     1|
|22    |RAMB36E1_1 |     2|
|23    |FDRE       |  1938|
|24    |FDSE       |    11|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1128.895 ; gain = 734.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 477 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 1128.895 ; gain = 398.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1128.895 ; gain = 734.645
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 326 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1128.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
432 Infos, 217 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1128.895 ; gain = 746.117
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1128.895 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/custom_backward_backward_lite_0_0_synth_1/custom_backward_backward_lite_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP custom_backward_backward_lite_0_0, cache-ID = 3bf1f9c0e7b1e253
INFO: [Coretcl 2-1174] Renamed 37 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1128.895 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Projects/Example/Vivado_Files/Regression_2wayDMA/Regression.runs/custom_backward_backward_lite_0_0_synth_1/custom_backward_backward_lite_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file custom_backward_backward_lite_0_0_utilization_synth.rpt -pb custom_backward_backward_lite_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  5 00:51:40 2020...
