{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721140943123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721140943123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 16 15:42:22 2024 " "Processing started: Tue Jul 16 15:42:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721140943123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140943123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong_main -c pong_main " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong_main -c pong_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140943123 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721140943608 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721140943608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-vga_sync_rtl " "Found design unit 1: vga_sync-vga_sync_rtl" {  } { { "src/lib/vga_sync.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/vga_sync.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955480 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "src/lib/vga_sync.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/vga_sync.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140955480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/font_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/font_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_logic-font_logic_rtl " "Found design unit 1: font_logic-font_logic_rtl" {  } { { "src/lib/font_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/font_logic.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955511 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_logic " "Found entity 1: font_logic" {  } { { "src/lib/font_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/font_logic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140955511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/ball_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/ball_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_logic-ball_logic_rtl " "Found design unit 1: ball_logic-ball_logic_rtl" {  } { { "src/lib/ball_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/ball_logic.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955527 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_logic " "Found entity 1: ball_logic" {  } { { "src/lib/ball_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/ball_logic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140955527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/paddle_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/paddle_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paddle_logic-paddle_logic_rtl " "Found design unit 1: paddle_logic-paddle_logic_rtl" {  } { { "src/lib/paddle_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/paddle_logic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955527 ""} { "Info" "ISGN_ENTITY_NAME" "1 paddle_logic " "Found entity 1: paddle_logic" {  } { { "src/lib/paddle_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/paddle_logic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140955527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/button_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/button_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_logic-button_logic_rtl " "Found design unit 1: button_logic-button_logic_rtl" {  } { { "src/lib/button_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/button_logic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955543 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_logic " "Found entity 1: button_logic" {  } { { "src/lib/button_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/button_logic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140955543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/vga_graphics.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/vga_graphics.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_graphics-vga_graphics_rtl " "Found design unit 1: vga_graphics-vga_graphics_rtl" {  } { { "src/lib/vga_graphics.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/vga_graphics.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955558 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_graphics " "Found entity 1: vga_graphics" {  } { { "src/lib/vga_graphics.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/vga_graphics.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140955558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/collision_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/collision_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision_logic-collision_logic_rtl " "Found design unit 1: collision_logic-collision_logic_rtl" {  } { { "src/lib/collision_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/collision_logic.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955574 ""} { "Info" "ISGN_ENTITY_NAME" "1 collision_logic " "Found entity 1: collision_logic" {  } { { "src/lib/collision_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/collision_logic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140955574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/score_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/score_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_logic-score_logic_rtl " "Found design unit 1: score_logic-score_logic_rtl" {  } { { "src/lib/score_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/score_logic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955589 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_logic " "Found entity 1: score_logic" {  } { { "src/lib/score_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/score_logic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140955589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_rtl " "Found design unit 1: counter-counter_rtl" {  } { { "src/lib/counter.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955605 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/lib/counter.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140955605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/sound.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/sound.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sound-sound_rtl " "Found design unit 1: sound-sound_rtl" {  } { { "src/lib/sound.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/sound.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955605 ""} { "Info" "ISGN_ENTITY_NAME" "1 sound " "Found entity 1: sound" {  } { { "src/lib/sound.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/sound.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140955605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/game_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/game_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_board-game_board_rtl " "Found design unit 1: game_board-game_board_rtl" {  } { { "src/lib/game_board.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/game_board.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955621 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_board " "Found entity 1: game_board" {  } { { "src/lib/game_board.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/game_board.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140955621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/lib/pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg " "Found design unit 1: pkg" {  } { { "src/lib/pkg.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955621 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg-body " "Found design unit 2: pkg-body" {  } { { "src/lib/pkg.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/pkg.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140955621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/bitmap_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/bitmap_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitmap_generator-bitmap_generator_rtl " "Found design unit 1: bitmap_generator-bitmap_generator_rtl" {  } { { "src/lib/bitmap_generator.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/bitmap_generator.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955636 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitmap_generator " "Found entity 1: bitmap_generator" {  } { { "src/lib/bitmap_generator.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/bitmap_generator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140955636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/bitmap_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/bitmap_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitmap_memory-bitmap_memory_rtl " "Found design unit 1: bitmap_memory-bitmap_memory_rtl" {  } { { "src/lib/bitmap_memory.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/bitmap_memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955636 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitmap_memory " "Found entity 1: bitmap_memory" {  } { { "src/lib/bitmap_memory.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/bitmap_memory.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140955636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/game_config.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/game_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_config-game_config_rtl " "Found design unit 1: game_config-game_config_rtl" {  } { { "src/lib/game_config.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/game_config.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955636 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_config " "Found entity 1: game_config" {  } { { "src/lib/game_config.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/game_config.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140955636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pong_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pong_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pong_main-pong_main_rtl " "Found design unit 1: pong_main-pong_main_rtl" {  } { { "src/pong_main.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955652 ""} { "Info" "ISGN_ENTITY_NAME" "1 pong_main " "Found entity 1: pong_main" {  } { { "src/pong_main.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140955652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lib/auto_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lib/auto_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auto_control-auto_control_rtl " "Found design unit 1: auto_control-auto_control_rtl" {  } { { "src/lib/auto_control.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/auto_control.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955652 ""} { "Info" "ISGN_ENTITY_NAME" "1 auto_control " "Found entity 1: auto_control" {  } { { "src/lib/auto_control.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/auto_control.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140955652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140955652 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1721140955792 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1721140955792 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1721140955792 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong_main " "Elaborating entity \"pong_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721140955792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_sync vga_sync:vga_sync_unit A:vga_sync_rtl " "Elaborating entity \"vga_sync\" using architecture \"A:vga_sync_rtl\" for hierarchy \"vga_sync:vga_sync_unit\"" {  } { { "src/pong_main.vhd" "vga_sync_unit" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 147 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140955839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_graphics vga_graphics:graph_generator A:vga_graphics_rtl " "Elaborating entity \"vga_graphics\" using architecture \"A:vga_graphics_rtl\" for hierarchy \"vga_graphics:graph_generator\"" {  } { { "src/pong_main.vhd" "graph_generator" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 158 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140955933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter counter:ball_timer A:counter_rtl " "Elaborating entity \"counter\" using architecture \"A:counter_rtl\" for hierarchy \"counter:ball_timer\"" {  } { { "src/pong_main.vhd" "ball_timer" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 176 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140955948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ball_logic ball_logic:ball_module A:ball_logic_rtl " "Elaborating entity \"ball_logic\" using architecture \"A:ball_logic_rtl\" for hierarchy \"ball_logic:ball_module\"" {  } { { "src/pong_main.vhd" "ball_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 183 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140955964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "button_logic button_logic:up_button_module A:button_logic_rtl " "Elaborating entity \"button_logic\" using architecture \"A:button_logic_rtl\" for hierarchy \"button_logic:up_button_module\"" {  } { { "src/pong_main.vhd" "up_button_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 198 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140955980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter counter:auto_control_timer A:counter_rtl " "Elaborating entity \"counter\" using architecture \"A:counter_rtl\" for hierarchy \"counter:auto_control_timer\"" {  } { { "src/pong_main.vhd" "auto_control_timer" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 215 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140955980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "auto_control auto_control:auto_control_module A:auto_control_rtl " "Elaborating entity \"auto_control\" using architecture \"A:auto_control_rtl\" for hierarchy \"auto_control:auto_control_module\"" {  } { { "src/pong_main.vhd" "auto_control_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 222 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140955980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter counter:paddle_timer A:counter_rtl " "Elaborating entity \"counter\" using architecture \"A:counter_rtl\" for hierarchy \"counter:paddle_timer\"" {  } { { "src/pong_main.vhd" "paddle_timer" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 237 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140955995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "paddle_logic paddle_logic:left_paddle_module A:paddle_logic_rtl " "Elaborating entity \"paddle_logic\" using architecture \"A:paddle_logic_rtl\" for hierarchy \"paddle_logic:left_paddle_module\"" {  } { { "src/pong_main.vhd" "left_paddle_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 244 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140955995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "paddle_logic paddle_logic:right_paddle_module A:paddle_logic_rtl " "Elaborating entity \"paddle_logic\" using architecture \"A:paddle_logic_rtl\" for hierarchy \"paddle_logic:right_paddle_module\"" {  } { { "src/pong_main.vhd" "right_paddle_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 260 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140956026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "collision_logic collision_logic:collision_module A:collision_logic_rtl " "Elaborating entity \"collision_logic\" using architecture \"A:collision_logic_rtl\" for hierarchy \"collision_logic:collision_module\"" {  } { { "src/pong_main.vhd" "collision_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 276 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140956058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "game_config game_config:game_config_module A:game_config_rtl " "Elaborating entity \"game_config\" using architecture \"A:game_config_rtl\" for hierarchy \"game_config:game_config_module\"" {  } { { "src/pong_main.vhd" "game_config_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 299 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140956105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "game_board game_board:game_board_module A:game_board_rtl " "Elaborating entity \"game_board\" using architecture \"A:game_board_rtl\" for hierarchy \"game_board:game_board_module\"" {  } { { "src/pong_main.vhd" "game_board_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 316 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140956105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "font_logic font_logic:\\digits_in_scores:0:digit_font_module A:font_logic_rtl " "Elaborating entity \"font_logic\" using architecture \"A:font_logic_rtl\" for hierarchy \"font_logic:\\digits_in_scores:0:digit_font_module\"" {  } { { "src/pong_main.vhd" "\\digits_in_scores:0:digit_font_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 343 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140956105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "font_logic font_logic:\\digits_in_scores:1:digit_font_module A:font_logic_rtl " "Elaborating entity \"font_logic\" using architecture \"A:font_logic_rtl\" for hierarchy \"font_logic:\\digits_in_scores:1:digit_font_module\"" {  } { { "src/pong_main.vhd" "\\digits_in_scores:1:digit_font_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 343 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140956120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "font_logic font_logic:\\digits_in_scores:2:digit_font_module A:font_logic_rtl " "Elaborating entity \"font_logic\" using architecture \"A:font_logic_rtl\" for hierarchy \"font_logic:\\digits_in_scores:2:digit_font_module\"" {  } { { "src/pong_main.vhd" "\\digits_in_scores:2:digit_font_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 343 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140956151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "font_logic font_logic:\\digits_in_scores:3:digit_font_module A:font_logic_rtl " "Elaborating entity \"font_logic\" using architecture \"A:font_logic_rtl\" for hierarchy \"font_logic:\\digits_in_scores:3:digit_font_module\"" {  } { { "src/pong_main.vhd" "\\digits_in_scores:3:digit_font_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 343 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140956151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "score_logic score_logic:scores_calculator A:score_logic_rtl " "Elaborating entity \"score_logic\" using architecture \"A:score_logic_rtl\" for hierarchy \"score_logic:scores_calculator\"" {  } { { "src/pong_main.vhd" "scores_calculator" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 354 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140956151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter counter:sound_freq_timer A:counter_rtl " "Elaborating entity \"counter\" using architecture \"A:counter_rtl\" for hierarchy \"counter:sound_freq_timer\"" {  } { { "src/pong_main.vhd" "sound_freq_timer" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 365 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140956151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sound sound:sound_module A:sound_rtl " "Elaborating entity \"sound\" using architecture \"A:sound_rtl\" for hierarchy \"sound:sound_module\"" {  } { { "src/pong_main.vhd" "sound_module" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 372 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140956167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bitmap_memory bitmap_memory:game_menu_bitmap_mem A:bitmap_memory_rtl " "Elaborating entity \"bitmap_memory\" using architecture \"A:bitmap_memory_rtl\" for hierarchy \"bitmap_memory:game_menu_bitmap_mem\"" {  } { { "src/pong_main.vhd" "game_menu_bitmap_mem" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 381 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140956167 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rom bitmap_memory.vhd(21) " "VHDL Signal Declaration warning at bitmap_memory.vhd(21): used implicit default value for signal \"rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/lib/bitmap_memory.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/bitmap_memory.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721140956167 "|pong_main|bitmap_memory:game_menu_bitmap_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bitmap_generator bitmap_generator:game_menu_bitmap_gen A:bitmap_generator_rtl " "Elaborating entity \"bitmap_generator\" using architecture \"A:bitmap_generator_rtl\" for hierarchy \"bitmap_generator:game_menu_bitmap_gen\"" {  } { { "src/pong_main.vhd" "game_menu_bitmap_gen" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 388 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140956167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bitmap_memory bitmap_memory:game_over_bitmap_mem A:bitmap_memory_rtl " "Elaborating entity \"bitmap_memory\" using architecture \"A:bitmap_memory_rtl\" for hierarchy \"bitmap_memory:game_over_bitmap_mem\"" {  } { { "src/pong_main.vhd" "game_over_bitmap_mem" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 407 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140956167 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rom bitmap_memory.vhd(21) " "VHDL Signal Declaration warning at bitmap_memory.vhd(21): used implicit default value for signal \"rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/lib/bitmap_memory.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/bitmap_memory.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721140956167 "|pong_main|bitmap_memory:game_over_bitmap_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bitmap_generator bitmap_generator:game_over_bitmap_gen A:bitmap_generator_rtl " "Elaborating entity \"bitmap_generator\" using architecture \"A:bitmap_generator_rtl\" for hierarchy \"bitmap_generator:game_over_bitmap_gen\"" {  } { { "src/pong_main.vhd" "game_over_bitmap_gen" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/pong_main.vhd" 414 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140956167 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bitmap_memory:game_menu_bitmap_mem\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bitmap_memory:game_menu_bitmap_mem\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140958010 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140958010 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140958010 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 14910 " "Parameter NUMWORDS_A set to 14910" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140958010 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140958010 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140958010 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140958010 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140958010 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140958010 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE src/mif/game_menu.mif " "Parameter INIT_FILE set to src/mif/game_menu.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140958010 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1721140958010 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bitmap_memory:game_over_bitmap_mem\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bitmap_memory:game_over_bitmap_mem\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140958010 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140958010 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140958010 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 37800 " "Parameter NUMWORDS_A set to 37800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140958010 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140958010 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140958010 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140958010 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140958010 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140958010 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE src/mif/game_over.mif " "Parameter INIT_FILE set to src/mif/game_over.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1721140958010 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1721140958010 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1721140958010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bitmap_memory:game_menu_bitmap_mem\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"bitmap_memory:game_menu_bitmap_mem\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140958104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bitmap_memory:game_menu_bitmap_mem\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"bitmap_memory:game_menu_bitmap_mem\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140958104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140958104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140958104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 14910 " "Parameter \"NUMWORDS_A\" = \"14910\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140958104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140958104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140958104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140958104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140958104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140958104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE src/mif/game_menu.mif " "Parameter \"INIT_FILE\" = \"src/mif/game_menu.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140958104 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721140958104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7h51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7h51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7h51 " "Found entity 1: altsyncram_7h51" {  } { { "db/altsyncram_7h51.tdf" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/db/altsyncram_7h51.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140958151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140958151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140958198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140958198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_smb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smb " "Found entity 1: mux_smb" {  } { { "db/mux_smb.tdf" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/db/mux_smb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140958260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140958260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bitmap_memory:game_over_bitmap_mem\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"bitmap_memory:game_over_bitmap_mem\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140958308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bitmap_memory:game_over_bitmap_mem\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"bitmap_memory:game_over_bitmap_mem\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140958308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140958308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140958308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 37800 " "Parameter \"NUMWORDS_A\" = \"37800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140958308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140958308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140958308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140958308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140958308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140958308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE src/mif/game_over.mif " "Parameter \"INIT_FILE\" = \"src/mif/game_over.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721140958308 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721140958308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jh51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jh51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jh51 " "Found entity 1: altsyncram_jh51" {  } { { "db/altsyncram_jh51.tdf" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/db/altsyncram_jh51.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140958354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140958354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h8a " "Found entity 1: decode_h8a" {  } { { "db/decode_h8a.tdf" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/db/decode_h8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140958401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140958401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1nb " "Found entity 1: mux_1nb" {  } { { "db/mux_1nb.tdf" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/db/mux_1nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721140958463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140958463 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1721140958776 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1721140958776 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1721140958776 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/lib/ball_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/ball_logic.vhd" 89 -1 0 } } { "src/lib/collision_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/collision_logic.vhd" 222 -1 0 } } { "src/lib/button_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/button_logic.vhd" 88 -1 0 } } { "src/lib/score_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/score_logic.vhd" 192 -1 0 } } { "src/lib/button_logic.vhd" "" { Text "L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P12_Pong/VHDL/src/lib/button_logic.vhd" 25 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1721140958870 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1721140958870 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1721140959744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721140961650 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721140961650 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1342 " "Implemented 1342 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721140961775 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721140961775 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1325 " "Implemented 1325 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721140961775 ""} { "Info" "ICUT_CUT_TM_RAMS" "7 " "Implemented 7 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1721140961775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721140961775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721140961806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 16 15:42:41 2024 " "Processing ended: Tue Jul 16 15:42:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721140961806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721140961806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721140961806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721140961806 ""}
