#! 
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323a-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\Users\mkoh\DOWNLO~1\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\Users\mkoh\DOWNLO~1\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\mkoh\DOWNLO~1\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\mkoh\DOWNLO~1\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\mkoh\DOWNLO~1\OSS-CA~1\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\mkoh\DOWNLO~1\OSS-CA~1\lib\ivl\v2009.vpi";
S_0000019bebfb9c00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000019bebfbe780 .scope module, "tb_alu" "tb_alu" 3 1;
 .timescale 0 0;
v0000019bebfbc400_0 .var "alu_in1", 31 0;
v0000019bebfbcd60_0 .var "alu_in2", 31 0;
v0000019bebfbce00_0 .var "alu_op", 2 0;
v0000019bebfbcae0_0 .net "alu_out", 31 0, v0000019bebfbcea0_0;  1 drivers
v0000019bebfbc0e0_0 .var "clk", 0 0;
v0000019bebfbc4a0_0 .net "less_than", 0 0, v0000019bebfbc220_0;  1 drivers
v0000019bebfbc7c0_0 .net "less_than_unsigned", 0 0, v0000019bebfbcc20_0;  1 drivers
v0000019bebfbc860_0 .net "zero", 0 0, v0000019bebfbca40_0;  1 drivers
S_0000019bebfbe910 .scope module, "dut" "alu" 3 9, 4 1 0, S_0000019bebfbe780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "alu_in1";
    .port_info 2 /INPUT 32 "alu_in2";
    .port_info 3 /INPUT 3 "alu_op";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "less_than";
    .port_info 7 /OUTPUT 1 "less_than_unsigned";
v0000019bebfbc900_0 .net "alu_in1", 31 0, v0000019bebfbc400_0;  1 drivers
v0000019bebfbcb80_0 .net "alu_in2", 31 0, v0000019bebfbcd60_0;  1 drivers
v0000019bebfbc2c0_0 .net "alu_op", 2 0, v0000019bebfbce00_0;  1 drivers
v0000019bebfbcea0_0 .var "alu_out", 31 0;
v0000019bebfbc680_0 .net "clk", 0 0, v0000019bebfbc0e0_0;  1 drivers
v0000019bebfbc220_0 .var "less_than", 0 0;
v0000019bebfbc720_0 .var "less_than_combinational", 0 0;
v0000019bebfbcc20_0 .var "less_than_unsigned", 0 0;
v0000019bebfbc9a0_0 .var "less_than_unsigned_combinational", 0 0;
v0000019bebfbc5e0_0 .var "result", 31 0;
v0000019bebfbca40_0 .var "zero", 0 0;
v0000019bebfbc360_0 .var "zero_combinational", 0 0;
E_0000019bebfba2a0 .event posedge, v0000019bebfbc680_0;
E_0000019bebfba7a0 .event anyedge, v0000019bebfbc2c0_0, v0000019bebfbc900_0, v0000019bebfbcb80_0, v0000019bebfbcb80_0;
    .scope S_0000019bebfbe910;
T_0 ;
Ewait_0 .event/or E_0000019bebfba7a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000019bebfbc2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019bebfbc5e0_0, 0, 32;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0000019bebfbc900_0;
    %load/vec4 v0000019bebfbcb80_0;
    %add;
    %store/vec4 v0000019bebfbc5e0_0, 0, 32;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0000019bebfbc900_0;
    %load/vec4 v0000019bebfbcb80_0;
    %sub;
    %store/vec4 v0000019bebfbc5e0_0, 0, 32;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0000019bebfbc900_0;
    %load/vec4 v0000019bebfbcb80_0;
    %and;
    %store/vec4 v0000019bebfbc5e0_0, 0, 32;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0000019bebfbc900_0;
    %load/vec4 v0000019bebfbcb80_0;
    %or;
    %store/vec4 v0000019bebfbc5e0_0, 0, 32;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0000019bebfbc900_0;
    %load/vec4 v0000019bebfbcb80_0;
    %xor;
    %store/vec4 v0000019bebfbc5e0_0, 0, 32;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0000019bebfbc900_0;
    %load/vec4 v0000019bebfbcb80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000019bebfbc5e0_0, 0, 32;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0000019bebfbc900_0;
    %load/vec4 v0000019bebfbcb80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000019bebfbc5e0_0, 0, 32;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0000019bebfbc900_0;
    %load/vec4 v0000019bebfbcb80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000019bebfbc5e0_0, 0, 32;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0000019bebfbc5e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000019bebfbc360_0, 0, 1;
    %load/vec4 v0000019bebfbc900_0;
    %load/vec4 v0000019bebfbcb80_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0000019bebfbc720_0, 0, 1;
    %load/vec4 v0000019bebfbc900_0;
    %load/vec4 v0000019bebfbcb80_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0000019bebfbc9a0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000019bebfbe910;
T_1 ;
    %wait E_0000019bebfba2a0;
    %load/vec4 v0000019bebfbc5e0_0;
    %assign/vec4 v0000019bebfbcea0_0, 0;
    %load/vec4 v0000019bebfbc360_0;
    %assign/vec4 v0000019bebfbca40_0, 0;
    %load/vec4 v0000019bebfbc720_0;
    %assign/vec4 v0000019bebfbc220_0, 0;
    %load/vec4 v0000019bebfbc9a0_0;
    %assign/vec4 v0000019bebfbcc20_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000019bebfbe780;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000019bebfbc0e0_0;
    %inv;
    %store/vec4 v0000019bebfbc0e0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000019bebfbe780;
T_3 ;
    %vpi_call/w 3 24 "$display", "=== ALU TEST STARTED ===" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019bebfbc0e0_0, 0, 1;
    %wait E_0000019bebfba2a0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000019bebfbc400_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000019bebfbcd60_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019bebfbce00_0, 0, 3;
    %wait E_0000019bebfba2a0;
    %delay 1, 0;
    %vpi_call/w 3 34 "$display", "ADD: %0d + %0d = %0d, zero=%0d", v0000019bebfbc400_0, v0000019bebfbcd60_0, v0000019bebfbcae0_0, v0000019bebfbc860_0 {0 0 0};
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0000019bebfbc400_0, 0, 32;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0000019bebfbcd60_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000019bebfbce00_0, 0, 3;
    %wait E_0000019bebfba2a0;
    %delay 1, 0;
    %vpi_call/w 3 42 "$display", "SUB: %0d - %0d = %0d, zero=%0d", v0000019bebfbc400_0, v0000019bebfbcd60_0, v0000019bebfbcae0_0, v0000019bebfbc860_0 {0 0 0};
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0000019bebfbc400_0, 0, 32;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0000019bebfbcd60_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000019bebfbce00_0, 0, 3;
    %wait E_0000019bebfba2a0;
    %delay 1, 0;
    %vpi_call/w 3 50 "$display", "AND: %h & %h = %h", v0000019bebfbc400_0, v0000019bebfbcd60_0, v0000019bebfbcae0_0 {0 0 0};
    %pushi/vec4 4278255360, 0, 32;
    %store/vec4 v0000019bebfbc400_0, 0, 32;
    %pushi/vec4 16711935, 0, 32;
    %store/vec4 v0000019bebfbcd60_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000019bebfbce00_0, 0, 3;
    %wait E_0000019bebfba2a0;
    %delay 1, 0;
    %vpi_call/w 3 58 "$display", "OR:  %h | %h = %h", v0000019bebfbc400_0, v0000019bebfbcd60_0, v0000019bebfbcae0_0 {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000019bebfbc400_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000019bebfbcd60_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000019bebfbce00_0, 0, 3;
    %wait E_0000019bebfba2a0;
    %delay 1, 0;
    %vpi_call/w 3 66 "$display", "COMPARE: %0d < %0d? signed=%0d, unsigned=%0d", v0000019bebfbc400_0, v0000019bebfbcd60_0, v0000019bebfbc4a0_0, v0000019bebfbc7c0_0 {0 0 0};
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0000019bebfbc400_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000019bebfbcd60_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000019bebfbce00_0, 0, 3;
    %wait E_0000019bebfba2a0;
    %delay 1, 0;
    %vpi_call/w 3 75 "$display", "COMPARE: -2 < 1? signed=%0d, unsigned=%0d", v0000019bebfbc4a0_0, v0000019bebfbc7c0_0 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000019bebfbc400_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000019bebfbcd60_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000019bebfbce00_0, 0, 3;
    %wait E_0000019bebfba2a0;
    %delay 1, 0;
    %vpi_call/w 3 84 "$display", "SLL: %h << %0d = %h", v0000019bebfbc400_0, v0000019bebfbcd60_0, v0000019bebfbcae0_0 {0 0 0};
    %vpi_call/w 3 86 "$display", "=== ALU TEST COMPLETED ===" {0 0 0};
    %vpi_call/w 3 87 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_alu.sv";
    "alu.sv";
