Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Apr 19 00:10:47 2021
| Host         : hansolo.poly.edu running 64-bit Red Hat Enterprise Linux Server release 7.8 (Maipo)
| Command      : report_timing_summary -file ./report/pqcrystals_fips202_ref_sha3_256_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7a75tl-ftg256
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.063        0.000                      0                14807        0.251        0.000                      0                14807        4.500        0.000                       0                  7345  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.063        0.000                      0                14807        0.251        0.000                      0                14807        4.500        0.000                       0                  7345  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ap_CS_fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 1.752ns (28.777%)  route 4.336ns (71.223%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 10.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ap_CS_fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.563     1.601 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ap_CS_fsm_reg[11]/Q
                         net (fo=142, unplaced)       1.137     2.738    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ap_CS_fsm_state12
                         LUT6 (Prop_lut6_I0_O)        0.301     3.039 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ram_reg_0_i_1125/O
                         net (fo=1, unplaced)         0.398     3.437    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ram_reg_0_i_1125_n_8
                         LUT6 (Prop_lut6_I5_O)        0.148     3.585 f  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ram_reg_0_i_1121/O
                         net (fo=1, unplaced)         0.398     3.983    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ram_reg_0_i_1121_n_8
                         LUT6 (Prop_lut6_I1_O)        0.148     4.131 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ram_reg_0_i_999/O
                         net (fo=1, unplaced)         0.398     4.529    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ram_reg_0_i_999_n_8
                         LUT6 (Prop_lut6_I1_O)        0.148     4.677 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ram_reg_0_i_570/O
                         net (fo=1, unplaced)         0.398     5.075    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/state_address0_0[2]
                         LUT6 (Prop_lut6_I5_O)        0.148     5.223 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ram_reg_0_i_271/O
                         net (fo=1, unplaced)         0.398     5.621    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ram_reg_0_i_271_n_8
                         LUT6 (Prop_lut6_I2_O)        0.148     5.769 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ram_reg_0_i_95/O
                         net (fo=1, unplaced)         0.398     6.167    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ram_reg_0_i_95_n_8
                         LUT5 (Prop_lut5_I0_O)        0.148     6.315 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/grp_KeccakF1600_StatePer_fu_404/ram_reg_0_i_5/O
                         net (fo=2, unplaced)         0.811     7.126    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/addr0[2]
                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.986    10.986    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000    10.986    
                         clock uncertainty           -0.035    10.951    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.762    10.189    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         10.189    
                         arrival time                          -7.126    
  -------------------------------------------------------------------
                         slack                                  3.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/i_6_reg_806_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.203ns (54.700%)  route 0.168ns (45.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.203     0.718 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/ap_CS_fsm_reg[4]/Q
                         net (fo=10, unplaced)        0.168     0.886    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/ap_CS_fsm_state5
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/i_6_reg_806_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7344, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/i_6_reg_806_reg[0]/C
                         clock pessimism              0.000     0.542    
                         FDRE (Hold_fdre_C_CE)        0.093     0.635    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_798/i_6_reg_806_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            3.168         10.000      6.832                bd_0_i/hls_inst/U0/out_assign_U/pqcrystals_fips202_ref_sha3_256_out_assign_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500                bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500                bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C



