{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680551979234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680551979234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 15:59:39 2023 " "Processing started: Mon Apr 03 15:59:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680551979234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680551979234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PingPong -c PingPong " "Command: quartus_map --read_settings_files=on --write_settings_files=off PingPong -c PingPong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680551979234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680551979476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680551979476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_display.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_Segment_Display " "Found entity 1: Seven_Segment_Display" {  } { { "Seven_Segment_Display.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Seven_Segment_Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680551985906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680551985906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_state.v 1 1 " "Found 1 design units, including 1 entities, in source file game_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 Game_State " "Found entity 1: Game_State" {  } { { "Game_State.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Game_State.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680551985906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680551985906 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Clock_Divider.v(8) " "Verilog HDL information at Clock_Divider.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Clock_Divider.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1680551985906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Clock_Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680551985906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680551985906 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Ball_Object.v(29) " "Verilog HDL information at Ball_Object.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "Ball_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Ball_Object.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1680551985906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_object.v 1 1 " "Found 1 design units, including 1 entities, in source file ball_object.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ball_Object " "Found entity 1: Ball_Object" {  } { { "Ball_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Ball_Object.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680551985906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680551985906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paddle_object.v 1 1 " "Found 1 design units, including 1 entities, in source file paddle_object.v" { { "Info" "ISGN_ENTITY_NAME" "1 Paddle_Object " "Found entity 1: Paddle_Object" {  } { { "Paddle_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Paddle_Object.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680551985906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680551985906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_signal_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_signal_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Signal_Generator " "Found entity 1: VGA_Signal_Generator" {  } { { "VGA_Signal_Generator.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/VGA_Signal_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680551985906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680551985906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_display.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Display " "Found entity 1: VGA_Display" {  } { { "VGA_Display.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/VGA_Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680551985906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680551985906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Module " "Found entity 1: Top_Module" {  } { { "Top_Module.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Top_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680551985906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680551985906 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Module.v(38) " "Verilog HDL Instantiation warning at Top_Module.v(38): instance has no name" {  } { { "Top_Module.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Top_Module.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1680551985906 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Module.v(40) " "Verilog HDL Instantiation warning at Top_Module.v(40): instance has no name" {  } { { "Top_Module.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Top_Module.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1680551985906 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Module " "Elaborating entity \"Top_Module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680551985922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Signal_Generator VGA_Signal_Generator:v1 " "Elaborating entity \"VGA_Signal_Generator\" for hierarchy \"VGA_Signal_Generator:v1\"" {  } { { "Top_Module.v" "v1" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Top_Module.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680551985922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Signal_Generator.v(38) " "Verilog HDL assignment warning at VGA_Signal_Generator.v(38): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Signal_Generator.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/VGA_Signal_Generator.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985922 "|Top_Module|VGA_Signal_Generator:v1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Signal_Generator.v(68) " "Verilog HDL assignment warning at VGA_Signal_Generator.v(68): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Signal_Generator.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/VGA_Signal_Generator.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985922 "|Top_Module|VGA_Signal_Generator:v1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Signal_Generator.v(72) " "Verilog HDL assignment warning at VGA_Signal_Generator.v(72): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Signal_Generator.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/VGA_Signal_Generator.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985922 "|Top_Module|VGA_Signal_Generator:v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Display VGA_Display:r1 " "Elaborating entity \"VGA_Display\" for hierarchy \"VGA_Display:r1\"" {  } { { "Top_Module.v" "r1" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Top_Module.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680551985922 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_block VGA_Display.v(22) " "Verilog HDL or VHDL warning at VGA_Display.v(22): object \"x_block\" assigned a value but never read" {  } { { "VGA_Display.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/VGA_Display.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680551985922 "|Top_Module|VGA_Display:r1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_block VGA_Display.v(22) " "Verilog HDL or VHDL warning at VGA_Display.v(22): object \"y_block\" assigned a value but never read" {  } { { "VGA_Display.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/VGA_Display.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|VGA_Display:r1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Display.v(22) " "Verilog HDL assignment warning at VGA_Display.v(22): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Display.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/VGA_Display.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|VGA_Display:r1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:c1 " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:c1\"" {  } { { "Top_Module.v" "c1" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Top_Module.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Clock_Divider.v(15) " "Verilog HDL assignment warning at Clock_Divider.v(15): truncated value with size 32 to match size of target (28)" {  } { { "Clock_Divider.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Clock_Divider.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|Clock_Divider:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ball_Object Ball_Object:b1 " "Elaborating entity \"Ball_Object\" for hierarchy \"Ball_Object:b1\"" {  } { { "Top_Module.v" "b1" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Top_Module.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball_Object.v(33) " "Verilog HDL assignment warning at Ball_Object.v(33): truncated value with size 32 to match size of target (10)" {  } { { "Ball_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Ball_Object.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|Ball_Object:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball_Object.v(34) " "Verilog HDL assignment warning at Ball_Object.v(34): truncated value with size 32 to match size of target (10)" {  } { { "Ball_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Ball_Object.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|Ball_Object:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball_Object.v(56) " "Verilog HDL assignment warning at Ball_Object.v(56): truncated value with size 32 to match size of target (10)" {  } { { "Ball_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Ball_Object.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|Ball_Object:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball_Object.v(57) " "Verilog HDL assignment warning at Ball_Object.v(57): truncated value with size 32 to match size of target (10)" {  } { { "Ball_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Ball_Object.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|Ball_Object:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Ball_Object.v(60) " "Verilog HDL assignment warning at Ball_Object.v(60): truncated value with size 32 to match size of target (4)" {  } { { "Ball_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Ball_Object.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|Ball_Object:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball_Object.v(64) " "Verilog HDL assignment warning at Ball_Object.v(64): truncated value with size 32 to match size of target (10)" {  } { { "Ball_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Ball_Object.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|Ball_Object:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball_Object.v(65) " "Verilog HDL assignment warning at Ball_Object.v(65): truncated value with size 32 to match size of target (10)" {  } { { "Ball_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Ball_Object.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|Ball_Object:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Ball_Object.v(68) " "Verilog HDL assignment warning at Ball_Object.v(68): truncated value with size 32 to match size of target (4)" {  } { { "Ball_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Ball_Object.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|Ball_Object:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball_Object.v(72) " "Verilog HDL assignment warning at Ball_Object.v(72): truncated value with size 32 to match size of target (10)" {  } { { "Ball_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Ball_Object.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|Ball_Object:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball_Object.v(73) " "Verilog HDL assignment warning at Ball_Object.v(73): truncated value with size 32 to match size of target (10)" {  } { { "Ball_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Ball_Object.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|Ball_Object:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Ball_Object.v(84) " "Verilog HDL assignment warning at Ball_Object.v(84): truncated value with size 32 to match size of target (1)" {  } { { "Ball_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Ball_Object.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|Ball_Object:b1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Paddle_Object Paddle_Object:p1 " "Elaborating entity \"Paddle_Object\" for hierarchy \"Paddle_Object:p1\"" {  } { { "Top_Module.v" "p1" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Top_Module.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Paddle_Object.v(31) " "Verilog HDL assignment warning at Paddle_Object.v(31): truncated value with size 32 to match size of target (10)" {  } { { "Paddle_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Paddle_Object.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|Paddle_Object:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Paddle_Object.v(32) " "Verilog HDL assignment warning at Paddle_Object.v(32): truncated value with size 32 to match size of target (10)" {  } { { "Paddle_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Paddle_Object.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|Paddle_Object:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Paddle_Object.v(39) " "Verilog HDL assignment warning at Paddle_Object.v(39): truncated value with size 32 to match size of target (10)" {  } { { "Paddle_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Paddle_Object.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|Paddle_Object:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Paddle_Object.v(41) " "Verilog HDL assignment warning at Paddle_Object.v(41): truncated value with size 32 to match size of target (10)" {  } { { "Paddle_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Paddle_Object.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|Paddle_Object:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Paddle_Object.v(45) " "Verilog HDL assignment warning at Paddle_Object.v(45): truncated value with size 32 to match size of target (1)" {  } { { "Paddle_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Paddle_Object.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|Paddle_Object:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Paddle_Object.v(54) " "Verilog HDL assignment warning at Paddle_Object.v(54): truncated value with size 32 to match size of target (10)" {  } { { "Paddle_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Paddle_Object.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|Paddle_Object:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Paddle_Object.v(55) " "Verilog HDL assignment warning at Paddle_Object.v(55): truncated value with size 32 to match size of target (10)" {  } { { "Paddle_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Paddle_Object.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|Paddle_Object:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Paddle_Object.v(62) " "Verilog HDL assignment warning at Paddle_Object.v(62): truncated value with size 32 to match size of target (10)" {  } { { "Paddle_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Paddle_Object.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|Paddle_Object:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Paddle_Object.v(64) " "Verilog HDL assignment warning at Paddle_Object.v(64): truncated value with size 32 to match size of target (10)" {  } { { "Paddle_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Paddle_Object.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|Paddle_Object:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Paddle_Object.v(68) " "Verilog HDL assignment warning at Paddle_Object.v(68): truncated value with size 32 to match size of target (1)" {  } { { "Paddle_Object.v" "" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Paddle_Object.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 "|Top_Module|Paddle_Object:p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_State Game_State:comb_3 " "Elaborating entity \"Game_State\" for hierarchy \"Game_State:comb_3\"" {  } { { "Top_Module.v" "comb_3" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Top_Module.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Segment_Display Seven_Segment_Display:comb_4 " "Elaborating entity \"Seven_Segment_Display\" for hierarchy \"Seven_Segment_Display:comb_4\"" {  } { { "Top_Module.v" "comb_4" { Text "C:/Users/Anika/Desktop/ProjectPingPong/Top_Module.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680551985937 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1680551986267 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680551986441 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680551986756 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Anika/Desktop/ProjectPingPong/output_files/PingPong.map.smsg " "Generated suppressed messages file C:/Users/Anika/Desktop/ProjectPingPong/output_files/PingPong.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680551986788 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680551986867 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680551986867 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "462 " "Implemented 462 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680551986899 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680551986899 ""} { "Info" "ICUT_CUT_TM_LCELLS" "428 " "Implemented 428 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680551986899 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680551986899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680551986915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 15:59:46 2023 " "Processing ended: Mon Apr 03 15:59:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680551986915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680551986915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680551986915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680551986915 ""}
