{"vcs1":{"timestamp_begin":1684260761.617750482, "rt":1.29, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684260762.993140750, "rt":1.33, "ut":0.43, "st":0.17}}
{"link":{"timestamp_begin":1684260764.392736774, "rt":0.47, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684260760.965017276}
{"VCS_COMP_START_TIME": 1684260760.965017276}
{"VCS_COMP_END_TIME": 1684260766.543526014}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330304}}
{"stitch_vcselab": {"peak_mem": 211884}}
