# Verilog Entropy-Aware Pipeline Control

This repository implements a Verilog-based 5-stage CPU pipeline (`IF`, `ID`, `EX`, `MEM`, `WB`) with adaptive hazard mitigation. It leverages machine learning (ML), quantum entropy detection, chaos monitoring, and analog/quantum overrides for enhanced resilience and security.

---

## ğŸ“¦ Project Overview

The **ARCHON** architecture integrates:

- **Entropy-Aware FSM**  
  Dynamically adjusts pipeline states: `Normal`, `Stall`, `Flush`, and `Lock`.

- **ML Predictions**  
  Uses LSTM models to predict chaos-induced hazards.

- **Quantum Overrides**  
  High-priority lock signals triggered by entangled state measurements.

- **Testbench Suite**  
  Comprehensive testing under diverse entropy, anomaly, and override conditions.

---

## âœ¨ Features

- Adaptive hazard mitigation using real-time entropy and ML inputs  
- Modular Verilog design with Python-based co-simulation  
- Support for external entropy injection and quantum override triggers  
- Verbose logging for state transitions and override paths  

---

## ğŸš€ Getting Started

### ğŸ”§ Prerequisites

- Verilog Simulator (e.g., **VCS**, **ModelSim**, or **EDA Playground**)
- Python 3.x
- Python Libraries:
  - `tensorflow`
  - `numpy`
  - `qiskit` (optional, for quantum simulation)

---

### ğŸ“¥ Installation

1. **Clone the repository**

   ```bash
   git clone <repo-url>
   cd <repo-name>
   
2. Install Python dependencies
- pip install tensorflow numpy qiskit
- Compile Verilog files

3. vcs -f filelist.f
â–¶ï¸ Running the Project
- Generate Entropy Data
- python generate_entropy_bus.py
  
4. Run MLâ€“Verilog Co-simulation
- python ml_verilog_cosim.py
  
5. Execute Verilog Testbench
./simv

# ğŸ“‚ Files
Verilog Modules
- archon_top.v â€” Top-level CPU pipeline integration

- archon_top_testbench.v â€” Testbench with entropy and override simulation

- control_unit.v â€” Entropy-aware FSM and pipeline control logic

- pipeline_cpu.v â€” 5-stage RISC-style pipeline implementation

# Other submodules:

- instruction_ram.v

- alu_unit.v

- fsm_entropy_overlay.v

# Python Scripts
- chaos_lstm_predictor.py â€” Predicts hazard scores from entropy features

 - generate_entropy_bus.py â€” Injects runtime entropy sequences

- ml_verilog_cosim.py â€” Interfaces Python ML with Verilog simulations

- pattern_detector.py â€” Flags anomalous execution patterns

- quantum_override_circuit.py â€” Simulates quantum trigger inputs

# Documentation
- Paper 4/... â€” ModelSim results, architecture diagrams, and analysis

- quantum_override_writeup.docx â€” Design report on quantum logic integration

# ğŸ§ª Usage Scenarios
- Scenario	Description
- Normal Operation	Validates baseline CPU flow and FSM transitions
- ML-Predicted Stall/Flush/Lock	Triggers adaptive hazard mitigation
- High Entropy	Simulates chaotic inputs to test system robustness
- Quantum Override	Forces immediate lock/recovery transitions via entangled state

# ğŸ Debugging Tips
- Monitor the following signals in the testbench logs:

- debug_pc_out

- debug_fsm_entropy_log_out

- override_trigger_log

- stall_flush_lock_state_trace

# ğŸ“œ License
MIT License (or specify your preferred license)

# ğŸ‘¥ Contributors
Joshua Carter

# ğŸ”® Future Work
- Expand supported instruction set for complex workloads

- Integrate real-world quantum data + live entropy sampling

- Deploy on FPGA with physical analog/quantum override circuits

- Explore formal verification for FSM robustness

ğŸ“¬ Want to collaborate?  
I'm looking for lab/startup partners for Fall 2025.  
Reach out via [LinkedIn](https://www.linkedin.com/in/joshua-carter-898868356/) or [joshuathomascarter@gmail.com](mailto:joshtcarter0710@gmail.com)

