============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:51:46 am
  Module:                 UART_TX
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

       Pin                 Type       Fanout Load Slew Delay Arrival   
                                             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------
(clock CLK)             launch                                     0 R 
U0_parity_calc
  DATA_V_reg[5]/CK                                 100    +0       0 R 
  DATA_V_reg[5]/Q       SDFFRHQX1HVT       2  0.6   38  +416     416 R 
  g384__7482/B                                            +0     416   
  g384__7482/Y          XNOR2X1HVT         1  0.3   40  +172     588 F 
  g379__5115/B                                            +0     588   
  g379__5115/Y          XNOR2X1HVT         1  0.3   36  +254     842 R 
  g374__1881/B                                            +0     842   
  g374__1881/Y          XNOR2X1HVT         1  0.3   40  +171    1014 F 
  g373__6131/B                                            +0    1014   
  g373__6131/Y          XNOR2X1HVT         1  0.3   36  +254    1268 R 
  g372__7098/B                                            +0    1268   
  g372__7098/Y          XNOR2X1HVT         1  0.3   40  +171    1439 F 
  g371__8246/B                                            +0    1439   
  g371__8246/Y          XNOR2X1HVT         1  0.3   36  +254    1694 R 
  g370__5122/B                                            +0    1694   
  g370__5122/Y          XNOR2X1HVT         1  0.3   40  +171    1865 F 
  g369__1705/B                                            +0    1865   
  g369__1705/Y          XNOR2X1HVT         1  0.3   36  +254    2120 R 
  parity_reg/SI    <<<  SDFFRHQX1HVT                      +0    2120   
  parity_reg/CK         setup                      100  +313    2432 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)             capture                                10000 R 
                        uncertainty                      -10    9990 R 
-----------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    7558ps 
Start-point  : U0_parity_calc/DATA_V_reg[5]/CK
End-point    : U0_parity_calc/parity_reg/SI

