// Seed: 1325214975
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  assign id_1 = id_2;
  tri id_9;
  assign id_6 = id_3 !== id_9;
  always_ff #1 $display(1);
  logic [7:0] id_10;
  assign id_5 = 1;
  assign id_8 = id_3;
  tri0 id_11;
  assign id_5.id_11 = !id_2;
  id_12(
      id_7, id_10['b0], id_4 & id_13 | 1, id_9, id_5 & id_3, -1
  );
  wire id_14, id_15, id_16;
  wire id_17;
  wire id_18, id_19, id_20, id_21, id_22, id_23;
  tri0 id_24;
  parameter id_25 = 1;
  wire id_26;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_9,
      id_4,
      id_4,
      id_7,
      id_4
  );
  assign modCall_1.id_2 = 0;
  wire id_10;
  assign id_5 = id_4;
endmodule
