# VHDL Counter with Potential Overflow

This repository demonstrates a potential subtle bug in a simple VHDL counter. The counter appears functional but may exhibit unexpected behavior under certain simulation conditions or hardware implementations due to timing or unhandled cases.