\t (00:00:03) allegro 24.1 P001 (4234998) [9/4/2024] Windows SPB 64-bit Edition
\t (00:00:03)     Journal start - Mon Jan  6 13:58:03 2025
\t (00:00:03)         Host=LAPTOP-ETOV1IS0 User=alexi Pid=5472 CPUs=20
\t (00:00:03) CmdLine= c:\cadence\orcadx_24.1\tools\bin\allegro.exe C:\Jeonghyun\Lab\RFSoC_Frontend17\allegro\rfmc_frontend_v1_00.brd
\t (00:00:03) 
\t (00:00:03) Loading axlcore.cxt 
\t (00:00:06) Opening existing design...
\i (00:00:06) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "rfmc_frontend_v1_00"
\d (00:00:07) Design opened: C:/Jeonghyun/Lab/RFSoC_Frontend17/allegro/rfmc_frontend_v1_00.brd
\i (00:00:08) trapsize 3907
\i (00:00:08) trapsize 4001
\i (00:00:09) trapsize 3907
\i (00:00:09) trapsize 3060
\i (00:00:09) trapsize 3060
\t (00:00:09) > Sending response DoneOpenBoard
\i (00:00:10) generaledit 
\i (00:00:11) zoom fit 
\i (00:00:11) trapsize 2571
\i (00:00:17) nctape_full 
\i (00:00:18) setwindow form.nc_drill
\i (00:00:18) FORM nc_drill execute  
\t (00:00:18) Starting Generating NC Drill...
\t (00:00:20) SpawnProcessExit background process completed status = 0

\i (00:00:24) FORM nc_drill close  
\i (00:00:24) setwindow pcb
\i (00:00:24) generaledit 
\i (00:00:25) exit 
\t (00:00:25) Lic Summary:
[13:58:25.516000] Cdslmd servers:C:\Users\alexi\AppData\Roaming\Cadence\VBL\SPB\license\license.txt
[13:58:25.521000] Feature usage summary:
[13:58:25.521000] OrCAD_X_PCB_Professional_Plus
[13:58:25.521000] OrCAD_X_Professional_Plus

\t (00:00:25)     Journal end - Mon Jan  6 13:58:25 2025
