INFO:sim:172 - Generating IP...
Resolving generics for 'char_mem'...
Applying external generics to 'char_mem'...
Delivering associated files for 'char_mem'...
Delivering EJava files for 'char_mem'...
Generating implementation netlist for 'char_mem'...
INFO:sim - Pre-processing HDL files for 'char_mem'...
Running synthesis for 'char_mem'
Running ngcbuild...
Writing VHO instantiation template for 'char_mem'...
Writing VHDL behavioral simulation model for 'char_mem'...
WARNING:sim - Overwriting existing file
   /home/kuba/isp/lab5/ipcore_dir/tmp/_cg/char_mem/doc/blk_mem_gen_v7_3_vinfo.ht
   ml with file from view xilinx_documentation
Delivered 1 file into directory /home/kuba/isp/lab5/ipcore_dir/tmp/_cg/char_mem
Generating ASY schematic symbol...
ERROR:sim:938 - Error while preparing for IP customization
ERROR:sim - Failed to initialize IP model.
WARNING:sim:946 - Failed to initialise IP Model for ASY schematic symbol
ERROR:sim:944 - Failed to generate ASY schematic symbol.
ERROR:sim - Failed to generate 'char_mem'.  Failed to initialise IP Model for
   ASY schematic symbol

Wrote CGP file for project 'char_mem'.
