From 2a639239597015fefd4c5d80a97b0b89b72c9b5c Mon Sep 17 00:00:00 2001
From: Raj Rajasekaran <b10872@freescale.com>
Date: Mon, 12 Jan 2009 16:07:37 -0600
Subject: [PATCH] ENGR00104791: MX25: Change RNGB to RNG to be consistent with other MAD parts.

Modified reference to RNGB with RNG.

Signed-off-by: Raj Rajasekaran <b10872@freescale.com>
---
 arch/arm/mach-mx25/clock.c      |    8 ++++----
 include/asm-arm/arch-mxc/mx25.h |    6 +++---
 2 files changed, 7 insertions(+), 7 deletions(-)

diff --git a/arch/arm/mach-mx25/clock.c b/arch/arm/mach-mx25/clock.c
index 7c20359..072c3fd 100644
--- a/arch/arm/mach-mx25/clock.c
+++ b/arch/arm/mach-mx25/clock.c
@@ -1,5 +1,5 @@
 /*
- * Copyright 2008 Freescale Semiconductor, Inc. All Rights Reserved.
+ * Copyright 2008-2009 Freescale Semiconductor, Inc. All Rights Reserved.
  */
 
 /*
@@ -1092,8 +1092,8 @@ struct clk pwm4_clk[] = {
 	 .disable = _clk_disable,},
 };
 
-struct clk rngb_clk = {
-	.name = "rngb_clk",
+struct clk rng_clk = {
+	.name = "rng_clk",
 	.id = 0,
 	.parent = &ipg_clk,
 	.enable = _clk_enable,
@@ -1581,7 +1581,7 @@ static struct clk *mxc_clks[] = {
 	&pwm3_clk[1],
 	&pwm4_clk[0],
 	&pwm4_clk[1],
-	&rngb_clk,
+	&rng_clk,
 	&scc_clk,
 	&sdma_clk[0],
 	&sdma_clk[1],
diff --git a/include/asm-arm/arch-mxc/mx25.h b/include/asm-arm/arch-mxc/mx25.h
index 6336ec7..3cb8eef 100644
--- a/include/asm-arm/arch-mxc/mx25.h
+++ b/include/asm-arm/arch-mxc/mx25.h
@@ -1,5 +1,5 @@
 /*
- * Copyright 2008 Freescale Semiconductor, Inc. All Rights Reserved.
+ * Copyright 2008-2009 Freescale Semiconductor, Inc. All Rights Reserved.
  */
 
 /*
@@ -216,7 +216,7 @@
 #define GPIO3_BASE_ADDR     (AIPS2_BASE_ADDR + 0x000AD000)
 #define PWM3_BASE_ADDR      (AIPS2_BASE_ADDR + 0x000A8000)
 #define SCC_BASE_ADDR       (AIPS2_BASE_ADDR + 0x000AC000)
-#define RNGD_BASE_ADDR      (AIPS2_BASE_ADDR + 0x000B0000)
+#define RNGB_BASE_ADDR      (AIPS2_BASE_ADDR + 0x000B0000)
 #define MMC_SDHC1_BASE_ADDR (AIPS2_BASE_ADDR + 0x000B4000)
 #define MMC_SDHC2_BASE_ADDR (AIPS2_BASE_ADDR + 0x000B8000)
 #define LCDC_BASE_ADDR      (AIPS2_BASE_ADDR + 0x000BC000)
@@ -404,7 +404,7 @@
 #define MXC_INT_IIM                 19
 #define MXC_INT_SIM1                20
 #define MXC_INT_SIM2                21
-#define MXC_INT_RNGD                22
+#define MXC_INT_RNG                 22
 #define MXC_INT_GPIO4               23
 #define MXC_INT_KPP                 24
 #define MXC_INT_DRYICE_RTC          25
-- 
1.5.4.4

