{
  "Top": "matrixmul_100_unopt",
  "RtlTop": "matrixmul_100_unopt",
  "RtlPrefix": "",
  "RtlSubPrefix": "matrixmul_100_unopt_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu28dr",
    "Package": "-ffvg1517",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_A": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<float, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_A",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_C": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<float, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_C",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -code_analyzer=0",
      "config_export -format=ip_catalog",
      "config_export -flow=none",
      "config_array_partition -throughput_driven=off",
      "config_compile -complex-mul-dsp=0",
      "config_compile -enable_auto_rewind=0",
      "config_compile -pipeline_flush_in_task=never",
      "config_compile -pipeline_loops=100000000"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "matrixmul_100_unopt"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "3111205",
    "Latency": "3111204"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matrixmul_100_unopt",
    "Version": "1.0",
    "DisplayName": "Matrixmul_100_unopt",
    "Revision": "2114107968",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_matrixmul_100_unopt_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/matrix.cpp",
      "..\/..\/matrix.h"
    ],
    "TestBench": ["..\/..\/matrix_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/matrixmul_100_unopt_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/matrixmul_100_unopt_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/matrixmul_100_unopt_input_A_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/matrixmul_100_unopt_regslice_both.vhd",
      "impl\/vhdl\/matrixmul_100_unopt.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/matrixmul_100_unopt_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/matrixmul_100_unopt_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/matrixmul_100_unopt_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/matrixmul_100_unopt_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/matrixmul_100_unopt_input_A_RAM_AUTO_1R1W.v",
      "impl\/verilog\/matrixmul_100_unopt_regslice_both.v",
      "impl\/verilog\/matrixmul_100_unopt.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/matrixmul_100_unopt_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/matrixmul_100_unopt_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/matrixmul_100_unopt.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "matrixmul_100_unopt_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name matrixmul_100_unopt_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "matrixmul_100_unopt_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name matrixmul_100_unopt_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in_A:out_C",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "in_A": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "in_A_",
      "ports": [
        "in_A_TDATA",
        "in_A_TKEEP",
        "in_A_TLAST",
        "in_A_TREADY",
        "in_A_TSTRB",
        "in_A_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in_A"
        }]
    },
    "out_C": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "out_C_",
      "ports": [
        "out_C_TDATA",
        "out_C_TKEEP",
        "out_C_TLAST",
        "out_C_TREADY",
        "out_C_TSTRB",
        "out_C_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "out_C"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_A_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_A_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_A_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_A_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_A_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "in_A_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "out_C_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_C_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_C_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_C_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_C_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "out_C_TSTRB": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "matrixmul_100_unopt",
      "BindInstances": "input_A_U input_B_U output_C_U add_ln20_1_fu_338_p2 icmp_ln20_fu_344_p2 add_ln20_fu_350_p2 icmp_ln21_fu_366_p2 add_ln21_fu_372_p2 add_ln25_fu_382_p2 add_ln29_1_fu_410_p2 icmp_ln29_fu_416_p2 add_ln29_fu_422_p2 icmp_ln30_fu_438_p2 add_ln30_fu_444_p2 add_ln34_fu_454_p2 add_ln40_1_fu_482_p2 icmp_ln40_fu_488_p2 add_ln40_fu_494_p2 icmp_ln41_fu_510_p2 add_ln41_fu_516_p2 add_ln49_fu_526_p2 icmp_ln43_fu_544_p2 add_ln43_fu_574_p2 add_ln47_fu_554_p2 add_ln47_2_fu_580_p2 add_ln47_1_fu_564_p2 fmul_32ns_32ns_32_3_max_dsp_1_U2 fadd_32ns_32ns_32_4_full_dsp_1_U1 add_ln54_1_fu_592_p2 icmp_ln54_fu_598_p2 add_ln54_fu_604_p2 cmp68_fu_610_p2 icmp_ln55_fu_616_p2 add_ln55_fu_622_p2 add_ln61_fu_632_p2 icmp_ln63_fu_642_p2 out_element_last_fu_648_p2"
    },
    "Info": {"matrixmul_100_unopt": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"matrixmul_100_unopt": {
        "Latency": {
          "LatencyBest": "3111204",
          "LatencyAvg": "3111204",
          "LatencyWorst": "3111204",
          "PipelineII": "3111205",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "13.301"
        },
        "Loops": [
          {
            "Name": "loop_input_A1",
            "TripCount": "100",
            "Latency": "10300",
            "PipelineII": "",
            "PipelineDepth": "103",
            "Loops": [{
                "Name": "loop_input_A2",
                "TripCount": "100",
                "Latency": "100",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "loop_input_B1",
            "TripCount": "100",
            "Latency": "10300",
            "PipelineII": "",
            "PipelineDepth": "103",
            "Loops": [{
                "Name": "loop_input_B2",
                "TripCount": "100",
                "Latency": "100",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "loop1",
            "TripCount": "100",
            "Latency": "3080200",
            "PipelineII": "",
            "PipelineDepth": "30802",
            "Loops": [{
                "Name": "loop2",
                "TripCount": "100",
                "Latency": "30800",
                "PipelineII": "",
                "PipelineDepth": "308",
                "Loops": [{
                    "Name": "loop3",
                    "TripCount": "100",
                    "Latency": "305",
                    "PipelineII": "3",
                    "PipelineDepth": "9"
                  }]
              }]
          },
          {
            "Name": "loop_output_C1",
            "TripCount": "100",
            "Latency": "10400",
            "PipelineII": "",
            "PipelineDepth": "104",
            "Loops": [{
                "Name": "loop_output_C2",
                "TripCount": "100",
                "Latency": "101",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "66",
          "AVAIL_BRAM": "2160",
          "UTIL_BRAM": "3",
          "DSP": "5",
          "AVAIL_DSP": "4272",
          "UTIL_DSP": "~0",
          "FF": "931",
          "AVAIL_FF": "850560",
          "UTIL_FF": "~0",
          "LUT": "1294",
          "AVAIL_LUT": "425280",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "80",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-31 22:48:53 +0530",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
