<profile>

<section name = "Vitis HLS Report for 'A_IO_L2_in_2_x0'" level="0">
<item name = "Date">Thu Sep 15 17:06:17 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">426051, 958531, 1.420 ms, 3.195 ms, 426051, 958531, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- A_IO_L2_in_2_x0_loop_1_A_IO_L2_in_2_x0_loop_2_A_IO_L2_in_2_x0_loop_3">425984, 958464, 52 ~ 117, -, -, 8192, no</column>
<column name=" + A_IO_L2_in_2_x0_loop_4">48, 48, 9, 8, 8, 6, yes</column>
<column name=" + A_IO_L2_in_2_x0_loop_7">64, 64, 9, 8, 8, 8, yes</column>
<column name=" + A_IO_L2_in_2_x0_loop_9">48, 48, 9, 8, 8, 6, yes</column>
<column name=" + A_IO_L2_in_2_x0_loop_12">64, 64, 9, 8, 8, 8, yes</column>
<column name="- A_IO_L2_in_2_x0_loop_14_A_IO_L2_in_2_x0_loop_15">64, 64, 2, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 376, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">16, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 645, -</column>
<column name="Register">-, -, 4247, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">1, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_A_ping_V_U">A_IO_L2_in_0_x0_local_A_ping_V, 8, 0, 0, 0, 8, 512, 1, 4096</column>
<column name="local_A_pong_V_U">A_IO_L2_in_0_x0_local_A_ping_V, 8, 0, 0, 0, 8, 512, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln691_824_fu_600_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_825_fu_534_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_826_fu_606_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_827_fu_540_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_828_fu_557_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln691_fu_649_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln890_201_fu_575_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln890_202_fu_450_p2">+, 0, 0, 21, 14, 1</column>
<column name="add_ln890_fu_618_p2">+, 0, 0, 14, 7, 1</column>
<column name="and_ln474_1_fu_492_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln474_fu_480_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln475_fu_516_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage2_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage3_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage4_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage5_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage6_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage7_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp4_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_pp1_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state34_pp3_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state43_pp4_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op109_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op113_read_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op195_write_state24">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op199_read_state25">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln870_12_fu_528_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="icmp_ln870_fu_594_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="icmp_ln890131_fu_486_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="icmp_ln890_828_fu_462_p2">icmp, 0, 0, 11, 11, 10</column>
<column name="icmp_ln890_829_fu_624_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln890_830_fu_630_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_831_fu_588_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_832_fu_522_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_833_fu_612_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_834_fu_546_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_fu_456_p2">icmp, 0, 0, 12, 14, 15</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage7_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state24_pp2_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state25_pp2_stage2_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state26_pp2_stage3_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state27_pp2_stage4_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state28_pp2_stage5_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state29_pp2_stage6_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state30_pp2_stage7_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state31_pp2_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage2_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage3_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage4_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp0_stage5_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_pp0_stage6_iter0">or, 0, 0, 2, 1, 1</column>
<column name="or_ln474_fu_468_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln475_1_fu_510_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln475_fu_498_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln691_fu_563_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln576_fu_636_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln691_fu_567_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln890_fu_581_p3">select, 0, 0, 11, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp4">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="arb_fu_552_p2">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln474_fu_474_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln475_fu_504_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">177, 40, 1, 40</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter1">14, 3, 1, 3</column>
<column name="ap_phi_mux_c3_V_12_phi_fu_364_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_c3_V_phi_fu_386_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_c6_V_23_phi_fu_375_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_c6_V_phi_fu_397_p4">9, 2, 4, 8</column>
<column name="arb_14_reg_349">9, 2, 1, 2</column>
<column name="c2_V_reg_324">9, 2, 6, 12</column>
<column name="c3_V_12_reg_360">9, 2, 4, 8</column>
<column name="c3_V_reg_382">9, 2, 4, 8</column>
<column name="c6_V_23_reg_371">9, 2, 4, 8</column>
<column name="c6_V_reg_393">9, 2, 4, 8</column>
<column name="c7_V_reg_415">9, 2, 4, 8</column>
<column name="fifo_A_A_IO_L2_in_2_x06_blk_n">9, 2, 1, 2</column>
<column name="fifo_A_A_IO_L2_in_3_x07_blk_n">9, 2, 1, 2</column>
<column name="fifo_A_PE_2_0_x038_blk_n">9, 2, 1, 2</column>
<column name="fifo_A_PE_2_0_x038_din">65, 12, 512, 6144</column>
<column name="indvar_flatten13_reg_301">9, 2, 14, 28</column>
<column name="indvar_flatten21_reg_404">9, 2, 7, 14</column>
<column name="indvar_flatten_reg_312">9, 2, 11, 22</column>
<column name="local_A_ping_V_address0">31, 6, 3, 18</column>
<column name="local_A_ping_V_address1">49, 9, 3, 27</column>
<column name="local_A_pong_V_address0">26, 5, 3, 15</column>
<column name="local_A_pong_V_address1">49, 9, 3, 27</column>
<column name="reg_426">9, 2, 512, 1024</column>
<column name="reg_432">9, 2, 512, 1024</column>
<column name="reg_438">9, 2, 512, 1024</column>
<column name="reg_444">9, 2, 512, 1024</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln691_824_reg_827">4, 0, 4, 0</column>
<column name="add_ln691_825_reg_780">4, 0, 4, 0</column>
<column name="add_ln691_826_reg_832">4, 0, 4, 0</column>
<column name="add_ln691_827_reg_785">4, 0, 4, 0</column>
<column name="add_ln890_202_reg_743">14, 0, 14, 0</column>
<column name="and_ln474_1_reg_758">1, 0, 1, 0</column>
<column name="and_ln475_reg_767">1, 0, 1, 0</column>
<column name="ap_CS_fsm">39, 0, 39, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter1">1, 0, 1, 0</column>
<column name="arb_14_reg_349">1, 0, 1, 0</column>
<column name="c2_V_reg_324">6, 0, 6, 0</column>
<column name="c3_V_12_reg_360">4, 0, 4, 0</column>
<column name="c3_V_reg_382">4, 0, 4, 0</column>
<column name="c6_V_23_reg_371">4, 0, 4, 0</column>
<column name="c6_V_reg_393">4, 0, 4, 0</column>
<column name="c7_V_reg_415">4, 0, 4, 0</column>
<column name="icmp_ln870_12_reg_776">1, 0, 1, 0</column>
<column name="icmp_ln870_reg_823">1, 0, 1, 0</column>
<column name="icmp_ln890_828_reg_752">1, 0, 1, 0</column>
<column name="icmp_ln890_829_reg_856">1, 0, 1, 0</column>
<column name="icmp_ln890_831_reg_819">1, 0, 1, 0</column>
<column name="icmp_ln890_832_reg_772">1, 0, 1, 0</column>
<column name="icmp_ln890_833_reg_837">1, 0, 1, 0</column>
<column name="icmp_ln890_834_reg_790">1, 0, 1, 0</column>
<column name="indvar_flatten13_reg_301">14, 0, 14, 0</column>
<column name="indvar_flatten21_reg_404">7, 0, 7, 0</column>
<column name="indvar_flatten_reg_312">11, 0, 11, 0</column>
<column name="intra_trans_en_reg_336">1, 0, 1, 0</column>
<column name="local_A_ping_V_load_38_reg_794">512, 0, 512, 0</column>
<column name="local_A_ping_V_load_40_reg_799">512, 0, 512, 0</column>
<column name="local_A_pong_V_load_5_reg_841">512, 0, 512, 0</column>
<column name="local_A_pong_V_load_7_reg_846">512, 0, 512, 0</column>
<column name="or_ln475_reg_763">1, 0, 1, 0</column>
<column name="reg_426">512, 0, 512, 0</column>
<column name="reg_432">512, 0, 512, 0</column>
<column name="reg_438">512, 0, 512, 0</column>
<column name="reg_444">512, 0, 512, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, A_IO_L2_in_2_x0, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, A_IO_L2_in_2_x0, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, A_IO_L2_in_2_x0, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, A_IO_L2_in_2_x0, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, A_IO_L2_in_2_x0, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, A_IO_L2_in_2_x0, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, A_IO_L2_in_2_x0, return value</column>
<column name="fifo_A_A_IO_L2_in_2_x06_dout">in, 512, ap_fifo, fifo_A_A_IO_L2_in_2_x06, pointer</column>
<column name="fifo_A_A_IO_L2_in_2_x06_empty_n">in, 1, ap_fifo, fifo_A_A_IO_L2_in_2_x06, pointer</column>
<column name="fifo_A_A_IO_L2_in_2_x06_read">out, 1, ap_fifo, fifo_A_A_IO_L2_in_2_x06, pointer</column>
<column name="fifo_A_A_IO_L2_in_3_x07_din">out, 512, ap_fifo, fifo_A_A_IO_L2_in_3_x07, pointer</column>
<column name="fifo_A_A_IO_L2_in_3_x07_full_n">in, 1, ap_fifo, fifo_A_A_IO_L2_in_3_x07, pointer</column>
<column name="fifo_A_A_IO_L2_in_3_x07_write">out, 1, ap_fifo, fifo_A_A_IO_L2_in_3_x07, pointer</column>
<column name="fifo_A_PE_2_0_x038_din">out, 512, ap_fifo, fifo_A_PE_2_0_x038, pointer</column>
<column name="fifo_A_PE_2_0_x038_full_n">in, 1, ap_fifo, fifo_A_PE_2_0_x038, pointer</column>
<column name="fifo_A_PE_2_0_x038_write">out, 1, ap_fifo, fifo_A_PE_2_0_x038, pointer</column>
</table>
</item>
</section>
</profile>
