//! **************************************************************************
// Written by: Map O.61xd on Thu Feb 09 09:32:01 2012
//! **************************************************************************

SCHEMATIC START;
COMP "start_pulse_in_led" LOCATE = SITE "F3" LEVEL 1;
COMP "MON_OUT" LOCATE = SITE "K7" LEVEL 1;
COMP "bc1" LOCATE = SITE "F2" LEVEL 1;
COMP "bc2" LOCATE = SITE "F1" LEVEL 1;
COMP "BCLK" LOCATE = SITE "G9" LEVEL 1;
COMP "RXN1" LOCATE = SITE "C13" LEVEL 1;
COMP "RXN2" LOCATE = SITE "C7" LEVEL 1;
COMP "RXP1" LOCATE = SITE "D13" LEVEL 1;
COMP "RXP2" LOCATE = SITE "D7" LEVEL 1;
COMP "TXN1" LOCATE = SITE "A14" LEVEL 1;
COMP "TXN2" LOCATE = SITE "A6" LEVEL 1;
COMP "TXP1" LOCATE = SITE "B14" LEVEL 1;
COMP "TXP2" LOCATE = SITE "B6" LEVEL 1;
COMP "TX_DIS_1" LOCATE = SITE "D19" LEVEL 1;
COMP "TX_DIS_2" LOCATE = SITE "E6" LEVEL 1;
COMP "LED_GREEN_1" LOCATE = SITE "D17" LEVEL 1;
COMP "LED_GREEN_2" LOCATE = SITE "D4" LEVEL 1;
COMP "WB_CLK_2x_PAD" LOCATE = SITE "P3" LEVEL 1;
PIN WB_CLK_2x_PAD_pin<0> = BEL "WB_CLK_2x_PAD" PINNAME PAD;
PIN "WB_CLK_2x_PAD_pin<0>" CLOCK_DEDICATED_ROUTE;
COMP "BUS_REQ_R_1_PAD" LOCATE = SITE "J3" LEVEL 1;
COMP "BUS_REQ_R_2_PAD" LOCATE = SITE "J1" LEVEL 1;
COMP "BUS_ACK_PAD" LOCATE = SITE "M6" LEVEL 1;
COMP "BUS_REQ_W_1_PAD" LOCATE = SITE "K6" LEVEL 1;
COMP "BUS_REQ_W_2_PAD" LOCATE = SITE "K5" LEVEL 1;
COMP "end_pulse_in" LOCATE = SITE "D2" LEVEL 1;
COMP "BUS_AD_PAD<0>" LOCATE = SITE "R7" LEVEL 1;
COMP "BUS_AD_PAD<1>" LOCATE = SITE "P8" LEVEL 1;
COMP "BUS_AD_PAD<2>" LOCATE = SITE "W4" LEVEL 1;
COMP "BUS_AD_PAD<3>" LOCATE = SITE "Y3" LEVEL 1;
COMP "BUS_AD_PAD<4>" LOCATE = SITE "T6" LEVEL 1;
COMP "BUS_AD_PAD<5>" LOCATE = SITE "T5" LEVEL 1;
COMP "BUS_AD_PAD<6>" LOCATE = SITE "V5" LEVEL 1;
COMP "BUS_AD_PAD<7>" LOCATE = SITE "V3" LEVEL 1;
COMP "BUS_AD_PAD<8>" LOCATE = SITE "P5" LEVEL 1;
COMP "BUS_AD_PAD<9>" LOCATE = SITE "P4" LEVEL 1;
COMP "start_pulse_in" LOCATE = SITE "H4" LEVEL 1;
COMP "MOD1_1" LOCATE = SITE "A18" LEVEL 1;
COMP "MOD1_2" LOCATE = SITE "A3" LEVEL 1;
COMP "BUS_STB_PAD" LOCATE = SITE "K4" LEVEL 1;
COMP "end_pulse_in_led" LOCATE = SITE "H6" LEVEL 1;
COMP "MON_IN" LOCATE = SITE "G1" LEVEL 1;
COMP "rst_channel_0_pad" LOCATE = SITE "H1" LEVEL 1;
COMP "rst_channel_1_pad" LOCATE = SITE "J4" LEVEL 1;
COMP "end_pulse_out" LOCATE = SITE "E1" LEVEL 1;
COMP "BUS_AD_PAD<10>" LOCATE = SITE "AA2" LEVEL 1;
COMP "BUS_AD_PAD<11>" LOCATE = SITE "AA1" LEVEL 1;
COMP "BUS_AD_PAD<12>" LOCATE = SITE "N6" LEVEL 1;
COMP "BUS_AD_PAD<20>" LOCATE = SITE "M7" LEVEL 1;
COMP "BUS_AD_PAD<13>" LOCATE = SITE "N7" LEVEL 1;
COMP "BUS_AD_PAD<21>" LOCATE = SITE "M8" LEVEL 1;
COMP "BUS_AD_PAD<14>" LOCATE = SITE "U4" LEVEL 1;
COMP "BUS_AD_PAD<22>" LOCATE = SITE "Y2" LEVEL 1;
COMP "BUS_AD_PAD<30>" LOCATE = SITE "T2" LEVEL 1;
COMP "BUS_AD_PAD<15>" LOCATE = SITE "T4" LEVEL 1;
COMP "BUS_AD_PAD<23>" LOCATE = SITE "Y1" LEVEL 1;
COMP "BUS_AD_PAD<31>" LOCATE = SITE "T1" LEVEL 1;
COMP "BUS_AD_PAD<16>" LOCATE = SITE "P6" LEVEL 1;
COMP "BUS_AD_PAD<24>" LOCATE = SITE "W3" LEVEL 1;
COMP "BUS_AD_PAD<17>" LOCATE = SITE "P7" LEVEL 1;
COMP "BUS_AD_PAD<25>" LOCATE = SITE "W1" LEVEL 1;
COMP "BUS_AD_PAD<18>" LOCATE = SITE "T3" LEVEL 1;
COMP "BUS_AD_PAD<26>" LOCATE = SITE "V2" LEVEL 1;
COMP "BUS_AD_PAD<19>" LOCATE = SITE "R4" LEVEL 1;
COMP "BUS_AD_PAD<27>" LOCATE = SITE "V1" LEVEL 1;
COMP "BUS_AD_PAD<28>" LOCATE = SITE "U3" LEVEL 1;
COMP "BUS_AD_PAD<29>" LOCATE = SITE "U1" LEVEL 1;
COMP "BUS_WE_PAD" LOCATE = SITE "L6" LEVEL 1;
COMP "start_pulse_out" LOCATE = SITE "E3" LEVEL 1;
COMP "LED_RED_1" LOCATE = SITE "C18" LEVEL 1;
COMP "LED_RED_2" LOCATE = SITE "D5" LEVEL 1;
COMP "BUS_ABORT" LOCATE = SITE "K2" LEVEL 1;
COMP "CHANNEL_UP_1_PAD" LOCATE = SITE "H3" LEVEL 1;
COMP "CHANNEL_UP_2_PAD" LOCATE = SITE "G3" LEVEL 1;
COMP "BUS_M_RDY" LOCATE = SITE "K1" LEVEL 1;
COMP "BUS_S_RDY" LOCATE = SITE "H2" LEVEL 1;
COMP "MGTCLK1N" LOCATE = SITE "A20" LEVEL 1;
COMP "MGTCLK2N" LOCATE = SITE "A2" LEVEL 1;
COMP "MGTCLK1P" LOCATE = SITE "B20" LEVEL 1;
COMP "MGTCLK2P" LOCATE = SITE "B2" LEVEL 1;
COMP "GTPD1_N" LOCATE = SITE "B12" LEVEL 1;
COMP "GTPD1_P" LOCATE = SITE "A12" LEVEL 1;
COMP "GTPD2_N" LOCATE = SITE "B10" LEVEL 1;
COMP "GTPD2_P" LOCATE = SITE "A10" LEVEL 1;
COMP
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i"
        LOCATE = SITE "GTPA1_DUAL_X0Y0" LEVEL 1;
COMP
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i"
        LOCATE = SITE "GTPA1_DUAL_X1Y0" LEVEL 1;
PIN
        u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<26>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9"
        PINNAME CLKAWRCLK;
PIN
        u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<27>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9"
        PINNAME CLKBRDCLK;
PIN
        u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<26>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9"
        PINNAME CLKAWRCLK;
PIN
        u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<27>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9"
        PINNAME CLKBRDCLK;
PIN
        u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<26>
        = BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9"
        PINNAME CLKAWRCLK;
PIN
        u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<27>
        = BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9"
        PINNAME CLKBRDCLK;
PIN
        u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<183>
        = BEL
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i"
        PINNAME RXUSRCLK20;
PIN
        u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<370>
        = BEL
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i"
        PINNAME TXUSRCLK20;
PIN
        u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<183>
        = BEL
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i"
        PINNAME RXUSRCLK20;
PIN
        u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<370>
        = BEL
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i"
        PINNAME TXUSRCLK20;
PIN
        u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<28>
        = BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18"
        PINNAME CLKA;
PIN
        u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>
        = BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>
        = BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1_pins<1> = BEL
        "SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1" PINNAME O;
PIN
        u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst_pins<2>
        = BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst"
        PINNAME CLKFB;
TIMEGRP D_CLK = BEL "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_32" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_33" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_34" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_35" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_36" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_37" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_38" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_39" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_40" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_41" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_42" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_43" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_44" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_45" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_46" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_47" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_48" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_49" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_50" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_51" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_52" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_53" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_54" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_55" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_56" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_57" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_58" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_59" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_60" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_61" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_62" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_63" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_64" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_65" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_valid" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATE0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATE1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_CR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL3"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_ECR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_FULL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_ARM"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[95].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[94].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[93].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[92].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[91].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[90].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[89].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[88].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[87].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[86].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[85].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[84].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[83].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[82].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[81].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[80].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[79].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[78].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[77].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[76].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[75].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[74].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[73].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[72].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[71].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[70].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[69].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[68].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[67].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[66].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[65].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[64].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[63].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[62].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[61].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[60].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[59].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[58].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[57].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[56].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[55].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[54].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[53].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[52].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[51].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[50].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[49].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[48].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[47].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[46].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[45].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[44].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[43].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[42].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[41].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[40].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[39].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[38].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[37].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[36].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[35].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[34].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[33].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[32].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[31].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[30].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[29].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[28].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[27].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[26].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[25].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[24].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[23].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[22].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[21].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[20].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[19].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[18].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[17].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[16].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[15].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[14].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[13].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[12].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[11].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[10].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[9].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[8].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[7].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[6].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[5].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[4].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[3].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[2].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[1].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[0].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[16].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[17].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[18].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[19].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[20].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[21].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[22].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[24].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[25].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[26].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[27].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[28].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[29].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[30].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[31].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[32].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[33].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[34].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[35].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[36].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[37].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[40].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[41].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[44].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[45].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[46].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[47].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[48].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[49].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[50].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[51].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[52].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[53].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[54].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[55].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[56].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[57].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[58].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[59].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[60].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[61].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[64].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[65].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[66].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[67].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[68].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[69].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[70].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[71].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[72].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[73].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[74].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[75].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[76].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[77].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[78].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[79].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[80].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[81].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[82].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[83].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[84].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[85].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[86].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[87].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[88].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[89].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[90].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[91].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[92].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[93].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[94].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[95].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[24].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[25].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[26].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[27].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[31].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[32].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[35].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[36].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[37].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[40].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[41].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[42].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[44].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[45].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[46].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[47].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[48].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[49].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[50].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[51].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[52].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[53].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[54].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[55].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[56].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[57].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[58].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[59].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[60].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[61].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[63].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[64].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[65].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[66].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[67].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[68].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[69].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[70].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[71].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[72].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[73].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[74].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[75].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[76].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[77].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[78].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[79].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[80].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[81].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[82].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[83].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[84].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[85].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[86].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[87].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[88].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[89].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[90].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[91].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[92].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[93].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[94].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[95].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_POR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<26>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<27>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>"
        BEL "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_32" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_33" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_34" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_35" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_36" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_37" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_38" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_39" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_40" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_41" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_42" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_43" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_44" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_45" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_46" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_47" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_48" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_49" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_50" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_51" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_52" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_53" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_54" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_55" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_56" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_57" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_58" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_59" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_60" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_61" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_62" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_63" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_64" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_65" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_valid" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATE0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATE1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_CR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL3"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_ECR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_FULL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_ARM"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[95].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[94].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[93].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[92].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[91].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[90].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[89].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[88].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[87].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[86].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[85].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[84].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[83].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[82].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[81].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[80].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[79].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[78].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[77].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[76].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[75].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[74].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[73].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[72].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[71].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[70].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[69].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[68].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[67].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[66].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[65].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[64].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[63].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[62].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[61].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[60].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[59].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[58].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[57].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[56].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[55].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[54].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[53].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[52].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[51].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[50].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[49].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[48].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[47].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[46].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[45].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[44].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[43].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[42].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[41].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[40].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[39].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[38].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[37].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[36].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[35].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[34].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[33].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[32].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[31].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[30].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[29].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[28].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[27].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[26].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[25].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[24].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[23].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[22].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[21].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[20].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[19].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[18].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[17].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[16].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[15].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[14].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[13].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[12].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[11].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[10].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[9].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[8].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[7].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[6].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[5].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[4].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[3].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[2].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[1].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[0].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[16].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[17].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[18].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[19].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[20].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[21].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[22].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[24].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[25].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[26].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[27].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[28].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[29].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[30].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[31].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[32].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[33].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[34].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[35].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[36].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[37].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[40].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[41].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[44].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[45].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[46].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[47].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[48].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[49].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[50].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[51].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[52].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[53].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[54].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[55].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[56].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[57].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[58].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[59].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[60].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[61].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[64].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[65].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[66].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[67].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[68].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[69].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[70].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[71].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[72].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[73].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[74].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[75].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[76].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[77].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[78].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[79].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[80].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[81].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[82].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[83].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[84].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[85].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[86].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[87].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[88].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[89].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[90].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[91].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[92].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[93].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[94].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[95].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[24].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[25].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[26].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[27].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[31].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[32].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[35].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[36].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[37].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[40].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[41].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[42].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[44].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[45].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[46].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[47].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[48].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[49].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[50].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[51].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[52].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[53].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[54].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[55].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[56].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[57].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[58].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[59].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[60].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[61].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[63].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[64].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[65].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[66].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[67].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[68].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[69].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[70].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[71].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[72].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[73].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[74].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[75].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[76].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[77].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[78].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[79].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[80].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[81].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[82].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[83].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[84].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[85].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[86].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[87].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[88].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[89].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[90].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[91].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[92].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[93].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[94].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[95].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_POR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<26>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<27>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>"
        BEL "u_Aurora_FPGA_BUS/XLXI_34/rst_cnt_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_34/rst_cnt_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_34/rst_cnt_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_34/rst_cnt_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_34/rst_cnt_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_32/rst_cnt_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_32/rst_cnt_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_32/rst_cnt_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_32/rst_cnt_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_32/rst_cnt_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_28/rst_cnt_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_28/rst_cnt_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_28/rst_cnt_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_28/rst_cnt_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_28/rst_cnt_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_20/rst_cnt_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_20/rst_cnt_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_20/rst_cnt_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_20/rst_cnt_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_20/rst_cnt_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_27/rst_cnt_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_27/rst_cnt_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_27/rst_cnt_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_27/rst_cnt_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_27/rst_cnt_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_24/rst_cnt_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_24/rst_cnt_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_24/rst_cnt_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_24/rst_cnt_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_24/rst_cnt_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_33/rst_cnt_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_33/rst_cnt_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_33/rst_cnt_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_33/rst_cnt_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_33/rst_cnt_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_31/rst_cnt_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_31/rst_cnt_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_31/rst_cnt_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_31/rst_cnt_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_31/rst_cnt_4" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/WE_FF" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/STB_FF" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/M_RDY_FF" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[3].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[3].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[4].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[4].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[5].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[5].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[6].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[6].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[7].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[7].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[8].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[8].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[9].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[9].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[10].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[11].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[12].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[13].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[13].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[14].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[14].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[15].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[15].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[16].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[16].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[17].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[17].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[18].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[18].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[19].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[19].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[20].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[20].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[21].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[21].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[22].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[22].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[23].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[23].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[24].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[24].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[25].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[25].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[26].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[26].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[27].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[27].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[28].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[28].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[29].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[29].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[30].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[30].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[31].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[31].BUS_AD_OUT_LATCH_FF"
        BEL "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ACK_FF" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRW_FF_1" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRW_FF_2" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRR1_FF" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRR2_FF" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/S_RDY_FF" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ABORT_LATCH" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[3].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[4].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[5].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[6].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[7].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[8].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[9].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[10].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[11].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[12].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[13].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[14].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[15].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[16].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[17].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[18].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[19].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[20].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[21].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[22].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[23].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[24].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[25].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[26].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[27].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[28].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[29].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[30].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[31].BUS_AD_IN_LATCH_FF"
        BEL "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_delay" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_0" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_1" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_2" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_3" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_4" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_5" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_6" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_7" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_8" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_9" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_10" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_11" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_valid_o_1" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_0" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_1" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_2" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_3" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_4" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_5" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_6" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_7" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_8" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_9" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_10" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_11" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_12" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_13" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_14" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_15" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_16" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_17" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_18" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_19" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_20" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_21" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_22" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_23" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_24" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_25" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_26" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_27" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_28" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_29" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_30" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_31" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_valid_o_2" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/state_FSM_FFd3" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/state_FSM_FFd2" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/state_FSM_FFd1" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/r_mode" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/last_done_0" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/last_done_1" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_0" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_1" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_2" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_3" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_4" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_5" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_6" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_7" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_8" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_9" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_10" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_11" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_12" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_13" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_14" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_15" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_16" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_17" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_18" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_19" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_20" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_21" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_22" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_23" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_24" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_25" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_26" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_27" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_28" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_29" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_30" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_31" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/duplication_s" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_31" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_4" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_6" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_7" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_8" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_9" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_10" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_111" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_12" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_13" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_14" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_15" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_16" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_17" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_18" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_19" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_20" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_211" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_22" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_23" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_24" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_25" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_26" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_27" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_28" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_29" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_30" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_311" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_32" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_33" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_34" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_35" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_36" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_37" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_38" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_39" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_40" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_41" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_42" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_43" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_44" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_45" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_46" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_47" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_48" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_49" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_50" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_51" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_52" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_53" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_54" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_55" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_56" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_57" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_58" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_59" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_60" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_61" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_62" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_63" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_64" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_65" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_66" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_67" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_68" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_69" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_0" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_1" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_2" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_3" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_4" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_5" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_6" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_7" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_8" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_9" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_10" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_11" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_12" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_13" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_14" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_15" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_16" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_17" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_18" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_19" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_20" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_21" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_22" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_23" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_24" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_25" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_26" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_27" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_28" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_29" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_30" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_31" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/duplication_m" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_2" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_2" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_0" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_0" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_1" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_1" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_3" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_3" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_4" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_4" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_7" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_7" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_5" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_5" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_6" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_6" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_8" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_8" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_9" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_9" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_12" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_12" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_10" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_10" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_11" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_11" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_13" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_13" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_14" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_14" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_15" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_15" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_16" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_16" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_17" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_17" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_18" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_18" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_21" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_21" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_19" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_19" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_20" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_20" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_22" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_22" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_23" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_23" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_24" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_24" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_25" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_25" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_26" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_26" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_27" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_27" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_30" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_30" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_28" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_28" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_29" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_29" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_31" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_31" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_32" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_32" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_33" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_33" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_34" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_34" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_35" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_35" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_36" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_36" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_39" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_39" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_37" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_37" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_38" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_38" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_40" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_40" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_41" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_41" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_44" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_44" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_42" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_42" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_43" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_43" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_45" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_45" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_46" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_46" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_49" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_49" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_47" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_47" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_48" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_48" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_50" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_50" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_51" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_51" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_52" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_52" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_53" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_53" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_54" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_54" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_55" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_55" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_58" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_58" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_56" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_56" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_57" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_57" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_59" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_59" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_60" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_60" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_61" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_61" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_62" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_62" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_63" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_63" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_64" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_64" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_67" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_67" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_65" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_65" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_66" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_66" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_68" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_68" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_69" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_69" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_70" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_70" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_71" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_71" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_72" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_72" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_73" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_73" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATE0"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATE1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_CR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL3"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_ECR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_FULL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_ARM"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[95].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[94].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[93].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[92].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[91].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[90].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[89].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[88].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[87].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[86].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[85].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[84].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[83].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[82].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[81].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[80].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[79].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[78].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[77].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[76].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[75].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[74].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[73].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[72].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[71].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[70].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[69].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[68].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[67].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[66].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[65].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[64].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[63].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[62].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[61].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[60].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[59].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[58].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[57].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[56].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[55].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[54].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[53].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[52].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[51].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[50].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[49].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[48].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[47].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[46].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[45].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[44].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[43].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[42].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[41].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[40].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[39].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[38].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[37].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[36].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[35].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[34].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[33].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[32].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[31].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[30].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[29].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[28].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[27].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[26].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[25].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[24].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[23].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[22].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[21].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[20].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[19].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[18].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[17].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[16].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[15].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[14].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[13].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[12].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[11].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[10].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[9].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[8].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[7].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[6].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[5].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[4].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[3].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[2].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[1].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[0].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[16].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[17].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[18].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[19].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[20].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[21].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[22].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[24].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[25].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[26].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[27].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[28].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[29].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[30].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[31].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[32].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[33].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[34].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[35].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[36].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[37].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[40].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[41].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[44].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[45].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[46].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[47].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[48].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[49].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[50].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[51].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[52].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[53].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[54].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[55].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[56].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[57].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[58].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[59].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[60].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[61].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[64].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[65].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[66].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[67].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[68].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[69].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[70].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[71].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[72].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[73].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[74].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[75].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[76].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[77].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[78].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[79].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[80].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[81].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[82].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[83].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[84].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[85].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[86].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[87].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[88].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[89].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[90].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[91].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[92].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[93].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[94].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[95].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[24].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[25].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[26].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[27].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[31].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[32].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[35].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[36].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[37].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[40].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[41].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[42].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[44].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[45].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[46].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[47].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[48].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[49].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[50].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[51].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[52].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[53].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[54].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[55].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[56].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[57].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[58].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[59].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[60].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[61].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[63].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[64].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[65].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[66].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[67].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[68].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[69].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[70].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[71].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[72].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[73].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[74].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[75].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[76].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[77].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[78].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[79].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[80].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[81].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[82].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[83].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[84].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[85].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[86].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[87].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[88].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[89].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[90].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[91].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[92].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[93].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[94].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[95].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_POR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<26>"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<27>"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDI_reg"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_TDO"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR"
        BEL "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_0" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_1" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_2" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_3" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_4" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_5" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_6" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_7" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_8" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_9" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_10" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_11" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_12" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_13" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_14" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_15" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_16" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_17" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_18" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_19" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_20" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_21" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_22" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_23" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_24" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_25" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_26" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_27" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_28" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_29" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_30" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_31" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_0" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_1" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_2" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_3" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_4" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_5" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_6" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_7" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_8" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_9" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_10" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_11" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_12" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_13" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_14" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_15" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_16" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_17" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_18" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_19" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_20" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_21" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_22" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_23" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_24" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_25" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_26" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_27" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_28" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_29" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_30" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_31" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/req_w_1_pipe" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/req_w_2_pipe" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/s_rdy_pipe" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/req_r_1_pipe" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/req_r_2_pipe" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/stb_pipe" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/abort_pipe" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_enable_pipe" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ack_pipe" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/we_pipe" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/m_rdy_pipe" BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1"
        BEL "u_Aurora_unit_1/rst_fifo" BEL "u_Aurora_unit_1/HARD_ERR" BEL
        "u_Aurora_unit_1/SOFT_ERR" BEL "u_Aurora_unit_1/CHANNEL_UP" BEL
        "u_Aurora_unit_1/debug_bus_p1_0" BEL "u_Aurora_unit_1/debug_bus_p2_0"
        BEL "u_Aurora_unit_1/debug_bus_p2_151" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/rst_fifo_cnt_0" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/rst_fifo_cnt_1" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/rst_fifo_cnt_2" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/rst_fifo_cnt_3" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/rst_fifo_cnt_4" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_0" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_1" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_2" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_3" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_4" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_5" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_6" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_7" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_8" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_9" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_10"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_11"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_12"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_13"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_14"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_15"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_16"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_17"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_18"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_19"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_20"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_21"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_22"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_23"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_24"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_25"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_26"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_27"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_28"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_29"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_30"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_31"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_reg" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_reg_pipe" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_0" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_1" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_2" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_3" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_4" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_5" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_6" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_7" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_8" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_9" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_10" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_11" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_12" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_13" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_14" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_15" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_16" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_17" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_18" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_19" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_20" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_21" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_22" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_23" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_24" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_25" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_26" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_27" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_28" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_29" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_30" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_31" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_wr_en" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_transmitter/tx_data_src_rdy_reg"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_o_reg" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_0" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_1" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_2" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_3" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_4" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_5" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_6" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_7" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_8" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_9" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_10" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_11" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_12" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_13" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_14" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_15" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_16" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_17" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_18" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_19" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_20" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_21" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_22" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_23" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_24" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_25" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_26" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_27" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_28" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_29" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_30" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_31" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_o_pipe" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3"
        BEL "u_Aurora_unit_1/reset_logic_i/reset_debounce_r2" BEL
        "u_Aurora_unit_1/reset_logic_i/reset_debounce_r3" BEL
        "u_Aurora_unit_1/reset_logic_i/reset_debounce_r_3" BEL
        "u_Aurora_unit_1/reset_logic_i/reset_debounce_r_2" BEL
        "u_Aurora_unit_1/reset_logic_i/reset_debounce_r_1" BEL
        "u_Aurora_unit_1/reset_logic_i/reset_debounce_r_0" BEL
        "u_Aurora_unit_1/reset_logic_i/reset_debounce_r4" BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_tx_stream_i/run_r" BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_tx_stream_i/GEN_CC"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_tx_stream_i/tx_dst_rdy_n_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_tx_stream_i/start_r"
        BEL "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_tx_stream_i/rst_r"
        PIN
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<183>"
        PIN
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<370>"
        PIN
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<183>"
        PIN
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<370>"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/ENABLE_ERR_DETECT_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/RX_CHAR_IS_COMMA_R_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/RX_CHAR_IS_COMMA_R_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/RX_CHAR_IS_COMMA_R_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/RX_CHAR_IS_COMMA_R_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/reset_count_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/consecutive_commas_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/align_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/rst_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/realign_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/polarity_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/begin_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/ack_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/ready_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/rx_polarity_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/prev_count_128d_done_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/do_watchdog_count_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/lane_up_flop_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_5"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/Mshreg_counter2_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter2_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/Mshreg_counter3_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter3_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/Mshreg_counter4_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter4_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/Mshreg_counter5_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter5_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_scp_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_31"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_30"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_29"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_28"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_27"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_26"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_25"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_24"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_23"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_22"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_21"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_20"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_19"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_18"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_17"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_16"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_14"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_13"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_12"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_11"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_10"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_9"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_8"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_5"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_r_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_r_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_r_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_r_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_v_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_v_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_k_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_k_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_k_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_k_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_v_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_v_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_v_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_cc_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_a_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_sp_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_spa_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_CHAR_IS_K_Buffer_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_CHAR_IS_K_Buffer_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_CHAR_IS_K_Buffer_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_CHAR_IS_K_Buffer_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_23"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_22"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_21"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_20"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_19"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_16"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_17"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_14"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_13"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_12"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_9"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_11"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_10"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_8"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_5"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_30"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_31"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_29"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_28"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_27"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_26"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_25"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_24"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_18"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/HARD_ERR_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/SOFT_ERR_Buffer_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/SOFT_ERR_Buffer_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/soft_err_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/soft_err_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/soft_err_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/soft_err_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/good_count_1_r_FSM_FFd2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/good_count_1_r_FSM_FFd1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/good_count_0_r_FSM_FFd2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/good_count_0_r_FSM_FFd1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/count_0_r_FSM_FFd2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/count_1_r_FSM_FFd1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/count_0_r_FSM_FFd1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/count_1_r_FSM_FFd2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/bucket_full_0_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/bucket_full_1_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_control_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_control_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_control_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_5"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_8"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_9"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_10"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_11"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_12"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_13"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_14"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_16"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_17"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_18"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_19"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_20"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_21"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_22"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_23"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_pad_d_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_pad_d_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_V_Buffer_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_scp_d_r_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_scp_d_r_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_scp_d_r_5"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_scp_d_r_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_scp_d_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_scp_d_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_scp_d_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_scp_d_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_SCP_Buffer_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_SCP_Buffer_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_sp_r_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_sp_r_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_sp_r_5"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_sp_r_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_sp_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_sp_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_sp_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_spa_r_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_spa_r_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_spa_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_sp_neg_d_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_sp_neg_d_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_spa_neg_d_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_spa_neg_d_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_v_d_r_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_v_d_r_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_v_d_r_5"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_v_d_r_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_v_d_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_v_d_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_SP_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_SPA_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/GOT_V_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_31"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_30"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_29"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_28"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_27"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_26"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_25"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_24"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_23"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_22"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_21"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_20"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_19"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_18"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_17"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_16"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_14"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_13"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_12"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_11"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_10"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_9"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_8"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_5"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_control_bits_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_control_bits_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_control_bits_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_control_bits_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_pe_control_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_pe_control_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_pe_control_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_pe_control_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_NEG_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/first_v_received_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_31"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_31"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_30"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_30"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_29"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_29"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_28"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_28"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_27"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_27"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_26"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_26"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_25"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_25"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_24"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_24"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_23"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_23"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_22"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_22"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_21"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_21"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_20"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_20"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_19"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_19"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_18"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_18"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_17"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_17"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_16"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_16"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_14"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_14"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_13"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_13"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_12"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_12"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_11"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_11"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_10"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_10"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_9"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_9"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_8"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_8"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_5"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_5"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_err_detect_i/lane_up_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_err_detect_i/soft_err_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_err_detect_i/soft_err_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_err_detect_i/RESET_CHANNEL_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_err_detect_i/CHANNEL_SOFT_ERR_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_err_detect_i/Mshreg_CHANNEL_HARD_ERR_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_err_detect_i/CHANNEL_HARD_ERR_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/all_lanes_v_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/v_count_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/wait_for_lane_up_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/verify_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/ready_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/START_RX_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/CHANNEL_UP_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/bad_v_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/reset_lanes_flop_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/free_count_r_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/free_count_r_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/free_count_r_5"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/free_count_r_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/free_count_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/free_count_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/free_count_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/free_count_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/got_first_v_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/Mshreg_v_count_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/v_count_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/Mshreg_verify_watchdog_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/verify_watchdog_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/Mshreg_rxver_count_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/rxver_count_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/Mshreg_txver_count_r_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/txver_count_r_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/prev_cycle_gen_ver_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/DID_VER_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/lfsr_reg_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/lfsr_reg_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/lfsr_reg_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/lfsr_reg_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/down_count_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/down_count_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/down_count_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_v_flop_1_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_v_flop_2_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_v_flop_3_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_a_flop_0_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_k_flop_0_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_k_flop_1_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_k_flop_2_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_k_flop_3_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_r_flop_0_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_r_flop_1_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_r_flop_2_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_r_flop_3_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/downcounter_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/downcounter_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/downcounter_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/ver_counter_i/SRL16E"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_rx_stream_i/infinite_frame_started_r"
        BEL "u_Aurora_unit_1/standard_cc_module_i/cc_count_r_5" BEL
        "u_Aurora_unit_1/standard_cc_module_i/cc_count_r_4" BEL
        "u_Aurora_unit_1/standard_cc_module_i/cc_count_r_3" BEL
        "u_Aurora_unit_1/standard_cc_module_i/reset_r" BEL
        "u_Aurora_unit_1/standard_cc_module_i/prepare_count_r_4" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_srl_r_10" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_srl_r_9" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_srl_r_8" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_srl_r_7" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_srl_r_6" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_srl_r_5" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_srl_r_4" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_srl_r_3" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_srl_r_2" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_srl_r_1" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_srl_r_0" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_14" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_13" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_12" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_11" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_10" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_9" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_8" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_7" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_6" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_5" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_4" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_3" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_2" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_1" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_0" BEL
        "u_Aurora_unit_1/standard_cc_module_i/DO_CC" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_13d_flop_r" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_flop_r" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_flop_r" BEL
        "u_Aurora_unit_1/standard_cc_module_i/Mshreg_prepare_count_r_9" BEL
        "u_Aurora_unit_1/standard_cc_module_i/prepare_count_r_91" BEL
        "u_Aurora_unit_1/standard_cc_module_i/Mshreg_count_13d_srl_r_11" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_13d_srl_r_111" BEL
        "u_Aurora_unit_1/standard_cc_module_i/RESET_shift1" BEL
        "u_Aurora_unit_1/standard_cc_module_i/RESET_shift2" BEL
        "u_Aurora_unit_1/standard_cc_module_i/RESET_shift3" BEL
        "u_Aurora_unit_1/standard_cc_module_i/RESET_shift4" BEL
        "u_Aurora_unit_1/standard_cc_module_i/RESET_shift5" BEL
        "u_Aurora_unit_1/standard_cc_module_i/RESET_shift6" BEL
        "u_Aurora_unit_1/standard_cc_module_i/RESET_shift7" BEL
        "u_Aurora_unit_1/standard_cc_module_i/RESET_shift8" BEL
        "u_Aurora_unit_1/standard_cc_module_i/RESET_shift9" BEL
        "u_Aurora_unit_1/standard_cc_module_i/RESET_shift10" BEL
        "u_Aurora_unit_1/standard_cc_module_i/RESET_shift11" BEL
        "u_Aurora_unit_1/standard_cc_module_i/prepare_count_r_9" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_13d_srl_r_11" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_3" BEL
        "u_Aurora_unit_1/debug_bus_p2_3" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_1" BEL
        "u_Aurora_unit_1/debug_bus_p2_1" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_2" BEL
        "u_Aurora_unit_1/debug_bus_p2_2" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_4" BEL
        "u_Aurora_unit_1/debug_bus_p2_4" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_5" BEL
        "u_Aurora_unit_1/debug_bus_p2_5" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_6" BEL
        "u_Aurora_unit_1/debug_bus_p2_6" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_7" BEL
        "u_Aurora_unit_1/debug_bus_p2_7" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_8" BEL
        "u_Aurora_unit_1/debug_bus_p2_8" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_9" BEL
        "u_Aurora_unit_1/debug_bus_p2_9" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_12" BEL
        "u_Aurora_unit_1/debug_bus_p2_12" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_10" BEL
        "u_Aurora_unit_1/debug_bus_p2_10" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_11" BEL
        "u_Aurora_unit_1/debug_bus_p2_11" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_13" BEL
        "u_Aurora_unit_1/debug_bus_p2_13" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_14" BEL
        "u_Aurora_unit_1/debug_bus_p2_14" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_15" BEL
        "u_Aurora_unit_1/debug_bus_p2_15" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_16" BEL
        "u_Aurora_unit_1/debug_bus_p2_16" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_17" BEL
        "u_Aurora_unit_1/debug_bus_p2_17" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_18" BEL
        "u_Aurora_unit_1/debug_bus_p2_18" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_21" BEL
        "u_Aurora_unit_1/debug_bus_p2_21" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_19" BEL
        "u_Aurora_unit_1/debug_bus_p2_19" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_20" BEL
        "u_Aurora_unit_1/debug_bus_p2_20" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_22" BEL
        "u_Aurora_unit_1/debug_bus_p2_22" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_23" BEL
        "u_Aurora_unit_1/debug_bus_p2_23" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_24" BEL
        "u_Aurora_unit_1/debug_bus_p2_24" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_25" BEL
        "u_Aurora_unit_1/debug_bus_p2_25" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_26" BEL
        "u_Aurora_unit_1/debug_bus_p2_26" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_27" BEL
        "u_Aurora_unit_1/debug_bus_p2_27" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_30" BEL
        "u_Aurora_unit_1/debug_bus_p2_30" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_28" BEL
        "u_Aurora_unit_1/debug_bus_p2_28" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_29" BEL
        "u_Aurora_unit_1/debug_bus_p2_29" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_31" BEL
        "u_Aurora_unit_1/debug_bus_p2_31" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_32" BEL
        "u_Aurora_unit_1/debug_bus_p2_32" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_33" BEL
        "u_Aurora_unit_1/debug_bus_p2_33" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_34" BEL
        "u_Aurora_unit_1/debug_bus_p2_34" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_35" BEL
        "u_Aurora_unit_1/debug_bus_p2_35" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_36" BEL
        "u_Aurora_unit_1/debug_bus_p2_36" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_39" BEL
        "u_Aurora_unit_1/debug_bus_p2_39" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_37" BEL
        "u_Aurora_unit_1/debug_bus_p2_37" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_38" BEL
        "u_Aurora_unit_1/debug_bus_p2_38" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_40" BEL
        "u_Aurora_unit_1/debug_bus_p2_40" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_41" BEL
        "u_Aurora_unit_1/debug_bus_p2_41" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_42" BEL
        "u_Aurora_unit_1/debug_bus_p2_42" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_43" BEL
        "u_Aurora_unit_1/debug_bus_p2_43" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_44" BEL
        "u_Aurora_unit_1/debug_bus_p2_44" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_45" BEL
        "u_Aurora_unit_1/debug_bus_p2_45" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_48" BEL
        "u_Aurora_unit_1/debug_bus_p2_48" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_46" BEL
        "u_Aurora_unit_1/debug_bus_p2_46" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_47" BEL
        "u_Aurora_unit_1/debug_bus_p2_47" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_49" BEL
        "u_Aurora_unit_1/debug_bus_p2_49" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_50" BEL
        "u_Aurora_unit_1/debug_bus_p2_50" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_51" BEL
        "u_Aurora_unit_1/debug_bus_p2_51" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_52" BEL
        "u_Aurora_unit_1/debug_bus_p2_52" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_53" BEL
        "u_Aurora_unit_1/debug_bus_p2_53" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_54" BEL
        "u_Aurora_unit_1/debug_bus_p2_54" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_57" BEL
        "u_Aurora_unit_1/debug_bus_p2_57" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_55" BEL
        "u_Aurora_unit_1/debug_bus_p2_55" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_56" BEL
        "u_Aurora_unit_1/debug_bus_p2_56" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_58" BEL
        "u_Aurora_unit_1/debug_bus_p2_58" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_59" BEL
        "u_Aurora_unit_1/debug_bus_p2_59" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_60" BEL
        "u_Aurora_unit_1/debug_bus_p2_60" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_61" BEL
        "u_Aurora_unit_1/debug_bus_p2_61" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_62" BEL
        "u_Aurora_unit_1/debug_bus_p2_62" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_63" BEL
        "u_Aurora_unit_1/debug_bus_p2_63" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_64" BEL
        "u_Aurora_unit_1/debug_bus_p2_64" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_65" BEL
        "u_Aurora_unit_1/debug_bus_p2_65" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_66" BEL
        "u_Aurora_unit_1/debug_bus_p2_66" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_67" BEL
        "u_Aurora_unit_1/debug_bus_p2_67" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_78" BEL
        "u_Aurora_unit_1/debug_bus_p2_78" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_79" BEL
        "u_Aurora_unit_1/debug_bus_p2_79" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_80" BEL
        "u_Aurora_unit_1/debug_bus_p2_80" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_81" BEL
        "u_Aurora_unit_1/debug_bus_p2_81" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_84" BEL
        "u_Aurora_unit_1/debug_bus_p2_84" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_82" BEL
        "u_Aurora_unit_1/debug_bus_p2_82" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_83" BEL
        "u_Aurora_unit_1/debug_bus_p2_83" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_85" BEL
        "u_Aurora_unit_1/debug_bus_p2_85" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_86" BEL
        "u_Aurora_unit_1/debug_bus_p2_86" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_87" BEL
        "u_Aurora_unit_1/debug_bus_p2_87" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_88" BEL
        "u_Aurora_unit_1/debug_bus_p2_88" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_89" BEL
        "u_Aurora_unit_1/debug_bus_p2_89" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_90" BEL
        "u_Aurora_unit_1/debug_bus_p2_90" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_93" BEL
        "u_Aurora_unit_1/debug_bus_p2_93" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_91" BEL
        "u_Aurora_unit_1/debug_bus_p2_91" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_92" BEL
        "u_Aurora_unit_1/debug_bus_p2_92" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_94" BEL
        "u_Aurora_unit_1/debug_bus_p2_94" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_95" BEL
        "u_Aurora_unit_1/debug_bus_p2_95" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_96" BEL
        "u_Aurora_unit_1/debug_bus_p2_96" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_97" BEL
        "u_Aurora_unit_1/debug_bus_p2_97" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_98" BEL
        "u_Aurora_unit_1/debug_bus_p2_98" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_99" BEL
        "u_Aurora_unit_1/debug_bus_p2_99" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_102" BEL
        "u_Aurora_unit_1/debug_bus_p2_102" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_100" BEL
        "u_Aurora_unit_1/debug_bus_p2_100" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_101" BEL
        "u_Aurora_unit_1/debug_bus_p2_101" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_103" BEL
        "u_Aurora_unit_1/debug_bus_p2_103" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_104" BEL
        "u_Aurora_unit_1/debug_bus_p2_104" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_105" BEL
        "u_Aurora_unit_1/debug_bus_p2_105" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_106" BEL
        "u_Aurora_unit_1/debug_bus_p2_106" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_107" BEL
        "u_Aurora_unit_1/debug_bus_p2_107" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_108" BEL
        "u_Aurora_unit_1/debug_bus_p2_108" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_111" BEL
        "u_Aurora_unit_1/debug_bus_p2_111" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_109" BEL
        "u_Aurora_unit_1/debug_bus_p2_109" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_110" BEL
        "u_Aurora_unit_1/debug_bus_p2_110" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_112" BEL
        "u_Aurora_unit_1/debug_bus_p2_112" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_113" BEL
        "u_Aurora_unit_1/debug_bus_p2_113" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_114" BEL
        "u_Aurora_unit_1/debug_bus_p2_114" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_115" BEL
        "u_Aurora_unit_1/debug_bus_p2_115" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_116" BEL
        "u_Aurora_unit_1/debug_bus_p2_116" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_117" BEL
        "u_Aurora_unit_1/debug_bus_p2_117" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_120" BEL
        "u_Aurora_unit_1/debug_bus_p2_120" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_118" BEL
        "u_Aurora_unit_1/debug_bus_p2_118" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_119" BEL
        "u_Aurora_unit_1/debug_bus_p2_119" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_121" BEL
        "u_Aurora_unit_1/debug_bus_p2_121" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_122" BEL
        "u_Aurora_unit_1/debug_bus_p2_122" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_123" BEL
        "u_Aurora_unit_1/debug_bus_p2_123" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_124" BEL
        "u_Aurora_unit_1/debug_bus_p2_124" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_125" BEL
        "u_Aurora_unit_1/debug_bus_p2_125" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_126" BEL
        "u_Aurora_unit_1/debug_bus_p2_126" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_129" BEL
        "u_Aurora_unit_1/debug_bus_p2_129" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_127" BEL
        "u_Aurora_unit_1/debug_bus_p2_127" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_128" BEL
        "u_Aurora_unit_1/debug_bus_p2_128" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_130" BEL
        "u_Aurora_unit_1/debug_bus_p2_130" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_131" BEL
        "u_Aurora_unit_1/debug_bus_p2_131" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_132" BEL
        "u_Aurora_unit_1/debug_bus_p2_132" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_133" BEL
        "u_Aurora_unit_1/debug_bus_p2_133" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_134" BEL
        "u_Aurora_unit_1/debug_bus_p2_134" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_135" BEL
        "u_Aurora_unit_1/debug_bus_p2_135" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_138" BEL
        "u_Aurora_unit_1/debug_bus_p2_138" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_136" BEL
        "u_Aurora_unit_1/debug_bus_p2_136" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_137" BEL
        "u_Aurora_unit_1/debug_bus_p2_137" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_139" BEL
        "u_Aurora_unit_1/debug_bus_p2_139" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_140" BEL
        "u_Aurora_unit_1/debug_bus_p2_140" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_141" BEL
        "u_Aurora_unit_1/debug_bus_p2_141" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_142" BEL
        "u_Aurora_unit_1/debug_bus_p2_142" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_143" BEL
        "u_Aurora_unit_1/debug_bus_p2_143" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_144" BEL
        "u_Aurora_unit_1/debug_bus_p2_144" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_145" BEL
        "u_Aurora_unit_1/debug_bus_p2_145" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_146" BEL
        "u_Aurora_unit_1/debug_bus_p2_146" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_147" BEL
        "u_Aurora_unit_1/debug_bus_p2_147" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_148" BEL
        "u_Aurora_unit_1/debug_bus_p2_148" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_149" BEL
        "u_Aurora_unit_1/debug_bus_p2_149" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_150" BEL
        "u_Aurora_unit_1/debug_bus_p2_150" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_154" BEL
        "u_Aurora_unit_1/debug_bus_p2_154" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_155" BEL
        "u_Aurora_unit_1/debug_bus_p2_155" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[159].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[158].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[157].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[156].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[155].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[154].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[153].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[152].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[151].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[150].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[149].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[148].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[147].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[146].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[145].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[144].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[143].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[142].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[141].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[140].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[139].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[138].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[137].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[136].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[135].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[134].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[133].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[132].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[131].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[130].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[129].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[128].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[127].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[126].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[125].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[124].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[122].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[121].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[120].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[118].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[116].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[113].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[112].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[110].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[105].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[104].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[102].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[101].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[100].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[98].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[97].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[96].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[159].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[158].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[157].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[156].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[155].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[154].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[153].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[152].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[151].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[150].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[149].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[148].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[147].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[146].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[145].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[144].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[143].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[142].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[141].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[140].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[139].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[138].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[137].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[136].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[135].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[134].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[133].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[132].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[131].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[130].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[129].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[128].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[127].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[126].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[125].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[124].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[122].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[121].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[120].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[118].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[116].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[113].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[112].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[110].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[105].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[104].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[102].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[101].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[100].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[98].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[97].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[96].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATE0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATE1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_CR"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL3"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[7].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[5].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[6].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[7].U_FDRE"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_ECR"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_FULL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_ARM"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[159].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[158].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[157].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[156].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[155].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[154].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[153].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[152].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[151].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[150].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[149].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[148].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[147].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[146].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[145].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[144].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[143].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[142].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[141].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[140].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[139].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[138].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[137].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[136].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[135].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[134].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[133].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[132].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[131].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[130].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[129].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[128].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[127].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[126].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[125].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[124].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[123].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[122].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[121].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[120].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[119].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[118].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[117].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[116].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[115].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[114].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[113].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[112].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[111].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[110].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[109].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[108].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[107].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[106].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[105].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[104].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[103].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[102].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[101].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[100].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[99].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[98].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[97].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[96].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[95].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[94].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[93].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[92].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[91].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[90].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[89].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[88].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[87].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[86].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[85].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[84].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[83].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[82].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[81].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[80].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[79].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[78].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[77].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[76].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[75].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[74].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[73].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[72].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[71].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[70].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[69].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[68].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[67].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[66].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[65].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[64].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[63].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[62].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[61].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[60].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[59].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[58].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[57].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[56].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[55].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[54].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[53].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[52].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[51].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[50].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[49].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[48].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[47].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[46].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[45].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[44].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[43].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[42].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[41].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[40].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[39].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[38].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[37].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[36].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[35].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[34].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[33].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[32].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[31].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[30].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[29].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[28].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[27].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[26].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[25].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[24].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[23].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[22].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[21].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[20].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[19].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[18].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[17].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[16].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[15].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[14].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[13].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[12].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[11].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[10].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[9].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[8].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[7].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[6].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[5].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[4].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[3].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[2].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[1].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[0].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[16].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[17].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[18].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[19].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[20].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[21].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[22].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[24].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[25].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[26].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[27].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[28].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[29].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[30].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[31].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[32].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[33].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[34].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[35].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[36].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[37].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[40].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[41].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[44].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[45].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[46].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[47].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[48].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[49].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[50].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[51].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[52].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[53].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[54].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[55].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[56].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[57].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[58].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[59].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[60].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[61].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[64].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[65].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[66].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[67].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[68].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[69].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[70].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[71].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[72].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[73].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[74].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[75].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[76].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[77].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[78].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[79].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[80].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[81].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[82].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[83].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[84].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[85].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[86].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[87].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[88].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[89].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[90].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[91].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[92].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[93].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[94].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[95].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[96].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[97].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[98].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[99].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[100].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[101].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[102].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[103].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[104].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[105].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[106].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[107].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[108].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[109].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[110].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[111].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[112].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[113].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[114].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[115].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[116].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[117].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[118].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[119].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[120].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[121].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[122].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[123].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[124].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[125].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[126].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[127].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[128].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[129].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[130].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[131].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[132].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[133].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[134].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[135].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[136].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[137].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[138].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[139].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[140].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[141].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[142].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[143].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[144].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[145].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[146].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[147].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[148].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[149].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[150].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[151].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[152].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[153].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[154].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[155].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[156].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[157].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[158].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[159].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[24].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[25].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[26].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[27].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[31].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[32].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[35].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[36].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[37].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[40].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[41].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[42].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[44].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[45].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[46].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[47].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[48].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[49].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[50].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[51].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[52].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[53].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[54].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[55].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[56].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[57].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[58].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[59].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[60].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[61].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[63].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[64].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[65].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[66].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[67].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[68].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[69].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[70].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[71].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[72].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[73].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[74].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[75].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[76].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[77].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[78].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[79].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[80].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[81].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[82].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[83].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[84].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[85].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[86].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[87].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[88].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[89].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[90].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[91].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[92].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[93].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[94].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[95].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[96].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[97].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[98].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[99].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[100].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[101].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[102].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[103].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[104].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[105].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[106].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[107].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[108].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[109].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[110].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[111].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[112].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[113].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[114].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[115].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[116].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[117].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[118].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[119].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[120].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[121].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[122].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[123].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[124].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[125].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[126].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[127].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[128].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[129].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[130].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[131].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[132].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[133].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[134].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[135].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[136].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[137].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[138].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[139].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[140].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[141].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[142].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[143].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[144].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[145].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[146].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[147].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[148].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[149].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[150].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[151].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[152].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[153].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[154].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[155].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[156].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[157].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[158].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[159].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_POR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<29>"
        BEL "u_Aurora_unit_2/rst_fifo" BEL "u_Aurora_unit_2/HARD_ERR" BEL
        "u_Aurora_unit_2/SOFT_ERR" BEL "u_Aurora_unit_2/CHANNEL_UP" BEL
        "u_Aurora_unit_2/debug_bus_p1_0" BEL "u_Aurora_unit_2/debug_bus_p2_0"
        BEL "u_Aurora_unit_2/debug_bus_p2_151" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/rst_fifo_cnt_0" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/rst_fifo_cnt_1" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/rst_fifo_cnt_2" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/rst_fifo_cnt_3" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/rst_fifo_cnt_4" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_0" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_1" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_2" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_3" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_4" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_5" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_6" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_7" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_8" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_9" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_10"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_11"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_12"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_13"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_14"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_15"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_16"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_17"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_18"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_19"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_20"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_21"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_22"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_23"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_24"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_25"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_26"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_27"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_28"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_29"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_30"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_31"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_reg" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_reg_pipe" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_0" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_1" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_2" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_3" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_4" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_5" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_6" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_7" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_8" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_9" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_10" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_11" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_12" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_13" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_14" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_15" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_16" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_17" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_18" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_19" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_20" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_21" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_22" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_23" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_24" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_25" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_26" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_27" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_28" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_29" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_30" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_31" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_wr_en" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_transmitter/tx_data_src_rdy_reg"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_o_reg" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_0" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_1" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_2" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_3" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_4" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_5" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_6" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_7" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_8" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_9" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_10" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_11" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_12" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_13" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_14" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_15" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_16" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_17" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_18" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_19" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_20" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_21" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_22" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_23" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_24" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_25" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_26" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_27" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_28" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_29" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_30" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_31" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_o_pipe" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3"
        BEL "u_Aurora_unit_2/reset_logic_i/reset_debounce_r2" BEL
        "u_Aurora_unit_2/reset_logic_i/reset_debounce_r3" BEL
        "u_Aurora_unit_2/reset_logic_i/reset_debounce_r_3" BEL
        "u_Aurora_unit_2/reset_logic_i/reset_debounce_r_2" BEL
        "u_Aurora_unit_2/reset_logic_i/reset_debounce_r_1" BEL
        "u_Aurora_unit_2/reset_logic_i/reset_debounce_r_0" BEL
        "u_Aurora_unit_2/reset_logic_i/reset_debounce_r4" BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_tx_stream_i/run_r" BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_tx_stream_i/GEN_CC"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_tx_stream_i/tx_dst_rdy_n_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_tx_stream_i/start_r"
        BEL "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_tx_stream_i/rst_r"
        PIN
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<183>"
        PIN
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<370>"
        PIN
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<183>"
        PIN
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<370>"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/ENABLE_ERR_DETECT_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/RX_CHAR_IS_COMMA_R_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/RX_CHAR_IS_COMMA_R_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/RX_CHAR_IS_COMMA_R_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/RX_CHAR_IS_COMMA_R_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/reset_count_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/consecutive_commas_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/align_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/rst_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/realign_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/polarity_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/begin_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/ack_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/ready_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/rx_polarity_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/prev_count_128d_done_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/do_watchdog_count_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/lane_up_flop_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter1_r_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter1_r_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter1_r_5"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter1_r_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter1_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter1_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter1_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter1_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/Mshreg_counter2_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter2_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/Mshreg_counter3_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter3_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/Mshreg_counter4_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter4_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/Mshreg_counter5_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter5_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_scp_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_31"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_30"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_29"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_28"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_27"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_26"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_25"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_24"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_23"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_22"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_21"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_20"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_19"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_18"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_17"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_16"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_14"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_13"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_12"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_11"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_10"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_9"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_8"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_5"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_r_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_r_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_r_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_r_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_v_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_v_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_k_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_k_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_k_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_k_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_v_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_v_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_v_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_cc_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_a_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_sp_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_spa_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_CHAR_IS_K_Buffer_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_CHAR_IS_K_Buffer_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_CHAR_IS_K_Buffer_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_CHAR_IS_K_Buffer_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_23"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_22"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_21"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_20"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_19"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_16"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_17"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_14"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_13"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_12"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_9"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_11"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_10"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_8"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_5"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_30"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_31"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_29"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_28"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_27"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_26"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_25"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_24"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_18"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/HARD_ERR_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/SOFT_ERR_Buffer_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/SOFT_ERR_Buffer_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/soft_err_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/soft_err_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/soft_err_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/soft_err_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/good_count_1_r_FSM_FFd2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/good_count_1_r_FSM_FFd1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/good_count_0_r_FSM_FFd2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/good_count_0_r_FSM_FFd1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/count_0_r_FSM_FFd2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/count_1_r_FSM_FFd1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/count_0_r_FSM_FFd1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/count_1_r_FSM_FFd2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/bucket_full_0_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/bucket_full_1_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_control_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_control_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_control_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_5"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_8"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_9"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_10"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_11"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_12"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_13"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_14"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_16"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_17"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_18"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_19"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_20"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_21"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_22"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_23"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_pad_d_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_pad_d_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_V_Buffer_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_scp_d_r_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_scp_d_r_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_scp_d_r_5"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_scp_d_r_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_scp_d_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_scp_d_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_scp_d_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_scp_d_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_SCP_Buffer_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_SCP_Buffer_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_sp_r_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_sp_r_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_sp_r_5"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_sp_r_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_sp_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_sp_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_sp_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_spa_r_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_spa_r_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_spa_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_sp_neg_d_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_sp_neg_d_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_spa_neg_d_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_spa_neg_d_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_v_d_r_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_v_d_r_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_v_d_r_5"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_v_d_r_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_v_d_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_v_d_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_SP_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_SPA_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/GOT_V_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/left_align_select_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/left_align_select_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_31"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_30"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_29"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_28"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_27"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_26"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_25"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_24"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_23"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_22"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_21"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_20"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_19"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_18"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_17"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_16"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_14"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_13"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_12"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_11"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_10"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_9"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_8"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_5"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_control_bits_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_control_bits_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_control_bits_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_control_bits_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_pe_control_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_pe_control_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_pe_control_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_pe_control_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_NEG_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/first_v_received_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_31"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_31"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_30"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_30"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_29"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_29"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_28"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_28"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_27"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_27"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_26"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_26"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_25"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_25"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_24"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_24"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_23"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_23"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_22"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_22"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_21"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_21"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_20"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_20"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_19"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_19"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_18"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_18"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_17"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_17"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_16"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_16"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_14"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_14"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_13"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_13"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_12"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_12"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_11"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_11"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_10"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_10"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_9"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_9"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_8"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_8"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_5"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_5"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_err_detect_i/lane_up_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_err_detect_i/soft_err_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_err_detect_i/soft_err_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_err_detect_i/RESET_CHANNEL_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_err_detect_i/CHANNEL_SOFT_ERR_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_err_detect_i/Mshreg_CHANNEL_HARD_ERR_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_err_detect_i/CHANNEL_HARD_ERR_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/all_lanes_v_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/v_count_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/wait_for_lane_up_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/verify_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/ready_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/START_RX_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/CHANNEL_UP_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/bad_v_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/reset_lanes_flop_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/free_count_r_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/free_count_r_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/free_count_r_5"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/free_count_r_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/free_count_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/free_count_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/free_count_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/free_count_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/got_first_v_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/Mshreg_v_count_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/v_count_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/Mshreg_verify_watchdog_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/verify_watchdog_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/Mshreg_rxver_count_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/rxver_count_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/Mshreg_txver_count_r_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/txver_count_r_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/prev_cycle_gen_ver_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/DID_VER_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/lfsr_reg_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/lfsr_reg_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/lfsr_reg_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/lfsr_reg_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/down_count_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/down_count_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/down_count_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_v_flop_1_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_v_flop_2_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_v_flop_3_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_a_flop_0_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_k_flop_0_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_k_flop_1_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_k_flop_2_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_k_flop_3_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_r_flop_0_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_r_flop_1_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_r_flop_2_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_r_flop_3_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/downcounter_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/downcounter_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/downcounter_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/ver_counter_i/SRL16E"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_rx_stream_i/infinite_frame_started_r"
        BEL "u_Aurora_unit_2/standard_cc_module_i/cc_count_r_5" BEL
        "u_Aurora_unit_2/standard_cc_module_i/cc_count_r_4" BEL
        "u_Aurora_unit_2/standard_cc_module_i/cc_count_r_3" BEL
        "u_Aurora_unit_2/standard_cc_module_i/reset_r" BEL
        "u_Aurora_unit_2/standard_cc_module_i/prepare_count_r_4" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_srl_r_10" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_srl_r_9" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_srl_r_8" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_srl_r_7" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_srl_r_6" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_srl_r_5" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_srl_r_4" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_srl_r_3" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_srl_r_2" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_srl_r_1" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_srl_r_0" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_14" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_13" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_12" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_11" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_10" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_9" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_8" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_7" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_6" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_5" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_4" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_3" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_2" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_1" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_0" BEL
        "u_Aurora_unit_2/standard_cc_module_i/DO_CC" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_13d_flop_r" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_flop_r" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_flop_r" BEL
        "u_Aurora_unit_2/standard_cc_module_i/Mshreg_prepare_count_r_9" BEL
        "u_Aurora_unit_2/standard_cc_module_i/prepare_count_r_91" BEL
        "u_Aurora_unit_2/standard_cc_module_i/Mshreg_count_13d_srl_r_11" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_13d_srl_r_111" BEL
        "u_Aurora_unit_2/standard_cc_module_i/RESET_shift1" BEL
        "u_Aurora_unit_2/standard_cc_module_i/RESET_shift2" BEL
        "u_Aurora_unit_2/standard_cc_module_i/RESET_shift3" BEL
        "u_Aurora_unit_2/standard_cc_module_i/RESET_shift4" BEL
        "u_Aurora_unit_2/standard_cc_module_i/RESET_shift5" BEL
        "u_Aurora_unit_2/standard_cc_module_i/RESET_shift6" BEL
        "u_Aurora_unit_2/standard_cc_module_i/RESET_shift7" BEL
        "u_Aurora_unit_2/standard_cc_module_i/RESET_shift8" BEL
        "u_Aurora_unit_2/standard_cc_module_i/RESET_shift9" BEL
        "u_Aurora_unit_2/standard_cc_module_i/RESET_shift10" BEL
        "u_Aurora_unit_2/standard_cc_module_i/RESET_shift11" BEL
        "u_Aurora_unit_2/standard_cc_module_i/prepare_count_r_9" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_13d_srl_r_11" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_3" BEL
        "u_Aurora_unit_2/debug_bus_p2_3" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_1" BEL
        "u_Aurora_unit_2/debug_bus_p2_1" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_2" BEL
        "u_Aurora_unit_2/debug_bus_p2_2" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_4" BEL
        "u_Aurora_unit_2/debug_bus_p2_4" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_5" BEL
        "u_Aurora_unit_2/debug_bus_p2_5" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_6" BEL
        "u_Aurora_unit_2/debug_bus_p2_6" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_7" BEL
        "u_Aurora_unit_2/debug_bus_p2_7" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_8" BEL
        "u_Aurora_unit_2/debug_bus_p2_8" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_9" BEL
        "u_Aurora_unit_2/debug_bus_p2_9" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_12" BEL
        "u_Aurora_unit_2/debug_bus_p2_12" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_10" BEL
        "u_Aurora_unit_2/debug_bus_p2_10" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_11" BEL
        "u_Aurora_unit_2/debug_bus_p2_11" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_13" BEL
        "u_Aurora_unit_2/debug_bus_p2_13" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_14" BEL
        "u_Aurora_unit_2/debug_bus_p2_14" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_15" BEL
        "u_Aurora_unit_2/debug_bus_p2_15" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_16" BEL
        "u_Aurora_unit_2/debug_bus_p2_16" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_17" BEL
        "u_Aurora_unit_2/debug_bus_p2_17" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_18" BEL
        "u_Aurora_unit_2/debug_bus_p2_18" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_21" BEL
        "u_Aurora_unit_2/debug_bus_p2_21" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_19" BEL
        "u_Aurora_unit_2/debug_bus_p2_19" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_20" BEL
        "u_Aurora_unit_2/debug_bus_p2_20" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_22" BEL
        "u_Aurora_unit_2/debug_bus_p2_22" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_23" BEL
        "u_Aurora_unit_2/debug_bus_p2_23" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_24" BEL
        "u_Aurora_unit_2/debug_bus_p2_24" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_25" BEL
        "u_Aurora_unit_2/debug_bus_p2_25" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_26" BEL
        "u_Aurora_unit_2/debug_bus_p2_26" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_27" BEL
        "u_Aurora_unit_2/debug_bus_p2_27" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_30" BEL
        "u_Aurora_unit_2/debug_bus_p2_30" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_28" BEL
        "u_Aurora_unit_2/debug_bus_p2_28" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_29" BEL
        "u_Aurora_unit_2/debug_bus_p2_29" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_31" BEL
        "u_Aurora_unit_2/debug_bus_p2_31" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_32" BEL
        "u_Aurora_unit_2/debug_bus_p2_32" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_33" BEL
        "u_Aurora_unit_2/debug_bus_p2_33" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_34" BEL
        "u_Aurora_unit_2/debug_bus_p2_34" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_35" BEL
        "u_Aurora_unit_2/debug_bus_p2_35" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_36" BEL
        "u_Aurora_unit_2/debug_bus_p2_36" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_39" BEL
        "u_Aurora_unit_2/debug_bus_p2_39" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_37" BEL
        "u_Aurora_unit_2/debug_bus_p2_37" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_38" BEL
        "u_Aurora_unit_2/debug_bus_p2_38" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_40" BEL
        "u_Aurora_unit_2/debug_bus_p2_40" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_41" BEL
        "u_Aurora_unit_2/debug_bus_p2_41" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_42" BEL
        "u_Aurora_unit_2/debug_bus_p2_42" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_43" BEL
        "u_Aurora_unit_2/debug_bus_p2_43" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_44" BEL
        "u_Aurora_unit_2/debug_bus_p2_44" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_45" BEL
        "u_Aurora_unit_2/debug_bus_p2_45" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_48" BEL
        "u_Aurora_unit_2/debug_bus_p2_48" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_46" BEL
        "u_Aurora_unit_2/debug_bus_p2_46" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_47" BEL
        "u_Aurora_unit_2/debug_bus_p2_47" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_49" BEL
        "u_Aurora_unit_2/debug_bus_p2_49" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_50" BEL
        "u_Aurora_unit_2/debug_bus_p2_50" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_51" BEL
        "u_Aurora_unit_2/debug_bus_p2_51" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_52" BEL
        "u_Aurora_unit_2/debug_bus_p2_52" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_53" BEL
        "u_Aurora_unit_2/debug_bus_p2_53" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_54" BEL
        "u_Aurora_unit_2/debug_bus_p2_54" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_57" BEL
        "u_Aurora_unit_2/debug_bus_p2_57" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_55" BEL
        "u_Aurora_unit_2/debug_bus_p2_55" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_56" BEL
        "u_Aurora_unit_2/debug_bus_p2_56" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_58" BEL
        "u_Aurora_unit_2/debug_bus_p2_58" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_59" BEL
        "u_Aurora_unit_2/debug_bus_p2_59" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_60" BEL
        "u_Aurora_unit_2/debug_bus_p2_60" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_61" BEL
        "u_Aurora_unit_2/debug_bus_p2_61" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_62" BEL
        "u_Aurora_unit_2/debug_bus_p2_62" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_63" BEL
        "u_Aurora_unit_2/debug_bus_p2_63" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_64" BEL
        "u_Aurora_unit_2/debug_bus_p2_64" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_65" BEL
        "u_Aurora_unit_2/debug_bus_p2_65" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_66" BEL
        "u_Aurora_unit_2/debug_bus_p2_66" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_67" BEL
        "u_Aurora_unit_2/debug_bus_p2_67" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_78" BEL
        "u_Aurora_unit_2/debug_bus_p2_78" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_79" BEL
        "u_Aurora_unit_2/debug_bus_p2_79" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_80" BEL
        "u_Aurora_unit_2/debug_bus_p2_80" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_81" BEL
        "u_Aurora_unit_2/debug_bus_p2_81" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_84" BEL
        "u_Aurora_unit_2/debug_bus_p2_84" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_82" BEL
        "u_Aurora_unit_2/debug_bus_p2_82" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_83" BEL
        "u_Aurora_unit_2/debug_bus_p2_83" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_85" BEL
        "u_Aurora_unit_2/debug_bus_p2_85" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_86" BEL
        "u_Aurora_unit_2/debug_bus_p2_86" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_87" BEL
        "u_Aurora_unit_2/debug_bus_p2_87" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_88" BEL
        "u_Aurora_unit_2/debug_bus_p2_88" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_89" BEL
        "u_Aurora_unit_2/debug_bus_p2_89" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_90" BEL
        "u_Aurora_unit_2/debug_bus_p2_90" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_93" BEL
        "u_Aurora_unit_2/debug_bus_p2_93" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_91" BEL
        "u_Aurora_unit_2/debug_bus_p2_91" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_92" BEL
        "u_Aurora_unit_2/debug_bus_p2_92" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_94" BEL
        "u_Aurora_unit_2/debug_bus_p2_94" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_95" BEL
        "u_Aurora_unit_2/debug_bus_p2_95" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_96" BEL
        "u_Aurora_unit_2/debug_bus_p2_96" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_97" BEL
        "u_Aurora_unit_2/debug_bus_p2_97" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_98" BEL
        "u_Aurora_unit_2/debug_bus_p2_98" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_99" BEL
        "u_Aurora_unit_2/debug_bus_p2_99" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_102" BEL
        "u_Aurora_unit_2/debug_bus_p2_102" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_100" BEL
        "u_Aurora_unit_2/debug_bus_p2_100" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_101" BEL
        "u_Aurora_unit_2/debug_bus_p2_101" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_103" BEL
        "u_Aurora_unit_2/debug_bus_p2_103" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_104" BEL
        "u_Aurora_unit_2/debug_bus_p2_104" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_105" BEL
        "u_Aurora_unit_2/debug_bus_p2_105" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_106" BEL
        "u_Aurora_unit_2/debug_bus_p2_106" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_107" BEL
        "u_Aurora_unit_2/debug_bus_p2_107" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_108" BEL
        "u_Aurora_unit_2/debug_bus_p2_108" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_111" BEL
        "u_Aurora_unit_2/debug_bus_p2_111" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_109" BEL
        "u_Aurora_unit_2/debug_bus_p2_109" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_110" BEL
        "u_Aurora_unit_2/debug_bus_p2_110" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_112" BEL
        "u_Aurora_unit_2/debug_bus_p2_112" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_113" BEL
        "u_Aurora_unit_2/debug_bus_p2_113" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_114" BEL
        "u_Aurora_unit_2/debug_bus_p2_114" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_115" BEL
        "u_Aurora_unit_2/debug_bus_p2_115" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_116" BEL
        "u_Aurora_unit_2/debug_bus_p2_116" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_117" BEL
        "u_Aurora_unit_2/debug_bus_p2_117" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_120" BEL
        "u_Aurora_unit_2/debug_bus_p2_120" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_118" BEL
        "u_Aurora_unit_2/debug_bus_p2_118" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_119" BEL
        "u_Aurora_unit_2/debug_bus_p2_119" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_121" BEL
        "u_Aurora_unit_2/debug_bus_p2_121" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_122" BEL
        "u_Aurora_unit_2/debug_bus_p2_122" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_123" BEL
        "u_Aurora_unit_2/debug_bus_p2_123" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_124" BEL
        "u_Aurora_unit_2/debug_bus_p2_124" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_125" BEL
        "u_Aurora_unit_2/debug_bus_p2_125" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_126" BEL
        "u_Aurora_unit_2/debug_bus_p2_126" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_129" BEL
        "u_Aurora_unit_2/debug_bus_p2_129" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_127" BEL
        "u_Aurora_unit_2/debug_bus_p2_127" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_128" BEL
        "u_Aurora_unit_2/debug_bus_p2_128" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_130" BEL
        "u_Aurora_unit_2/debug_bus_p2_130" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_131" BEL
        "u_Aurora_unit_2/debug_bus_p2_131" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_132" BEL
        "u_Aurora_unit_2/debug_bus_p2_132" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_133" BEL
        "u_Aurora_unit_2/debug_bus_p2_133" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_134" BEL
        "u_Aurora_unit_2/debug_bus_p2_134" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_135" BEL
        "u_Aurora_unit_2/debug_bus_p2_135" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_138" BEL
        "u_Aurora_unit_2/debug_bus_p2_138" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_136" BEL
        "u_Aurora_unit_2/debug_bus_p2_136" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_137" BEL
        "u_Aurora_unit_2/debug_bus_p2_137" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_139" BEL
        "u_Aurora_unit_2/debug_bus_p2_139" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_140" BEL
        "u_Aurora_unit_2/debug_bus_p2_140" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_141" BEL
        "u_Aurora_unit_2/debug_bus_p2_141" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_142" BEL
        "u_Aurora_unit_2/debug_bus_p2_142" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_143" BEL
        "u_Aurora_unit_2/debug_bus_p2_143" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_144" BEL
        "u_Aurora_unit_2/debug_bus_p2_144" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_145" BEL
        "u_Aurora_unit_2/debug_bus_p2_145" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_146" BEL
        "u_Aurora_unit_2/debug_bus_p2_146" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_147" BEL
        "u_Aurora_unit_2/debug_bus_p2_147" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_148" BEL
        "u_Aurora_unit_2/debug_bus_p2_148" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_149" BEL
        "u_Aurora_unit_2/debug_bus_p2_149" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_150" BEL
        "u_Aurora_unit_2/debug_bus_p2_150" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_154" BEL
        "u_Aurora_unit_2/debug_bus_p2_154" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_155" BEL
        "u_Aurora_unit_2/debug_bus_p2_155" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[159].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[158].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[157].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[156].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[155].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[154].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[153].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[152].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[151].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[150].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[149].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[148].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[147].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[146].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[145].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[144].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[143].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[142].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[141].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[140].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[139].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[138].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[137].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[136].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[135].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[134].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[133].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[132].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[131].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[130].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[129].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[128].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[127].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[126].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[125].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[124].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[122].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[121].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[120].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[118].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[116].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[113].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[112].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[110].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[105].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[104].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[102].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[101].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[100].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[98].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[97].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[96].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[159].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[158].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[157].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[156].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[155].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[154].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[153].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[152].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[151].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[150].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[149].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[148].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[147].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[146].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[145].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[144].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[143].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[142].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[141].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[140].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[139].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[138].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[137].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[136].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[135].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[134].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[133].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[132].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[131].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[130].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[129].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[128].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[127].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[126].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[125].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[124].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[122].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[121].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[120].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[118].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[116].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[113].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[112].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[110].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[105].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[104].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[102].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[101].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[100].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[98].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[97].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[96].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATE0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATE1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_CR"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL3"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[7].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[5].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[6].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[7].U_FDRE"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_ECR"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_FULL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_ARM"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[159].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[158].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[157].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[156].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[155].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[154].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[153].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[152].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[151].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[150].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[149].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[148].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[147].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[146].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[145].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[144].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[143].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[142].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[141].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[140].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[139].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[138].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[137].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[136].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[135].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[134].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[133].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[132].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[131].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[130].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[129].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[128].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[127].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[126].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[125].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[124].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[123].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[122].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[121].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[120].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[119].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[118].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[117].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[116].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[115].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[114].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[113].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[112].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[111].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[110].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[109].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[108].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[107].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[106].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[105].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[104].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[103].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[102].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[101].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[100].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[99].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[98].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[97].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[96].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[95].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[94].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[93].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[92].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[91].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[90].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[89].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[88].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[87].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[86].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[85].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[84].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[83].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[82].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[81].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[80].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[79].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[78].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[77].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[76].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[75].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[74].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[73].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[72].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[71].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[70].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[69].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[68].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[67].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[66].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[65].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[64].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[63].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[62].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[61].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[60].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[59].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[58].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[57].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[56].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[55].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[54].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[53].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[52].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[51].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[50].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[49].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[48].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[47].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[46].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[45].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[44].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[43].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[42].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[41].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[40].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[39].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[38].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[37].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[36].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[35].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[34].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[33].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[32].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[31].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[30].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[29].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[28].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[27].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[26].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[25].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[24].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[23].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[22].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[21].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[20].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[19].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[18].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[17].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[16].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[15].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[14].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[13].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[12].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[11].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[10].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[9].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[8].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[7].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[6].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[5].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[4].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[3].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[2].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[1].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[0].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[16].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[17].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[18].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[19].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[20].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[21].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[22].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[24].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[25].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[26].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[27].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[28].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[29].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[30].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[31].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[32].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[33].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[34].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[35].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[36].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[37].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[40].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[41].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[44].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[45].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[46].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[47].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[48].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[49].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[50].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[51].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[52].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[53].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[54].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[55].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[56].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[57].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[58].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[59].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[60].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[61].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[64].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[65].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[66].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[67].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[68].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[69].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[70].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[71].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[72].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[73].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[74].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[75].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[76].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[77].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[78].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[79].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[80].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[81].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[82].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[83].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[84].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[85].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[86].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[87].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[88].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[89].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[90].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[91].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[92].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[93].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[94].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[95].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[96].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[97].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[98].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[99].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[100].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[101].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[102].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[103].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[104].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[105].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[106].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[107].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[108].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[109].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[110].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[111].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[112].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[113].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[114].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[115].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[116].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[117].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[118].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[119].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[120].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[121].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[122].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[123].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[124].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[125].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[126].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[127].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[128].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[129].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[130].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[131].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[132].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[133].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[134].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[135].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[136].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[137].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[138].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[139].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[140].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[141].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[142].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[143].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[144].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[145].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[146].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[147].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[148].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[149].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[150].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[151].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[152].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[153].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[154].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[155].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[156].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[157].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[158].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[159].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[24].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[25].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[26].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[27].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[31].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[32].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[35].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[36].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[37].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[40].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[41].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[42].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[44].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[45].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[46].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[47].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[48].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[49].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[50].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[51].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[52].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[53].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[54].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[55].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[56].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[57].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[58].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[59].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[60].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[61].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[63].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[64].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[65].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[66].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[67].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[68].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[69].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[70].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[71].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[72].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[73].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[74].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[75].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[76].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[77].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[78].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[79].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[80].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[81].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[82].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[83].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[84].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[85].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[86].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[87].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[88].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[89].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[90].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[91].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[92].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[93].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[94].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[95].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[96].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[97].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[98].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[99].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[100].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[101].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[102].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[103].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[104].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[105].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[106].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[107].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[108].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[109].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[110].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[111].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[112].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[113].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[114].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[115].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[116].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[117].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[118].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[119].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[120].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[121].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[122].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[123].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[124].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[125].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[126].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[127].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[128].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[129].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[130].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[131].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[132].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[133].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[134].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[135].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[136].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[137].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[138].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[139].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[140].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[141].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[142].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[143].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[144].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[145].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[146].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[147].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[148].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[149].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[150].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[151].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[152].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[153].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[154].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[155].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[156].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[157].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[158].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[159].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_POR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<29>"
        BEL "XLXI_4/u_Aurora_vioa/U0/I_VIO/reset_f_edge/U_DOUT0" BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/reset_f_edge/U_DOUT1" BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[1].ASYNC_OUT_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[2].ASYNC_OUT_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[6].ASYNC_OUT_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[7].ASYNC_OUT_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[7].ASYNC_OUT_CELL/USER_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[8].UPDATE_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[8].UPDATE_CELL/GEN_NO_CLK.USER_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[9].UPDATE_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[9].UPDATE_CELL/GEN_NO_CLK.USER_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[10].UPDATE_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[10].UPDATE_CELL/GEN_NO_CLK.USER_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[11].UPDATE_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[11].UPDATE_CELL/GEN_NO_CLK.USER_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[12].UPDATE_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[12].UPDATE_CELL/GEN_NO_CLK.USER_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[13].UPDATE_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[13].UPDATE_CELL/GEN_NO_CLK.USER_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[14].UPDATE_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[14].UPDATE_CELL/GEN_NO_CLK.USER_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[15].UPDATE_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[15].UPDATE_CELL/GEN_NO_CLK.USER_REG"
        BEL "XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_TDO" BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[0].U_FDRE" BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[1].U_FDRE" BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[2].U_FDRE" BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[3].U_FDRE" BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[4].U_FDRE" BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[5].U_FDRE" BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[6].U_FDRE" BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_FDRE" BEL
        "data_repeater_2/fifo_write_o" BEL "data_repeater_1/fifo_write_o" BEL
        "u_fifo_pool_2/rst_cnt_0" BEL "u_fifo_pool_2/rst_cnt_1" BEL
        "u_fifo_pool_2/rst_cnt_2" BEL "u_fifo_pool_2/rst_cnt_3" BEL
        "u_fifo_pool_2/rst_cnt_4" BEL
        "u_fifo_pool_2/u_data_repeater/fifo_write_o" BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_11"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_10"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_11"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_10"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_11"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_10"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_11"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_10"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_8"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_11"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_10"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_9"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_8"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_11"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_10"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_9"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_8"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_13"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_12"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_11"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_10"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_13"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_12"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_11"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_10"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_13"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_12"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_11"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_10"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_13"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_12"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_11"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_10"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_8"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_13"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_12"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_11"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_10"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_9"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_8"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_13"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_12"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_11"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_10"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_9"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_8"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_3"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_3"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_10_1"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL "u_fifo_pool_1/rst_cnt_0" BEL "u_fifo_pool_1/rst_cnt_1" BEL
        "u_fifo_pool_1/rst_cnt_2" BEL "u_fifo_pool_1/rst_cnt_3" BEL
        "u_fifo_pool_1/rst_cnt_4" BEL
        "u_fifo_pool_1/u_data_repeater/fifo_write_o" BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_11"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_10"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_11"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_10"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_11"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_10"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_11"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_10"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_8"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_11"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_10"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_9"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_8"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_11"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_10"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_9"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_8"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_13"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_12"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_11"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_10"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_13"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_12"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_11"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_10"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_13"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_12"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_11"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_10"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_13"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_12"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_11"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_10"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_8"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_13"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_12"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_11"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_10"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_9"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_8"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_13"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_12"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_11"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_10"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_9"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_8"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_3"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_3"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_10_1"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL "bcd2/bc_reg" BEL "bcd2/cu_reg" BEL "bcd1/bc_reg" BEL
        "bcd1/cu_reg" BEL "XLXI_70/rst_cnt_0" BEL "XLXI_70/rst_cnt_1" BEL
        "XLXI_70/rst_cnt_2" BEL "XLXI_70/rst_cnt_3" BEL "XLXI_70/rst_cnt_4"
        BEL "XLXI_67/rst_cnt_0" BEL "XLXI_67/rst_cnt_1" BEL
        "XLXI_67/rst_cnt_2" BEL "XLXI_67/rst_cnt_3" BEL "XLXI_67/rst_cnt_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        PIN "SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1_pins<1>" PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst_pins<2>";
TIMEGRP u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clk0 =
        BEL "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_32" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_33" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_34" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_35" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_36" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_37" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_38" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_39" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_40" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_41" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_42" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_43" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_44" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_45" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_46" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_47" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_48" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_49" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_50" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_51" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_52" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_53" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_54" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_55" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_56" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_57" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_58" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_59" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_60" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_61" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_62" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_63" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_64" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/bus_reg_65" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_valid" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_wr_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/curr_rd_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_wr_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/prev_rd_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_wr" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/dup_rd" BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATE0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATE1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_CR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL3"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_ECR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_FULL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_ARM"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[95].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[94].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[93].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[92].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[91].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[90].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[89].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[88].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[87].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[86].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[85].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[84].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[83].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[82].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[81].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[80].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[79].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[78].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[77].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[76].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[75].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[74].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[73].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[72].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[71].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[70].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[69].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[68].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[67].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[66].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[65].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[64].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[63].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[62].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[61].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[60].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[59].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[58].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[57].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[56].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[55].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[54].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[53].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[52].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[51].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[50].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[49].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[48].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[47].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[46].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[45].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[44].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[43].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[42].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[41].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[40].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[39].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[38].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[37].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[36].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[35].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[34].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[33].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[32].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[31].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[30].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[29].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[28].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[27].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[26].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[25].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[24].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[23].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[22].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[21].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[20].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[19].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[18].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[17].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[16].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[15].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[14].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[13].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[12].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[11].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[10].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[9].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[8].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[7].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[6].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[5].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[4].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[3].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[2].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[1].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[0].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[16].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[17].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[18].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[19].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[20].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[21].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[22].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[24].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[25].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[26].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[27].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[28].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[29].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[30].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[31].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[32].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[33].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[34].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[35].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[36].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[37].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[40].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[41].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[44].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[45].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[46].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[47].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[48].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[49].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[50].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[51].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[52].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[53].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[54].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[55].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[56].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[57].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[58].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[59].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[60].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[61].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[64].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[65].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[66].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[67].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[68].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[69].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[70].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[71].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[72].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[73].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[74].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[75].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[76].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[77].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[78].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[79].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[80].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[81].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[82].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[83].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[84].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[85].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[86].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[87].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[88].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[89].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[90].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[91].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[92].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[93].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[94].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[95].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[24].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[25].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[26].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[27].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[31].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[32].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[35].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[36].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[37].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[40].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[41].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[42].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[44].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[45].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[46].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[47].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[48].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[49].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[50].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[51].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[52].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[53].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[54].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[55].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[56].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[57].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[58].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[59].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[60].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[61].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[63].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[64].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[65].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[66].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[67].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[68].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[69].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[70].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[71].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[72].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[73].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[74].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[75].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[76].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[77].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[78].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[79].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[80].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[81].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[82].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[83].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[84].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[85].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[86].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[87].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[88].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[89].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[90].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[91].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[92].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[93].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[94].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[95].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_POR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<27>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>"
        BEL "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_32" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_33" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_34" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_35" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_36" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_37" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_38" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_39" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_40" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_41" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_42" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_43" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_44" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_45" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_46" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_47" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_48" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_49" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_50" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_51" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_52" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_53" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_54" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_55" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_56" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_57" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_58" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_59" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_60" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_61" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_62" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_63" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_64" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/bus_reg_65" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_valid" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_wr_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/curr_rd_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_wr_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_5" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_6" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_7" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_8" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_9" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_10" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_11" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_12" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_13" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_14" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_15" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_16" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_17" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_18" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_19" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_20" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_21" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_22" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_23" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_24" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_25" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_26" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_27" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_28" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_29" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_30" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/prev_rd_data_31" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_wr" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/dup_rd" BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATE0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATE1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_CR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL3"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_ECR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_FULL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_ARM"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[95].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[94].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[93].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[92].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[91].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[90].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[89].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[88].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[87].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[86].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[85].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[84].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[83].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[82].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[81].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[80].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[79].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[78].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[77].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[76].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[75].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[74].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[73].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[72].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[71].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[70].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[69].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[68].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[67].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[66].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[65].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[64].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[63].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[62].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[61].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[60].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[59].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[58].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[57].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[56].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[55].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[54].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[53].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[52].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[51].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[50].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[49].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[48].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[47].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[46].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[45].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[44].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[43].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[42].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[41].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[40].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[39].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[38].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[37].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[36].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[35].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[34].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[33].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[32].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[31].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[30].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[29].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[28].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[27].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[26].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[25].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[24].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[23].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[22].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[21].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[20].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[19].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[18].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[17].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[16].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[15].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[14].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[13].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[12].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[11].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[10].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[9].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[8].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[7].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[6].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[5].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[4].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[3].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[2].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[1].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[0].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[16].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[17].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[18].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[19].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[20].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[21].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[22].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[24].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[25].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[26].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[27].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[28].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[29].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[30].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[31].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[32].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[33].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[34].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[35].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[36].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[37].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[40].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[41].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[44].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[45].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[46].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[47].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[48].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[49].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[50].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[51].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[52].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[53].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[54].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[55].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[56].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[57].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[58].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[59].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[60].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[61].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[64].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[65].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[66].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[67].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[68].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[69].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[70].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[71].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[72].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[73].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[74].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[75].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[76].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[77].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[78].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[79].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[80].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[81].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[82].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[83].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[84].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[85].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[86].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[87].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[88].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[89].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[90].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[91].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[92].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[93].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[94].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[95].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[24].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[25].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[26].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[27].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[31].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[32].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[35].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[36].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[37].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[40].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[41].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[42].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[44].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[45].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[46].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[47].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[48].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[49].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[50].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[51].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[52].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[53].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[54].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[55].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[56].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[57].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[58].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[59].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[60].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[61].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[63].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[64].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[65].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[66].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[67].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[68].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[69].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[70].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[71].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[72].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[73].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[74].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[75].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[76].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[77].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[78].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[79].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[80].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[81].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[82].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[83].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[84].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[85].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[86].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[87].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[88].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[89].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[90].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[91].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[92].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[93].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[94].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[95].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_POR"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<27>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>"
        BEL "u_Aurora_FPGA_BUS/XLXI_34/rst_cnt_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_34/rst_cnt_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_34/rst_cnt_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_34/rst_cnt_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_34/rst_cnt_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_32/rst_cnt_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_32/rst_cnt_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_32/rst_cnt_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_32/rst_cnt_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_32/rst_cnt_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_28/rst_cnt_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_28/rst_cnt_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_28/rst_cnt_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_28/rst_cnt_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_28/rst_cnt_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_20/rst_cnt_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_20/rst_cnt_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_20/rst_cnt_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_20/rst_cnt_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_20/rst_cnt_4" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/WE_FF" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/STB_FF" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/M_RDY_FF" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[3].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[3].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[4].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[4].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[5].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[5].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[6].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[6].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[7].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[7].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[8].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[8].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[9].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[9].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[10].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[11].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[12].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[13].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[13].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[14].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[14].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[15].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[15].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[16].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[16].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[17].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[17].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[18].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[18].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[19].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[19].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[20].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[20].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[21].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[21].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[22].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[22].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[23].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[23].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[24].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[24].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[25].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[25].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[26].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[26].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[27].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[27].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[28].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[28].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[29].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[29].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[30].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[30].BUS_AD_OUT_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[31].BUS_AD_EN_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[31].BUS_AD_OUT_LATCH_FF"
        BEL "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ACK_FF" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRW_FF_1" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRW_FF_2" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRR1_FF" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BRR2_FF" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/S_RDY_FF" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/ABORT_LATCH" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[0].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[1].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[2].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[3].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[4].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[5].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[6].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[7].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[8].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[9].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[10].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[11].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[12].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[13].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[14].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[15].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[16].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[17].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[18].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[19].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[20].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[21].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[22].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[23].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[24].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[25].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[26].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[27].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[28].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[29].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[30].BUS_AD_IN_LATCH_FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_iobuf/BUS_AD_BUF_LOOP[31].BUS_AD_IN_LATCH_FF"
        BEL "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_delay" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_0" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_1" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_2" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_3" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_4" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_5" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_6" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_7" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_8" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_9" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_10" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/wb_reset_cnt_11" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_valid_o_1" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_0" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_1" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_2" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_3" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_4" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_5" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_6" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_7" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_8" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_9" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_10" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_11" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_12" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_13" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_14" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_15" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_16" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_17" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_18" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_19" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_20" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_21" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_22" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_23" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_24" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_25" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_26" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_27" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_28" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_29" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_30" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_o_1_31" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/w_fifo_dat_valid_o_2" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/state_FSM_FFd3" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/state_FSM_FFd2" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/state_FSM_FFd1" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/r_mode" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/last_done_0" BEL
        "u_Aurora_FPGA_BUS/u_bus_master/last_done_1" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_0" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_1" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_2" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_3" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_4" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_5" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_6" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_7" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_8" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_9" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_10" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_11" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_12" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_13" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_14" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_15" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_16" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_17" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_18" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_19" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_20" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_21" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_22" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_23" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_24" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_25" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_26" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_27" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_28" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_29" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_30" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_i_reg_31" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/duplication_s" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_31" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_4" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_6" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_7" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_8" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_9" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_10" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_111" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_12" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_13" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_14" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_15" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_16" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_17" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_18" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_19" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_20" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_211" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_22" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_23" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_24" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_25" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_26" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_27" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_28" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_29" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_30" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_311" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_32" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_33" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_34" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_35" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_36" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_37" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_38" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_39" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_40" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_41" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_42" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_43" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_44" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_45" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_46" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_47" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_48" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_49" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_50" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_51" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_52" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_53" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_54" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_55" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_56" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_57" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_58" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_59" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_60" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_61" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_62" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_63" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_64" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_65" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_66" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_67" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_68" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_69" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_0" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_1" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_2" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_3" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_4" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_5" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_6" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_7" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_8" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_9" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_10" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_11" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_12" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_13" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_14" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_15" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_16" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_17" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_18" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_19" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_20" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_21" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_22" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_23" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_24" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_25" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_26" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_27" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_28" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_29" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_30" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/dat_o_reg_31" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/duplication_m" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_2" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_2" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_0" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_0" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_1" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_1" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_3" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_3" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_4" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_4" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_7" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_7" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_5" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_5" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_6" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_6" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_8" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_8" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_9" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_9" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_12" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_12" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_10" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_10" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_11" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_11" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_13" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_13" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_14" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_14" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_15" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_15" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_16" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_16" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_17" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_17" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_18" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_18" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_21" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_21" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_19" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_19" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_20" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_20" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_22" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_22" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_23" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_23" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_24" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_24" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_25" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_25" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_26" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_26" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_27" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_27" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_30" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_30" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_28" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_28" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_29" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_29" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_31" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_31" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_32" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_32" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_33" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_33" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_34" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_34" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_35" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_35" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_36" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_36" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_39" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_39" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_37" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_37" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_38" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_38" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_40" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_40" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_41" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_41" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_44" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_44" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_42" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_42" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_43" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_43" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_45" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_45" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_46" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_46" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_49" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_49" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_47" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_47" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_48" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_48" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_50" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_50" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_51" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_51" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_52" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_52" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_53" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_53" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_54" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_54" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_55" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_55" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_58" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_58" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_56" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_56" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_57" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_57" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_59" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_59" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_60" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_60" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_61" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_61" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_62" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_62" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_63" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_63" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_64" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_64" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_67" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_67" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_65" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_65" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_66" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_66" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_68" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_68" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_69" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_69" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_70" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_70" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_71" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_71" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_72" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_72" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/Mshreg_debug_bus_reg_3_73" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/debug_bus_reg_3_73" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATE0"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATE1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_CR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL3"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_ECR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_FULL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_ARM"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[95].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[94].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[93].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[92].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[91].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[90].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[89].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[88].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[87].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[86].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[85].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[84].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[83].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[82].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[81].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[80].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[79].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[78].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[77].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[76].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[75].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[74].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[73].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[72].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[71].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[70].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[69].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[68].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[67].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[66].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[65].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[64].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[63].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[62].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[61].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[60].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[59].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[58].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[57].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[56].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[55].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[54].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[53].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[52].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[51].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[50].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[49].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[48].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[47].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[46].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[45].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[44].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[43].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[42].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[41].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[40].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[39].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[38].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[37].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[36].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[35].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[34].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[33].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[32].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[31].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[30].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[29].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[28].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[27].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[26].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[25].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[24].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[23].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[22].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[21].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[20].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[19].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[18].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[17].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[16].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[15].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[14].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[13].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[12].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[11].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[10].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[9].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[8].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[7].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[6].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[5].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[4].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[3].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[2].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[1].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_TQ0.G_TW[0].U_TQ"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[16].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[17].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[18].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[19].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[20].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[21].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[22].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[24].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[25].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[26].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[27].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[28].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[29].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[30].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[31].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[32].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[33].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[34].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[35].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[36].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[37].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[40].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[41].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[44].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[45].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[46].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[47].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[48].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[49].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[50].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[51].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[52].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[53].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[54].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[55].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[56].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[57].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[58].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[59].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[60].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[61].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[64].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[65].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[66].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[67].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[68].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[69].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[70].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[71].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[72].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[73].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[74].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[75].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[76].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[77].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[78].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[79].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[80].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[81].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[82].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[83].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[84].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[85].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[86].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[87].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[88].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[89].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[90].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[91].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[92].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[93].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[94].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[95].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[24].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[25].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[26].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[27].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[31].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[32].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[35].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[36].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[37].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[40].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[41].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[42].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[44].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[45].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[46].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[47].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[48].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[49].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[50].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[51].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[52].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[53].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[54].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[55].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[56].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[57].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[58].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[59].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[60].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[61].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[63].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[64].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[65].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[66].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[67].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[68].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[69].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[70].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[71].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[72].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[73].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[74].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[75].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[76].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[77].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[78].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[79].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[80].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[81].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[82].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[83].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[84].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[85].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[86].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[87].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[88].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[89].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[90].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[91].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[92].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[93].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[94].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[95].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_POR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<27>"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>"
        BEL "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_0" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_1" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_2" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_3" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_4" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_5" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_6" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_7" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_8" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_9" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_10" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_11" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_12" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_13" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_14" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_15" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_16" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_17" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_18" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_19" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_20" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_21" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_22" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_23" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_24" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_25" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_26" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_27" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_28" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_29" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_30" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_in_pipe_31" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_0" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_1" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_2" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_3" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_4" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_5" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_6" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_7" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_8" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_9" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_10" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_11" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_12" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_13" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_14" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_15" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_16" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_17" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_18" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_19" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_20" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_21" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_22" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_23" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_24" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_25" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_26" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_27" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_28" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_29" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_30" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_pipe_31" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/req_w_1_pipe" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/req_w_2_pipe" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/s_rdy_pipe" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/req_r_1_pipe" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/req_r_2_pipe" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/stb_pipe" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/abort_pipe" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ad_o_enable_pipe" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/ack_pipe" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/we_pipe" BEL
        "u_Aurora_FPGA_BUS/u_bus_master_pipeline/m_rdy_pipe" BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkout1_buf"
        PIN "SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1_pins<1>" PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst_pins<2>";
TIMEGRP J_CLK = BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<26>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_16/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<28>"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE"
        BEL
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<26>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/XLXI_17/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<28>"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<26>"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<28>"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDO_reg"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_TDI_reg"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_TDO"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR"
        BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[7].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[5].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[6].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[7].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<28>"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[7].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[5].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[6].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[7].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<28>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<28>"
        BEL "XLXI_4/u_Aurora_vioa/U0/I_VIO/reset_f_edge/U_DOUT0" BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/reset_f_edge/U_DOUT1" BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[1].ASYNC_OUT_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[2].ASYNC_OUT_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[3].ASYNC_OUT_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[6].ASYNC_OUT_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[7].ASYNC_OUT_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_ASYNC_OUT[7].ASYNC_OUT_CELL/USER_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[8].UPDATE_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[8].UPDATE_CELL/GEN_NO_CLK.USER_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[9].UPDATE_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[9].UPDATE_CELL/GEN_NO_CLK.USER_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[10].UPDATE_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[10].UPDATE_CELL/GEN_NO_CLK.USER_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[11].UPDATE_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[11].UPDATE_CELL/GEN_NO_CLK.USER_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[12].UPDATE_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[12].UPDATE_CELL/GEN_NO_CLK.USER_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[13].UPDATE_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[13].UPDATE_CELL/GEN_NO_CLK.USER_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[14].UPDATE_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[14].UPDATE_CELL/GEN_NO_CLK.USER_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[15].UPDATE_CELL/SHIFT_REG"
        BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/GEN_UPDATE_OUT[15].UPDATE_CELL/GEN_NO_CLK.USER_REG"
        BEL "XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_TDO" BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[0].U_FDRE" BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[1].U_FDRE" BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[2].U_FDRE" BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[3].U_FDRE" BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[4].U_FDRE" BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[5].U_FDRE" BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[6].U_FDRE" BEL
        "XLXI_4/u_Aurora_vioa/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_FDRE";
TIMEGRP USER_CLK_2 = BEL "u_Aurora_FPGA_BUS/XLXI_27/rst_cnt_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_27/rst_cnt_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_27/rst_cnt_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_27/rst_cnt_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_27/rst_cnt_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_33/rst_cnt_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_33/rst_cnt_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_33/rst_cnt_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_33/rst_cnt_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_33/rst_cnt_4" BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1"
        BEL "u_Aurora_unit_2/rst_fifo" BEL "u_Aurora_unit_2/HARD_ERR" BEL
        "u_Aurora_unit_2/SOFT_ERR" BEL "u_Aurora_unit_2/CHANNEL_UP" BEL
        "u_Aurora_unit_2/debug_bus_p1_0" BEL "u_Aurora_unit_2/debug_bus_p2_0"
        BEL "u_Aurora_unit_2/debug_bus_p2_151" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/rst_fifo_cnt_0" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/rst_fifo_cnt_1" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/rst_fifo_cnt_2" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/rst_fifo_cnt_3" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/rst_fifo_cnt_4" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_0" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_1" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_2" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_3" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_4" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_5" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_6" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_7" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_8" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_9" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_10"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_11"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_12"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_13"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_14"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_15"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_16"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_17"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_18"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_19"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_20"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_21"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_22"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_23"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_24"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_25"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_26"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_27"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_28"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_29"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_30"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_31"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_reg" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_reg_pipe" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_0" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_1" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_2" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_3" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_4" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_5" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_6" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_7" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_8" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_9" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_10" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_11" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_12" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_13" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_14" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_15" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_16" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_17" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_18" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_19" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_20" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_21" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_22" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_23" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_24" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_25" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_26" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_27" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_28" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_29" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_30" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_31" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_receiver/fifo_wr_en" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_Aurora_transmitter/tx_data_src_rdy_reg"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_o_reg" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_0" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_1" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_2" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_3" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_4" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_5" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_6" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_7" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_8" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_9" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_10" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_11" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_12" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_13" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_14" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_15" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_16" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_17" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_18" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_19" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_20" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_21" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_22" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_23" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_24" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_25" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_26" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_27" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_28" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_29" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_30" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_31" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/fifo_wr_o_pipe" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3"
        BEL "u_Aurora_unit_2/reset_logic_i/reset_debounce_r2" BEL
        "u_Aurora_unit_2/reset_logic_i/reset_debounce_r3" BEL
        "u_Aurora_unit_2/reset_logic_i/reset_debounce_r_3" BEL
        "u_Aurora_unit_2/reset_logic_i/reset_debounce_r_2" BEL
        "u_Aurora_unit_2/reset_logic_i/reset_debounce_r_1" BEL
        "u_Aurora_unit_2/reset_logic_i/reset_debounce_r_0" BEL
        "u_Aurora_unit_2/reset_logic_i/reset_debounce_r4" BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_tx_stream_i/run_r" BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_tx_stream_i/GEN_CC"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_tx_stream_i/tx_dst_rdy_n_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_tx_stream_i/start_r"
        BEL "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_tx_stream_i/rst_r"
        PIN
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<183>"
        PIN
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<370>"
        PIN
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<183>"
        PIN
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<370>"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/ENABLE_ERR_DETECT_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/RX_CHAR_IS_COMMA_R_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/RX_CHAR_IS_COMMA_R_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/RX_CHAR_IS_COMMA_R_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/RX_CHAR_IS_COMMA_R_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/reset_count_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/consecutive_commas_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/align_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/rst_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/realign_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/polarity_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/begin_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/ack_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/ready_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/rx_polarity_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/prev_count_128d_done_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/do_watchdog_count_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/lane_up_flop_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter1_r_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter1_r_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter1_r_5"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter1_r_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter1_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter1_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter1_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter1_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/Mshreg_counter2_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter2_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/Mshreg_counter3_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter3_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/Mshreg_counter4_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter4_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/Mshreg_counter5_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_lane_init_sm_4byte_i/counter5_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_scp_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_31"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_30"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_29"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_28"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_27"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_26"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_25"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_24"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_23"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_22"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_21"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_20"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_19"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_18"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_17"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_16"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_14"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_13"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_12"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_11"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_10"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_9"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_8"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_5"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_r_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_r_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_r_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_r_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_v_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/tx_pe_data_v_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_k_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_k_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_k_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_k_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_v_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_v_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_v_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_cc_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_a_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_sp_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/gen_spa_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_CHAR_IS_K_Buffer_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_CHAR_IS_K_Buffer_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_CHAR_IS_K_Buffer_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_CHAR_IS_K_Buffer_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_23"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_22"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_21"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_20"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_19"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_16"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_17"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_14"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_13"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_12"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_9"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_11"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_10"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_8"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_5"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_30"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_31"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_29"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_28"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_27"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_26"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_25"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_24"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_18"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_gen_4byte_i/TX_DATA_Buffer_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/HARD_ERR_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/SOFT_ERR_Buffer_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/SOFT_ERR_Buffer_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/soft_err_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/soft_err_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/soft_err_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/soft_err_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/good_count_1_r_FSM_FFd2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/good_count_1_r_FSM_FFd1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/good_count_0_r_FSM_FFd2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/good_count_0_r_FSM_FFd1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/count_0_r_FSM_FFd2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/count_1_r_FSM_FFd1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/count_0_r_FSM_FFd1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/count_1_r_FSM_FFd2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/bucket_full_0_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_err_detect_4byte_i/bucket_full_1_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_control_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_control_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_control_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_5"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_8"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_9"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_10"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_11"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_12"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_13"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_14"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_16"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_17"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_18"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_19"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_20"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_21"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_22"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/previous_cycle_data_r_23"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_pad_d_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_pad_d_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_V_Buffer_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_scp_d_r_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_scp_d_r_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_scp_d_r_5"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_scp_d_r_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_scp_d_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_scp_d_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_scp_d_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_scp_d_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_SCP_Buffer_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_SCP_Buffer_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_sp_r_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_sp_r_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_sp_r_5"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_sp_r_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_sp_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_sp_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_sp_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_spa_r_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_spa_r_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_spa_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_sp_neg_d_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_sp_neg_d_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_spa_neg_d_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_spa_neg_d_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_v_d_r_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_v_d_r_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_v_d_r_5"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_v_d_r_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_v_d_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_v_d_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_SP_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_SPA_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/GOT_V_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/left_align_select_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/left_align_select_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_31"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_30"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_29"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_28"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_27"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_26"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_25"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_24"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_23"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_22"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_21"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_20"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_19"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_18"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_17"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_16"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_14"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_13"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_12"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_11"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_10"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_9"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_8"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_5"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_data_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_control_bits_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_control_bits_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_control_bits_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/word_aligned_control_bits_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_pe_control_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_pe_control_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_pe_control_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/rx_pe_control_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_NEG_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/first_v_received_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_31"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_31"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_30"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_30"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_29"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_29"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_28"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_28"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_27"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_27"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_26"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_26"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_25"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_25"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_24"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_24"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_23"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_23"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_22"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_22"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_21"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_21"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_20"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_20"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_19"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_19"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_18"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_18"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_17"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_17"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_16"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_16"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_14"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_14"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_13"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_13"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_12"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_12"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_11"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_11"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_10"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_10"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_9"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_9"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_8"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_8"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_5"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_5"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_aurora_lane_4byte_0_i/aurora_8b10b_2_sym_dec_4byte_i/RX_PE_DATA_Buffer_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_err_detect_i/lane_up_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_err_detect_i/soft_err_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_err_detect_i/soft_err_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_err_detect_i/RESET_CHANNEL_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_err_detect_i/CHANNEL_SOFT_ERR_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_err_detect_i/Mshreg_CHANNEL_HARD_ERR_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_err_detect_i/CHANNEL_HARD_ERR_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/all_lanes_v_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/v_count_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/wait_for_lane_up_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/verify_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/ready_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/START_RX_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/CHANNEL_UP_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/bad_v_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/reset_lanes_flop_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/free_count_r_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/free_count_r_6"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/free_count_r_5"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/free_count_r_4"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/free_count_r_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/free_count_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/free_count_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/free_count_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/got_first_v_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/Mshreg_v_count_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/v_count_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/Mshreg_verify_watchdog_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/verify_watchdog_r_15"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/Mshreg_rxver_count_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/rxver_count_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/Mshreg_txver_count_r_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/channel_init_sm_i/txver_count_r_7"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/prev_cycle_gen_ver_r"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/DID_VER_Buffer"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/lfsr_reg_3"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/lfsr_reg_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/lfsr_reg_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/lfsr_reg_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/down_count_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/down_count_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/down_count_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_v_flop_1_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_v_flop_2_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_v_flop_3_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_a_flop_0_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_k_flop_0_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_k_flop_1_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_k_flop_2_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_k_flop_3_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_r_flop_0_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_r_flop_1_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_r_flop_2_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/gen_r_flop_3_i"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/downcounter_r_2"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/downcounter_r_1"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/downcounter_r_0"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_global_logic_i/idle_and_ver_gen_i/ver_counter_i/SRL16E"
        BEL
        "u_Aurora_unit_2/aurora_module_i/aurora_8b10b_2_rx_stream_i/infinite_frame_started_r"
        BEL "u_Aurora_unit_2/standard_cc_module_i/cc_count_r_5" BEL
        "u_Aurora_unit_2/standard_cc_module_i/cc_count_r_4" BEL
        "u_Aurora_unit_2/standard_cc_module_i/cc_count_r_3" BEL
        "u_Aurora_unit_2/standard_cc_module_i/reset_r" BEL
        "u_Aurora_unit_2/standard_cc_module_i/prepare_count_r_4" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_srl_r_10" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_srl_r_9" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_srl_r_8" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_srl_r_7" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_srl_r_6" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_srl_r_5" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_srl_r_4" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_srl_r_3" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_srl_r_2" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_srl_r_1" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_srl_r_0" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_14" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_13" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_12" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_11" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_10" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_9" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_8" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_7" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_6" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_5" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_4" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_3" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_2" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_1" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_srl_r_0" BEL
        "u_Aurora_unit_2/standard_cc_module_i/DO_CC" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_13d_flop_r" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_12d_flop_r" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_16d_flop_r" BEL
        "u_Aurora_unit_2/standard_cc_module_i/Mshreg_prepare_count_r_9" BEL
        "u_Aurora_unit_2/standard_cc_module_i/prepare_count_r_91" BEL
        "u_Aurora_unit_2/standard_cc_module_i/Mshreg_count_13d_srl_r_11" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_13d_srl_r_111" BEL
        "u_Aurora_unit_2/standard_cc_module_i/RESET_shift1" BEL
        "u_Aurora_unit_2/standard_cc_module_i/RESET_shift2" BEL
        "u_Aurora_unit_2/standard_cc_module_i/RESET_shift3" BEL
        "u_Aurora_unit_2/standard_cc_module_i/RESET_shift4" BEL
        "u_Aurora_unit_2/standard_cc_module_i/RESET_shift5" BEL
        "u_Aurora_unit_2/standard_cc_module_i/RESET_shift6" BEL
        "u_Aurora_unit_2/standard_cc_module_i/RESET_shift7" BEL
        "u_Aurora_unit_2/standard_cc_module_i/RESET_shift8" BEL
        "u_Aurora_unit_2/standard_cc_module_i/RESET_shift9" BEL
        "u_Aurora_unit_2/standard_cc_module_i/RESET_shift10" BEL
        "u_Aurora_unit_2/standard_cc_module_i/RESET_shift11" BEL
        "u_Aurora_unit_2/standard_cc_module_i/prepare_count_r_9" BEL
        "u_Aurora_unit_2/standard_cc_module_i/count_13d_srl_r_11" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_3" BEL
        "u_Aurora_unit_2/debug_bus_p2_3" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_1" BEL
        "u_Aurora_unit_2/debug_bus_p2_1" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_2" BEL
        "u_Aurora_unit_2/debug_bus_p2_2" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_4" BEL
        "u_Aurora_unit_2/debug_bus_p2_4" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_5" BEL
        "u_Aurora_unit_2/debug_bus_p2_5" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_6" BEL
        "u_Aurora_unit_2/debug_bus_p2_6" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_7" BEL
        "u_Aurora_unit_2/debug_bus_p2_7" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_8" BEL
        "u_Aurora_unit_2/debug_bus_p2_8" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_9" BEL
        "u_Aurora_unit_2/debug_bus_p2_9" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_12" BEL
        "u_Aurora_unit_2/debug_bus_p2_12" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_10" BEL
        "u_Aurora_unit_2/debug_bus_p2_10" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_11" BEL
        "u_Aurora_unit_2/debug_bus_p2_11" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_13" BEL
        "u_Aurora_unit_2/debug_bus_p2_13" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_14" BEL
        "u_Aurora_unit_2/debug_bus_p2_14" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_15" BEL
        "u_Aurora_unit_2/debug_bus_p2_15" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_16" BEL
        "u_Aurora_unit_2/debug_bus_p2_16" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_17" BEL
        "u_Aurora_unit_2/debug_bus_p2_17" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_18" BEL
        "u_Aurora_unit_2/debug_bus_p2_18" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_21" BEL
        "u_Aurora_unit_2/debug_bus_p2_21" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_19" BEL
        "u_Aurora_unit_2/debug_bus_p2_19" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_20" BEL
        "u_Aurora_unit_2/debug_bus_p2_20" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_22" BEL
        "u_Aurora_unit_2/debug_bus_p2_22" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_23" BEL
        "u_Aurora_unit_2/debug_bus_p2_23" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_24" BEL
        "u_Aurora_unit_2/debug_bus_p2_24" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_25" BEL
        "u_Aurora_unit_2/debug_bus_p2_25" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_26" BEL
        "u_Aurora_unit_2/debug_bus_p2_26" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_27" BEL
        "u_Aurora_unit_2/debug_bus_p2_27" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_30" BEL
        "u_Aurora_unit_2/debug_bus_p2_30" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_28" BEL
        "u_Aurora_unit_2/debug_bus_p2_28" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_29" BEL
        "u_Aurora_unit_2/debug_bus_p2_29" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_31" BEL
        "u_Aurora_unit_2/debug_bus_p2_31" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_32" BEL
        "u_Aurora_unit_2/debug_bus_p2_32" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_33" BEL
        "u_Aurora_unit_2/debug_bus_p2_33" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_34" BEL
        "u_Aurora_unit_2/debug_bus_p2_34" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_35" BEL
        "u_Aurora_unit_2/debug_bus_p2_35" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_36" BEL
        "u_Aurora_unit_2/debug_bus_p2_36" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_39" BEL
        "u_Aurora_unit_2/debug_bus_p2_39" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_37" BEL
        "u_Aurora_unit_2/debug_bus_p2_37" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_38" BEL
        "u_Aurora_unit_2/debug_bus_p2_38" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_40" BEL
        "u_Aurora_unit_2/debug_bus_p2_40" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_41" BEL
        "u_Aurora_unit_2/debug_bus_p2_41" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_42" BEL
        "u_Aurora_unit_2/debug_bus_p2_42" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_43" BEL
        "u_Aurora_unit_2/debug_bus_p2_43" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_44" BEL
        "u_Aurora_unit_2/debug_bus_p2_44" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_45" BEL
        "u_Aurora_unit_2/debug_bus_p2_45" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_48" BEL
        "u_Aurora_unit_2/debug_bus_p2_48" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_46" BEL
        "u_Aurora_unit_2/debug_bus_p2_46" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_47" BEL
        "u_Aurora_unit_2/debug_bus_p2_47" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_49" BEL
        "u_Aurora_unit_2/debug_bus_p2_49" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_50" BEL
        "u_Aurora_unit_2/debug_bus_p2_50" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_51" BEL
        "u_Aurora_unit_2/debug_bus_p2_51" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_52" BEL
        "u_Aurora_unit_2/debug_bus_p2_52" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_53" BEL
        "u_Aurora_unit_2/debug_bus_p2_53" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_54" BEL
        "u_Aurora_unit_2/debug_bus_p2_54" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_57" BEL
        "u_Aurora_unit_2/debug_bus_p2_57" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_55" BEL
        "u_Aurora_unit_2/debug_bus_p2_55" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_56" BEL
        "u_Aurora_unit_2/debug_bus_p2_56" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_58" BEL
        "u_Aurora_unit_2/debug_bus_p2_58" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_59" BEL
        "u_Aurora_unit_2/debug_bus_p2_59" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_60" BEL
        "u_Aurora_unit_2/debug_bus_p2_60" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_61" BEL
        "u_Aurora_unit_2/debug_bus_p2_61" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_62" BEL
        "u_Aurora_unit_2/debug_bus_p2_62" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_63" BEL
        "u_Aurora_unit_2/debug_bus_p2_63" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_64" BEL
        "u_Aurora_unit_2/debug_bus_p2_64" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_65" BEL
        "u_Aurora_unit_2/debug_bus_p2_65" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_66" BEL
        "u_Aurora_unit_2/debug_bus_p2_66" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_67" BEL
        "u_Aurora_unit_2/debug_bus_p2_67" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_78" BEL
        "u_Aurora_unit_2/debug_bus_p2_78" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_79" BEL
        "u_Aurora_unit_2/debug_bus_p2_79" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_80" BEL
        "u_Aurora_unit_2/debug_bus_p2_80" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_81" BEL
        "u_Aurora_unit_2/debug_bus_p2_81" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_84" BEL
        "u_Aurora_unit_2/debug_bus_p2_84" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_82" BEL
        "u_Aurora_unit_2/debug_bus_p2_82" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_83" BEL
        "u_Aurora_unit_2/debug_bus_p2_83" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_85" BEL
        "u_Aurora_unit_2/debug_bus_p2_85" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_86" BEL
        "u_Aurora_unit_2/debug_bus_p2_86" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_87" BEL
        "u_Aurora_unit_2/debug_bus_p2_87" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_88" BEL
        "u_Aurora_unit_2/debug_bus_p2_88" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_89" BEL
        "u_Aurora_unit_2/debug_bus_p2_89" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_90" BEL
        "u_Aurora_unit_2/debug_bus_p2_90" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_93" BEL
        "u_Aurora_unit_2/debug_bus_p2_93" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_91" BEL
        "u_Aurora_unit_2/debug_bus_p2_91" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_92" BEL
        "u_Aurora_unit_2/debug_bus_p2_92" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_94" BEL
        "u_Aurora_unit_2/debug_bus_p2_94" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_95" BEL
        "u_Aurora_unit_2/debug_bus_p2_95" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_96" BEL
        "u_Aurora_unit_2/debug_bus_p2_96" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_97" BEL
        "u_Aurora_unit_2/debug_bus_p2_97" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_98" BEL
        "u_Aurora_unit_2/debug_bus_p2_98" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_99" BEL
        "u_Aurora_unit_2/debug_bus_p2_99" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_102" BEL
        "u_Aurora_unit_2/debug_bus_p2_102" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_100" BEL
        "u_Aurora_unit_2/debug_bus_p2_100" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_101" BEL
        "u_Aurora_unit_2/debug_bus_p2_101" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_103" BEL
        "u_Aurora_unit_2/debug_bus_p2_103" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_104" BEL
        "u_Aurora_unit_2/debug_bus_p2_104" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_105" BEL
        "u_Aurora_unit_2/debug_bus_p2_105" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_106" BEL
        "u_Aurora_unit_2/debug_bus_p2_106" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_107" BEL
        "u_Aurora_unit_2/debug_bus_p2_107" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_108" BEL
        "u_Aurora_unit_2/debug_bus_p2_108" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_111" BEL
        "u_Aurora_unit_2/debug_bus_p2_111" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_109" BEL
        "u_Aurora_unit_2/debug_bus_p2_109" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_110" BEL
        "u_Aurora_unit_2/debug_bus_p2_110" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_112" BEL
        "u_Aurora_unit_2/debug_bus_p2_112" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_113" BEL
        "u_Aurora_unit_2/debug_bus_p2_113" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_114" BEL
        "u_Aurora_unit_2/debug_bus_p2_114" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_115" BEL
        "u_Aurora_unit_2/debug_bus_p2_115" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_116" BEL
        "u_Aurora_unit_2/debug_bus_p2_116" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_117" BEL
        "u_Aurora_unit_2/debug_bus_p2_117" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_120" BEL
        "u_Aurora_unit_2/debug_bus_p2_120" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_118" BEL
        "u_Aurora_unit_2/debug_bus_p2_118" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_119" BEL
        "u_Aurora_unit_2/debug_bus_p2_119" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_121" BEL
        "u_Aurora_unit_2/debug_bus_p2_121" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_122" BEL
        "u_Aurora_unit_2/debug_bus_p2_122" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_123" BEL
        "u_Aurora_unit_2/debug_bus_p2_123" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_124" BEL
        "u_Aurora_unit_2/debug_bus_p2_124" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_125" BEL
        "u_Aurora_unit_2/debug_bus_p2_125" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_126" BEL
        "u_Aurora_unit_2/debug_bus_p2_126" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_129" BEL
        "u_Aurora_unit_2/debug_bus_p2_129" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_127" BEL
        "u_Aurora_unit_2/debug_bus_p2_127" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_128" BEL
        "u_Aurora_unit_2/debug_bus_p2_128" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_130" BEL
        "u_Aurora_unit_2/debug_bus_p2_130" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_131" BEL
        "u_Aurora_unit_2/debug_bus_p2_131" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_132" BEL
        "u_Aurora_unit_2/debug_bus_p2_132" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_133" BEL
        "u_Aurora_unit_2/debug_bus_p2_133" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_134" BEL
        "u_Aurora_unit_2/debug_bus_p2_134" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_135" BEL
        "u_Aurora_unit_2/debug_bus_p2_135" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_138" BEL
        "u_Aurora_unit_2/debug_bus_p2_138" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_136" BEL
        "u_Aurora_unit_2/debug_bus_p2_136" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_137" BEL
        "u_Aurora_unit_2/debug_bus_p2_137" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_139" BEL
        "u_Aurora_unit_2/debug_bus_p2_139" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_140" BEL
        "u_Aurora_unit_2/debug_bus_p2_140" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_141" BEL
        "u_Aurora_unit_2/debug_bus_p2_141" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_142" BEL
        "u_Aurora_unit_2/debug_bus_p2_142" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_143" BEL
        "u_Aurora_unit_2/debug_bus_p2_143" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_144" BEL
        "u_Aurora_unit_2/debug_bus_p2_144" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_145" BEL
        "u_Aurora_unit_2/debug_bus_p2_145" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_146" BEL
        "u_Aurora_unit_2/debug_bus_p2_146" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_147" BEL
        "u_Aurora_unit_2/debug_bus_p2_147" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_148" BEL
        "u_Aurora_unit_2/debug_bus_p2_148" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_149" BEL
        "u_Aurora_unit_2/debug_bus_p2_149" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_150" BEL
        "u_Aurora_unit_2/debug_bus_p2_150" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_154" BEL
        "u_Aurora_unit_2/debug_bus_p2_154" BEL
        "u_Aurora_unit_2/Mshreg_debug_bus_p2_155" BEL
        "u_Aurora_unit_2/debug_bus_p2_155" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[159].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[158].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[157].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[156].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[155].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[154].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[153].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[152].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[151].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[150].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[149].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[148].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[147].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[146].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[145].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[144].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[143].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[142].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[141].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[140].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[139].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[138].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[137].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[136].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[135].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[134].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[133].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[132].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[131].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[130].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[129].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[128].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[127].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[126].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[125].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[124].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[122].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[121].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[120].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[118].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[116].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[113].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[112].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[110].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[105].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[104].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[102].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[101].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[100].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[98].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[97].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[96].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[159].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[158].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[157].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[156].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[155].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[154].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[153].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[152].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[151].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[150].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[149].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[148].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[147].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[146].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[145].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[144].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[143].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[142].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[141].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[140].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[139].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[138].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[137].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[136].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[135].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[134].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[133].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[132].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[131].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[130].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[129].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[128].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[127].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[126].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[125].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[124].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[122].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[121].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[120].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[118].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[116].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[113].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[112].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[110].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[105].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[104].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[102].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[101].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[100].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[98].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[97].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[96].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATE0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATE1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_CR"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL3"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_ECR"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_FULL"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_ARM"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[159].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[158].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[157].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[156].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[155].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[154].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[153].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[152].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[151].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[150].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[149].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[148].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[147].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[146].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[145].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[144].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[143].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[142].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[141].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[140].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[139].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[138].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[137].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[136].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[135].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[134].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[133].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[132].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[131].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[130].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[129].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[128].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[127].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[126].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[125].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[124].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[123].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[122].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[121].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[120].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[119].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[118].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[117].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[116].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[115].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[114].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[113].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[112].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[111].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[110].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[109].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[108].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[107].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[106].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[105].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[104].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[103].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[102].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[101].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[100].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[99].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[98].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[97].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[96].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[95].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[94].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[93].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[92].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[91].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[90].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[89].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[88].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[87].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[86].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[85].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[84].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[83].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[82].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[81].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[80].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[79].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[78].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[77].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[76].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[75].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[74].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[73].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[72].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[71].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[70].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[69].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[68].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[67].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[66].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[65].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[64].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[63].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[62].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[61].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[60].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[59].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[58].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[57].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[56].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[55].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[54].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[53].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[52].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[51].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[50].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[49].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[48].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[47].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[46].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[45].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[44].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[43].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[42].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[41].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[40].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[39].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[38].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[37].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[36].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[35].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[34].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[33].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[32].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[31].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[30].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[29].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[28].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[27].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[26].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[25].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[24].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[23].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[22].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[21].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[20].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[19].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[18].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[17].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[16].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[15].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[14].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[13].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[12].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[11].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[10].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[9].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[8].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[7].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[6].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[5].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[4].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[3].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[2].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[1].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[0].U_TQ" BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[16].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[17].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[18].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[19].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[20].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[21].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[22].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[24].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[25].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[26].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[27].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[28].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[29].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[30].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[31].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[32].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[33].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[34].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[35].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[36].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[37].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[40].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[41].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[44].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[45].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[46].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[47].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[48].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[49].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[50].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[51].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[52].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[53].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[54].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[55].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[56].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[57].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[58].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[59].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[60].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[61].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[64].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[65].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[66].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[67].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[68].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[69].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[70].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[71].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[72].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[73].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[74].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[75].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[76].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[77].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[78].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[79].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[80].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[81].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[82].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[83].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[84].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[85].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[86].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[87].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[88].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[89].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[90].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[91].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[92].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[93].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[94].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[95].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[96].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[97].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[98].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[99].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[100].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[101].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[102].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[103].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[104].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[105].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[106].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[107].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[108].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[109].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[110].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[111].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[112].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[113].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[114].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[115].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[116].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[117].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[118].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[119].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[120].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[121].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[122].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[123].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[124].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[125].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[126].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[127].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[128].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[129].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[130].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[131].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[132].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[133].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[134].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[135].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[136].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[137].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[138].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[139].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[140].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[141].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[142].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[143].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[144].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[145].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[146].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[147].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[148].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[149].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[150].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[151].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[152].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[153].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[154].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[155].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[156].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[157].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[158].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[159].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[24].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[25].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[26].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[27].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[31].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[32].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[35].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[36].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[37].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[40].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[41].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[42].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[44].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[45].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[46].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[47].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[48].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[49].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[50].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[51].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[52].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[53].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[54].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[55].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[56].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[57].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[58].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[59].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[60].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[61].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[63].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[64].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[65].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[66].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[67].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[68].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[69].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[70].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[71].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[72].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[73].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[74].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[75].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[76].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[77].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[78].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[79].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[80].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[81].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[82].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[83].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[84].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[85].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[86].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[87].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[88].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[89].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[90].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[91].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[92].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[93].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[94].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[95].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[96].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[97].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[98].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[99].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[100].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[101].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[102].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[103].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[104].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[105].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[106].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[107].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[108].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[109].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[110].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[111].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[112].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[113].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[114].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[115].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[116].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[117].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[118].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[119].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[120].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[121].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[122].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[123].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[124].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[125].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[126].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[127].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[128].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[129].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[130].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[131].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[132].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[133].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[134].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[135].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[136].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[137].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[138].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[139].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[140].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[141].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[142].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[143].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[144].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[145].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[146].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[147].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[148].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[149].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[150].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[151].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[152].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[153].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[154].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[155].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[156].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[157].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[158].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[159].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING"
        BEL "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_POR"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_2/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<29>"
        BEL "data_repeater_2/fifo_write_o" BEL "u_fifo_pool_2/rst_cnt_0" BEL
        "u_fifo_pool_2/rst_cnt_1" BEL "u_fifo_pool_2/rst_cnt_2" BEL
        "u_fifo_pool_2/rst_cnt_3" BEL "u_fifo_pool_2/rst_cnt_4" BEL
        "u_fifo_pool_2/u_data_repeater/fifo_write_o" BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_11"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_10"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_11"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_10"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_11"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_10"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_11"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_10"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_8"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_11"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_10"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_9"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_8"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_11"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_10"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_9"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_8"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "u_fifo_pool_2/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_13"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_12"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_11"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_10"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_13"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_12"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_11"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_10"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_13"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_12"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_11"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_10"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_13"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_12"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_11"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_10"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_8"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_13"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_12"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_11"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_10"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_9"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_8"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_13"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_12"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_11"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_10"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_9"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_8"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_3"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_3"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9_2"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8_1"
        BEL
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_10_1"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_2/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL "bcd2/bc_reg" BEL "bcd2/cu_reg" BEL "XLXI_70/rst_cnt_0" BEL
        "XLXI_70/rst_cnt_1" BEL "XLXI_70/rst_cnt_2" BEL "XLXI_70/rst_cnt_3"
        BEL "XLXI_70/rst_cnt_4" BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/DP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SP"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "u_Aurora_unit_2/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD";
TIMEGRP USER_CLK_1 = BEL "u_Aurora_FPGA_BUS/XLXI_24/rst_cnt_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_24/rst_cnt_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_24/rst_cnt_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_24/rst_cnt_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_24/rst_cnt_4" BEL
        "u_Aurora_FPGA_BUS/XLXI_31/rst_cnt_0" BEL
        "u_Aurora_FPGA_BUS/XLXI_31/rst_cnt_1" BEL
        "u_Aurora_FPGA_BUS/XLXI_31/rst_cnt_2" BEL
        "u_Aurora_FPGA_BUS/XLXI_31/rst_cnt_3" BEL
        "u_Aurora_FPGA_BUS/XLXI_31/rst_cnt_4" BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_rd_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1"
        BEL "u_Aurora_unit_1/rst_fifo" BEL "u_Aurora_unit_1/HARD_ERR" BEL
        "u_Aurora_unit_1/SOFT_ERR" BEL "u_Aurora_unit_1/CHANNEL_UP" BEL
        "u_Aurora_unit_1/debug_bus_p1_0" BEL "u_Aurora_unit_1/debug_bus_p2_0"
        BEL "u_Aurora_unit_1/debug_bus_p2_151" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/rst_fifo_cnt_0" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/rst_fifo_cnt_1" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/rst_fifo_cnt_2" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/rst_fifo_cnt_3" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/rst_fifo_cnt_4" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_0" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_1" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_2" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_3" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_4" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_5" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_6" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_7" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_8" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_9" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_10"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_11"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_12"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_13"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_14"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_15"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_16"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_17"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_18"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_19"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_20"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_21"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_22"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_23"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_24"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_25"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_26"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_27"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_28"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_29"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_30"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_dat_pipe_31"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_reg" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/fifo_wr_reg_pipe" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_2"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_0" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_1" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_2" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_3" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_4" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_5" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_6" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_7" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_8" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_9" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_10" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_11" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_12" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_13" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_14" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_15" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_16" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_17" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_18" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_19" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_20" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_21" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_22" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_23" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_24" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_25" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_26" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_27" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_28" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_29" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_30" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_data_31" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_receiver/fifo_wr_en" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_Aurora_transmitter/tx_data_src_rdy_reg"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_o_reg" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_0" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_1" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_2" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_3" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_4" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_5" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_6" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_7" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_8" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_9" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_10" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_11" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_12" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_13" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_14" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_15" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_16" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_17" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_18" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_19" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_20" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_21" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_22" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_23" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_24" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_25" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_26" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_27" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_28" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_29" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_30" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_dat_o_pipe_31" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/fifo_wr_o_pipe" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_3"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3"
        BEL "u_Aurora_unit_1/reset_logic_i/reset_debounce_r2" BEL
        "u_Aurora_unit_1/reset_logic_i/reset_debounce_r3" BEL
        "u_Aurora_unit_1/reset_logic_i/reset_debounce_r_3" BEL
        "u_Aurora_unit_1/reset_logic_i/reset_debounce_r_2" BEL
        "u_Aurora_unit_1/reset_logic_i/reset_debounce_r_1" BEL
        "u_Aurora_unit_1/reset_logic_i/reset_debounce_r_0" BEL
        "u_Aurora_unit_1/reset_logic_i/reset_debounce_r4" BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_tx_stream_i/run_r" BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_tx_stream_i/GEN_CC"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_tx_stream_i/tx_dst_rdy_n_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_tx_stream_i/start_r"
        BEL "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_tx_stream_i/rst_r"
        PIN
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<183>"
        PIN
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<370>"
        PIN
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<183>"
        PIN
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<370>"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/ENABLE_ERR_DETECT_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/RX_CHAR_IS_COMMA_R_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/RX_CHAR_IS_COMMA_R_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/RX_CHAR_IS_COMMA_R_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/RX_CHAR_IS_COMMA_R_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/reset_count_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/consecutive_commas_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/align_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/rst_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/realign_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/polarity_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/begin_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/ack_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/ready_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/rx_polarity_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/prev_count_128d_done_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/do_watchdog_count_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/lane_up_flop_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_5"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter1_r_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/Mshreg_counter2_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter2_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/Mshreg_counter3_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter3_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/Mshreg_counter4_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter4_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/Mshreg_counter5_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_lane_init_sm_4byte_i/counter5_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_scp_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_31"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_30"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_29"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_28"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_27"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_26"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_25"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_24"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_23"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_22"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_21"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_20"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_19"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_18"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_17"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_16"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_14"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_13"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_12"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_11"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_10"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_9"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_8"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_5"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_r_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_r_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_r_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_r_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_v_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/tx_pe_data_v_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_k_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_k_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_k_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_k_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_v_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_v_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_v_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_cc_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_a_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_sp_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/gen_spa_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_CHAR_IS_K_Buffer_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_CHAR_IS_K_Buffer_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_CHAR_IS_K_Buffer_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_CHAR_IS_K_Buffer_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_23"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_22"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_21"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_20"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_19"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_16"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_17"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_14"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_13"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_12"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_9"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_11"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_10"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_8"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_5"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_30"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_31"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_29"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_28"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_27"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_26"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_25"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_24"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_18"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_gen_4byte_i/TX_DATA_Buffer_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/HARD_ERR_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/SOFT_ERR_Buffer_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/SOFT_ERR_Buffer_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/soft_err_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/soft_err_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/soft_err_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/soft_err_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/good_count_1_r_FSM_FFd2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/good_count_1_r_FSM_FFd1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/good_count_0_r_FSM_FFd2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/good_count_0_r_FSM_FFd1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/count_0_r_FSM_FFd2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/count_1_r_FSM_FFd1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/count_0_r_FSM_FFd1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/count_1_r_FSM_FFd2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/bucket_full_0_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_err_detect_4byte_i/bucket_full_1_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_control_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_control_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_control_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_5"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_8"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_9"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_10"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_11"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_12"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_13"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_14"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_16"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_17"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_18"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_19"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_20"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_21"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_22"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/previous_cycle_data_r_23"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_pad_d_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_pad_d_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_V_Buffer_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_scp_d_r_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_scp_d_r_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_scp_d_r_5"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_scp_d_r_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_scp_d_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_scp_d_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_scp_d_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_scp_d_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_SCP_Buffer_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_SCP_Buffer_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_sp_r_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_sp_r_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_sp_r_5"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_sp_r_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_sp_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_sp_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_sp_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_spa_r_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_spa_r_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_spa_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_sp_neg_d_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_sp_neg_d_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_spa_neg_d_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_spa_neg_d_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_v_d_r_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_v_d_r_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_v_d_r_5"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_v_d_r_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_v_d_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_v_d_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_SP_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_SPA_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/GOT_V_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/left_align_select_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_31"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_30"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_29"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_28"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_27"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_26"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_25"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_24"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_23"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_22"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_21"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_20"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_19"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_18"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_17"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_16"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_14"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_13"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_12"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_11"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_10"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_9"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_8"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_5"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_data_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_control_bits_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_control_bits_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_control_bits_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/word_aligned_control_bits_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_pe_control_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_pe_control_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_pe_control_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/rx_pe_control_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_NEG_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/first_v_received_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_31"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_31"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_30"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_30"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_29"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_29"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_28"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_28"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_27"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_27"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_26"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_26"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_25"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_25"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_24"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_24"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_23"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_23"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_22"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_22"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_21"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_21"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_20"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_20"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_19"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_19"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_18"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_18"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_17"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_17"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_16"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_16"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_14"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_14"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_13"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_13"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_12"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_12"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_11"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_11"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_10"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_10"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_9"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_9"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_8"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_8"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_5"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_5"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/Mshreg_RX_PE_DATA_Buffer_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_aurora_lane_4byte_0_i/aurora_8b10b_1_sym_dec_4byte_i/RX_PE_DATA_Buffer_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_err_detect_i/lane_up_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_err_detect_i/soft_err_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_err_detect_i/soft_err_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_err_detect_i/RESET_CHANNEL_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_err_detect_i/CHANNEL_SOFT_ERR_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_err_detect_i/Mshreg_CHANNEL_HARD_ERR_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_err_detect_i/CHANNEL_HARD_ERR_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/all_lanes_v_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/v_count_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/wait_for_lane_up_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/verify_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/ready_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/START_RX_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/CHANNEL_UP_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/bad_v_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/reset_lanes_flop_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/free_count_r_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/free_count_r_6"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/free_count_r_5"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/free_count_r_4"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/free_count_r_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/free_count_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/free_count_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/free_count_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/got_first_v_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/Mshreg_v_count_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/v_count_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/Mshreg_verify_watchdog_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/verify_watchdog_r_15"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/Mshreg_rxver_count_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/rxver_count_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/Mshreg_txver_count_r_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/channel_init_sm_i/txver_count_r_7"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/prev_cycle_gen_ver_r"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/DID_VER_Buffer"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/lfsr_reg_3"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/lfsr_reg_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/lfsr_reg_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/lfsr_reg_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/down_count_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/down_count_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/down_count_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_v_flop_1_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_v_flop_2_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_v_flop_3_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_a_flop_0_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_k_flop_0_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_k_flop_1_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_k_flop_2_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_k_flop_3_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_r_flop_0_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_r_flop_1_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_r_flop_2_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/gen_r_flop_3_i"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/downcounter_r_2"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/downcounter_r_1"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/downcounter_r_0"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_global_logic_i/idle_and_ver_gen_i/ver_counter_i/SRL16E"
        BEL
        "u_Aurora_unit_1/aurora_module_i/aurora_8b10b_1_rx_stream_i/infinite_frame_started_r"
        BEL "u_Aurora_unit_1/standard_cc_module_i/cc_count_r_5" BEL
        "u_Aurora_unit_1/standard_cc_module_i/cc_count_r_4" BEL
        "u_Aurora_unit_1/standard_cc_module_i/cc_count_r_3" BEL
        "u_Aurora_unit_1/standard_cc_module_i/reset_r" BEL
        "u_Aurora_unit_1/standard_cc_module_i/prepare_count_r_4" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_srl_r_10" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_srl_r_9" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_srl_r_8" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_srl_r_7" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_srl_r_6" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_srl_r_5" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_srl_r_4" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_srl_r_3" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_srl_r_2" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_srl_r_1" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_srl_r_0" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_14" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_13" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_12" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_11" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_10" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_9" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_8" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_7" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_6" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_5" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_4" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_3" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_2" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_1" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_srl_r_0" BEL
        "u_Aurora_unit_1/standard_cc_module_i/DO_CC" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_13d_flop_r" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_12d_flop_r" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_16d_flop_r" BEL
        "u_Aurora_unit_1/standard_cc_module_i/Mshreg_prepare_count_r_9" BEL
        "u_Aurora_unit_1/standard_cc_module_i/prepare_count_r_91" BEL
        "u_Aurora_unit_1/standard_cc_module_i/Mshreg_count_13d_srl_r_11" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_13d_srl_r_111" BEL
        "u_Aurora_unit_1/standard_cc_module_i/RESET_shift1" BEL
        "u_Aurora_unit_1/standard_cc_module_i/RESET_shift2" BEL
        "u_Aurora_unit_1/standard_cc_module_i/RESET_shift3" BEL
        "u_Aurora_unit_1/standard_cc_module_i/RESET_shift4" BEL
        "u_Aurora_unit_1/standard_cc_module_i/RESET_shift5" BEL
        "u_Aurora_unit_1/standard_cc_module_i/RESET_shift6" BEL
        "u_Aurora_unit_1/standard_cc_module_i/RESET_shift7" BEL
        "u_Aurora_unit_1/standard_cc_module_i/RESET_shift8" BEL
        "u_Aurora_unit_1/standard_cc_module_i/RESET_shift9" BEL
        "u_Aurora_unit_1/standard_cc_module_i/RESET_shift10" BEL
        "u_Aurora_unit_1/standard_cc_module_i/RESET_shift11" BEL
        "u_Aurora_unit_1/standard_cc_module_i/prepare_count_r_9" BEL
        "u_Aurora_unit_1/standard_cc_module_i/count_13d_srl_r_11" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_3" BEL
        "u_Aurora_unit_1/debug_bus_p2_3" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_1" BEL
        "u_Aurora_unit_1/debug_bus_p2_1" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_2" BEL
        "u_Aurora_unit_1/debug_bus_p2_2" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_4" BEL
        "u_Aurora_unit_1/debug_bus_p2_4" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_5" BEL
        "u_Aurora_unit_1/debug_bus_p2_5" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_6" BEL
        "u_Aurora_unit_1/debug_bus_p2_6" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_7" BEL
        "u_Aurora_unit_1/debug_bus_p2_7" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_8" BEL
        "u_Aurora_unit_1/debug_bus_p2_8" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_9" BEL
        "u_Aurora_unit_1/debug_bus_p2_9" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_12" BEL
        "u_Aurora_unit_1/debug_bus_p2_12" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_10" BEL
        "u_Aurora_unit_1/debug_bus_p2_10" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_11" BEL
        "u_Aurora_unit_1/debug_bus_p2_11" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_13" BEL
        "u_Aurora_unit_1/debug_bus_p2_13" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_14" BEL
        "u_Aurora_unit_1/debug_bus_p2_14" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_15" BEL
        "u_Aurora_unit_1/debug_bus_p2_15" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_16" BEL
        "u_Aurora_unit_1/debug_bus_p2_16" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_17" BEL
        "u_Aurora_unit_1/debug_bus_p2_17" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_18" BEL
        "u_Aurora_unit_1/debug_bus_p2_18" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_21" BEL
        "u_Aurora_unit_1/debug_bus_p2_21" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_19" BEL
        "u_Aurora_unit_1/debug_bus_p2_19" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_20" BEL
        "u_Aurora_unit_1/debug_bus_p2_20" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_22" BEL
        "u_Aurora_unit_1/debug_bus_p2_22" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_23" BEL
        "u_Aurora_unit_1/debug_bus_p2_23" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_24" BEL
        "u_Aurora_unit_1/debug_bus_p2_24" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_25" BEL
        "u_Aurora_unit_1/debug_bus_p2_25" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_26" BEL
        "u_Aurora_unit_1/debug_bus_p2_26" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_27" BEL
        "u_Aurora_unit_1/debug_bus_p2_27" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_30" BEL
        "u_Aurora_unit_1/debug_bus_p2_30" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_28" BEL
        "u_Aurora_unit_1/debug_bus_p2_28" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_29" BEL
        "u_Aurora_unit_1/debug_bus_p2_29" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_31" BEL
        "u_Aurora_unit_1/debug_bus_p2_31" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_32" BEL
        "u_Aurora_unit_1/debug_bus_p2_32" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_33" BEL
        "u_Aurora_unit_1/debug_bus_p2_33" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_34" BEL
        "u_Aurora_unit_1/debug_bus_p2_34" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_35" BEL
        "u_Aurora_unit_1/debug_bus_p2_35" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_36" BEL
        "u_Aurora_unit_1/debug_bus_p2_36" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_39" BEL
        "u_Aurora_unit_1/debug_bus_p2_39" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_37" BEL
        "u_Aurora_unit_1/debug_bus_p2_37" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_38" BEL
        "u_Aurora_unit_1/debug_bus_p2_38" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_40" BEL
        "u_Aurora_unit_1/debug_bus_p2_40" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_41" BEL
        "u_Aurora_unit_1/debug_bus_p2_41" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_42" BEL
        "u_Aurora_unit_1/debug_bus_p2_42" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_43" BEL
        "u_Aurora_unit_1/debug_bus_p2_43" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_44" BEL
        "u_Aurora_unit_1/debug_bus_p2_44" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_45" BEL
        "u_Aurora_unit_1/debug_bus_p2_45" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_48" BEL
        "u_Aurora_unit_1/debug_bus_p2_48" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_46" BEL
        "u_Aurora_unit_1/debug_bus_p2_46" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_47" BEL
        "u_Aurora_unit_1/debug_bus_p2_47" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_49" BEL
        "u_Aurora_unit_1/debug_bus_p2_49" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_50" BEL
        "u_Aurora_unit_1/debug_bus_p2_50" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_51" BEL
        "u_Aurora_unit_1/debug_bus_p2_51" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_52" BEL
        "u_Aurora_unit_1/debug_bus_p2_52" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_53" BEL
        "u_Aurora_unit_1/debug_bus_p2_53" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_54" BEL
        "u_Aurora_unit_1/debug_bus_p2_54" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_57" BEL
        "u_Aurora_unit_1/debug_bus_p2_57" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_55" BEL
        "u_Aurora_unit_1/debug_bus_p2_55" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_56" BEL
        "u_Aurora_unit_1/debug_bus_p2_56" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_58" BEL
        "u_Aurora_unit_1/debug_bus_p2_58" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_59" BEL
        "u_Aurora_unit_1/debug_bus_p2_59" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_60" BEL
        "u_Aurora_unit_1/debug_bus_p2_60" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_61" BEL
        "u_Aurora_unit_1/debug_bus_p2_61" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_62" BEL
        "u_Aurora_unit_1/debug_bus_p2_62" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_63" BEL
        "u_Aurora_unit_1/debug_bus_p2_63" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_64" BEL
        "u_Aurora_unit_1/debug_bus_p2_64" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_65" BEL
        "u_Aurora_unit_1/debug_bus_p2_65" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_66" BEL
        "u_Aurora_unit_1/debug_bus_p2_66" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_67" BEL
        "u_Aurora_unit_1/debug_bus_p2_67" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_78" BEL
        "u_Aurora_unit_1/debug_bus_p2_78" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_79" BEL
        "u_Aurora_unit_1/debug_bus_p2_79" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_80" BEL
        "u_Aurora_unit_1/debug_bus_p2_80" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_81" BEL
        "u_Aurora_unit_1/debug_bus_p2_81" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_84" BEL
        "u_Aurora_unit_1/debug_bus_p2_84" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_82" BEL
        "u_Aurora_unit_1/debug_bus_p2_82" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_83" BEL
        "u_Aurora_unit_1/debug_bus_p2_83" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_85" BEL
        "u_Aurora_unit_1/debug_bus_p2_85" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_86" BEL
        "u_Aurora_unit_1/debug_bus_p2_86" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_87" BEL
        "u_Aurora_unit_1/debug_bus_p2_87" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_88" BEL
        "u_Aurora_unit_1/debug_bus_p2_88" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_89" BEL
        "u_Aurora_unit_1/debug_bus_p2_89" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_90" BEL
        "u_Aurora_unit_1/debug_bus_p2_90" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_93" BEL
        "u_Aurora_unit_1/debug_bus_p2_93" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_91" BEL
        "u_Aurora_unit_1/debug_bus_p2_91" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_92" BEL
        "u_Aurora_unit_1/debug_bus_p2_92" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_94" BEL
        "u_Aurora_unit_1/debug_bus_p2_94" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_95" BEL
        "u_Aurora_unit_1/debug_bus_p2_95" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_96" BEL
        "u_Aurora_unit_1/debug_bus_p2_96" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_97" BEL
        "u_Aurora_unit_1/debug_bus_p2_97" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_98" BEL
        "u_Aurora_unit_1/debug_bus_p2_98" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_99" BEL
        "u_Aurora_unit_1/debug_bus_p2_99" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_102" BEL
        "u_Aurora_unit_1/debug_bus_p2_102" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_100" BEL
        "u_Aurora_unit_1/debug_bus_p2_100" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_101" BEL
        "u_Aurora_unit_1/debug_bus_p2_101" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_103" BEL
        "u_Aurora_unit_1/debug_bus_p2_103" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_104" BEL
        "u_Aurora_unit_1/debug_bus_p2_104" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_105" BEL
        "u_Aurora_unit_1/debug_bus_p2_105" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_106" BEL
        "u_Aurora_unit_1/debug_bus_p2_106" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_107" BEL
        "u_Aurora_unit_1/debug_bus_p2_107" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_108" BEL
        "u_Aurora_unit_1/debug_bus_p2_108" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_111" BEL
        "u_Aurora_unit_1/debug_bus_p2_111" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_109" BEL
        "u_Aurora_unit_1/debug_bus_p2_109" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_110" BEL
        "u_Aurora_unit_1/debug_bus_p2_110" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_112" BEL
        "u_Aurora_unit_1/debug_bus_p2_112" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_113" BEL
        "u_Aurora_unit_1/debug_bus_p2_113" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_114" BEL
        "u_Aurora_unit_1/debug_bus_p2_114" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_115" BEL
        "u_Aurora_unit_1/debug_bus_p2_115" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_116" BEL
        "u_Aurora_unit_1/debug_bus_p2_116" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_117" BEL
        "u_Aurora_unit_1/debug_bus_p2_117" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_120" BEL
        "u_Aurora_unit_1/debug_bus_p2_120" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_118" BEL
        "u_Aurora_unit_1/debug_bus_p2_118" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_119" BEL
        "u_Aurora_unit_1/debug_bus_p2_119" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_121" BEL
        "u_Aurora_unit_1/debug_bus_p2_121" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_122" BEL
        "u_Aurora_unit_1/debug_bus_p2_122" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_123" BEL
        "u_Aurora_unit_1/debug_bus_p2_123" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_124" BEL
        "u_Aurora_unit_1/debug_bus_p2_124" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_125" BEL
        "u_Aurora_unit_1/debug_bus_p2_125" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_126" BEL
        "u_Aurora_unit_1/debug_bus_p2_126" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_129" BEL
        "u_Aurora_unit_1/debug_bus_p2_129" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_127" BEL
        "u_Aurora_unit_1/debug_bus_p2_127" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_128" BEL
        "u_Aurora_unit_1/debug_bus_p2_128" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_130" BEL
        "u_Aurora_unit_1/debug_bus_p2_130" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_131" BEL
        "u_Aurora_unit_1/debug_bus_p2_131" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_132" BEL
        "u_Aurora_unit_1/debug_bus_p2_132" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_133" BEL
        "u_Aurora_unit_1/debug_bus_p2_133" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_134" BEL
        "u_Aurora_unit_1/debug_bus_p2_134" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_135" BEL
        "u_Aurora_unit_1/debug_bus_p2_135" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_138" BEL
        "u_Aurora_unit_1/debug_bus_p2_138" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_136" BEL
        "u_Aurora_unit_1/debug_bus_p2_136" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_137" BEL
        "u_Aurora_unit_1/debug_bus_p2_137" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_139" BEL
        "u_Aurora_unit_1/debug_bus_p2_139" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_140" BEL
        "u_Aurora_unit_1/debug_bus_p2_140" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_141" BEL
        "u_Aurora_unit_1/debug_bus_p2_141" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_142" BEL
        "u_Aurora_unit_1/debug_bus_p2_142" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_143" BEL
        "u_Aurora_unit_1/debug_bus_p2_143" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_144" BEL
        "u_Aurora_unit_1/debug_bus_p2_144" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_145" BEL
        "u_Aurora_unit_1/debug_bus_p2_145" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_146" BEL
        "u_Aurora_unit_1/debug_bus_p2_146" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_147" BEL
        "u_Aurora_unit_1/debug_bus_p2_147" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_148" BEL
        "u_Aurora_unit_1/debug_bus_p2_148" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_149" BEL
        "u_Aurora_unit_1/debug_bus_p2_149" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_150" BEL
        "u_Aurora_unit_1/debug_bus_p2_150" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_154" BEL
        "u_Aurora_unit_1/debug_bus_p2_154" BEL
        "u_Aurora_unit_1/Mshreg_debug_bus_p2_155" BEL
        "u_Aurora_unit_1/debug_bus_p2_155" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[159].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[158].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[157].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[156].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[155].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[154].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[153].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[152].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[151].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[150].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[149].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[148].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[147].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[146].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[145].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[144].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[143].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[142].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[141].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[140].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[139].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[138].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[137].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[136].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[135].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[134].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[133].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[132].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[131].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[130].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[129].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[128].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[127].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[126].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[125].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[124].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[122].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[121].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[120].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[118].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[116].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[113].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[112].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[110].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[105].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[104].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[102].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[101].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[100].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[98].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[97].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[96].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[159].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[158].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[157].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[156].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[155].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[154].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[153].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[152].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[151].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[150].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[149].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[148].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[147].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[146].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[145].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[144].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[143].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[142].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[141].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[140].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[139].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[138].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[137].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[136].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[135].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[134].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[133].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[132].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[131].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[130].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[129].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[128].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[127].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[126].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[125].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[124].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[122].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[121].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[120].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[118].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[116].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[113].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[112].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[110].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[105].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[104].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[102].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[101].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[100].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[98].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[97].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[96].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATE0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_STATE1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_CR"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL3"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_ECR"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_FULL"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_ARM"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[159].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[158].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[157].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[156].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[155].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[154].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[153].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[152].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[151].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[150].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[149].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[148].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[147].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[146].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[145].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[144].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[143].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[142].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[141].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[140].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[139].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[138].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[137].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[136].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[135].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[134].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[133].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[132].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[131].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[130].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[129].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[128].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[127].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[126].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[125].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[124].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[123].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[122].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[121].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[120].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[119].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[118].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[117].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[116].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[115].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[114].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[113].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[112].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[111].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[110].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[109].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[108].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[107].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[106].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[105].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[104].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[103].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[102].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[101].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[100].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[99].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[98].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[97].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[96].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[95].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[94].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[93].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[92].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[91].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[90].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[89].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[88].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[87].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[86].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[85].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[84].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[83].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[82].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[81].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[80].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[79].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[78].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[77].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[76].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[75].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[74].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[73].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[72].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[71].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[70].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[69].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[68].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[67].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[66].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[65].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[64].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[63].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[62].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[61].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[60].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[59].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[58].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[57].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[56].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[55].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[54].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[53].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[52].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[51].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[50].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[49].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[48].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[47].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[46].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[45].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[44].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[43].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[42].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[41].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[40].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[39].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[38].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[37].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[36].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[35].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[34].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[33].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[32].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[31].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[30].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[29].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[28].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[27].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[26].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[25].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[24].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[23].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[22].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[21].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[20].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[19].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[18].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[17].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[16].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[15].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[14].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[13].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[12].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[11].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[10].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[9].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[8].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[7].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[6].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[5].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[4].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[3].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[2].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[1].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_TQ0.G_TW[0].U_TQ" BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[16].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[17].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[18].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[19].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[20].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[21].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[22].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[24].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[25].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[26].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[27].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[28].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[29].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[30].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[31].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[32].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[33].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[34].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[35].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[36].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[37].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[40].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[41].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[44].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[45].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[46].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[47].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[48].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[49].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[50].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[51].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[52].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[53].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[54].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[55].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[56].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[57].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[58].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[59].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[60].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[61].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[64].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[65].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[66].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[67].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[68].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[69].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[70].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[71].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[72].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[73].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[74].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[75].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[76].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[77].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[78].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[79].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[80].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[81].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[82].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[83].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[84].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[85].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[86].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[87].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[88].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[89].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[90].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[91].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[92].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[93].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[94].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[95].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[96].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[97].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[98].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[99].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[100].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[101].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[102].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[103].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[104].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[105].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[106].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[107].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[108].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[109].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[110].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[111].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[112].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[113].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[114].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[115].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[116].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[117].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[118].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[119].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[120].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[121].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[122].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[123].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[124].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[125].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[126].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[127].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[128].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[129].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[130].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[131].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[132].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[133].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[134].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[135].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[136].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[137].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[138].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[139].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[140].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[141].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[142].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[143].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[144].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[145].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[146].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[147].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[148].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[149].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[150].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[151].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[152].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[153].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[154].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[155].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[156].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[157].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[158].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[159].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[24].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[25].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[26].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[27].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[31].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[32].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[35].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[36].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[37].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[40].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[41].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[42].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[44].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[45].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[46].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[47].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[48].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[49].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[50].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[51].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[52].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[53].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[54].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[55].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[56].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[57].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[58].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[59].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[60].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[61].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[63].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[64].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[65].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[66].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[67].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[68].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[69].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[70].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[71].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[72].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[73].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[74].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[75].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[76].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[77].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[78].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[79].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[80].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[81].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[82].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[83].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[84].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[85].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[86].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[87].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[88].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[89].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[90].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[91].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[92].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[93].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[94].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[95].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[96].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[97].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[98].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[99].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[100].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[101].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[102].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[103].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[104].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[105].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[106].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[107].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[108].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[109].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[110].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[111].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[112].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[113].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[114].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[115].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[116].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[117].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[118].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[119].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[120].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[121].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[122].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[123].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[124].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[125].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[126].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[127].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[128].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[129].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[130].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[131].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[132].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[133].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[134].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[135].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[136].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[137].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[138].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[139].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[140].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[141].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[142].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[143].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[144].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[145].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[146].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[147].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[148].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[149].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[150].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[151].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[152].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[153].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[154].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[155].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[156].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[157].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[158].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[159].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING"
        BEL "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_POR"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "u_Aurora_unit_1/u_Aurora_ctrl_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18_pins<29>"
        BEL "data_repeater_1/fifo_write_o" BEL "u_fifo_pool_1/rst_cnt_0" BEL
        "u_fifo_pool_1/rst_cnt_1" BEL "u_fifo_pool_1/rst_cnt_2" BEL
        "u_fifo_pool_1/rst_cnt_3" BEL "u_fifo_pool_1/rst_cnt_4" BEL
        "u_fifo_pool_1/u_data_repeater/fifo_write_o" BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_11"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_10"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_11"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_10"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_11"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_10"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_11"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_10"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_8"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_11"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_10"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_9"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_8"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_11"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_10"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_9"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_8"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "u_fifo_pool_1/u_fifo_4k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_0"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_13"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_12"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_11"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_10"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_13"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_12"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_11"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_10"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_9"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_6"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_5"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_4"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_3"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_13"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_12"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_11"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_10"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_9"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_8"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_7"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_6"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_5"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_4"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_3"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_13"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_12"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_11"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_10"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_8"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_6"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_4"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_13"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_12"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_11"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_10"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_9"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_8"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_7"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_6"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_5"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_4"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_3"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d1_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_13"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_12"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_11"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_10"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_9"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_8"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_7"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_6"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_5"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_4"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_3"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_3_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_5_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_7_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_9_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_0_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_1_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_1_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.count_d2_0_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_3_3"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_5_3"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7_3"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_9_2"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_2_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_4_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_6_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8_1"
        BEL
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_10_1"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[27].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[26].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[25].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[24].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[23].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[17].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u_fifo_pool_1/u_fifo_16k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL "bcd1/bc_reg" BEL "bcd1/cu_reg" BEL "XLXI_67/rst_cnt_0" BEL
        "XLXI_67/rst_cnt_1" BEL "XLXI_67/rst_cnt_2" BEL "XLXI_67/rst_cnt_3"
        BEL "XLXI_67/rst_cnt_4" BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM442/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM441/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM431/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM422/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM432/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM421/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM412/DP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/SP"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM411/DP"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "u_Aurora_FPGA_BUS/Aurora_wr_fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_hold_fifo/u_hold_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM20_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM25_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM26_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM27_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM28_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM29_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM30_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM35_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM36_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM37_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC"
        BEL
        "u_Aurora_unit_1/u_Aurora_ctrl/u_prefetch_fifo/u_prefetch_fifo_1k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD";
PIN SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0> = BEL "SP6_BUFIO_INSERT_ML_BUFIO2_0"
        PINNAME DIVCLK;
PIN
        u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst_pins<3>
        = BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst"
        PINNAME CLKIN;
TIMEGRP WB_CLK_2x_PAD = BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_0" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_1" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_2" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_3" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_4" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_5" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_6" BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/dcm_rst_cnt_7" PIN
        "SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0>" PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/dcm_sp_inst_pins<3>";
TIMEGRP u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clkdv
        = BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_clk_gen_top/u_Aurora_FPGA_clock/clkout2_buf"
        BEL "u_Aurora_unit_1/init_clk_cnt_toggle" BEL
        "u_Aurora_unit_1/init_cnt_0" BEL "u_Aurora_unit_1/init_cnt_1" BEL
        "u_Aurora_unit_1/init_cnt_2" BEL "u_Aurora_unit_1/init_cnt_3" BEL
        "u_Aurora_unit_1/init_cnt_4" BEL "u_Aurora_unit_1/init_cnt_5" BEL
        "u_Aurora_unit_1/init_cnt_6" BEL "u_Aurora_unit_1/init_cnt_7" BEL
        "u_Aurora_unit_1/u_transceiver_reset/wait_dis_done" BEL
        "u_Aurora_unit_1/u_transceiver_reset/gtp_rst" BEL
        "u_Aurora_unit_1/u_transceiver_reset/wait_gtp_done" BEL
        "u_Aurora_unit_1/u_transceiver_reset/wait_rst_done" BEL
        "u_Aurora_unit_1/u_transceiver_reset/transceiver_dis" BEL
        "u_Aurora_unit_1/u_transceiver_reset/aurora_rst" BEL
        "u_Aurora_unit_1/u_transceiver_reset/reset_dis_done" BEL
        "u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3" BEL
        "u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd2" BEL
        "u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd1" BEL
        "u_Aurora_unit_1/u_transceiver_reset/gtp_reset_cnt_0" BEL
        "u_Aurora_unit_1/u_transceiver_reset/gtp_reset_cnt_1" BEL
        "u_Aurora_unit_1/u_transceiver_reset/gtp_reset_cnt_2" BEL
        "u_Aurora_unit_1/u_transceiver_reset/gtp_reset_cnt_3" BEL
        "u_Aurora_unit_1/u_transceiver_reset/gtp_reset_cnt_4" BEL
        "u_Aurora_unit_1/u_transceiver_reset/gtp_reset_cnt_5" BEL
        "u_Aurora_unit_1/u_transceiver_reset/gtp_reset_cnt_6" BEL
        "u_Aurora_unit_1/u_transceiver_reset/gtp_reset_cnt_7" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_0" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_1" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_2" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_3" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_4" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_5" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_6" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_7" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_8" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_9" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_10" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_11" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_12" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_13" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_14" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_15" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_16" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_17" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_18" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_19" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_20" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_21" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_22" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_23" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_0" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_1" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_2" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_3" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_4" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_5" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_6" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_7" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_8" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_9" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_10" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_11" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_12" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_13" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_14" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_15" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_16" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_17" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_18" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_19" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_20" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_21" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_22" BEL
        "u_Aurora_unit_1/u_transceiver_reset/wait_rst_cnt_0" BEL
        "u_Aurora_unit_1/u_transceiver_reset/wait_rst_cnt_1" BEL
        "u_Aurora_unit_1/u_transceiver_reset/wait_rst_cnt_2" BEL
        "u_Aurora_unit_1/u_transceiver_reset/wait_rst_cnt_3" BEL
        "u_Aurora_unit_1/u_transceiver_reset/wait_rst_cnt_4" BEL
        "u_Aurora_unit_1/u_transceiver_reset/wait_rst_cnt_5" BEL
        "u_Aurora_unit_1/u_transceiver_reset/wait_rst_cnt_6" BEL
        "u_Aurora_unit_1/u_transceiver_reset/wait_rst_cnt_7" BEL
        "u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd5" BEL
        "u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd4" BEL
        "u_Aurora_unit_1/reset_logic_i/debounce_gt_rst_r_3" BEL
        "u_Aurora_unit_1/reset_logic_i/debounce_gt_rst_r_2" BEL
        "u_Aurora_unit_1/reset_logic_i/debounce_gt_rst_r_1" BEL
        "u_Aurora_unit_1/reset_logic_i/debounce_gt_rst_r_0" BEL
        "u_Aurora_unit_2/init_clk_cnt_toggle" BEL "u_Aurora_unit_2/init_cnt_0"
        BEL "u_Aurora_unit_2/init_cnt_1" BEL "u_Aurora_unit_2/init_cnt_2" BEL
        "u_Aurora_unit_2/init_cnt_3" BEL "u_Aurora_unit_2/init_cnt_4" BEL
        "u_Aurora_unit_2/init_cnt_5" BEL "u_Aurora_unit_2/init_cnt_6" BEL
        "u_Aurora_unit_2/init_cnt_7" BEL
        "u_Aurora_unit_2/u_transceiver_reset/wait_dis_done" BEL
        "u_Aurora_unit_2/u_transceiver_reset/gtp_rst" BEL
        "u_Aurora_unit_2/u_transceiver_reset/wait_gtp_done" BEL
        "u_Aurora_unit_2/u_transceiver_reset/wait_rst_done" BEL
        "u_Aurora_unit_2/u_transceiver_reset/transceiver_dis" BEL
        "u_Aurora_unit_2/u_transceiver_reset/aurora_rst" BEL
        "u_Aurora_unit_2/u_transceiver_reset/reset_dis_done" BEL
        "u_Aurora_unit_2/u_transceiver_reset/state_FSM_FFd3" BEL
        "u_Aurora_unit_2/u_transceiver_reset/state_FSM_FFd2" BEL
        "u_Aurora_unit_2/u_transceiver_reset/state_FSM_FFd1" BEL
        "u_Aurora_unit_2/u_transceiver_reset/gtp_reset_cnt_0" BEL
        "u_Aurora_unit_2/u_transceiver_reset/gtp_reset_cnt_1" BEL
        "u_Aurora_unit_2/u_transceiver_reset/gtp_reset_cnt_2" BEL
        "u_Aurora_unit_2/u_transceiver_reset/gtp_reset_cnt_3" BEL
        "u_Aurora_unit_2/u_transceiver_reset/gtp_reset_cnt_4" BEL
        "u_Aurora_unit_2/u_transceiver_reset/gtp_reset_cnt_5" BEL
        "u_Aurora_unit_2/u_transceiver_reset/gtp_reset_cnt_6" BEL
        "u_Aurora_unit_2/u_transceiver_reset/gtp_reset_cnt_7" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_0" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_1" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_2" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_3" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_4" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_5" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_6" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_7" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_8" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_9" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_10" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_11" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_12" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_13" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_14" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_15" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_16" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_17" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_18" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_19" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_20" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_21" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_22" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_23" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_0" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_1" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_2" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_3" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_4" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_5" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_6" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_7" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_8" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_9" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_10" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_11" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_12" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_13" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_14" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_15" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_16" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_17" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_18" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_19" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_20" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_21" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_22" BEL
        "u_Aurora_unit_2/u_transceiver_reset/wait_rst_cnt_0" BEL
        "u_Aurora_unit_2/u_transceiver_reset/wait_rst_cnt_1" BEL
        "u_Aurora_unit_2/u_transceiver_reset/wait_rst_cnt_2" BEL
        "u_Aurora_unit_2/u_transceiver_reset/wait_rst_cnt_3" BEL
        "u_Aurora_unit_2/u_transceiver_reset/wait_rst_cnt_4" BEL
        "u_Aurora_unit_2/u_transceiver_reset/wait_rst_cnt_5" BEL
        "u_Aurora_unit_2/u_transceiver_reset/wait_rst_cnt_6" BEL
        "u_Aurora_unit_2/u_transceiver_reset/wait_rst_cnt_7" BEL
        "u_Aurora_unit_2/u_transceiver_reset/state_FSM_FFd5" BEL
        "u_Aurora_unit_2/u_transceiver_reset/state_FSM_FFd4" BEL
        "u_Aurora_unit_2/reset_logic_i/debounce_gt_rst_r_3" BEL
        "u_Aurora_unit_2/reset_logic_i/debounce_gt_rst_r_2" BEL
        "u_Aurora_unit_2/reset_logic_i/debounce_gt_rst_r_1" BEL
        "u_Aurora_unit_2/reset_logic_i/debounce_gt_rst_r_0" BEL
        "XLXI_50/red_reg" BEL "XLXI_50/blink_cnt_0" BEL "XLXI_50/blink_cnt_1"
        BEL "XLXI_50/blink_cnt_2" BEL "XLXI_50/blink_cnt_3" BEL
        "XLXI_50/blink_cnt_4" BEL "XLXI_50/blink_cnt_5" BEL
        "XLXI_50/blink_cnt_6" BEL "XLXI_50/blink_cnt_7" BEL
        "XLXI_50/blink_cnt_8" BEL "XLXI_50/blink_cnt_9" BEL
        "XLXI_50/blink_cnt_10" BEL "XLXI_50/blink_cnt_11" BEL
        "XLXI_50/blink_cnt_12" BEL "XLXI_50/blink_cnt_13" BEL
        "XLXI_50/blink_cnt_14" BEL "XLXI_50/blink_cnt_15" BEL
        "XLXI_50/blink_cnt_16" BEL "XLXI_50/blink_cnt_17" BEL
        "XLXI_50/blink_cnt_18" BEL "XLXI_50/blink_cnt_19" BEL
        "XLXI_50/blink_cnt_20" BEL "XLXI_50/blink_cnt_21" BEL
        "XLXI_50/blink_red_cnt_0" BEL "XLXI_50/blink_red_cnt_1" BEL
        "XLXI_50/blink_red_cnt_2" BEL "XLXI_50/blink_red_cnt_3" BEL
        "XLXI_50/blink_red_cnt_4" BEL "XLXI_50/blink_red_cnt_5" BEL
        "XLXI_50/blink_red_cnt_6" BEL "XLXI_50/blink_red_cnt_7" BEL
        "XLXI_50/blink_red_cnt_8" BEL "XLXI_50/blink_red_cnt_9" BEL
        "XLXI_50/blink_red_cnt_10" BEL "XLXI_50/blink_red_cnt_11" BEL
        "XLXI_50/blink_red_cnt_12" BEL "XLXI_50/blink_red_cnt_13" BEL
        "XLXI_50/blink_red_cnt_14" BEL "XLXI_50/blink_red_cnt_15" BEL
        "XLXI_50/blink_red_cnt_16" BEL "XLXI_50/blink_red_cnt_17" BEL
        "XLXI_50/blink_red_cnt_18" BEL "XLXI_50/blink_red_cnt_19" BEL
        "XLXI_50/blink_red_cnt_20" BEL "XLXI_50/blink_red_cnt_21" BEL
        "XLXI_50/blink_red_cnt_22" BEL "XLXI_50/blink_red_cnt_23" BEL
        "XLXI_50/blink_red_cnt_24" BEL "XLXI_50/blink_red_cnt_25" BEL
        "XLXI_50/green_reg" BEL "XLXI_50/blink_valid_cnt_0" BEL
        "XLXI_50/blink_valid_cnt_1" BEL "XLXI_50/blink_valid_cnt_2" BEL
        "XLXI_50/blink_valid_cnt_3" BEL "XLXI_50/blink_valid_cnt_4" BEL
        "XLXI_50/blink_valid_cnt_5" BEL "XLXI_50/blink_valid_cnt_6" BEL
        "XLXI_50/blink_valid_cnt_7" BEL "XLXI_50/blink_valid_cnt_8" BEL
        "XLXI_50/blink_valid_cnt_9" BEL "XLXI_50/blink_valid_cnt_10" BEL
        "XLXI_50/blink_valid_cnt_11" BEL "XLXI_50/blink_valid_cnt_12" BEL
        "XLXI_50/blink_valid_cnt_13" BEL "XLXI_50/blink_valid_cnt_14" BEL
        "XLXI_50/blink_valid_cnt_15" BEL "XLXI_50/blink_valid_cnt_16" BEL
        "XLXI_50/blink_valid_cnt_17" BEL "XLXI_50/blink_valid_cnt_18" BEL
        "XLXI_50/blink_valid_cnt_19" BEL "XLXI_50/blink_valid_cnt_20" BEL
        "XLXI_50/blink_valid_cnt_21" BEL "XLXI_50/blink_valid_cnt_22" BEL
        "XLXI_50/blink_valid_cnt_23" BEL "XLXI_50/blink_valid_cnt_24" BEL
        "XLXI_50/blink_valid_cnt_25" BEL "XLXI_50/Mshreg_wr_en_pipe_2" BEL
        "XLXI_50/wr_en_pipe_2" BEL "XLXI_50/Mshreg_rd_en_pipe_2" BEL
        "XLXI_50/rd_en_pipe_2" BEL "XLXI_47/red_reg" BEL "XLXI_47/blink_cnt_0"
        BEL "XLXI_47/blink_cnt_1" BEL "XLXI_47/blink_cnt_2" BEL
        "XLXI_47/blink_cnt_3" BEL "XLXI_47/blink_cnt_4" BEL
        "XLXI_47/blink_cnt_5" BEL "XLXI_47/blink_cnt_6" BEL
        "XLXI_47/blink_cnt_7" BEL "XLXI_47/blink_cnt_8" BEL
        "XLXI_47/blink_cnt_9" BEL "XLXI_47/blink_cnt_10" BEL
        "XLXI_47/blink_cnt_11" BEL "XLXI_47/blink_cnt_12" BEL
        "XLXI_47/blink_cnt_13" BEL "XLXI_47/blink_cnt_14" BEL
        "XLXI_47/blink_cnt_15" BEL "XLXI_47/blink_cnt_16" BEL
        "XLXI_47/blink_cnt_17" BEL "XLXI_47/blink_cnt_18" BEL
        "XLXI_47/blink_cnt_19" BEL "XLXI_47/blink_cnt_20" BEL
        "XLXI_47/blink_cnt_21" BEL "XLXI_47/blink_red_cnt_0" BEL
        "XLXI_47/blink_red_cnt_1" BEL "XLXI_47/blink_red_cnt_2" BEL
        "XLXI_47/blink_red_cnt_3" BEL "XLXI_47/blink_red_cnt_4" BEL
        "XLXI_47/blink_red_cnt_5" BEL "XLXI_47/blink_red_cnt_6" BEL
        "XLXI_47/blink_red_cnt_7" BEL "XLXI_47/blink_red_cnt_8" BEL
        "XLXI_47/blink_red_cnt_9" BEL "XLXI_47/blink_red_cnt_10" BEL
        "XLXI_47/blink_red_cnt_11" BEL "XLXI_47/blink_red_cnt_12" BEL
        "XLXI_47/blink_red_cnt_13" BEL "XLXI_47/blink_red_cnt_14" BEL
        "XLXI_47/blink_red_cnt_15" BEL "XLXI_47/blink_red_cnt_16" BEL
        "XLXI_47/blink_red_cnt_17" BEL "XLXI_47/blink_red_cnt_18" BEL
        "XLXI_47/blink_red_cnt_19" BEL "XLXI_47/blink_red_cnt_20" BEL
        "XLXI_47/blink_red_cnt_21" BEL "XLXI_47/blink_red_cnt_22" BEL
        "XLXI_47/blink_red_cnt_23" BEL "XLXI_47/blink_red_cnt_24" BEL
        "XLXI_47/blink_red_cnt_25" BEL "XLXI_47/green_reg" BEL
        "XLXI_47/blink_valid_cnt_0" BEL "XLXI_47/blink_valid_cnt_1" BEL
        "XLXI_47/blink_valid_cnt_2" BEL "XLXI_47/blink_valid_cnt_3" BEL
        "XLXI_47/blink_valid_cnt_4" BEL "XLXI_47/blink_valid_cnt_5" BEL
        "XLXI_47/blink_valid_cnt_6" BEL "XLXI_47/blink_valid_cnt_7" BEL
        "XLXI_47/blink_valid_cnt_8" BEL "XLXI_47/blink_valid_cnt_9" BEL
        "XLXI_47/blink_valid_cnt_10" BEL "XLXI_47/blink_valid_cnt_11" BEL
        "XLXI_47/blink_valid_cnt_12" BEL "XLXI_47/blink_valid_cnt_13" BEL
        "XLXI_47/blink_valid_cnt_14" BEL "XLXI_47/blink_valid_cnt_15" BEL
        "XLXI_47/blink_valid_cnt_16" BEL "XLXI_47/blink_valid_cnt_17" BEL
        "XLXI_47/blink_valid_cnt_18" BEL "XLXI_47/blink_valid_cnt_19" BEL
        "XLXI_47/blink_valid_cnt_20" BEL "XLXI_47/blink_valid_cnt_21" BEL
        "XLXI_47/blink_valid_cnt_22" BEL "XLXI_47/blink_valid_cnt_23" BEL
        "XLXI_47/blink_valid_cnt_24" BEL "XLXI_47/blink_valid_cnt_25" BEL
        "XLXI_47/Mshreg_wr_en_pipe_2" BEL "XLXI_47/wr_en_pipe_2" BEL
        "XLXI_47/Mshreg_rd_en_pipe_2" BEL "XLXI_47/rd_en_pipe_2";
TIMEGRP U_CLK = BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/U_iDATA_CMD";
TIMEGRP INIT_CLK = BEL "u_Aurora_unit_1/init_clk_cnt_toggle" BEL
        "u_Aurora_unit_1/init_cnt_0" BEL "u_Aurora_unit_1/init_cnt_1" BEL
        "u_Aurora_unit_1/init_cnt_2" BEL "u_Aurora_unit_1/init_cnt_3" BEL
        "u_Aurora_unit_1/init_cnt_4" BEL "u_Aurora_unit_1/init_cnt_5" BEL
        "u_Aurora_unit_1/init_cnt_6" BEL "u_Aurora_unit_1/init_cnt_7" BEL
        "u_Aurora_unit_1/u_transceiver_reset/wait_dis_done" BEL
        "u_Aurora_unit_1/u_transceiver_reset/gtp_rst" BEL
        "u_Aurora_unit_1/u_transceiver_reset/wait_gtp_done" BEL
        "u_Aurora_unit_1/u_transceiver_reset/wait_rst_done" BEL
        "u_Aurora_unit_1/u_transceiver_reset/transceiver_dis" BEL
        "u_Aurora_unit_1/u_transceiver_reset/aurora_rst" BEL
        "u_Aurora_unit_1/u_transceiver_reset/reset_dis_done" BEL
        "u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd3" BEL
        "u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd2" BEL
        "u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd1" BEL
        "u_Aurora_unit_1/u_transceiver_reset/gtp_reset_cnt_0" BEL
        "u_Aurora_unit_1/u_transceiver_reset/gtp_reset_cnt_1" BEL
        "u_Aurora_unit_1/u_transceiver_reset/gtp_reset_cnt_2" BEL
        "u_Aurora_unit_1/u_transceiver_reset/gtp_reset_cnt_3" BEL
        "u_Aurora_unit_1/u_transceiver_reset/gtp_reset_cnt_4" BEL
        "u_Aurora_unit_1/u_transceiver_reset/gtp_reset_cnt_5" BEL
        "u_Aurora_unit_1/u_transceiver_reset/gtp_reset_cnt_6" BEL
        "u_Aurora_unit_1/u_transceiver_reset/gtp_reset_cnt_7" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_0" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_1" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_2" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_3" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_4" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_5" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_6" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_7" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_8" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_9" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_10" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_11" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_12" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_13" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_14" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_15" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_16" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_17" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_18" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_19" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_20" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_21" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_22" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_300ms_23" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_0" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_1" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_2" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_3" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_4" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_5" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_6" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_7" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_8" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_9" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_10" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_11" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_12" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_13" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_14" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_15" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_16" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_17" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_18" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_19" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_20" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_21" BEL
        "u_Aurora_unit_1/u_transceiver_reset/dis_100ms_22" BEL
        "u_Aurora_unit_1/u_transceiver_reset/wait_rst_cnt_0" BEL
        "u_Aurora_unit_1/u_transceiver_reset/wait_rst_cnt_1" BEL
        "u_Aurora_unit_1/u_transceiver_reset/wait_rst_cnt_2" BEL
        "u_Aurora_unit_1/u_transceiver_reset/wait_rst_cnt_3" BEL
        "u_Aurora_unit_1/u_transceiver_reset/wait_rst_cnt_4" BEL
        "u_Aurora_unit_1/u_transceiver_reset/wait_rst_cnt_5" BEL
        "u_Aurora_unit_1/u_transceiver_reset/wait_rst_cnt_6" BEL
        "u_Aurora_unit_1/u_transceiver_reset/wait_rst_cnt_7" BEL
        "u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd5" BEL
        "u_Aurora_unit_1/u_transceiver_reset/state_FSM_FFd4" BEL
        "u_Aurora_unit_1/reset_logic_i/debounce_gt_rst_r_3" BEL
        "u_Aurora_unit_1/reset_logic_i/debounce_gt_rst_r_2" BEL
        "u_Aurora_unit_1/reset_logic_i/debounce_gt_rst_r_1" BEL
        "u_Aurora_unit_1/reset_logic_i/debounce_gt_rst_r_0" BEL
        "u_Aurora_unit_2/init_clk_cnt_toggle" BEL "u_Aurora_unit_2/init_cnt_0"
        BEL "u_Aurora_unit_2/init_cnt_1" BEL "u_Aurora_unit_2/init_cnt_2" BEL
        "u_Aurora_unit_2/init_cnt_3" BEL "u_Aurora_unit_2/init_cnt_4" BEL
        "u_Aurora_unit_2/init_cnt_5" BEL "u_Aurora_unit_2/init_cnt_6" BEL
        "u_Aurora_unit_2/init_cnt_7" BEL
        "u_Aurora_unit_2/u_transceiver_reset/wait_dis_done" BEL
        "u_Aurora_unit_2/u_transceiver_reset/gtp_rst" BEL
        "u_Aurora_unit_2/u_transceiver_reset/wait_gtp_done" BEL
        "u_Aurora_unit_2/u_transceiver_reset/wait_rst_done" BEL
        "u_Aurora_unit_2/u_transceiver_reset/transceiver_dis" BEL
        "u_Aurora_unit_2/u_transceiver_reset/aurora_rst" BEL
        "u_Aurora_unit_2/u_transceiver_reset/reset_dis_done" BEL
        "u_Aurora_unit_2/u_transceiver_reset/state_FSM_FFd3" BEL
        "u_Aurora_unit_2/u_transceiver_reset/state_FSM_FFd2" BEL
        "u_Aurora_unit_2/u_transceiver_reset/state_FSM_FFd1" BEL
        "u_Aurora_unit_2/u_transceiver_reset/gtp_reset_cnt_0" BEL
        "u_Aurora_unit_2/u_transceiver_reset/gtp_reset_cnt_1" BEL
        "u_Aurora_unit_2/u_transceiver_reset/gtp_reset_cnt_2" BEL
        "u_Aurora_unit_2/u_transceiver_reset/gtp_reset_cnt_3" BEL
        "u_Aurora_unit_2/u_transceiver_reset/gtp_reset_cnt_4" BEL
        "u_Aurora_unit_2/u_transceiver_reset/gtp_reset_cnt_5" BEL
        "u_Aurora_unit_2/u_transceiver_reset/gtp_reset_cnt_6" BEL
        "u_Aurora_unit_2/u_transceiver_reset/gtp_reset_cnt_7" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_0" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_1" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_2" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_3" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_4" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_5" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_6" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_7" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_8" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_9" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_10" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_11" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_12" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_13" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_14" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_15" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_16" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_17" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_18" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_19" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_20" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_21" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_22" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_300ms_23" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_0" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_1" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_2" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_3" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_4" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_5" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_6" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_7" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_8" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_9" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_10" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_11" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_12" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_13" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_14" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_15" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_16" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_17" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_18" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_19" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_20" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_21" BEL
        "u_Aurora_unit_2/u_transceiver_reset/dis_100ms_22" BEL
        "u_Aurora_unit_2/u_transceiver_reset/wait_rst_cnt_0" BEL
        "u_Aurora_unit_2/u_transceiver_reset/wait_rst_cnt_1" BEL
        "u_Aurora_unit_2/u_transceiver_reset/wait_rst_cnt_2" BEL
        "u_Aurora_unit_2/u_transceiver_reset/wait_rst_cnt_3" BEL
        "u_Aurora_unit_2/u_transceiver_reset/wait_rst_cnt_4" BEL
        "u_Aurora_unit_2/u_transceiver_reset/wait_rst_cnt_5" BEL
        "u_Aurora_unit_2/u_transceiver_reset/wait_rst_cnt_6" BEL
        "u_Aurora_unit_2/u_transceiver_reset/wait_rst_cnt_7" BEL
        "u_Aurora_unit_2/u_transceiver_reset/state_FSM_FFd5" BEL
        "u_Aurora_unit_2/u_transceiver_reset/state_FSM_FFd4" BEL
        "u_Aurora_unit_2/reset_logic_i/debounce_gt_rst_r_3" BEL
        "u_Aurora_unit_2/reset_logic_i/debounce_gt_rst_r_2" BEL
        "u_Aurora_unit_2/reset_logic_i/debounce_gt_rst_r_1" BEL
        "u_Aurora_unit_2/reset_logic_i/debounce_gt_rst_r_0" BEL
        "XLXI_50/red_reg" BEL "XLXI_50/blink_cnt_0" BEL "XLXI_50/blink_cnt_1"
        BEL "XLXI_50/blink_cnt_2" BEL "XLXI_50/blink_cnt_3" BEL
        "XLXI_50/blink_cnt_4" BEL "XLXI_50/blink_cnt_5" BEL
        "XLXI_50/blink_cnt_6" BEL "XLXI_50/blink_cnt_7" BEL
        "XLXI_50/blink_cnt_8" BEL "XLXI_50/blink_cnt_9" BEL
        "XLXI_50/blink_cnt_10" BEL "XLXI_50/blink_cnt_11" BEL
        "XLXI_50/blink_cnt_12" BEL "XLXI_50/blink_cnt_13" BEL
        "XLXI_50/blink_cnt_14" BEL "XLXI_50/blink_cnt_15" BEL
        "XLXI_50/blink_cnt_16" BEL "XLXI_50/blink_cnt_17" BEL
        "XLXI_50/blink_cnt_18" BEL "XLXI_50/blink_cnt_19" BEL
        "XLXI_50/blink_cnt_20" BEL "XLXI_50/blink_cnt_21" BEL
        "XLXI_50/blink_red_cnt_0" BEL "XLXI_50/blink_red_cnt_1" BEL
        "XLXI_50/blink_red_cnt_2" BEL "XLXI_50/blink_red_cnt_3" BEL
        "XLXI_50/blink_red_cnt_4" BEL "XLXI_50/blink_red_cnt_5" BEL
        "XLXI_50/blink_red_cnt_6" BEL "XLXI_50/blink_red_cnt_7" BEL
        "XLXI_50/blink_red_cnt_8" BEL "XLXI_50/blink_red_cnt_9" BEL
        "XLXI_50/blink_red_cnt_10" BEL "XLXI_50/blink_red_cnt_11" BEL
        "XLXI_50/blink_red_cnt_12" BEL "XLXI_50/blink_red_cnt_13" BEL
        "XLXI_50/blink_red_cnt_14" BEL "XLXI_50/blink_red_cnt_15" BEL
        "XLXI_50/blink_red_cnt_16" BEL "XLXI_50/blink_red_cnt_17" BEL
        "XLXI_50/blink_red_cnt_18" BEL "XLXI_50/blink_red_cnt_19" BEL
        "XLXI_50/blink_red_cnt_20" BEL "XLXI_50/blink_red_cnt_21" BEL
        "XLXI_50/blink_red_cnt_22" BEL "XLXI_50/blink_red_cnt_23" BEL
        "XLXI_50/blink_red_cnt_24" BEL "XLXI_50/blink_red_cnt_25" BEL
        "XLXI_50/green_reg" BEL "XLXI_50/blink_valid_cnt_0" BEL
        "XLXI_50/blink_valid_cnt_1" BEL "XLXI_50/blink_valid_cnt_2" BEL
        "XLXI_50/blink_valid_cnt_3" BEL "XLXI_50/blink_valid_cnt_4" BEL
        "XLXI_50/blink_valid_cnt_5" BEL "XLXI_50/blink_valid_cnt_6" BEL
        "XLXI_50/blink_valid_cnt_7" BEL "XLXI_50/blink_valid_cnt_8" BEL
        "XLXI_50/blink_valid_cnt_9" BEL "XLXI_50/blink_valid_cnt_10" BEL
        "XLXI_50/blink_valid_cnt_11" BEL "XLXI_50/blink_valid_cnt_12" BEL
        "XLXI_50/blink_valid_cnt_13" BEL "XLXI_50/blink_valid_cnt_14" BEL
        "XLXI_50/blink_valid_cnt_15" BEL "XLXI_50/blink_valid_cnt_16" BEL
        "XLXI_50/blink_valid_cnt_17" BEL "XLXI_50/blink_valid_cnt_18" BEL
        "XLXI_50/blink_valid_cnt_19" BEL "XLXI_50/blink_valid_cnt_20" BEL
        "XLXI_50/blink_valid_cnt_21" BEL "XLXI_50/blink_valid_cnt_22" BEL
        "XLXI_50/blink_valid_cnt_23" BEL "XLXI_50/blink_valid_cnt_24" BEL
        "XLXI_50/blink_valid_cnt_25" BEL "XLXI_50/Mshreg_wr_en_pipe_2" BEL
        "XLXI_50/wr_en_pipe_2" BEL "XLXI_50/Mshreg_rd_en_pipe_2" BEL
        "XLXI_50/rd_en_pipe_2" BEL "XLXI_47/red_reg" BEL "XLXI_47/blink_cnt_0"
        BEL "XLXI_47/blink_cnt_1" BEL "XLXI_47/blink_cnt_2" BEL
        "XLXI_47/blink_cnt_3" BEL "XLXI_47/blink_cnt_4" BEL
        "XLXI_47/blink_cnt_5" BEL "XLXI_47/blink_cnt_6" BEL
        "XLXI_47/blink_cnt_7" BEL "XLXI_47/blink_cnt_8" BEL
        "XLXI_47/blink_cnt_9" BEL "XLXI_47/blink_cnt_10" BEL
        "XLXI_47/blink_cnt_11" BEL "XLXI_47/blink_cnt_12" BEL
        "XLXI_47/blink_cnt_13" BEL "XLXI_47/blink_cnt_14" BEL
        "XLXI_47/blink_cnt_15" BEL "XLXI_47/blink_cnt_16" BEL
        "XLXI_47/blink_cnt_17" BEL "XLXI_47/blink_cnt_18" BEL
        "XLXI_47/blink_cnt_19" BEL "XLXI_47/blink_cnt_20" BEL
        "XLXI_47/blink_cnt_21" BEL "XLXI_47/blink_red_cnt_0" BEL
        "XLXI_47/blink_red_cnt_1" BEL "XLXI_47/blink_red_cnt_2" BEL
        "XLXI_47/blink_red_cnt_3" BEL "XLXI_47/blink_red_cnt_4" BEL
        "XLXI_47/blink_red_cnt_5" BEL "XLXI_47/blink_red_cnt_6" BEL
        "XLXI_47/blink_red_cnt_7" BEL "XLXI_47/blink_red_cnt_8" BEL
        "XLXI_47/blink_red_cnt_9" BEL "XLXI_47/blink_red_cnt_10" BEL
        "XLXI_47/blink_red_cnt_11" BEL "XLXI_47/blink_red_cnt_12" BEL
        "XLXI_47/blink_red_cnt_13" BEL "XLXI_47/blink_red_cnt_14" BEL
        "XLXI_47/blink_red_cnt_15" BEL "XLXI_47/blink_red_cnt_16" BEL
        "XLXI_47/blink_red_cnt_17" BEL "XLXI_47/blink_red_cnt_18" BEL
        "XLXI_47/blink_red_cnt_19" BEL "XLXI_47/blink_red_cnt_20" BEL
        "XLXI_47/blink_red_cnt_21" BEL "XLXI_47/blink_red_cnt_22" BEL
        "XLXI_47/blink_red_cnt_23" BEL "XLXI_47/blink_red_cnt_24" BEL
        "XLXI_47/blink_red_cnt_25" BEL "XLXI_47/green_reg" BEL
        "XLXI_47/blink_valid_cnt_0" BEL "XLXI_47/blink_valid_cnt_1" BEL
        "XLXI_47/blink_valid_cnt_2" BEL "XLXI_47/blink_valid_cnt_3" BEL
        "XLXI_47/blink_valid_cnt_4" BEL "XLXI_47/blink_valid_cnt_5" BEL
        "XLXI_47/blink_valid_cnt_6" BEL "XLXI_47/blink_valid_cnt_7" BEL
        "XLXI_47/blink_valid_cnt_8" BEL "XLXI_47/blink_valid_cnt_9" BEL
        "XLXI_47/blink_valid_cnt_10" BEL "XLXI_47/blink_valid_cnt_11" BEL
        "XLXI_47/blink_valid_cnt_12" BEL "XLXI_47/blink_valid_cnt_13" BEL
        "XLXI_47/blink_valid_cnt_14" BEL "XLXI_47/blink_valid_cnt_15" BEL
        "XLXI_47/blink_valid_cnt_16" BEL "XLXI_47/blink_valid_cnt_17" BEL
        "XLXI_47/blink_valid_cnt_18" BEL "XLXI_47/blink_valid_cnt_19" BEL
        "XLXI_47/blink_valid_cnt_20" BEL "XLXI_47/blink_valid_cnt_21" BEL
        "XLXI_47/blink_valid_cnt_22" BEL "XLXI_47/blink_valid_cnt_23" BEL
        "XLXI_47/blink_valid_cnt_24" BEL "XLXI_47/blink_valid_cnt_25" BEL
        "XLXI_47/Mshreg_wr_en_pipe_2" BEL "XLXI_47/wr_en_pipe_2" BEL
        "XLXI_47/Mshreg_rd_en_pipe_2" BEL "XLXI_47/rd_en_pipe_2";
PIN
        u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<181>
        = BEL
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i"
        PINNAME RXUSRCLK0;
PIN
        u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<368>
        = BEL
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i"
        PINNAME TXUSRCLK0;
TIMEGRP SYNC_CLK_1 = PIN
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<181>"
        PIN
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<368>"
        PIN
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<181>"
        PIN
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<368>";
PIN
        u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<0>
        = BEL
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i"
        PINNAME CLK00;
PIN
        u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<1>
        = BEL
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i"
        PINNAME CLK01;
TIMEGRP GT1_REFCLK = PIN
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<0>"
        PIN
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<1>"
        PIN
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<0>"
        PIN
        "u_Aurora_unit_1/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<1>";
PIN
        u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<181>
        = BEL
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i"
        PINNAME RXUSRCLK0;
PIN
        u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<368>
        = BEL
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i"
        PINNAME TXUSRCLK0;
TIMEGRP SYNC_CLK_2 = PIN
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<181>"
        PIN
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<368>"
        PIN
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<181>"
        PIN
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<368>";
PIN
        u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<0>
        = BEL
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i"
        PINNAME CLK00;
PIN
        u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<1>
        = BEL
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i"
        PINNAME CLK01;
TIMEGRP GT2_REFCLK = PIN
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<0>"
        PIN
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<1>"
        PIN
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<0>"
        PIN
        "u_Aurora_unit_2/aurora_module_i/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i_pins<1>";
TIMEGRP TBUS = BEL "BUS_ABORT" BEL "BUS_ACK_PAD" BEL "BUS_REQ_R_1_PAD" BEL
        "BUS_REQ_R_2_PAD" BEL "BUS_REQ_W_1_PAD" BEL "BUS_REQ_W_2_PAD" BEL
        "BUS_S_RDY" BEL "BUS_AD_PAD<31>" BEL "BUS_AD_PAD<30>" BEL
        "BUS_AD_PAD<29>" BEL "BUS_AD_PAD<28>" BEL "BUS_AD_PAD<27>" BEL
        "BUS_AD_PAD<26>" BEL "BUS_AD_PAD<25>" BEL "BUS_AD_PAD<24>" BEL
        "BUS_AD_PAD<23>" BEL "BUS_AD_PAD<22>" BEL "BUS_AD_PAD<21>" BEL
        "BUS_AD_PAD<20>" BEL "BUS_AD_PAD<19>" BEL "BUS_AD_PAD<18>" BEL
        "BUS_AD_PAD<17>" BEL "BUS_AD_PAD<16>" BEL "BUS_AD_PAD<15>" BEL
        "BUS_AD_PAD<14>" BEL "BUS_AD_PAD<13>" BEL "BUS_AD_PAD<12>" BEL
        "BUS_AD_PAD<11>" BEL "BUS_AD_PAD<10>" BEL "BUS_AD_PAD<9>" BEL
        "BUS_AD_PAD<8>" BEL "BUS_AD_PAD<7>" BEL "BUS_AD_PAD<6>" BEL
        "BUS_AD_PAD<5>" BEL "BUS_AD_PAD<4>" BEL "BUS_AD_PAD<3>" BEL
        "BUS_AD_PAD<2>" BEL "BUS_AD_PAD<1>" BEL "BUS_AD_PAD<0>" BEL
        "BUS_M_RDY" BEL "BUS_STB_PAD" BEL "BUS_WE_PAD";
TIMEGRP TCLOCK_PAD = BEL "WB_CLK_2x_PAD";
TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
PATH TS_J_TO_D_path = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK";
PATH "TS_J_TO_D_path" TIG;
PATH TS_D_TO_J_path = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK";
PATH "TS_D_TO_J_path" TIG;
TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
TS_TOCLK = MAXDELAY FROM TIMEGRP "TCLOCK_PAD" 3.5 ns;
TS_OFFSET_IN = MAXDELAY FROM TIMEGRP "TBUS" 3.5 ns DATAPATHONLY;
TS_OFFSET_OUT = MAXDELAY TO TIMEGRP "TBUS" 3.5 ns DATAPATHONLY;
TS_WB_CLK_2x_PAD = PERIOD TIMEGRP "WB_CLK_2x_PAD" 15 ns HIGH 50%;
TS_GTPD1_LEFT_I = PERIOD TIMEGRP "GT1_REFCLK" 156.25 MHz HIGH 50%;
TS_USER_CLK_I_1 = PERIOD TIMEGRP "USER_CLK_1" 78.125 MHz HIGH 50%;
TS_SYNC_CLK_I_1 = PERIOD TIMEGRP "SYNC_CLK_1" 312.5 MHz HIGH 50%;
PATH TS_TIG1_path = FROM TIMEGRP "INIT_CLK" TO TIMEGRP "USER_CLK_1";
PATH "TS_TIG1_path" TIG;
TS_GTPD0_LEFT_I = PERIOD TIMEGRP "GT2_REFCLK" 156.25 MHz HIGH 50%;
TS_USER_CLK_I_2 = PERIOD TIMEGRP "USER_CLK_2" 78.125 MHz HIGH 50%;
TS_SYNC_CLK_I_2 = PERIOD TIMEGRP "SYNC_CLK_2" 312.5 MHz HIGH 50%;
PATH TS_TIG2_path = FROM TIMEGRP "INIT_CLK" TO TIMEGRP "USER_CLK_2";
PATH "TS_TIG2_path" TIG;
TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clk0 =
        PERIOD TIMEGRP
        "u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clk0"
        TS_WB_CLK_2x_PAD HIGH 50%;
TS_u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clkdv =
        PERIOD TIMEGRP
        "u_Aurora_FPGA_BUS_u_Aurora_FPGA_clk_gen_top_u_Aurora_FPGA_clock_clkdv"
        TS_WB_CLK_2x_PAD * 2 HIGH 50%;
PIN
        u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_pins<2>
        = BEL
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS"
        PINNAME SHIFT;
PIN
        "u_Aurora_FPGA_BUS/u_Aurora_FPGA_debug/u_Aurora_FPGA_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_pins<2>"
        TIG;
SCHEMATIC END;

