Analysis & Synthesis report for Project
Mon Mar 13 22:37:22 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Multiplexer Restructuring Statistics (No Restructuring Performed)
 16. Source assignments for altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |Project
 18. Parameter Settings for User Entity Instance: Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i
 19. Parameter Settings for User Entity Instance: SXT:sxt0
 20. Parameter Settings for User Entity Instance: SXT:sxt1
 21. Parameter Settings for Inferred Entity Instance: altsyncram:dmem_rtl_0
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "SevenSeg:ss5"
 24. Port Connectivity Checks: "SevenSeg:ss4"
 25. Port Connectivity Checks: "SevenSeg:ss3"
 26. Port Connectivity Checks: "SevenSeg:ss2"
 27. Port Connectivity Checks: "SevenSeg:ss1"
 28. Port Connectivity Checks: "SevenSeg:ss0"
 29. Port Connectivity Checks: "SXT:sxt1"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Mar 13 22:37:22 2017      ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                   ; Project                                    ;
; Top-level Entity Name           ; Project                                    ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 839                                        ;
; Total pins                      ; 68                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 524,288                                    ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 1                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Project            ; Project            ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Remove Redundant Logic Cells                                                    ; On                 ; Off                ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Pre-Mapping Resynthesis Optimization                                            ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                          ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; Project.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.v              ;         ;
; SevenSeg.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/SevenSeg.v             ;         ;
; Pll.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Pll.v                  ; Pll     ;
; Pll/Pll_0002.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Pll/Pll_0002.v         ; Pll     ;
; altera_pll.v                     ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v                                           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf                                         ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                                            ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc                                         ;         ;
; aglobal140.inc                   ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc                                         ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                                          ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc                                             ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/altram.inc                                             ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                                           ;         ;
; db/altsyncram_1km1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/db/altsyncram_1km1.tdf ;         ;
; fmedian.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/fmedian.mif            ;         ;
; db/decode_5la.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/db/decode_5la.tdf      ;         ;
; db/decode_u0a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/db/decode_u0a.tdf      ;         ;
; db/mux_2hb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/db/mux_2hb.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------+
; Resource                                    ; Usage                                                              ;
+---------------------------------------------+--------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 886                                                                ;
;                                             ;                                                                    ;
; Combinational ALUT usage for logic          ; 1171                                                               ;
;     -- 7 input functions                    ; 44                                                                 ;
;     -- 6 input functions                    ; 475                                                                ;
;     -- 5 input functions                    ; 213                                                                ;
;     -- 4 input functions                    ; 189                                                                ;
;     -- <=3 input functions                  ; 250                                                                ;
;                                             ;                                                                    ;
; Dedicated logic registers                   ; 839                                                                ;
;                                             ;                                                                    ;
; I/O pins                                    ; 68                                                                 ;
; Total MLAB memory bits                      ; 0                                                                  ;
; Total block memory bits                     ; 524288                                                             ;
; Total DSP Blocks                            ; 0                                                                  ;
; Total PLLs                                  ; 1                                                                  ;
;     -- PLLs                                 ; 1                                                                  ;
;                                             ;                                                                    ;
; Maximum fan-out node                        ; Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 907                                                                ;
; Total fan-out                               ; 10089                                                              ;
; Average fan-out                             ; 4.56                                                               ;
+---------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                              ; Library Name ;
+----------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------+--------------+
; |Project                               ; 1171 (1126)       ; 839 (836)    ; 524288            ; 0          ; 68   ; 0            ; |Project                                                                         ; work         ;
;    |Pll:myPll|                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project|Pll:myPll                                                               ; Pll          ;
;       |Pll_0002:pll_inst|              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project|Pll:myPll|Pll_0002:pll_inst                                             ; Pll          ;
;          |altera_pll:altera_pll_i|     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project|Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i                     ; work         ;
;    |SevenSeg:ss0|                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss0                                                            ; work         ;
;    |SevenSeg:ss1|                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss1                                                            ; work         ;
;    |SevenSeg:ss2|                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss2                                                            ; work         ;
;    |SevenSeg:ss3|                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss3                                                            ; work         ;
;    |SevenSeg:ss4|                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss4                                                            ; work         ;
;    |SevenSeg:ss5|                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project|SevenSeg:ss5                                                            ; work         ;
;    |altsyncram:dmem_rtl_0|             ; 3 (0)             ; 3 (0)        ; 524288            ; 0          ; 0    ; 0            ; |Project|altsyncram:dmem_rtl_0                                                   ; work         ;
;       |altsyncram_1km1:auto_generated| ; 3 (2)             ; 3 (3)        ; 524288            ; 0          ; 0    ; 0            ; |Project|altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated                    ; work         ;
;          |decode_5la:decode2|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project|altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|decode_5la:decode2 ; work         ;
+----------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                             ;
+-----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; Name                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF         ;
+-----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; fmedian.mif ;
+-----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Altera ; altera_pll   ; 15.1    ; N/A          ; N/A          ; |Project|Pll:myPll ; Pll.v           ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; ALUfunc[0]                                          ; Selector63          ; yes                    ;
; ALUfunc[3]                                          ; Selector63          ; yes                    ;
; ALUfunc[1]                                          ; Selector63          ; yes                    ;
; ALUfunc[2]                                          ; Selector63          ; yes                    ;
; iomem[3]                                            ; iomem[0]            ; yes                    ;
; iomem[2]                                            ; iomem[0]            ; yes                    ;
; iomem[1]                                            ; iomem[0]            ; yes                    ;
; iomem[0]                                            ; iomem[0]            ; yes                    ;
; iomem[7]                                            ; Equal2              ; yes                    ;
; iomem[6]                                            ; Equal2              ; yes                    ;
; iomem[5]                                            ; Equal2              ; yes                    ;
; iomem[4]                                            ; Equal2              ; yes                    ;
; iomem[9]                                            ; Equal2              ; yes                    ;
; iomem[8]                                            ; Equal2              ; yes                    ;
; next_state[2]                                       ; Mux0                ; yes                    ;
; next_state[0]                                       ; Mux0                ; yes                    ;
; next_state[1]                                       ; Mux0                ; yes                    ;
; next_state[4]                                       ; Mux0                ; yes                    ;
; next_state[3]                                       ; Mux0                ; yes                    ;
; Number of user-specified and inferred latches = 19  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; IR[24]                                ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 839   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 115   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 754   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; IR[2]                                   ; 2       ;
; IR[10]                                  ; 3       ;
; IR[27]                                  ; 14      ;
; IR[26]                                  ; 13      ;
; IR[31]                                  ; 15      ;
; IR[28]                                  ; 16      ;
; IR[30]                                  ; 9       ;
; IR[3]                                   ; 2       ;
; IR[7]                                   ; 2       ;
; IR[11]                                  ; 3       ;
; IR[0]                                   ; 2       ;
; IR[5]                                   ; 2       ;
; IR[9]                                   ; 3       ;
; dmem~4                                  ; 1       ;
; dmem_rtl_0_bypass[36]                   ; 1       ;
; dmem_rtl_0_bypass[35]                   ; 1       ;
; dmem~3                                  ; 1       ;
; dmem_rtl_0_bypass[34]                   ; 1       ;
; dmem_rtl_0_bypass[33]                   ; 1       ;
; dmem_rtl_0_bypass[32]                   ; 1       ;
; dmem~1                                  ; 1       ;
; dmem_rtl_0_bypass[30]                   ; 1       ;
; dmem_rtl_0_bypass[29]                   ; 1       ;
; dmem~8                                  ; 1       ;
; dmem_rtl_0_bypass[44]                   ; 1       ;
; dmem_rtl_0_bypass[43]                   ; 1       ;
; IR[15]                                  ; 2       ;
; dmem_rtl_0_bypass[42]                   ; 1       ;
; IR[14]                                  ; 2       ;
; IR[12]                                  ; 2       ;
; dmem~6                                  ; 1       ;
; dmem_rtl_0_bypass[40]                   ; 1       ;
; dmem_rtl_0_bypass[39]                   ; 1       ;
; dmem_rtl_0_bypass[38]                   ; 1       ;
; dmem~12                                 ; 1       ;
; dmem_rtl_0_bypass[52]                   ; 1       ;
; dmem_rtl_0_bypass[51]                   ; 1       ;
; IR[19]                                  ; 7       ;
; dmem~11                                 ; 1       ;
; dmem_rtl_0_bypass[50]                   ; 1       ;
; dmem_rtl_0_bypass[49]                   ; 1       ;
; IR[18]                                  ; 7       ;
; IR[16]                                  ; 2       ;
; dmem~10                                 ; 1       ;
; dmem_rtl_0_bypass[48]                   ; 1       ;
; dmem_rtl_0_bypass[47]                   ; 1       ;
; dmem_rtl_0_bypass[46]                   ; 1       ;
; PC[8]                                   ; 24      ;
; dmem~16                                 ; 1       ;
; dmem_rtl_0_bypass[60]                   ; 1       ;
; dmem_rtl_0_bypass[59]                   ; 1       ;
; IR[23]                                  ; 6       ;
; IR[21]                                  ; 7       ;
; dmem~15                                 ; 1       ;
; dmem_rtl_0_bypass[58]                   ; 1       ;
; dmem_rtl_0_bypass[57]                   ; 1       ;
; dmem_rtl_0_bypass[56]                   ; 1       ;
; dmem~13                                 ; 1       ;
; dmem_rtl_0_bypass[54]                   ; 1       ;
; dmem_rtl_0_bypass[53]                   ; 1       ;
; dmem_rtl_0_bypass[68]                   ; 1       ;
; dmem_rtl_0_bypass[66]                   ; 1       ;
; dmem_rtl_0_bypass[64]                   ; 1       ;
; dmem_rtl_0_bypass[62]                   ; 1       ;
; dmem_rtl_0_bypass[76]                   ; 1       ;
; dmem_rtl_0_bypass[74]                   ; 1       ;
; dmem_rtl_0_bypass[72]                   ; 1       ;
; dmem_rtl_0_bypass[70]                   ; 1       ;
; IR[25]                                  ; 6       ;
; dmem_rtl_0_bypass[92]                   ; 1       ;
; dmem_rtl_0_bypass[80]                   ; 1       ;
; dmem_rtl_0_bypass[82]                   ; 1       ;
; dmem_rtl_0_bypass[84]                   ; 1       ;
; dmem_rtl_0_bypass[86]                   ; 1       ;
; dmem_rtl_0_bypass[88]                   ; 1       ;
; dmem_rtl_0_bypass[90]                   ; 1       ;
; dmem_rtl_0_bypass[78]                   ; 1       ;
; Total number of inverted registers = 77 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------+
; Registers Added for RAM Pass-Through Logic ;
+-----------------------+--------------------+
; Register Name         ; RAM Name           ;
+-----------------------+--------------------+
; dmem_rtl_0_bypass[0]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[1]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[2]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[3]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[4]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[5]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[6]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[7]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[8]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[9]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[10] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[11] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[12] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[13] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[14] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[15] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[16] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[17] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[18] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[19] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[20] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[21] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[22] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[23] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[24] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[25] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[26] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[27] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[28] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[29] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[30] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[31] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[32] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[33] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[34] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[35] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[36] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[37] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[38] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[39] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[40] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[41] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[42] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[43] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[44] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[45] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[46] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[47] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[48] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[49] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[50] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[51] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[52] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[53] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[54] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[55] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[56] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[57] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[58] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[59] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[60] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[61] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[62] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[63] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[64] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[65] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[66] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[67] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[68] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[69] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[70] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[71] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[72] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[73] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[74] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[75] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[76] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[77] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[78] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[79] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[80] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[81] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[82] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[83] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[84] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[85] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[86] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[87] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[88] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[89] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[90] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[91] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[92] ; dmem_rtl_0         ;
+-----------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |Project|PC[4]             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Project|ShiftLeft0        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Project|ShiftLeft0        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Project|ShiftRight0       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |Project|ShiftRight0       ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |Project|ShiftRight0       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |Project|SevenSeg:ss0|OUT  ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |Project|SevenSeg:ss1|OUT  ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |Project|SevenSeg:ss2|OUT  ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |Project|SevenSeg:ss3|OUT  ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |Project|SevenSeg:ss4|OUT  ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |Project|SevenSeg:ss5|OUT  ;
; 32:1               ; 2 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; No         ; |Project|Selector77        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Project|Selector43        ;
; 11:1               ; 4 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; No         ; |Project|Selector78        ;
; 23:1               ; 12 bits   ; 180 LEs       ; 144 LEs              ; 36 LEs                 ; No         ; |Project|Selector15        ;
; 23:1               ; 10 bits   ; 150 LEs       ; 130 LEs              ; 20 LEs                 ; No         ; |Project|Selector27        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Project|Selector74        ;
; 26:1               ; 3 bits    ; 51 LEs        ; 42 LEs               ; 9 LEs                  ; No         ; |Project|Selector1         ;
; 26:1               ; 3 bits    ; 51 LEs        ; 45 LEs               ; 6 LEs                  ; No         ; |Project|Selector28        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated ;
+---------------------------------+--------------------+------+---------------+
; Assignment                      ; Value              ; From ; To            ;
+---------------------------------+--------------------+------+---------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -             ;
+---------------------------------+--------------------+------+---------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Project ;
+-----------------+----------------------------------+--------------------+
; Parameter Name  ; Value                            ; Type               ;
+-----------------+----------------------------------+--------------------+
; DBITS           ; 32                               ; Signed Integer     ;
; INSTSIZE        ; 00000000000000000000000000000100 ; Unsigned Binary    ;
; INSTBITS        ; 32                               ; Signed Integer     ;
; REGNOBITS       ; 4                                ; Signed Integer     ;
; IMMBITS         ; 16                               ; Signed Integer     ;
; STARTPC         ; 00000000000000000000000100000000 ; Unsigned Binary    ;
; ADDRHEX         ; 11111111111111111111000000000000 ; Unsigned Binary    ;
; ADDRLEDR        ; 11111111111111111111000000100000 ; Unsigned Binary    ;
; ADDRKEY         ; 11111111111111111111000010000000 ; Unsigned Binary    ;
; ADDRSW          ; 11111111111111111111000010010000 ; Unsigned Binary    ;
; IMEMINITFILE    ; fmedian.mif                      ; String             ;
; IMEMADDRBITS    ; 16                               ; Signed Integer     ;
; IMEMWORDBITS    ; 2                                ; Signed Integer     ;
; IMEMWORDS       ; 16384                            ; Signed Integer     ;
; DMEMADDRBITS    ; 16                               ; Signed Integer     ;
; DMEMWORDBITS    ; 2                                ; Signed Integer     ;
; DMEMWORDIDXBITS ; 14                               ; Signed Integer     ;
; DMEMWORDS       ; 16384                            ; Signed Integer     ;
; OP1BITS         ; 6                                ; Signed Integer     ;
; OP1_ALUR        ; 000000                           ; Unsigned Binary    ;
; OP1_EXT         ; 000000                           ; Unsigned Binary    ;
; OP1_BEQ         ; 001000                           ; Unsigned Binary    ;
; OP1_BLT         ; 001001                           ; Unsigned Binary    ;
; OP1_BLE         ; 001010                           ; Unsigned Binary    ;
; OP1_BNE         ; 001011                           ; Unsigned Binary    ;
; OP1_JAL         ; 001100                           ; Unsigned Binary    ;
; OP1_LW          ; 010010                           ; Unsigned Binary    ;
; OP1_SW          ; 011010                           ; Unsigned Binary    ;
; OP1_ADDI        ; 100000                           ; Unsigned Binary    ;
; OP1_ANDI        ; 100100                           ; Unsigned Binary    ;
; OP1_ORI         ; 100101                           ; Unsigned Binary    ;
; OP1_XORI        ; 100110                           ; Unsigned Binary    ;
; OP2BITS         ; 8                                ; Signed Integer     ;
; OP2_EQ          ; 00001000                         ; Unsigned Binary    ;
; OP2_LT          ; 00001001                         ; Unsigned Binary    ;
; OP2_LE          ; 00001010                         ; Unsigned Binary    ;
; OP2_NE          ; 00001011                         ; Unsigned Binary    ;
; OP2_ADD         ; 00100000                         ; Unsigned Binary    ;
; OP2_AND         ; 00100100                         ; Unsigned Binary    ;
; OP2_OR          ; 00100101                         ; Unsigned Binary    ;
; OP2_XOR         ; 00100110                         ; Unsigned Binary    ;
; OP2_SUB         ; 00101000                         ; Unsigned Binary    ;
; OP2_NAND        ; 00101100                         ; Unsigned Binary    ;
; OP2_NOR         ; 00101101                         ; Unsigned Binary    ;
; OP2_NXOR        ; 00101110                         ; Unsigned Binary    ;
; OP2_RSHF        ; 00110000                         ; Unsigned Binary    ;
; OP2_LSHF        ; 00110001                         ; Unsigned Binary    ;
; HEXBITS         ; 24                               ; Signed Integer     ;
; LEDRBITS        ; 10                               ; Signed Integer     ;
; ALU_EQ          ; 000000                           ; Unsigned Binary    ;
; ALU_LT          ; 000001                           ; Unsigned Binary    ;
; ALU_LE          ; 000010                           ; Unsigned Binary    ;
; ALU_NE          ; 000011                           ; Unsigned Binary    ;
; ALU_ADD         ; 000100                           ; Unsigned Binary    ;
; ALU_AND         ; 000101                           ; Unsigned Binary    ;
; ALU_OR          ; 000110                           ; Unsigned Binary    ;
; ALU_XOR         ; 000111                           ; Unsigned Binary    ;
; ALU_SUB         ; 001000                           ; Unsigned Binary    ;
; ALU_NAND        ; 001001                           ; Unsigned Binary    ;
; ALU_NOR         ; 001010                           ; Unsigned Binary    ;
; ALU_NXOR        ; 001011                           ; Unsigned Binary    ;
; ALU_RSHF        ; 001100                           ; Unsigned Binary    ;
; ALU_LSHF        ; 001101                           ; Unsigned Binary    ;
; BUSZ            ; ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ ; Unsigned Binary    ;
; S_BITS          ; 5                                ; Signed Integer     ;
; S_ZERO          ; 00000                            ; Unsigned Binary    ;
; S_ONE           ; 00001                            ; Unsigned Binary    ;
; S_FETCH1        ; 00000                            ; Unsigned Binary    ;
; S_FETCH2        ; 00001                            ; Unsigned Binary    ;
; S_ALUR1         ; 00010                            ; Unsigned Binary    ;
; S_ALUR2         ; 00011                            ; Unsigned Binary    ;
; S_ALUR3         ; 00100                            ; Unsigned Binary    ;
; S_ALUI1         ; 00101                            ; Unsigned Binary    ;
; S_MEM1          ; 00110                            ; Unsigned Binary    ;
; S_MEM2          ; 00111                            ; Unsigned Binary    ;
; S_MEM3          ; 01000                            ; Unsigned Binary    ;
; S_MEM4          ; 01001                            ; Unsigned Binary    ;
; S_LW            ; 01010                            ; Unsigned Binary    ;
; S_JAL1          ; 01011                            ; Unsigned Binary    ;
; S_JAL2          ; 01100                            ; Unsigned Binary    ;
; S_JAL3          ; 01101                            ; Unsigned Binary    ;
; S_JAL4          ; 01110                            ; Unsigned Binary    ;
; S_BR1           ; 01111                            ; Unsigned Binary    ;
; S_BR2           ; 10000                            ; Unsigned Binary    ;
; S_BR3           ; 10001                            ; Unsigned Binary    ;
; S_BR4           ; 10010                            ; Unsigned Binary    ;
; S_BR5           ; 10011                            ; Unsigned Binary    ;
; S_BR6           ; 10100                            ; Unsigned Binary    ;
; S_ERROR         ; 10101                            ; Unsigned Binary    ;
+-----------------+----------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------+
; Parameter Name                       ; Value                  ; Type                             ;
+--------------------------------------+------------------------+----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                           ;
; fractional_vco_multiplier            ; false                  ; String                           ;
; pll_type                             ; General                ; String                           ;
; pll_subtype                          ; General                ; String                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                   ;
; operation_mode                       ; direct                 ; String                           ;
; deserialization_factor               ; 4                      ; Signed Integer                   ;
; data_rate                            ; 0                      ; Signed Integer                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                   ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                           ;
; phase_shift0                         ; 0 ps                   ; String                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                           ;
; phase_shift1                         ; 0 ps                   ; String                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                           ;
; phase_shift2                         ; 0 ps                   ; String                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                           ;
; phase_shift3                         ; 0 ps                   ; String                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                           ;
; phase_shift4                         ; 0 ps                   ; String                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                           ;
; phase_shift5                         ; 0 ps                   ; String                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                           ;
; phase_shift6                         ; 0 ps                   ; String                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                           ;
; phase_shift7                         ; 0 ps                   ; String                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                           ;
; phase_shift8                         ; 0 ps                   ; String                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                           ;
; phase_shift9                         ; 0 ps                   ; String                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                           ;
; phase_shift10                        ; 0 ps                   ; String                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                           ;
; phase_shift11                        ; 0 ps                   ; String                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                           ;
; phase_shift12                        ; 0 ps                   ; String                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                           ;
; phase_shift13                        ; 0 ps                   ; String                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                           ;
; phase_shift14                        ; 0 ps                   ; String                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                           ;
; phase_shift15                        ; 0 ps                   ; String                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                           ;
; phase_shift16                        ; 0 ps                   ; String                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                           ;
; phase_shift17                        ; 0 ps                   ; String                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                   ;
; clock_name_0                         ;                        ; String                           ;
; clock_name_1                         ;                        ; String                           ;
; clock_name_2                         ;                        ; String                           ;
; clock_name_3                         ;                        ; String                           ;
; clock_name_4                         ;                        ; String                           ;
; clock_name_5                         ;                        ; String                           ;
; clock_name_6                         ;                        ; String                           ;
; clock_name_7                         ;                        ; String                           ;
; clock_name_8                         ;                        ; String                           ;
; clock_name_global_0                  ; false                  ; String                           ;
; clock_name_global_1                  ; false                  ; String                           ;
; clock_name_global_2                  ; false                  ; String                           ;
; clock_name_global_3                  ; false                  ; String                           ;
; clock_name_global_4                  ; false                  ; String                           ;
; clock_name_global_5                  ; false                  ; String                           ;
; clock_name_global_6                  ; false                  ; String                           ;
; clock_name_global_7                  ; false                  ; String                           ;
; clock_name_global_8                  ; false                  ; String                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_bypass_en                      ; false                  ; String                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_bypass_en                      ; false                  ; String                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en0                     ; false                  ; String                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en1                     ; false                  ; String                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en2                     ; false                  ; String                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en3                     ; false                  ; String                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en4                     ; false                  ; String                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en5                     ; false                  ; String                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en6                     ; false                  ; String                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en7                     ; false                  ; String                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en8                     ; false                  ; String                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en9                     ; false                  ; String                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en10                    ; false                  ; String                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en11                    ; false                  ; String                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en12                    ; false                  ; String                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en13                    ; false                  ; String                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en14                    ; false                  ; String                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en15                    ; false                  ; String                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en16                    ; false                  ; String                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en17                    ; false                  ; String                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                   ;
; pll_slf_rst                          ; false                  ; String                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                           ;
; mimic_fbclk_type                     ; gclk                   ; String                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
+--------------------------------------+------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: SXT:sxt0 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; IBITS          ; 16    ; Signed Integer               ;
; OBITS          ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: SXT:sxt1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; IBITS          ; 16    ; Signed Integer               ;
; OBITS          ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:dmem_rtl_0     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 32                   ; Untyped        ;
; WIDTHAD_A                          ; 14                   ; Untyped        ;
; NUMWORDS_A                         ; 16384                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 32                   ; Untyped        ;
; WIDTHAD_B                          ; 14                   ; Untyped        ;
; NUMWORDS_B                         ; 16384                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; fmedian.mif          ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_1km1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                  ;
+-------------------------------------------+-----------------------+
; Name                                      ; Value                 ;
+-------------------------------------------+-----------------------+
; Number of entity instances                ; 1                     ;
; Entity Instance                           ; altsyncram:dmem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT             ;
;     -- WIDTH_A                            ; 32                    ;
;     -- NUMWORDS_A                         ; 16384                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED          ;
;     -- WIDTH_B                            ; 32                    ;
;     -- NUMWORDS_B                         ; 16384                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ;
+-------------------------------------------+-----------------------+


+------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss5" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; OFF  ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss4" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; OFF  ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss3" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; OFF  ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss2" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; OFF  ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss1" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; OFF  ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss0" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; OFF  ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+--------------------------------------------+
; Port Connectivity Checks: "SXT:sxt1"       ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; IN[1..0] ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 839                         ;
;     CLR               ; 5                           ;
;     ENA               ; 644                         ;
;     ENA CLR           ; 110                         ;
;     plain             ; 80                          ;
; arriav_lcell_comb     ; 1177                        ;
;     arith             ; 62                          ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 32                          ;
;     extend            ; 44                          ;
;         7 data inputs ; 44                          ;
;     normal            ; 1039                        ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 40                          ;
;         3 data inputs ; 93                          ;
;         4 data inputs ; 189                         ;
;         5 data inputs ; 213                         ;
;         6 data inputs ; 475                         ;
;     shared            ; 32                          ;
;         2 data inputs ; 32                          ;
; boundary_port         ; 68                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 10.90                       ;
; Average LUT depth     ; 5.61                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Mon Mar 13 22:37:11 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 2 entities, in source file project.v
    Info (12023): Found entity 1: Project
    Info (12023): Found entity 2: SXT
Info (12021): Found 1 design units, including 1 entities, in source file sevenseg.v
    Info (12023): Found entity 1: SevenSeg
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: Pll
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: Pll_0002
Info (12127): Elaborating entity "Project" for the top level hierarchy
Warning (10858): Verilog HDL warning at Project.v(136): object imem used but never assigned
Warning (10240): Verilog HDL Always Construct warning at Project.v(308): inferring latch(es) for variable "iomem", which holds its previous value in one or more paths through the always construct
Warning (10270): Verilog HDL Case Statement warning at Project.v(426): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at Project.v(476): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at Project.v(374): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at Project.v(371): inferring latch(es) for variable "ALUfunc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Project.v(371): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "next_state[0]" at Project.v(371)
Info (10041): Inferred latch for "next_state[1]" at Project.v(371)
Info (10041): Inferred latch for "next_state[2]" at Project.v(371)
Info (10041): Inferred latch for "next_state[3]" at Project.v(371)
Info (10041): Inferred latch for "next_state[4]" at Project.v(371)
Info (10041): Inferred latch for "ALUfunc[0]" at Project.v(371)
Info (10041): Inferred latch for "ALUfunc[1]" at Project.v(371)
Info (10041): Inferred latch for "ALUfunc[2]" at Project.v(371)
Info (10041): Inferred latch for "ALUfunc[3]" at Project.v(371)
Info (10041): Inferred latch for "ALUfunc[4]" at Project.v(371)
Info (10041): Inferred latch for "ALUfunc[5]" at Project.v(371)
Info (10041): Inferred latch for "iomem[0]" at Project.v(311)
Info (10041): Inferred latch for "iomem[1]" at Project.v(311)
Info (10041): Inferred latch for "iomem[2]" at Project.v(311)
Info (10041): Inferred latch for "iomem[3]" at Project.v(311)
Info (10041): Inferred latch for "iomem[4]" at Project.v(311)
Info (10041): Inferred latch for "iomem[5]" at Project.v(311)
Info (10041): Inferred latch for "iomem[6]" at Project.v(311)
Info (10041): Inferred latch for "iomem[7]" at Project.v(311)
Info (10041): Inferred latch for "iomem[8]" at Project.v(311)
Info (10041): Inferred latch for "iomem[9]" at Project.v(311)
Info (10041): Inferred latch for "iomem[10]" at Project.v(311)
Info (10041): Inferred latch for "iomem[11]" at Project.v(311)
Info (10041): Inferred latch for "iomem[12]" at Project.v(311)
Info (10041): Inferred latch for "iomem[13]" at Project.v(311)
Info (10041): Inferred latch for "iomem[14]" at Project.v(311)
Info (10041): Inferred latch for "iomem[15]" at Project.v(311)
Info (10041): Inferred latch for "iomem[16]" at Project.v(311)
Info (10041): Inferred latch for "iomem[17]" at Project.v(311)
Info (10041): Inferred latch for "iomem[18]" at Project.v(311)
Info (10041): Inferred latch for "iomem[19]" at Project.v(311)
Info (10041): Inferred latch for "iomem[20]" at Project.v(311)
Info (10041): Inferred latch for "iomem[21]" at Project.v(311)
Info (10041): Inferred latch for "iomem[22]" at Project.v(311)
Info (10041): Inferred latch for "iomem[23]" at Project.v(311)
Info (10041): Inferred latch for "iomem[24]" at Project.v(311)
Info (10041): Inferred latch for "iomem[25]" at Project.v(311)
Info (10041): Inferred latch for "iomem[26]" at Project.v(311)
Info (10041): Inferred latch for "iomem[27]" at Project.v(311)
Info (10041): Inferred latch for "iomem[28]" at Project.v(311)
Info (10041): Inferred latch for "iomem[29]" at Project.v(311)
Info (10041): Inferred latch for "iomem[30]" at Project.v(311)
Info (10041): Inferred latch for "iomem[31]" at Project.v(311)
Info (12128): Elaborating entity "Pll" for hierarchy "Pll:myPll"
Info (12128): Elaborating entity "Pll_0002" for hierarchy "Pll:myPll|Pll_0002:pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "SXT" for hierarchy "SXT:sxt0"
Info (12128): Elaborating entity "SevenSeg" for hierarchy "SevenSeg:ss0"
Warning (276020): Inferred RAM node "dmem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "imem" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "regs" is uninferred due to asynchronous read logic
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "memin[31]" into a selector
    Warning (13048): Converted tri-state node "memin[30]" into a selector
    Warning (13048): Converted tri-state node "memin[29]" into a selector
    Warning (13048): Converted tri-state node "memin[28]" into a selector
    Warning (13048): Converted tri-state node "memin[27]" into a selector
    Warning (13048): Converted tri-state node "memin[26]" into a selector
    Warning (13048): Converted tri-state node "memin[25]" into a selector
    Warning (13048): Converted tri-state node "memin[24]" into a selector
    Warning (13048): Converted tri-state node "memin[23]" into a selector
    Warning (13048): Converted tri-state node "memin[22]" into a selector
    Warning (13048): Converted tri-state node "memin[21]" into a selector
    Warning (13048): Converted tri-state node "memin[20]" into a selector
    Warning (13048): Converted tri-state node "memin[19]" into a selector
    Warning (13048): Converted tri-state node "memin[18]" into a selector
    Warning (13048): Converted tri-state node "memin[17]" into a selector
    Warning (13048): Converted tri-state node "memin[16]" into a selector
    Warning (13048): Converted tri-state node "memin[15]" into a selector
    Warning (13048): Converted tri-state node "memin[14]" into a selector
    Warning (13048): Converted tri-state node "memin[13]" into a selector
    Warning (13048): Converted tri-state node "memin[12]" into a selector
    Warning (13048): Converted tri-state node "memin[11]" into a selector
    Warning (13048): Converted tri-state node "memin[10]" into a selector
    Warning (13048): Converted tri-state node "memin[9]" into a selector
    Warning (13048): Converted tri-state node "memin[8]" into a selector
    Warning (13048): Converted tri-state node "memin[7]" into a selector
    Warning (13048): Converted tri-state node "memin[6]" into a selector
    Warning (13048): Converted tri-state node "memin[5]" into a selector
    Warning (13048): Converted tri-state node "memin[4]" into a selector
    Warning (13048): Converted tri-state node "memin[3]" into a selector
    Warning (13048): Converted tri-state node "memin[2]" into a selector
    Warning (13048): Converted tri-state node "memin[1]" into a selector
    Warning (13048): Converted tri-state node "memin[0]" into a selector
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dmem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to fmedian.mif
Info (12130): Elaborated megafunction instantiation "altsyncram:dmem_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:dmem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "16384"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "fmedian.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1km1.tdf
    Info (12023): Found entity 1: altsyncram_1km1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb
Warning (13012): Latch ALUfunc[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[3]
Warning (13012): Latch ALUfunc[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[4]
Warning (13012): Latch ALUfunc[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[3]
Warning (13012): Latch ALUfunc[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[4]
Warning (13012): Latch iomem[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MAR[31]
Warning (13012): Latch iomem[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MAR[31]
Warning (13012): Latch iomem[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MAR[31]
Warning (13012): Latch iomem[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MAR[31]
Warning (13012): Latch iomem[7] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal MAR[31]
Warning (13012): Latch iomem[6] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal MAR[31]
Warning (13012): Latch iomem[5] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal MAR[31]
Warning (13012): Latch iomem[4] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal MAR[31]
Warning (13012): Latch iomem[9] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal MAR[31]
Warning (13012): Latch iomem[8] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal MAR[31]
Warning (13012): Latch next_state[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[4]
Warning (13012): Latch next_state[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[0]
Warning (13012): Latch next_state[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[3]
Warning (13012): Latch next_state[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[3]
Warning (13012): Latch next_state[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state[4]
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2060 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 1927 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 791 megabytes
    Info: Processing ended: Mon Mar 13 22:37:22 2017
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/kavin/Documents/GitHub/Processor_Design/SingleBus/Verilog/Assignment2/Project.map.smsg.


