Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : _
Bus Delimiter                      : {}
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
loop_iteration_limit               : 10000

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\verilog\ALU\LogicCalculation_floatingPoint\XOR.v" into library work
Parsing module <XOR>.
Analyzing Verilog file "D:\verilog\ALU\LogicCalculation_floatingPoint\Sub.v" into library work
Parsing module <Sub>.
Analyzing Verilog file "D:\verilog\ALU\LogicCalculation_floatingPoint\One_Bit_count.v" into library work
Parsing module <One_Bit_count>.
Analyzing Verilog file "D:\verilog\ALU\LogicCalculation_floatingPoint\Mul.v" into library work
Parsing module <Mul>.
Analyzing Verilog file "D:\verilog\ALU\LogicCalculation_floatingPoint\Bigger_Number.v" into library work
Parsing module <Bigger_Number>.
Analyzing Verilog file "D:\verilog\ALU\LogicCalculation_floatingPoint\Add.v" into library work
Parsing module <Add>.
Analyzing Verilog file "D:\verilog\ALU\LogicCalculation_floatingPoint\logic_calculation.v" into library work
Parsing module <logic_calculation>.
Analyzing Verilog file "D:\verilog\ALU\LogicCalculation_floatingPoint\Floating_Point.v" into library work
Parsing module <Floating_Point>.
Analyzing Verilog file "D:\verilog\ALU\LogicCalculation_floatingPoint\Main.v" into library work
Parsing module <Main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Main>.

Elaborating module <logic_calculation>.

Elaborating module <Add>.
WARNING:HDLCompiler:413 - "D:\verilog\ALU\LogicCalculation_floatingPoint\Add.v" Line 43: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <Sub>.
WARNING:HDLCompiler:413 - "D:\verilog\ALU\LogicCalculation_floatingPoint\Sub.v" Line 40: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <Mul>.
WARNING:HDLCompiler:413 - "D:\verilog\ALU\LogicCalculation_floatingPoint\Mul.v" Line 40: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <One_Bit_count>.
WARNING:HDLCompiler:413 - "D:\verilog\ALU\LogicCalculation_floatingPoint\One_Bit_count.v" Line 46: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <XOR>.
WARNING:HDLCompiler:413 - "D:\verilog\ALU\LogicCalculation_floatingPoint\XOR.v" Line 41: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <Bigger_Number>.
WARNING:HDLCompiler:413 - "D:\verilog\ALU\LogicCalculation_floatingPoint\Bigger_Number.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <Floating_Point>.
WARNING:HDLCompiler:413 - "D:\verilog\ALU\LogicCalculation_floatingPoint\Floating_Point.v" Line 72: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\verilog\ALU\LogicCalculation_floatingPoint\Floating_Point.v" Line 102: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\verilog\ALU\LogicCalculation_floatingPoint\Floating_Point.v" Line 105: Result of 32-bit expression is truncated to fit in 5-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Main>.
    Related source file is "D:\verilog\ALU\LogicCalculation_floatingPoint\Main.v".
    Found 1-bit register for signal <balanceBit>.
    Found 1-bit register for signal <equalityBit>.
    Found 32-bit register for signal <output_num>.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Main> synthesized.

Synthesizing Unit <logic_calculation>.
    Related source file is "D:\verilog\ALU\LogicCalculation_floatingPoint\logic_calculation.v".
        Add = 6'b000001
        Sub = 6'b000010
        Mul = 6'b000100
        One_Bits_Number = 6'b001000
        XOR = 6'b010000
        Bigger_number = 6'b100000
    Found 32-bit register for signal <out>.
    Found 1-bit register for signal <odd_balance>.
    Found 1-bit register for signal <equality>.
    Found 5-bit comparator equal for signal <num1[4]_num2[4]_equal_2_o> created at line 47
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <logic_calculation> synthesized.

Synthesizing Unit <Add>.
    Related source file is "D:\verilog\ALU\LogicCalculation_floatingPoint\Add.v".
    Found 1-bit register for signal <balance>.
    Found 32-bit register for signal <output_result>.
    Found 6-bit adder for signal <n0040[5:0]> created at line 39.
    Found 5-bit adder for signal <GND_3_o_GND_3_o_add_5_OUT> created at line 43.
    Found 5-bit adder for signal <GND_3_o_GND_3_o_add_8_OUT> created at line 43.
    Found 5-bit adder for signal <GND_3_o_GND_3_o_add_11_OUT> created at line 43.
    Found 5-bit adder for signal <GND_3_o_GND_3_o_add_14_OUT> created at line 43.
    Found 5-bit adder for signal <GND_3_o_GND_3_o_add_17_OUT> created at line 43.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <Add> synthesized.

Synthesizing Unit <Sub>.
    Related source file is "D:\verilog\ALU\LogicCalculation_floatingPoint\Sub.v".
    Found 1-bit register for signal <balance>.
    Found 32-bit register for signal <output_result>.
    Found 5-bit subtractor for signal <number1[4]_number2[4]_sub_2_OUT> created at line 36.
    Found 5-bit adder for signal <GND_4_o_GND_4_o_add_5_OUT> created at line 40.
    Found 5-bit adder for signal <GND_4_o_GND_4_o_add_8_OUT> created at line 40.
    Found 5-bit adder for signal <GND_4_o_GND_4_o_add_11_OUT> created at line 40.
    Found 5-bit adder for signal <GND_4_o_GND_4_o_add_14_OUT> created at line 40.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Sub> synthesized.

Synthesizing Unit <Mul>.
    Related source file is "D:\verilog\ALU\LogicCalculation_floatingPoint\Mul.v".
    Found 1-bit register for signal <balance>.
    Found 32-bit register for signal <output_result>.
    Found 5-bit adder for signal <GND_5_o_GND_5_o_add_5_OUT> created at line 40.
    Found 5-bit adder for signal <GND_5_o_GND_5_o_add_8_OUT> created at line 40.
    Found 5-bit adder for signal <GND_5_o_GND_5_o_add_11_OUT> created at line 40.
    Found 5-bit adder for signal <GND_5_o_GND_5_o_add_14_OUT> created at line 40.
    Found 5-bit adder for signal <GND_5_o_GND_5_o_add_17_OUT> created at line 40.
    Found 5-bit adder for signal <GND_5_o_GND_5_o_add_20_OUT> created at line 40.
    Found 5-bit adder for signal <GND_5_o_GND_5_o_add_23_OUT> created at line 40.
    Found 5-bit adder for signal <GND_5_o_GND_5_o_add_26_OUT> created at line 40.
    Found 5-bit adder for signal <GND_5_o_GND_5_o_add_29_OUT> created at line 40.
    Found 5x5-bit multiplier for signal <number1[4]_number2[4]_MuLt_1_OUT> created at line 36.
    Summary:
	inferred   1 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <Mul> synthesized.

Synthesizing Unit <One_Bit_count>.
    Related source file is "D:\verilog\ALU\LogicCalculation_floatingPoint\One_Bit_count.v".
    Found 1-bit register for signal <balance>.
    Found 32-bit register for signal <output_result>.
    Found 2-bit adder for signal <n0057[1:0]> created at line 40.
    Found 3-bit adder for signal <n0060[2:0]> created at line 40.
    Found 5-bit adder for signal <GND_7_o_GND_7_o_add_13_OUT> created at line 46.
    Found 5-bit adder for signal <GND_7_o_GND_7_o_add_16_OUT> created at line 46.
    Found 5-bit adder for signal <GND_7_o_GND_7_o_add_19_OUT> created at line 46.
    Found 4-bit adder for signal <_n0093> created at line 40.
    Found 4-bit adder for signal <_n0094> created at line 40.
    Found 4-bit adder for signal <_n0095> created at line 40.
    Found 4-bit adder for signal <_n0096> created at line 40.
    Found 4-bit adder for signal <_n0097> created at line 40.
    Found 4-bit adder for signal <_n0098> created at line 40.
    Found 4-bit adder for signal <BUS_0003_GND_7_o_add_9_OUT> created at line 40.
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <One_Bit_count> synthesized.

Synthesizing Unit <XOR>.
    Related source file is "D:\verilog\ALU\LogicCalculation_floatingPoint\XOR.v".
    Found 1-bit register for signal <balance>.
    Found 32-bit register for signal <output_result>.
    Found 6-bit adder for signal <GND_8_o_GND_8_o_add_5_OUT> created at line 41.
    Found 6-bit adder for signal <GND_8_o_GND_8_o_add_8_OUT> created at line 41.
    Found 6-bit adder for signal <GND_8_o_GND_8_o_add_11_OUT> created at line 41.
    Found 6-bit adder for signal <GND_8_o_GND_8_o_add_14_OUT> created at line 41.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <XOR> synthesized.

Synthesizing Unit <Bigger_Number>.
    Related source file is "D:\verilog\ALU\LogicCalculation_floatingPoint\Bigger_Number.v".
    Found 1-bit register for signal <balance>.
    Found 32-bit register for signal <output_result>.
    Found 6-bit adder for signal <GND_9_o_GND_9_o_add_6_OUT> created at line 42.
    Found 6-bit adder for signal <GND_9_o_GND_9_o_add_9_OUT> created at line 42.
    Found 6-bit adder for signal <GND_9_o_GND_9_o_add_12_OUT> created at line 42.
    Found 6-bit adder for signal <GND_9_o_GND_9_o_add_15_OUT> created at line 42.
    Found 5-bit comparator greater for signal <number2[4]_number1[4]_LessThan_2_o> created at line 37
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Bigger_Number> synthesized.

Synthesizing Unit <Floating_Point>.
    Related source file is "D:\verilog\ALU\LogicCalculation_floatingPoint\Floating_Point.v".
    Found 1-bit register for signal <equality>.
    Found 32-bit register for signal <shift>.
    Found 1-bit register for signal <mantissa{22}>.
    Found 1-bit register for signal <mantissa{21}>.
    Found 1-bit register for signal <mantissa{20}>.
    Found 1-bit register for signal <mantissa{19}>.
    Found 1-bit register for signal <mantissa{18}>.
    Found 1-bit register for signal <mantissa{17}>.
    Found 1-bit register for signal <mantissa{16}>.
    Found 1-bit register for signal <mantissa{15}>.
    Found 1-bit register for signal <mantissa{14}>.
    Found 1-bit register for signal <mantissa{13}>.
    Found 1-bit register for signal <mantissa{12}>.
    Found 1-bit register for signal <mantissa{11}>.
    Found 1-bit register for signal <mantissa{10}>.
    Found 1-bit register for signal <mantissa{9}>.
    Found 1-bit register for signal <mantissa{8}>.
    Found 1-bit register for signal <mantissa{7}>.
    Found 1-bit register for signal <mantissa{6}>.
    Found 1-bit register for signal <mantissa{5}>.
    Found 1-bit register for signal <mantissa{4}>.
    Found 1-bit register for signal <mantissa{3}>.
    Found 1-bit register for signal <mantissa{2}>.
    Found 1-bit register for signal <mantissa{1}>.
    Found 1-bit register for signal <mantissa{0}>.
    Found 1-bit register for signal <balance>.
    Found 31-bit register for signal <out>.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_14_OUT> created at line 84.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_17_OUT> created at line 90.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_22_OUT> created at line 90.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_27_OUT> created at line 90.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_32_OUT> created at line 90.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_37_OUT> created at line 90.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_42_OUT> created at line 90.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_47_OUT> created at line 90.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_52_OUT> created at line 90.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_57_OUT> created at line 90.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_62_OUT> created at line 90.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_67_OUT> created at line 90.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_72_OUT> created at line 90.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_77_OUT> created at line 90.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_82_OUT> created at line 90.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_87_OUT> created at line 90.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_92_OUT> created at line 90.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_97_OUT> created at line 90.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_102_OUT> created at line 90.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_107_OUT> created at line 90.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_112_OUT> created at line 90.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_117_OUT> created at line 90.
    Found 32-bit subtractor for signal <shift[31]_GND_10_o_sub_122_OUT> created at line 90.
    Found 32-bit adder for signal <n0668> created at line 72.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_226_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_229_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_232_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_235_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_238_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_241_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_244_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_247_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_250_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_253_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_256_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_259_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_262_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_265_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_268_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_271_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_274_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_277_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_280_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_283_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_286_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_289_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_292_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_295_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_298_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_301_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_304_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_307_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_310_OUT> created at line 123.
    Found 32-bit adder for signal <GND_10_o_GND_10_o_add_313_OUT> created at line 123.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_133_OUT{4:0}> created at line 105.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_137_OUT{4:0}> created at line 105.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_141_OUT{4:0}> created at line 105.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_145_OUT{4:0}> created at line 105.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_149_OUT{4:0}> created at line 105.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_153_OUT{4:0}> created at line 105.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_157_OUT{4:0}> created at line 105.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_161_OUT{4:0}> created at line 105.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_165_OUT{4:0}> created at line 105.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_169_OUT{4:0}> created at line 105.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_173_OUT{4:0}> created at line 105.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_177_OUT{4:0}> created at line 105.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_181_OUT{4:0}> created at line 105.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_185_OUT{4:0}> created at line 105.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_189_OUT{4:0}> created at line 105.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_193_OUT{4:0}> created at line 105.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_197_OUT{4:0}> created at line 105.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_201_OUT{4:0}> created at line 105.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_205_OUT{4:0}> created at line 105.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_209_OUT{4:0}> created at line 105.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_213_OUT{4:0}> created at line 105.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_217_OUT{4:0}> created at line 105.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_15_o> created at line 88.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_20_o> created at line 88.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_25_o> created at line 88.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_30_o> created at line 88.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_35_o> created at line 88.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_40_o> created at line 88.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_45_o> created at line 88.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_50_o> created at line 88.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_55_o> created at line 88.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_60_o> created at line 88.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_65_o> created at line 88.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_70_o> created at line 88.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_75_o> created at line 88.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_80_o> created at line 88.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_85_o> created at line 88.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_90_o> created at line 88.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_95_o> created at line 88.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_100_o> created at line 88.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_105_o> created at line 88.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_110_o> created at line 88.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_115_o> created at line 88.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_120_o> created at line 88.
    Found 1-bit 5-to-1 multiplexer for signal <shift[31]_X_9_o_Mux_125_o> created at line 88.
    Found 5-bit comparator equal for signal <integer_num[4]_mantissa_num[4]_equal_2_o> created at line 56
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_15_o> created at line 85
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_18_o> created at line 85
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_23_o> created at line 85
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_28_o> created at line 85
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_33_o> created at line 85
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_38_o> created at line 85
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_43_o> created at line 85
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_48_o> created at line 85
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_53_o> created at line 85
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_58_o> created at line 85
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_63_o> created at line 85
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_68_o> created at line 85
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_73_o> created at line 85
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_78_o> created at line 85
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_83_o> created at line 85
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_88_o> created at line 85
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_93_o> created at line 85
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_98_o> created at line 85
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_103_o> created at line 85
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_108_o> created at line 85
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_113_o> created at line 85
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_118_o> created at line 85
    Found 32-bit comparator lessequal for signal <shift[31]_PWR_10_o_LessThan_123_o> created at line 85
    Found 5-bit comparator greater for signal <n0380> created at line 104
    Found 5-bit comparator greater for signal <n0387> created at line 104
    Found 5-bit comparator greater for signal <n0394> created at line 104
    Found 5-bit comparator greater for signal <n0401> created at line 104
    Found 5-bit comparator greater for signal <n0408> created at line 104
    Found 5-bit comparator greater for signal <n0415> created at line 104
    Found 5-bit comparator greater for signal <n0422> created at line 104
    Found 5-bit comparator greater for signal <n0429> created at line 104
    Found 5-bit comparator greater for signal <n0436> created at line 104
    Found 5-bit comparator greater for signal <n0443> created at line 104
    Found 5-bit comparator greater for signal <n0450> created at line 104
    Found 5-bit comparator greater for signal <n0457> created at line 104
    Found 5-bit comparator greater for signal <n0464> created at line 104
    Found 5-bit comparator greater for signal <n0471> created at line 104
    Found 5-bit comparator greater for signal <n0478> created at line 104
    Found 5-bit comparator greater for signal <n0485> created at line 104
    Found 5-bit comparator greater for signal <n0492> created at line 104
    Found 5-bit comparator greater for signal <n0499> created at line 104
    Found 5-bit comparator greater for signal <n0506> created at line 104
    Found 5-bit comparator greater for signal <n0513> created at line 104
    Found 5-bit comparator greater for signal <n0520> created at line 104
    Found 5-bit comparator greater for signal <n0527> created at line 104
    Found 5-bit comparator greater for signal <n0534> created at line 104
    WARNING:Xst:2404 -  FFs/Latches <out<31:31>> (without init value) have a constant value of 0 in block <Floating_Point>.
    Summary:
	inferred  76 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred  47 Comparator(s).
	inferred 402 Multiplexer(s).
Unit <Floating_Point> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 5x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 116
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 31
 32-bit subtractor                                     : 23
 4-bit adder                                           : 7
 5-bit adder                                           : 21
 5-bit subtractor                                      : 23
 6-bit adder                                           : 9
# Registers                                            : 45
 1-bit register                                        : 35
 31-bit register                                       : 1
 32-bit register                                       : 9
# Comparators                                          : 49
 32-bit comparator lessequal                           : 23
 5-bit comparator equal                                : 2
 5-bit comparator greater                              : 24
# Multiplexers                                         : 435
 1-bit 2-to-1 multiplexer                              : 324
 1-bit 5-to-1 multiplexer                              : 23
 32-bit 2-to-1 multiplexer                             : 36
 5-bit 2-to-1 multiplexer                              : 44
 6-bit 2-to-1 multiplexer                              : 8
# Xors                                                 : 1
 5-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <output_result_5> in Unit <add> is equivalent to the following 26 FFs/Latches, which will be removed : <output_result_6> <output_result_7> <output_result_8> <output_result_9> <output_result_10> <output_result_11> <output_result_12> <output_result_13> <output_result_14> <output_result_15> <output_result_16> <output_result_17> <output_result_18> <output_result_19> <output_result_20> <output_result_21> <output_result_22> <output_result_23> <output_result_24> <output_result_25> <output_result_26> <output_result_27> <output_result_28> <output_result_29> <output_result_30> <output_result_31> 
INFO:Xst:2261 - The FF/Latch <output_result_4> in Unit <sub> is equivalent to the following 27 FFs/Latches, which will be removed : <output_result_5> <output_result_6> <output_result_7> <output_result_8> <output_result_9> <output_result_10> <output_result_11> <output_result_12> <output_result_13> <output_result_14> <output_result_15> <output_result_16> <output_result_17> <output_result_18> <output_result_19> <output_result_20> <output_result_21> <output_result_22> <output_result_23> <output_result_24> <output_result_25> <output_result_26> <output_result_27> <output_result_28> <output_result_29> <output_result_30> <output_result_31> 
INFO:Xst:2261 - The FF/Latch <output_result_9> in Unit <mul> is equivalent to the following 22 FFs/Latches, which will be removed : <output_result_10> <output_result_11> <output_result_12> <output_result_13> <output_result_14> <output_result_15> <output_result_16> <output_result_17> <output_result_18> <output_result_19> <output_result_20> <output_result_21> <output_result_22> <output_result_23> <output_result_24> <output_result_25> <output_result_26> <output_result_27> <output_result_28> <output_result_29> <output_result_30> <output_result_31> 
INFO:Xst:2261 - The FF/Latch <output_result_3> in Unit <oneBitCount> is equivalent to the following 28 FFs/Latches, which will be removed : <output_result_4> <output_result_5> <output_result_6> <output_result_7> <output_result_8> <output_result_9> <output_result_10> <output_result_11> <output_result_12> <output_result_13> <output_result_14> <output_result_15> <output_result_16> <output_result_17> <output_result_18> <output_result_19> <output_result_20> <output_result_21> <output_result_22> <output_result_23> <output_result_24> <output_result_25> <output_result_26> <output_result_27> <output_result_28> <output_result_29> <output_result_30> <output_result_31> 
INFO:Xst:2261 - The FF/Latch <output_result_4> in Unit <xor_calculator> is equivalent to the following 27 FFs/Latches, which will be removed : <output_result_5> <output_result_6> <output_result_7> <output_result_8> <output_result_9> <output_result_10> <output_result_11> <output_result_12> <output_result_13> <output_result_14> <output_result_15> <output_result_16> <output_result_17> <output_result_18> <output_result_19> <output_result_20> <output_result_21> <output_result_22> <output_result_23> <output_result_24> <output_result_25> <output_result_26> <output_result_27> <output_result_28> <output_result_29> <output_result_30> <output_result_31> 
INFO:Xst:2261 - The FF/Latch <output_result_4> in Unit <biggerNumber> is equivalent to the following 27 FFs/Latches, which will be removed : <output_result_5> <output_result_6> <output_result_7> <output_result_8> <output_result_9> <output_result_10> <output_result_11> <output_result_12> <output_result_13> <output_result_14> <output_result_15> <output_result_16> <output_result_17> <output_result_18> <output_result_19> <output_result_20> <output_result_21> <output_result_22> <output_result_23> <output_result_24> <output_result_25> <output_result_26> <output_result_27> <output_result_28> <output_result_29> <output_result_30> <output_result_31> 
INFO:Xst:2261 - The FF/Latch <mantissa_15> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_15> 
INFO:Xst:2261 - The FF/Latch <mantissa_21> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_21> 
INFO:Xst:2261 - The FF/Latch <mantissa_5> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_5> 
INFO:Xst:2261 - The FF/Latch <mantissa_11> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_11> 
INFO:Xst:2261 - The FF/Latch <mantissa_17> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_17> 
INFO:Xst:2261 - The FF/Latch <mantissa_1> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_1> 
INFO:Xst:2261 - The FF/Latch <mantissa_7> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_7> 
INFO:Xst:2261 - The FF/Latch <mantissa_13> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_13> 
INFO:Xst:2261 - The FF/Latch <mantissa_19> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_19> 
INFO:Xst:2261 - The FF/Latch <mantissa_3> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_3> 
INFO:Xst:2261 - The FF/Latch <mantissa_9> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_9> 
INFO:Xst:2261 - The FF/Latch <mantissa_22> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_22> 
INFO:Xst:2261 - The FF/Latch <mantissa_12> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_12> 
INFO:Xst:2261 - The FF/Latch <mantissa_18> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_18> 
INFO:Xst:2261 - The FF/Latch <mantissa_2> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_2> 
INFO:Xst:2261 - The FF/Latch <mantissa_8> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_8> 
INFO:Xst:2261 - The FF/Latch <mantissa_14> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_14> 
INFO:Xst:2261 - The FF/Latch <mantissa_20> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_20> 
INFO:Xst:2261 - The FF/Latch <mantissa_4> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_4> 
INFO:Xst:2261 - The FF/Latch <mantissa_10> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_10> 
INFO:Xst:2261 - The FF/Latch <mantissa_16> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_16> 
INFO:Xst:2261 - The FF/Latch <mantissa_6> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_6> 
INFO:Xst:2261 - The FF/Latch <mantissa_0> in Unit <mode_B> is equivalent to the following FF/Latch, which will be removed : <out_0> 

Synthesizing (advanced) Unit <One_Bit_count>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0003_GND_7_o_add_9_OUT_Madd1> :
 	<Madd__n0096> in block <One_Bit_count>, 	<Madd__n0097_Madd> in block <One_Bit_count>, 	<Madd__n0093> in block <One_Bit_count>, 	<Madd__n0098_Madd> in block <One_Bit_count>, 	<Madd_n0057[1:0]> in block <One_Bit_count>, 	<Madd_BUS_0003_GND_7_o_add_9_OUT_Madd> in block <One_Bit_count>.
Unit <One_Bit_count> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 5x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 107
 32-bit adder                                          : 30
 32-bit subtractor                                     : 23
 5-bit adder                                           : 21
 5-bit subtractor                                      : 23
 6-bit adder                                           : 9
 8-bit adder                                           : 1
# Adder Trees                                          : 1
 4-bit / 7-inputs adder tree                           : 1
# Registers                                            : 354
 Flip-Flops                                            : 354
# Comparators                                          : 49
 32-bit comparator lessequal                           : 23
 5-bit comparator equal                                : 2
 5-bit comparator greater                              : 24
# Multiplexers                                         : 435
 1-bit 2-to-1 multiplexer                              : 324
 1-bit 5-to-1 multiplexer                              : 23
 32-bit 2-to-1 multiplexer                             : 36
 5-bit 2-to-1 multiplexer                              : 44
 6-bit 2-to-1 multiplexer                              : 8
# Xors                                                 : 1
 5-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <output_result_5> in Unit <Add> is equivalent to the following 26 FFs/Latches, which will be removed : <output_result_6> <output_result_7> <output_result_8> <output_result_9> <output_result_10> <output_result_11> <output_result_12> <output_result_13> <output_result_14> <output_result_15> <output_result_16> <output_result_17> <output_result_18> <output_result_19> <output_result_20> <output_result_21> <output_result_22> <output_result_23> <output_result_24> <output_result_25> <output_result_26> <output_result_27> <output_result_28> <output_result_29> <output_result_30> <output_result_31> 
INFO:Xst:2261 - The FF/Latch <output_result_4> in Unit <Sub> is equivalent to the following 27 FFs/Latches, which will be removed : <output_result_5> <output_result_6> <output_result_7> <output_result_8> <output_result_9> <output_result_10> <output_result_11> <output_result_12> <output_result_13> <output_result_14> <output_result_15> <output_result_16> <output_result_17> <output_result_18> <output_result_19> <output_result_20> <output_result_21> <output_result_22> <output_result_23> <output_result_24> <output_result_25> <output_result_26> <output_result_27> <output_result_28> <output_result_29> <output_result_30> <output_result_31> 
INFO:Xst:2261 - The FF/Latch <output_result_9> in Unit <Mul> is equivalent to the following 22 FFs/Latches, which will be removed : <output_result_10> <output_result_11> <output_result_12> <output_result_13> <output_result_14> <output_result_15> <output_result_16> <output_result_17> <output_result_18> <output_result_19> <output_result_20> <output_result_21> <output_result_22> <output_result_23> <output_result_24> <output_result_25> <output_result_26> <output_result_27> <output_result_28> <output_result_29> <output_result_30> <output_result_31> 
INFO:Xst:2261 - The FF/Latch <output_result_3> in Unit <One_Bit_count> is equivalent to the following 28 FFs/Latches, which will be removed : <output_result_4> <output_result_5> <output_result_6> <output_result_7> <output_result_8> <output_result_9> <output_result_10> <output_result_11> <output_result_12> <output_result_13> <output_result_14> <output_result_15> <output_result_16> <output_result_17> <output_result_18> <output_result_19> <output_result_20> <output_result_21> <output_result_22> <output_result_23> <output_result_24> <output_result_25> <output_result_26> <output_result_27> <output_result_28> <output_result_29> <output_result_30> <output_result_31> 
INFO:Xst:2261 - The FF/Latch <output_result_4> in Unit <XOR> is equivalent to the following 27 FFs/Latches, which will be removed : <output_result_5> <output_result_6> <output_result_7> <output_result_8> <output_result_9> <output_result_10> <output_result_11> <output_result_12> <output_result_13> <output_result_14> <output_result_15> <output_result_16> <output_result_17> <output_result_18> <output_result_19> <output_result_20> <output_result_21> <output_result_22> <output_result_23> <output_result_24> <output_result_25> <output_result_26> <output_result_27> <output_result_28> <output_result_29> <output_result_30> <output_result_31> 
INFO:Xst:2261 - The FF/Latch <output_result_4> in Unit <Bigger_Number> is equivalent to the following 27 FFs/Latches, which will be removed : <output_result_5> <output_result_6> <output_result_7> <output_result_8> <output_result_9> <output_result_10> <output_result_11> <output_result_12> <output_result_13> <output_result_14> <output_result_15> <output_result_16> <output_result_17> <output_result_18> <output_result_19> <output_result_20> <output_result_21> <output_result_22> <output_result_23> <output_result_24> <output_result_25> <output_result_26> <output_result_27> <output_result_28> <output_result_29> <output_result_30> <output_result_31> 
INFO:Xst:2261 - The FF/Latch <mantissa_15> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_15> 
INFO:Xst:2261 - The FF/Latch <mantissa_21> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_21> 
INFO:Xst:2261 - The FF/Latch <mantissa_5> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_5> 
INFO:Xst:2261 - The FF/Latch <mantissa_11> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_11> 
INFO:Xst:2261 - The FF/Latch <mantissa_17> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_17> 
INFO:Xst:2261 - The FF/Latch <mantissa_1> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_1> 
INFO:Xst:2261 - The FF/Latch <mantissa_7> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_7> 
INFO:Xst:2261 - The FF/Latch <mantissa_13> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_13> 
INFO:Xst:2261 - The FF/Latch <mantissa_19> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_19> 
INFO:Xst:2261 - The FF/Latch <mantissa_3> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_3> 
INFO:Xst:2261 - The FF/Latch <mantissa_9> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_9> 
INFO:Xst:2261 - The FF/Latch <mantissa_22> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_22> 
INFO:Xst:2261 - The FF/Latch <mantissa_12> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_12> 
INFO:Xst:2261 - The FF/Latch <mantissa_18> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_18> 
INFO:Xst:2261 - The FF/Latch <mantissa_2> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_2> 
INFO:Xst:2261 - The FF/Latch <mantissa_8> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_8> 
INFO:Xst:2261 - The FF/Latch <mantissa_14> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_14> 
INFO:Xst:2261 - The FF/Latch <mantissa_20> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_20> 
INFO:Xst:2261 - The FF/Latch <mantissa_4> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_4> 
INFO:Xst:2261 - The FF/Latch <mantissa_10> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_10> 
INFO:Xst:2261 - The FF/Latch <mantissa_16> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_16> 
INFO:Xst:2261 - The FF/Latch <mantissa_6> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_6> 
INFO:Xst:2261 - The FF/Latch <mantissa_0> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <out_0> 
WARNING:Xst:1293 - FF/Latch <shift_31> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_30> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_29> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_28> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_27> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_26> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_25> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_24> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_23> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_22> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_21> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_20> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_19> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_18> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_17> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_16> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_15> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_14> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_13> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_12> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_11> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_10> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_9> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_8> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_7> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_6> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_5> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_4> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shift_3> has a constant value of 0 in block <Floating_Point>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <add_output_result_0> in Unit <logic_calculation> is equivalent to the following FF/Latch, which will be removed : <xor_calculator_output_result_0> 
INFO:Xst:2261 - The FF/Latch <out_26> in Unit <Floating_Point> is equivalent to the following 3 FFs/Latches, which will be removed : <out_27> <out_28> <out_29> 

Optimizing unit <Main> ...

Optimizing unit <logic_calculation> ...
INFO:Xst:2261 - The FF/Latch <add_output_result_0> in Unit <logic_calculation> is equivalent to the following FF/Latch, which will be removed : <sub_output_result_0> 

Optimizing unit <Floating_Point> ...
INFO:Xst:2261 - The FF/Latch <mantissa_21> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <mantissa_17> 
INFO:Xst:2261 - The FF/Latch <mantissa_19> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <mantissa_15> 
INFO:Xst:2261 - The FF/Latch <mantissa_21> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <mantissa_13> 
INFO:Xst:2261 - The FF/Latch <mantissa_20> in Unit <Floating_Point> is equivalent to the following 3 FFs/Latches, which will be removed : <mantissa_16> <mantissa_12> <mantissa_8> 
INFO:Xst:2261 - The FF/Latch <mantissa_18> in Unit <Floating_Point> is equivalent to the following 3 FFs/Latches, which will be removed : <mantissa_14> <mantissa_10> <mantissa_6> 
INFO:Xst:2261 - The FF/Latch <mantissa_4> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <mantissa_0> 
INFO:Xst:2261 - The FF/Latch <mantissa_19> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <mantissa_11> 
INFO:Xst:2261 - The FF/Latch <mantissa_20> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <mantissa_4> 
INFO:Xst:2261 - The FF/Latch <mantissa_19> in Unit <Floating_Point> is equivalent to the following FF/Latch, which will be removed : <mantissa_7> 
INFO:Xst:2261 - The FF/Latch <mantissa_21> in Unit <Floating_Point> is equivalent to the following 4 FFs/Latches, which will be removed : <mantissa_13> <mantissa_9> <mantissa_5> <mantissa_1> 
INFO:Xst:2261 - The FF/Latch <mantissa_19> in Unit <Floating_Point> is equivalent to the following 4 FFs/Latches, which will be removed : <mantissa_15> <mantissa_11> <mantissa_7> <mantissa_3> 
INFO:Xst:2261 - The FF/Latch <mantissa_18> in Unit <Floating_Point> is equivalent to the following 4 FFs/Latches, which will be removed : <mantissa_14> <mantissa_10> <mantissa_6> <mantissa_2> 
INFO:Xst:2261 - The FF/Latch <mantissa_20> in Unit <Floating_Point> is equivalent to the following 5 FFs/Latches, which will be removed : <mantissa_16> <mantissa_12> <mantissa_8> <mantissa_4> <mantissa_0> 
INFO:Xst:2261 - The FF/Latch <mode_A_equality> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <mode_B_equality> 
INFO:Xst:2261 - The FF/Latch <mode_B_out_26> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <mode_B_out_25> 
INFO:Xst:2261 - The FF/Latch <mode_A_out_31> in Unit <Main> is equivalent to the following 22 FFs/Latches, which will be removed : <mode_A_out_30> <mode_A_out_29> <mode_A_out_28> <mode_A_out_27> <mode_A_out_26> <mode_A_out_25> <mode_A_out_24> <mode_A_out_23> <mode_A_out_22> <mode_A_out_21> <mode_A_out_20> <mode_A_out_19> <mode_A_out_18> <mode_A_out_17> <mode_A_out_16> <mode_A_out_15> <mode_A_out_14> <mode_A_out_13> <mode_A_out_12> <mode_A_out_11> <mode_A_out_10> <mode_A_out_9> 
INFO:Xst:2261 - The FF/Latch <output_num_9> in Unit <Main> is equivalent to the following 3 FFs/Latches, which will be removed : <output_num_13> <output_num_17> <output_num_21> 
INFO:Xst:2261 - The FF/Latch <mode_A_sub_output_result_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <mode_A_add_output_result_0> 
INFO:Xst:2261 - The FF/Latch <output_num_10> in Unit <Main> is equivalent to the following 2 FFs/Latches, which will be removed : <output_num_14> <output_num_18> 
INFO:Xst:2261 - The FF/Latch <output_num_11> in Unit <Main> is equivalent to the following 2 FFs/Latches, which will be removed : <output_num_15> <output_num_19> 
INFO:Xst:2261 - The FF/Latch <output_num_12> in Unit <Main> is equivalent to the following 2 FFs/Latches, which will be removed : <output_num_16> <output_num_20> 
INFO:Xst:2261 - The FF/Latch <output_num_25> in Unit <Main> is equivalent to the following 4 FFs/Latches, which will be removed : <output_num_26> <output_num_27> <output_num_28> <output_num_29> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 85
 Flip-Flops                                            : 85

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 270
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 26
#      LUT3                        : 33
#      LUT4                        : 30
#      LUT5                        : 36
#      LUT6                        : 79
#      MUXCY                       : 15
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 45
# FlipFlops/Latches                : 85
#      FD                          : 58
#      FDE                         : 2
#      FDR                         : 6
#      FDRE                        : 19
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 52
#      IBUF                        : 18
#      OBUF                        : 34

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              85  out of  126800     0%  
 Number of Slice LUTs:                  206  out of  63400     0%  
    Number used as Logic:               206  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    223
   Number with an unused Flip Flop:     138  out of    223    61%  
   Number with an unused LUT:            17  out of    223     7%  
   Number of fully used LUT-FF pairs:    68  out of    223    30%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          53
 Number of bonded IOBs:                  53  out of    210    25%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 85    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.212ns (Maximum Frequency: 191.861MHz)
   Minimum input arrival time before clock: 23.383ns
   Maximum output required time after clock: 0.659ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 5.212ns (frequency: 191.861MHz)
  Total number of paths / destination ports: 548 / 40
-------------------------------------------------------------------------
Delay:               5.212ns (Levels of Logic = 13)
  Source:            mode_B_shift_2 (FF)
  Destination:       mode_B_balance (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: mode_B_shift_2 to mode_B_balance
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.361   0.309  mode_B_shift_2 (mode_B_shift_2)
     LUT5:I4->O           10   0.097   0.725  mode_B_Mmux_n0990111 (mode_B_Mmux_n099011)
     LUT6:I1->O            2   0.097   0.688  mode_B_Mmux_n099015_SW1 (N31)
     LUT6:I1->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_301_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_301_OUT_lut{0})
     XORCY:LI->O           1   0.173   0.295  mode_B_Madd_GND_10_o_GND_10_o_add_301_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_301_OUT{0})
     LUT5:I4->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_304_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_304_OUT_lut{0})
     XORCY:LI->O           1   0.173   0.295  mode_B_Madd_GND_10_o_GND_10_o_add_304_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_304_OUT{0})
     LUT5:I4->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_307_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_307_OUT_lut{0})
     XORCY:LI->O           1   0.173   0.295  mode_B_Madd_GND_10_o_GND_10_o_add_307_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_307_OUT{0})
     LUT5:I4->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_310_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_310_OUT_lut{0})
     XORCY:LI->O           2   0.173   0.299  mode_B_Madd_GND_10_o_GND_10_o_add_310_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_310_OUT{0})
     LUT5:I4->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_313_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_313_OUT_lut{0})
     XORCY:LI->O           1   0.173   0.295  mode_B_Madd_GND_10_o_GND_10_o_add_313_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_313_OUT{0})
     LUT5:I4->O            1   0.097   0.000  mode_B_balance_rstpot1 (mode_B_balance_rstpot)
     FD:D                      0.008          mode_B_balance
    ----------------------------------------
    Total                      5.212ns (2.010ns logic, 3.202ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 2273946867 / 124
-------------------------------------------------------------------------
Offset:              23.383ns (Levels of Logic = 58)
  Source:            number2{1} (PAD)
  Destination:       mode_B_balance (FF)
  Destination Clock: Clk rising

  Data Path: number2{1} to mode_B_balance
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   0.001   0.665  number2_1_IBUF (number2_1_IBUF)
     LUT4:I0->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_229_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_229_OUT_lut{0})
     XORCY:LI->O           3   0.173   0.693  mode_B_Madd_GND_10_o_GND_10_o_add_229_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_229_OUT{0})
     LUT5:I0->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_232_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_232_OUT_lut{0})
     XORCY:LI->O           3   0.173   0.566  mode_B_Madd_GND_10_o_GND_10_o_add_232_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_232_OUT{0})
     LUT4:I0->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_235_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_235_OUT_lut{0})
     XORCY:LI->O           2   0.173   0.688  mode_B_Madd_GND_10_o_GND_10_o_add_235_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_235_OUT{0})
     LUT5:I0->O            2   0.097   0.688  mode_B_Mmux_n094211331 (mode_B_Mmux_n09421133)
     LUT5:I0->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_241_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_241_OUT_lut{0})
     XORCY:LI->O           3   0.173   0.389  mode_B_Madd_GND_10_o_GND_10_o_add_241_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_241_OUT{0})
     LUT5:I3->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_244_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_244_OUT_lut{0})
     XORCY:LI->O           3   0.173   0.389  mode_B_Madd_GND_10_o_GND_10_o_add_244_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_244_OUT{0})
     LUT6:I4->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_247_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_247_OUT_lut{0})
     XORCY:LI->O           2   0.173   0.688  mode_B_Madd_GND_10_o_GND_10_o_add_247_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_247_OUT{0})
     LUT5:I0->O            2   0.097   0.688  mode_B_Mmux_n094211711 (mode_B_Mmux_n09421171)
     LUT5:I0->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_253_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_253_OUT_lut{0})
     XORCY:LI->O           3   0.173   0.389  mode_B_Madd_GND_10_o_GND_10_o_add_253_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_253_OUT{0})
     LUT5:I3->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_256_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_256_OUT_lut{0})
     XORCY:LI->O           3   0.173   0.389  mode_B_Madd_GND_10_o_GND_10_o_add_256_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_256_OUT{0})
     LUT6:I4->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_259_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_259_OUT_lut{0})
     XORCY:LI->O           2   0.173   0.688  mode_B_Madd_GND_10_o_GND_10_o_add_259_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_259_OUT{0})
     LUT5:I0->O            2   0.097   0.688  mode_B_Mmux_n094212111 (mode_B_Mmux_n09421211)
     LUT5:I0->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_265_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_265_OUT_lut{0})
     XORCY:LI->O           3   0.173   0.389  mode_B_Madd_GND_10_o_GND_10_o_add_265_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_265_OUT{0})
     LUT5:I3->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_268_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_268_OUT_lut{0})
     XORCY:LI->O           3   0.173   0.389  mode_B_Madd_GND_10_o_GND_10_o_add_268_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_268_OUT{0})
     LUT6:I4->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_271_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_271_OUT_lut{0})
     XORCY:LI->O           2   0.173   0.688  mode_B_Madd_GND_10_o_GND_10_o_add_271_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_271_OUT{0})
     LUT5:I0->O            2   0.097   0.688  mode_B_Mmux_n094212511 (mode_B_Mmux_n09421251)
     LUT5:I0->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_277_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_277_OUT_lut{0})
     XORCY:LI->O           3   0.173   0.389  mode_B_Madd_GND_10_o_GND_10_o_add_277_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_277_OUT{0})
     LUT5:I3->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_280_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_280_OUT_lut{0})
     XORCY:LI->O           4   0.173   0.393  mode_B_Madd_GND_10_o_GND_10_o_add_280_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_280_OUT{0})
     LUT6:I4->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_283_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_283_OUT_lut{0})
     XORCY:LI->O           3   0.173   0.389  mode_B_Madd_GND_10_o_GND_10_o_add_283_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_283_OUT{0})
     LUT6:I4->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_286_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_286_OUT_lut{0})
     XORCY:LI->O           3   0.173   0.703  mode_B_Madd_GND_10_o_GND_10_o_add_286_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_286_OUT{0})
     LUT6:I0->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_289_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_289_OUT_lut{0})
     XORCY:LI->O           2   0.173   0.299  mode_B_Madd_GND_10_o_GND_10_o_add_289_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_289_OUT{0})
     LUT6:I5->O            1   0.097   0.000  mode_B_Mmux_n098414_G (N47)
     MUXF7:I1->O           6   0.279   0.302  mode_B_Mmux_n098414 (mode_B_n0984{0})
     INV:I->O              0   0.113   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_292_OUT_lut{0}_INV_0 (mode_B_Madd_GND_10_o_GND_10_o_add_292_OUT_lut{0})
     XORCY:LI->O           6   0.173   0.579  mode_B_Madd_GND_10_o_GND_10_o_add_292_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_292_OUT{0})
     LUT5:I1->O            1   0.097   0.511  mode_B_Madd_GND_10_o_GND_10_o_add_295_OUT_lut{0}_SW0 (N25)
     LUT6:I3->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_295_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_295_OUT_lut{0})
     XORCY:LI->O           6   0.173   0.318  mode_B_Madd_GND_10_o_GND_10_o_add_295_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_295_OUT{0})
     LUT6:I5->O            2   0.097   0.697  mode_B_Mmux_n099013 (mode_B_Mmux_n099013)
     LUT6:I0->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_301_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_301_OUT_lut{0})
     XORCY:LI->O           1   0.173   0.295  mode_B_Madd_GND_10_o_GND_10_o_add_301_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_301_OUT{0})
     LUT5:I4->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_304_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_304_OUT_lut{0})
     XORCY:LI->O           1   0.173   0.295  mode_B_Madd_GND_10_o_GND_10_o_add_304_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_304_OUT{0})
     LUT5:I4->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_307_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_307_OUT_lut{0})
     XORCY:LI->O           1   0.173   0.295  mode_B_Madd_GND_10_o_GND_10_o_add_307_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_307_OUT{0})
     LUT5:I4->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_310_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_310_OUT_lut{0})
     XORCY:LI->O           2   0.173   0.299  mode_B_Madd_GND_10_o_GND_10_o_add_310_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_310_OUT{0})
     LUT5:I4->O            0   0.097   0.000  mode_B_Madd_GND_10_o_GND_10_o_add_313_OUT_lut{0} (mode_B_Madd_GND_10_o_GND_10_o_add_313_OUT_lut{0})
     XORCY:LI->O           1   0.173   0.295  mode_B_Madd_GND_10_o_GND_10_o_add_313_OUT_xor{0} (mode_B_GND_10_o_GND_10_o_add_313_OUT{0})
     LUT5:I4->O            1   0.097   0.000  mode_B_balance_rstpot1 (mode_B_balance_rstpot)
     FD:D                      0.008          mode_B_balance
    ----------------------------------------
    Total                     23.383ns (7.560ns logic, 15.823ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              0.659ns (Levels of Logic = 1)
  Source:            output_num_25 (FF)
  Destination:       output_num{29} (PAD)
  Source Clock:      Clk rising

  Data Path: output_num_25 to output_num{29}
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.361   0.298  output_num_25 (output_num_25)
     OBUF:I->O                 0.000          output_num_29_OBUF (output_num{29})
    ----------------------------------------
    Total                      0.659ns (0.361ns logic, 0.298ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    5.212|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.47 secs
 
--> 

Total memory usage is 4657116 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   39 (   0 filtered)
Number of infos    :   83 (   0 filtered)

