Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Mar  3 10:24:22 2024
| Host         : DESKTOP-I7EHI1I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file reg_file_control_sets_placed.rpt
| Design       : reg_file
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+-----------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal            |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------+-----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | reg_module_inst_1/we__0              | reg_module_inst_7/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | reg_module_inst_2/dout[3]_i_1__2_n_0 | reg_module_inst_7/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | reg_module_inst_3/dout[3]_i_1__4_n_0 | reg_module_inst_7/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | reg_module_inst_4/dout[3]_i_1__5_n_0 | reg_module_inst_7/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | reg_module_inst_5/dout[3]_i_1__0_n_0 | reg_module_inst_7/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | reg_module_inst_7/dout[3]_i_1__3_n_0 | reg_module_inst_7/rst |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | reg_module_inst_6/dout[3]_i_1__6_n_0 | reg_module_inst_7/rst |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | reg_module_inst_0/dout[3]_i_1_n_0    | reg_module_inst_7/rst |                1 |              4 |         4.00 |
+----------------+--------------------------------------+-----------------------+------------------+----------------+--------------+


