<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP_Automatique_doxygen: PLL division factor (PLLP)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">TP_Automatique_doxygen
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">PLL division factor (PLLP)<div class="ingroups"><a class="el" href="group___s_t_m32_g4xx___l_l___driver.html">STM32G4xx_LL_Driver</a> &raquo; <a class="el" href="group___r_c_c___l_l.html">RCC</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3edf8c5068934ce4c6e0dba896ba08d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga3edf8c5068934ce4c6e0dba896ba08d3">LL_RCC_PLLP_DIV_2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td></tr>
<tr class="separator:ga3edf8c5068934ce4c6e0dba896ba08d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aa963724bf2bf600b0bbcf84234af21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga5aa963724bf2bf600b0bbcf84234af21">LL_RCC_PLLP_DIV_3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:ga5aa963724bf2bf600b0bbcf84234af21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56b3badb5b903f446602242beec4719e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga56b3badb5b903f446602242beec4719e">LL_RCC_PLLP_DIV_4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>)</td></tr>
<tr class="separator:ga56b3badb5b903f446602242beec4719e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8fe0b27fb5ab96469437702b3dbf361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaa8fe0b27fb5ab96469437702b3dbf361">LL_RCC_PLLP_DIV_5</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:gaa8fe0b27fb5ab96469437702b3dbf361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c4368f091fad0c985a572a090f2248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga46c4368f091fad0c985a572a090f2248">LL_RCC_PLLP_DIV_6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td></tr>
<tr class="separator:ga46c4368f091fad0c985a572a090f2248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756034d29371e52379a88565b84e7391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga756034d29371e52379a88565b84e7391">LL_RCC_PLLP_DIV_7</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:ga756034d29371e52379a88565b84e7391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334f469572145faafd7f209bdcb95127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga334f469572145faafd7f209bdcb95127">LL_RCC_PLLP_DIV_8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>)</td></tr>
<tr class="separator:ga334f469572145faafd7f209bdcb95127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b9dd1778b4a1c69ac204a9ca3a52b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga89b9dd1778b4a1c69ac204a9ca3a52b2">LL_RCC_PLLP_DIV_9</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:ga89b9dd1778b4a1c69ac204a9ca3a52b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8adc785b325a8d9ace5806b0af73240c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga8adc785b325a8d9ace5806b0af73240c">LL_RCC_PLLP_DIV_10</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td></tr>
<tr class="separator:ga8adc785b325a8d9ace5806b0af73240c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e40ede643bedc75c2d0ec4cd699d575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga9e40ede643bedc75c2d0ec4cd699d575">LL_RCC_PLLP_DIV_11</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:ga9e40ede643bedc75c2d0ec4cd699d575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5c8f949e49e6d0c26a31d22e575e81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gab5c8f949e49e6d0c26a31d22e575e81b">LL_RCC_PLLP_DIV_12</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>)</td></tr>
<tr class="separator:gab5c8f949e49e6d0c26a31d22e575e81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc355ebaea666e9c88197d749aa1763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga4dc355ebaea666e9c88197d749aa1763">LL_RCC_PLLP_DIV_13</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:ga4dc355ebaea666e9c88197d749aa1763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd556a5a065fc9750c59acd3cd1b7dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gacd556a5a065fc9750c59acd3cd1b7dbf">LL_RCC_PLLP_DIV_14</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td></tr>
<tr class="separator:gacd556a5a065fc9750c59acd3cd1b7dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9dcbe3e9baadd67c651bf74a18b9629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaf9dcbe3e9baadd67c651bf74a18b9629">LL_RCC_PLLP_DIV_15</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:gaf9dcbe3e9baadd67c651bf74a18b9629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7916a4363fcf740781c9f20d0033a4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gac7916a4363fcf740781c9f20d0033a4a">LL_RCC_PLLP_DIV_16</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>)</td></tr>
<tr class="separator:gac7916a4363fcf740781c9f20d0033a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f87bf6c3c509434b412a841f09142fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga2f87bf6c3c509434b412a841f09142fc">LL_RCC_PLLP_DIV_17</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:ga2f87bf6c3c509434b412a841f09142fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9936cac6a0beac587c928deb58053617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga9936cac6a0beac587c928deb58053617">LL_RCC_PLLP_DIV_18</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td></tr>
<tr class="separator:ga9936cac6a0beac587c928deb58053617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabffbca59cef0f982296001ec00d6592e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gabffbca59cef0f982296001ec00d6592e">LL_RCC_PLLP_DIV_19</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:gabffbca59cef0f982296001ec00d6592e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd528c007e7a9b4803b7e1fab13b5a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gabd528c007e7a9b4803b7e1fab13b5a7d">LL_RCC_PLLP_DIV_20</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>)</td></tr>
<tr class="separator:gabd528c007e7a9b4803b7e1fab13b5a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5301fed4a08424e8589a54a95db3cd29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga5301fed4a08424e8589a54a95db3cd29">LL_RCC_PLLP_DIV_21</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:ga5301fed4a08424e8589a54a95db3cd29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca0519b243160cd3f364112aea262de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaca0519b243160cd3f364112aea262de2">LL_RCC_PLLP_DIV_22</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td></tr>
<tr class="separator:gaca0519b243160cd3f364112aea262de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1864ab87b3128548191d845b5f3ded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga2b1864ab87b3128548191d845b5f3ded">LL_RCC_PLLP_DIV_23</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:ga2b1864ab87b3128548191d845b5f3ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f669eced056a53ad18283ec3660da10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga4f669eced056a53ad18283ec3660da10">LL_RCC_PLLP_DIV_24</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>)</td></tr>
<tr class="separator:ga4f669eced056a53ad18283ec3660da10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dc9c10b862e0e6bf5a1a7732abf1d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga5dc9c10b862e0e6bf5a1a7732abf1d36">LL_RCC_PLLP_DIV_25</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:ga5dc9c10b862e0e6bf5a1a7732abf1d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36dc00779f2c1290bb46925b165d5a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga36dc00779f2c1290bb46925b165d5a5a">LL_RCC_PLLP_DIV_26</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td></tr>
<tr class="separator:ga36dc00779f2c1290bb46925b165d5a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e5921f9c0dee5e5ca60ad66e299ce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gab8e5921f9c0dee5e5ca60ad66e299ce7">LL_RCC_PLLP_DIV_27</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:gab8e5921f9c0dee5e5ca60ad66e299ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc3b67761a26d889b5e8648a8f1aaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaccc3b67761a26d889b5e8648a8f1aaca">LL_RCC_PLLP_DIV_28</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>)</td></tr>
<tr class="separator:gaccc3b67761a26d889b5e8648a8f1aaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08224042cb020fbe18004ea898fdc061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga08224042cb020fbe18004ea898fdc061">LL_RCC_PLLP_DIV_29</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:ga08224042cb020fbe18004ea898fdc061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4e8ebaf6c1fed2ec606204115915425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaf4e8ebaf6c1fed2ec606204115915425">LL_RCC_PLLP_DIV_30</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td></tr>
<tr class="separator:gaf4e8ebaf6c1fed2ec606204115915425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa1846ce0b2537e766ffbdc44ce73a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga1aa1846ce0b2537e766ffbdc44ce73a5">LL_RCC_PLLP_DIV_31</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:ga1aa1846ce0b2537e766ffbdc44ce73a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga8adc785b325a8d9ace5806b0af73240c" name="ga8adc785b325a8d9ace5806b0af73240c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8adc785b325a8d9ace5806b0af73240c">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_10&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 10 </p>

</div>
</div>
<a id="ga9e40ede643bedc75c2d0ec4cd699d575" name="ga9e40ede643bedc75c2d0ec4cd699d575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e40ede643bedc75c2d0ec4cd699d575">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_11&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 11 </p>

</div>
</div>
<a id="gab5c8f949e49e6d0c26a31d22e575e81b" name="gab5c8f949e49e6d0c26a31d22e575e81b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5c8f949e49e6d0c26a31d22e575e81b">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_12&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 12 </p>

</div>
</div>
<a id="ga4dc355ebaea666e9c88197d749aa1763" name="ga4dc355ebaea666e9c88197d749aa1763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dc355ebaea666e9c88197d749aa1763">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_13&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 13 </p>

</div>
</div>
<a id="gacd556a5a065fc9750c59acd3cd1b7dbf" name="gacd556a5a065fc9750c59acd3cd1b7dbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd556a5a065fc9750c59acd3cd1b7dbf">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_14&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 14 </p>

</div>
</div>
<a id="gaf9dcbe3e9baadd67c651bf74a18b9629" name="gaf9dcbe3e9baadd67c651bf74a18b9629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9dcbe3e9baadd67c651bf74a18b9629">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_15&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 15 </p>

</div>
</div>
<a id="gac7916a4363fcf740781c9f20d0033a4a" name="gac7916a4363fcf740781c9f20d0033a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7916a4363fcf740781c9f20d0033a4a">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_16&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 16 </p>

</div>
</div>
<a id="ga2f87bf6c3c509434b412a841f09142fc" name="ga2f87bf6c3c509434b412a841f09142fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f87bf6c3c509434b412a841f09142fc">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_17&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 17 </p>

</div>
</div>
<a id="ga9936cac6a0beac587c928deb58053617" name="ga9936cac6a0beac587c928deb58053617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9936cac6a0beac587c928deb58053617">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_18&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 18 </p>

</div>
</div>
<a id="gabffbca59cef0f982296001ec00d6592e" name="gabffbca59cef0f982296001ec00d6592e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabffbca59cef0f982296001ec00d6592e">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_19&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 19 </p>

</div>
</div>
<a id="ga3edf8c5068934ce4c6e0dba896ba08d3" name="ga3edf8c5068934ce4c6e0dba896ba08d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3edf8c5068934ce4c6e0dba896ba08d3">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_2&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 2 </p>

</div>
</div>
<a id="gabd528c007e7a9b4803b7e1fab13b5a7d" name="gabd528c007e7a9b4803b7e1fab13b5a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd528c007e7a9b4803b7e1fab13b5a7d">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_20&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 20 </p>

</div>
</div>
<a id="ga5301fed4a08424e8589a54a95db3cd29" name="ga5301fed4a08424e8589a54a95db3cd29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5301fed4a08424e8589a54a95db3cd29">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_21&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 21 </p>

</div>
</div>
<a id="gaca0519b243160cd3f364112aea262de2" name="gaca0519b243160cd3f364112aea262de2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca0519b243160cd3f364112aea262de2">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_22&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 22 </p>

</div>
</div>
<a id="ga2b1864ab87b3128548191d845b5f3ded" name="ga2b1864ab87b3128548191d845b5f3ded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b1864ab87b3128548191d845b5f3ded">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_23&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 23 </p>

</div>
</div>
<a id="ga4f669eced056a53ad18283ec3660da10" name="ga4f669eced056a53ad18283ec3660da10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f669eced056a53ad18283ec3660da10">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_24&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 24 </p>

</div>
</div>
<a id="ga5dc9c10b862e0e6bf5a1a7732abf1d36" name="ga5dc9c10b862e0e6bf5a1a7732abf1d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dc9c10b862e0e6bf5a1a7732abf1d36">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_25&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 25 </p>

</div>
</div>
<a id="ga36dc00779f2c1290bb46925b165d5a5a" name="ga36dc00779f2c1290bb46925b165d5a5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36dc00779f2c1290bb46925b165d5a5a">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_26&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 26 </p>

</div>
</div>
<a id="gab8e5921f9c0dee5e5ca60ad66e299ce7" name="gab8e5921f9c0dee5e5ca60ad66e299ce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8e5921f9c0dee5e5ca60ad66e299ce7">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_27&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 27 </p>

</div>
</div>
<a id="gaccc3b67761a26d889b5e8648a8f1aaca" name="gaccc3b67761a26d889b5e8648a8f1aaca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccc3b67761a26d889b5e8648a8f1aaca">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_28&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 28 </p>

</div>
</div>
<a id="ga08224042cb020fbe18004ea898fdc061" name="ga08224042cb020fbe18004ea898fdc061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08224042cb020fbe18004ea898fdc061">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_29&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 29 </p>

</div>
</div>
<a id="ga5aa963724bf2bf600b0bbcf84234af21" name="ga5aa963724bf2bf600b0bbcf84234af21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5aa963724bf2bf600b0bbcf84234af21">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_3&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 3 </p>

</div>
</div>
<a id="gaf4e8ebaf6c1fed2ec606204115915425" name="gaf4e8ebaf6c1fed2ec606204115915425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4e8ebaf6c1fed2ec606204115915425">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_30&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 30 </p>

</div>
</div>
<a id="ga1aa1846ce0b2537e766ffbdc44ce73a5" name="ga1aa1846ce0b2537e766ffbdc44ce73a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1aa1846ce0b2537e766ffbdc44ce73a5">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_31&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 31 </p>

</div>
</div>
<a id="ga56b3badb5b903f446602242beec4719e" name="ga56b3badb5b903f446602242beec4719e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56b3badb5b903f446602242beec4719e">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_4&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 4 </p>

</div>
</div>
<a id="gaa8fe0b27fb5ab96469437702b3dbf361" name="gaa8fe0b27fb5ab96469437702b3dbf361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8fe0b27fb5ab96469437702b3dbf361">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_5&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 5 </p>

</div>
</div>
<a id="ga46c4368f091fad0c985a572a090f2248" name="ga46c4368f091fad0c985a572a090f2248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46c4368f091fad0c985a572a090f2248">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_6&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 6 </p>

</div>
</div>
<a id="ga756034d29371e52379a88565b84e7391" name="ga756034d29371e52379a88565b84e7391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga756034d29371e52379a88565b84e7391">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_7&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 7 </p>

</div>
</div>
<a id="ga334f469572145faafd7f209bdcb95127" name="ga334f469572145faafd7f209bdcb95127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga334f469572145faafd7f209bdcb95127">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_8&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 8 </p>

</div>
</div>
<a id="ga89b9dd1778b4a1c69ac204a9ca3a52b2" name="ga89b9dd1778b4a1c69ac204a9ca3a52b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89b9dd1778b4a1c69ac204a9ca3a52b2">&#9670;&#160;</a></span>LL_RCC_PLLP_DIV_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_PLLP_DIV_9&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Main PLL division factor for PLLP output by 9 </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
