{"vcs1":{"timestamp_begin":1684350898.363853989, "rt":1.33, "ut":0.41, "st":0.21}}
{"vcselab":{"timestamp_begin":1684350899.787380932, "rt":1.30, "ut":0.45, "st":0.17}}
{"link":{"timestamp_begin":1684350901.155812870, "rt":0.57, "ut":0.24, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684350897.709418525}
{"VCS_COMP_START_TIME": 1684350897.709418525}
{"VCS_COMP_END_TIME": 1684350904.101602269}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330248}}
{"stitch_vcselab": {"peak_mem": 228276}}
