(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param9 = (({(|(|(8'ha4)))} ? ((((8'hb7) ? (8'hb9) : (8'hb0)) < ((8'hb7) ? (8'ha4) : (8'h9c))) ? ((+(8'ha5)) ^ ((8'hb8) << (8'haa))) : (~^((8'hba) ? (8'ha3) : (8'had)))) : (7'h41)) << {(~&(((8'ha7) | (8'ha8)) != {(8'haf)})), {(((8'ha3) >>> (8'hb3)) ? (-(8'had)) : ((8'hbd) >> (8'hb7)))}}))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h26):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'he):(1'h0)] wire4;
  input wire [(5'h12):(1'h0)] wire3;
  input wire [(2'h3):(1'h0)] wire2;
  input wire signed [(5'h11):(1'h0)] wire1;
  input wire signed [(4'hc):(1'h0)] wire0;
  wire [(3'h4):(1'h0)] wire8;
  wire [(4'ha):(1'h0)] wire7;
  wire [(3'h5):(1'h0)] wire6;
  wire signed [(5'h12):(1'h0)] wire5;
  assign y = {wire8, wire7, wire6, wire5, (1'h0)};
  assign wire5 = (($unsigned($signed(wire4)) < (($unsigned((7'h40)) ?
                         (8'hb9) : (wire1 ?
                             wire3 : wire0)) & (wire2[(2'h3):(1'h1)] ?
                         (wire0 ? (8'hb1) : wire1) : (~(8'hae))))) ?
                     {wire0[(4'h8):(3'h6)],
                         wire1[(2'h3):(1'h0)]} : (~$signed(wire1)));
  assign wire6 = $unsigned(wire3[(5'h11):(5'h10)]);
  assign wire7 = ($signed((~^$unsigned($signed(wire5)))) >> $unsigned((+{(wire6 && wire2),
                     $unsigned(wire0)})));
  assign wire8 = (wire3 ^~ wire5[(5'h11):(3'h7)]);
endmodule