#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Fri Apr 11 00:02:40 2014
# Process ID: 7906
# Log file: /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/vivado_activity_thread.rds
# Journal file: /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source vivado_activity_thread.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z045ffg900-2
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# add_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fcmp_1_no_dsp_synth_1/vivado_activity_thread_ap_fcmp_1_no_dsp.dcp
# set_property used_in_implementation false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fcmp_1_no_dsp_synth_1/vivado_activity_thread_ap_fcmp_1_no_dsp.dcp]
# set_property use_blackbox_stub false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fcmp_1_no_dsp_synth_1/vivado_activity_thread_ap_fcmp_1_no_dsp.dcp]
# add_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fptrunc_1_no_dsp_synth_1/vivado_activity_thread_ap_fptrunc_1_no_dsp.dcp
# set_property used_in_implementation false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fptrunc_1_no_dsp_synth_1/vivado_activity_thread_ap_fptrunc_1_no_dsp.dcp]
# set_property use_blackbox_stub false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fptrunc_1_no_dsp_synth_1/vivado_activity_thread_ap_fptrunc_1_no_dsp.dcp]
# add_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fmul_1_max_dsp_synth_1/vivado_activity_thread_ap_fmul_1_max_dsp.dcp
# set_property used_in_implementation false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fmul_1_max_dsp_synth_1/vivado_activity_thread_ap_fmul_1_max_dsp.dcp]
# set_property use_blackbox_stub false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fmul_1_max_dsp_synth_1/vivado_activity_thread_ap_fmul_1_max_dsp.dcp]
# add_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_faddfsub_2_full_dsp_synth_1/vivado_activity_thread_ap_faddfsub_2_full_dsp.dcp
# set_property used_in_implementation false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_faddfsub_2_full_dsp_synth_1/vivado_activity_thread_ap_faddfsub_2_full_dsp.dcp]
# set_property use_blackbox_stub false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_faddfsub_2_full_dsp_synth_1/vivado_activity_thread_ap_faddfsub_2_full_dsp.dcp]
# add_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_dmul_3_max_dsp_synth_1/vivado_activity_thread_ap_dmul_3_max_dsp.dcp
# set_property used_in_implementation false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_dmul_3_max_dsp_synth_1/vivado_activity_thread_ap_dmul_3_max_dsp.dcp]
# set_property use_blackbox_stub false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_dmul_3_max_dsp_synth_1/vivado_activity_thread_ap_dmul_3_max_dsp.dcp]
# add_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_dexp_13_full_dsp_synth_1/vivado_activity_thread_ap_dexp_13_full_dsp.dcp
# set_property used_in_implementation false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_dexp_13_full_dsp_synth_1/vivado_activity_thread_ap_dexp_13_full_dsp.dcp]
# set_property use_blackbox_stub false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_dexp_13_full_dsp_synth_1/vivado_activity_thread_ap_dexp_13_full_dsp.dcp]
# add_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fpext_1_no_dsp_synth_1/vivado_activity_thread_ap_fpext_1_no_dsp.dcp
# set_property used_in_implementation false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fpext_1_no_dsp_synth_1/vivado_activity_thread_ap_fpext_1_no_dsp.dcp]
# set_property use_blackbox_stub false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fpext_1_no_dsp_synth_1/vivado_activity_thread_ap_fpext_1_no_dsp.dcp]
# read_verilog {
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fcmp_1_no_dsp/vivado_activity_thread_ap_fcmp_1_no_dsp_stub.v
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fptrunc_1_no_dsp/vivado_activity_thread_ap_fptrunc_1_no_dsp_stub.v
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fmul_1_max_dsp/vivado_activity_thread_ap_fmul_1_max_dsp_stub.v
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/vivado_activity_thread_ap_faddfsub_2_full_dsp_stub.v
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dmul_3_max_dsp/vivado_activity_thread_ap_dmul_3_max_dsp_stub.v
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/vivado_activity_thread_ap_dexp_13_full_dsp_stub.v
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fpext_1_no_dsp/vivado_activity_thread_ap_fpext_1_no_dsp_stub.v
# }
# read_vhdl {
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fptrunc_64ns_32_3.vhd
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fpext_32ns_64_3.vhd
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp.vhd
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp.vhd
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp.vhd
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp.vhd
#   /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd
# }
# read_xdc /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc
# set_property used_in_implementation false [get_files /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.data/wt [current_project]
# set_property parent.project_dir /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl [current_project]
# synth_design -top vivado_activity_thread -part xc7z045ffg900-2 -no_lc -no_iobuf -mode out_of_context
Command: synth_design -top vivado_activity_thread -part xc7z045ffg900-2 -no_lc -no_iobuf -mode out_of_context

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 769.223 ; gain = 147.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:51]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp.vhd:11' bound to instance 'vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp_U1' of component 'vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:295]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp__parameterized0' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_ap_faddfsub_2_full_dsp' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/vivado_activity_thread_ap_faddfsub_2_full_dsp_stub.v:16' bound to instance 'vivado_activity_thread_ap_faddfsub_2_full_dsp_u' of component 'vivado_activity_thread_ap_faddfsub_2_full_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp.vhd:62]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_faddfsub_2_full_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/vivado_activity_thread_ap_faddfsub_2_full_dsp_stub.v:16]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp__parameterized0' (1#1) [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp.vhd:30]
	Parameter ID bound to: 2 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp.vhd:11' bound to instance 'vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp_U2' of component 'vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:311]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp__parameterized0' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp.vhd:29]
	Parameter ID bound to: 2 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_ap_fmul_1_max_dsp' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fmul_1_max_dsp/vivado_activity_thread_ap_fmul_1_max_dsp_stub.v:16' bound to instance 'vivado_activity_thread_ap_fmul_1_max_dsp_u' of component 'vivado_activity_thread_ap_fmul_1_max_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp.vhd:56]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_fmul_1_max_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fmul_1_max_dsp/vivado_activity_thread_ap_fmul_1_max_dsp_stub.v:16]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp__parameterized0' (2#1) [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp.vhd:29]
	Parameter ID bound to: 3 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_fptrunc_64ns_32_3' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fptrunc_64ns_32_3.vhd:11' bound to instance 'vivado_activity_thread_fptrunc_64ns_32_3_U3' of component 'vivado_activity_thread_fptrunc_64ns_32_3' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:326]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_fptrunc_64ns_32_3__parameterized0' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fptrunc_64ns_32_3.vhd:27]
	Parameter ID bound to: 3 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_ap_fptrunc_1_no_dsp' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fptrunc_1_no_dsp/vivado_activity_thread_ap_fptrunc_1_no_dsp_stub.v:16' bound to instance 'vivado_activity_thread_ap_fptrunc_1_no_dsp_u' of component 'vivado_activity_thread_ap_fptrunc_1_no_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fptrunc_64ns_32_3.vhd:49]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_fptrunc_1_no_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fptrunc_1_no_dsp/vivado_activity_thread_ap_fptrunc_1_no_dsp_stub.v:16]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_fptrunc_64ns_32_3__parameterized0' (3#1) [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fptrunc_64ns_32_3.vhd:27]
	Parameter ID bound to: 4 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_fpext_32ns_64_3' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fpext_32ns_64_3.vhd:11' bound to instance 'vivado_activity_thread_fpext_32ns_64_3_U4' of component 'vivado_activity_thread_fpext_32ns_64_3' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:339]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_fpext_32ns_64_3__parameterized0' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fpext_32ns_64_3.vhd:27]
	Parameter ID bound to: 4 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_ap_fpext_1_no_dsp' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fpext_1_no_dsp/vivado_activity_thread_ap_fpext_1_no_dsp_stub.v:16' bound to instance 'vivado_activity_thread_ap_fpext_1_no_dsp_u' of component 'vivado_activity_thread_ap_fpext_1_no_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fpext_32ns_64_3.vhd:49]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_fpext_1_no_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fpext_1_no_dsp/vivado_activity_thread_ap_fpext_1_no_dsp_stub.v:16]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_fpext_32ns_64_3__parameterized0' (4#1) [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fpext_32ns_64_3.vhd:27]
	Parameter ID bound to: 5 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_fcmp_32ns_32ns_1_3' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd:11' bound to instance 'vivado_activity_thread_fcmp_32ns_32ns_1_3_U5' of component 'vivado_activity_thread_fcmp_32ns_32ns_1_3' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:352]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized0' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd:30]
	Parameter ID bound to: 5 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_ap_fcmp_1_no_dsp' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fcmp_1_no_dsp/vivado_activity_thread_ap_fcmp_1_no_dsp_stub.v:16' bound to instance 'vivado_activity_thread_ap_fcmp_1_no_dsp_u' of component 'vivado_activity_thread_ap_fcmp_1_no_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd:79]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_fcmp_1_no_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fcmp_1_no_dsp/vivado_activity_thread_ap_fcmp_1_no_dsp_stub.v:16]
WARNING: [Synth 8-3848] Net op_tvalid in module/entity vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized0 does not have driver. [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized0' (5#1) [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd:30]
	Parameter ID bound to: 6 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp.vhd:11' bound to instance 'vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U6' of component 'vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:368]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp__parameterized0' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp.vhd:29]
	Parameter ID bound to: 6 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_ap_dmul_3_max_dsp' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dmul_3_max_dsp/vivado_activity_thread_ap_dmul_3_max_dsp_stub.v:16' bound to instance 'vivado_activity_thread_ap_dmul_3_max_dsp_u' of component 'vivado_activity_thread_ap_dmul_3_max_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp.vhd:56]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_dmul_3_max_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dmul_3_max_dsp/vivado_activity_thread_ap_dmul_3_max_dsp_stub.v:16]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp__parameterized0' (6#1) [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp.vhd:29]
	Parameter ID bound to: 7 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp.vhd:11' bound to instance 'vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U7' of component 'vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:383]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp__parameterized0' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp.vhd:29]
	Parameter ID bound to: 7 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_ap_dexp_13_full_dsp' declared at '/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/vivado_activity_thread_ap_dexp_13_full_dsp_stub.v:16' bound to instance 'vivado_activity_thread_ap_dexp_13_full_dsp_u' of component 'vivado_activity_thread_ap_dexp_13_full_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp.vhd:51]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_dexp_13_full_dsp' [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/vivado_activity_thread_ap_dexp_13_full_dsp_stub.v:16]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp__parameterized0' (7#1) [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp.vhd:29]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:433]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread' (8#1) [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:51]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[31]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[30]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[29]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[28]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[27]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[26]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[25]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[24]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[23]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[22]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[21]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[20]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[19]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[18]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[17]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[16]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[15]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[14]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[13]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[12]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[11]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[10]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[9]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[8]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[7]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[6]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[5]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[4]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[3]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[2]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[1]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility[0]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[31]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[30]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[29]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[28]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[27]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[26]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[25]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[24]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[23]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[22]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[21]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[20]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[19]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[18]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[17]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[16]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[15]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[14]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[13]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[12]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[11]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[10]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[9]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[8]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[7]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[6]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[5]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[4]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[3]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[2]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[1]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_initial_volatility[0]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[31]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[30]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[29]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[28]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[27]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[26]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[25]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[24]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[23]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[22]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[21]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[20]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[19]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[18]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[17]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[16]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[15]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[14]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[13]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[12]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[11]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[10]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[9]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[8]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[7]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[6]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[5]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[4]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[3]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[2]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[1]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_volatility_volatility[0]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_rho[31]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_rho[30]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_rho[29]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port kernel_u_a_0_rho[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 805.043 ; gain = 183.211
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml
Loading clock buffers from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml
Loading clock placement rules from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml
Loading io standards from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ap_clk' matched to 'port' objects. [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc:1]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc]
Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 10).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1104.188 ; gain = 482.355
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1104.188 ; gain = 482.355
---------------------------------------------------------------------------------

INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'vivado_activity_thread'
WARNING: [Synth 8-3848] Net op_tvalid in module/entity vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized0 does not have driver. [/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd:70]
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'sequential' in module 'vivado_activity_thread'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1177.535 ; gain = 555.703
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 8     
	               32 Bit    Registers := 16    
	               13 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 3     
	  48 Input      6 Bit        Muxes := 1     
	  49 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vivado_activity_thread 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 9     
	               13 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 8     
	  49 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	  48 Input      6 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
Module vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module vivado_activity_thread_fptrunc_64ns_32_3__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module vivado_activity_thread_fpext_32ns_64_3__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
Module vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1177.535 ; gain = 555.703
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/opcode_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/opcode_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[31] )
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[31] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[30] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[29] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[28] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[27] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[26] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[25] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[24] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[23] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[22] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[21] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[20] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[19] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[18] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[17] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[16] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[15] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[14] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[13] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[12] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[11] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[10] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[9] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[8] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[7] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[6] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[5] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[4] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[3] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[2] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[1] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[0] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/opcode_buf1_reg[4] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/opcode_buf1_reg[3] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/opcode_buf1_reg[2] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/opcode_buf1_reg[1] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/opcode_buf1_reg[0] ) is unused and will be removed from module vivado_activity_thread.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1216.590 ; gain = 594.758
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
Wrong number or type of arguments for overloaded function 'NRealModS_findPins'. at line 1 of file /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1216.590 ; gain = 594.758
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1216.590 ; gain = 594.758
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1216.590 ; gain = 594.758
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/vivado_activity_thread_ap_fcmp_1_no_dsp_u  has unconnected pin s_axis_operation_tvalid
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1216.590 ; gain = 594.758
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1216.590 ; gain = 594.758
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1216.590 ; gain = 594.758
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------------------+----------+
|      |BlackBox name                                 |Instances |
+------+----------------------------------------------+----------+
|1     |vivado_activity_thread_ap_fmul_1_max_dsp      |         1|
|2     |vivado_activity_thread_ap_fpext_1_no_dsp      |         1|
|3     |vivado_activity_thread_ap_fptrunc_1_no_dsp    |         1|
|4     |vivado_activity_thread_ap_dexp_13_full_dsp    |         1|
|5     |vivado_activity_thread_ap_faddfsub_2_full_dsp |         1|
|6     |vivado_activity_thread_ap_fcmp_1_no_dsp       |         1|
|7     |vivado_activity_thread_ap_dmul_3_max_dsp      |         1|
+------+----------------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------------------+------+
|      |Cell                                               |Count |
+------+---------------------------------------------------+------+
|1     |vivado_activity_thread_ap_dexp_13_full_dsp_bbox    |     1|
|2     |vivado_activity_thread_ap_dmul_3_max_dsp_bbox      |     1|
|3     |vivado_activity_thread_ap_faddfsub_2_full_dsp_bbox |     1|
|4     |vivado_activity_thread_ap_fcmp_1_no_dsp_bbox       |     1|
|5     |vivado_activity_thread_ap_fmul_1_max_dsp_bbox      |     1|
|6     |vivado_activity_thread_ap_fpext_1_no_dsp_bbox      |     1|
|7     |vivado_activity_thread_ap_fptrunc_1_no_dsp_bbox    |     1|
|8     |CARRY4                                             |     3|
|9     |LUT1                                               |    15|
|10    |LUT2                                               |     6|
|11    |LUT3                                               |    44|
|12    |LUT4                                               |    62|
|13    |LUT5                                               |    49|
|14    |LUT6                                               |   177|
|15    |MUXF7                                              |    19|
|16    |FDRE                                               |  1026|
|17    |FDSE                                               |    14|
+------+---------------------------------------------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------+------------------------------------------------------------------------+------+
|      |Instance                                                     |Module                                                                  |Cells |
+------+-------------------------------------------------------------+------------------------------------------------------------------------+------+
|1     |top                                                          |                                                                        |  1718|
|2     |  vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp_U2      |vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp__parameterized0      |   165|
|3     |  vivado_activity_thread_fpext_32ns_64_3_U4                  |vivado_activity_thread_fpext_32ns_64_3__parameterized0                  |   130|
|4     |  vivado_activity_thread_fptrunc_64ns_32_3_U3                |vivado_activity_thread_fptrunc_64ns_32_3__parameterized0                |    97|
|5     |  vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U7    |vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp__parameterized0    |   129|
|6     |  vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp_U1 |vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp__parameterized0 |   305|
|7     |  vivado_activity_thread_fcmp_32ns_32ns_1_3_U5               |vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized0               |    42|
|8     |  vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U6      |vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp__parameterized0      |   193|
+------+-------------------------------------------------------------+------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1216.590 ; gain = 594.758
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 1 critical warnings and 646 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1216.590 ; gain = 594.758
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 139 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1602.074 ; gain = 883.852
# write_checkpoint vivado_activity_thread.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file vivado_activity_thread_utilization_synth.rpt -pb vivado_activity_thread_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1606.129 ; gain = 4.051
INFO: [Common 17-206] Exiting Vivado at Fri Apr 11 00:03:26 2014...
