$date
	Tue Nov 22 23:38:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module scsi_sm_tb $end
$var wire 1 ! WE_o $end
$var wire 1 " SCSI_CS_o $end
$var wire 1 # S2F_o $end
$var wire 1 $ S2CPU_o $end
$var wire 1 % RIFIFO_d $end
$var wire 1 & RE_o $end
$var wire 1 ' RDFIFO_d $end
$var wire 1 ( LS2CPU $end
$var wire 1 ) INCNO_o $end
$var wire 1 * INCNI_o $end
$var wire 1 + INCBO_o $end
$var wire 1 , F2S_o $end
$var wire 1 - DACK_o $end
$var wire 1 . CPU2S_o $end
$var reg 1 / BOEQ3 $end
$var reg 1 0 CPUCLK $end
$var reg 1 1 CPUREQ $end
$var reg 1 2 DECFIFO $end
$var reg 1 3 DMADIR $end
$var reg 1 4 DREQ_ $end
$var reg 1 5 FIFOEMPTY $end
$var reg 1 6 FIFOFULL $end
$var reg 1 7 INCFIFO $end
$var reg 1 8 RESET_ $end
$var reg 1 9 RW $end
$var reg 1 : nAS_ $end
$scope module u_SCSI_SM $end
$var wire 1 ; BBCLK $end
$var wire 1 < BCLK $end
$var wire 1 / BOEQ3 $end
$var wire 1 0 CPUCLK $end
$var wire 1 1 CPUREQ $end
$var wire 1 2 DECFIFO $end
$var wire 1 3 DMADIR $end
$var wire 1 4 DREQ_ $end
$var wire 1 = DSACK_ $end
$var wire 1 5 FIFOEMPTY $end
$var wire 1 6 FIFOFULL $end
$var wire 1 7 INCFIFO $end
$var wire 1 > LBYTE_ $end
$var wire 1 ( LS2CPU $end
$var wire 1 ? RDRST_ $end
$var wire 1 8 RESET_ $end
$var wire 1 @ RIRST_ $end
$var wire 1 9 RW $end
$var wire 1 : nAS_ $end
$var wire 1 A nCCPUREQ $end
$var wire 1 B nCDREQ_ $end
$var wire 1 C nCDSACK_ $end
$var wire 1 D nCLK $end
$var wire 1 E nDMADIR $end
$var wire 1 F nFIFOFULL $end
$var wire 1 G nRW $end
$var wire 1 H WE $end
$var wire 1 I SET_DSACK $end
$var wire 1 J SCSI_CS $end
$var wire 1 K S2F $end
$var wire 1 L S2CPU $end
$var wire 1 M RE $end
$var wire 5 N NEXT_STATE [4:0] $end
$var wire 1 O INCNO $end
$var wire 1 P INCNI $end
$var wire 1 Q INCBO $end
$var wire 1 R F2S $end
$var wire 28 S E_ [27:0] $end
$var wire 1 T DACK $end
$var wire 1 U CPU2S $end
$var reg 1 V CCPUREQ $end
$var reg 1 W CDREQ_ $end
$var reg 1 X CDSACK_ $end
$var reg 1 . CPU2S_o $end
$var reg 1 Y CRESET_ $end
$var reg 1 - DACK_o $end
$var reg 1 , F2S_o $end
$var reg 1 + INCBO_o $end
$var reg 1 * INCNI_o $end
$var reg 1 ) INCNO_o $end
$var reg 1 Z LS2CPU_ $end
$var reg 1 ' RDFIFO_d $end
$var reg 1 [ RDFIFO_o $end
$var reg 1 & RE_o $end
$var reg 1 % RIFIFO_d $end
$var reg 1 \ RIFIFO_o $end
$var reg 1 $ S2CPU_o $end
$var reg 1 # S2F_o $end
$var reg 1 " SCSI_CS_o $end
$var reg 5 ] STATE [4:0] $end
$var reg 1 ! WE_o $end
$scope module u_scsi_sm_inputs $end
$var wire 1 / BOEQ3 $end
$var wire 1 V CCPUREQ $end
$var wire 1 W CDREQ_ $end
$var wire 1 X CDSACK_ $end
$var wire 1 3 DMADIR $end
$var wire 1 ^ E0_ $end
$var wire 1 _ E10_ $end
$var wire 1 ` E11_ $end
$var wire 1 a E12_ $end
$var wire 1 b E13_ $end
$var wire 1 c E14_ $end
$var wire 1 d E15_ $end
$var wire 1 e E16_ $end
$var wire 1 f E17_ $end
$var wire 1 g E18_ $end
$var wire 1 h E19_ $end
$var wire 1 i E1_ $end
$var wire 1 j E20_ $end
$var wire 1 k E21_ $end
$var wire 1 l E22_ $end
$var wire 1 m E23_ $end
$var wire 1 n E24_ $end
$var wire 1 o E25_ $end
$var wire 1 p E26_ $end
$var wire 1 q E27_ $end
$var wire 1 r E2_ $end
$var wire 1 s E3_ $end
$var wire 1 t E4_ $end
$var wire 1 u E5_ $end
$var wire 1 v E6_ $end
$var wire 1 w E7_ $end
$var wire 1 x E8_ $end
$var wire 1 y E9_ $end
$var wire 1 5 FIFOEMPTY $end
$var wire 1 6 FIFOFULL $end
$var wire 1 [ RDFIFO_o $end
$var wire 1 \ RIFIFO_o $end
$var wire 1 9 RW $end
$var wire 5 z STATE [4:0] $end
$var wire 1 { nCDSACK_ $end
$var wire 1 | nDMADIR $end
$var wire 1 } nscsidff1_q $end
$var wire 1 ~ nscsidff2_q $end
$var wire 1 !" nscsidff3_q $end
$var wire 1 "" nscsidff4_q $end
$var wire 1 #" nscsidff5_q $end
$var wire 1 $" scsidff5_q $end
$var wire 1 %" scsidff4_q $end
$var wire 1 &" scsidff3_q $end
$var wire 1 '" scsidff2_q $end
$var wire 1 (" scsidff1_q $end
$var wire 28 )" E_ [27:0] $end
$upscope $end
$scope module u_scsi_sm_outputs $end
$var wire 1 U CPU2S $end
$var wire 1 T DACK $end
$var wire 28 *" E_ [27:0] $end
$var wire 1 R F2S $end
$var wire 1 Q INCBO $end
$var wire 1 P INCNI $end
$var wire 1 O INCNO $end
$var wire 1 M RE $end
$var wire 1 L S2CPU $end
$var wire 1 K S2F $end
$var wire 1 J SCSI_CS $end
$var wire 1 I SET_DSACK $end
$var wire 1 H WE $end
$var wire 1 +" scsidff1_d $end
$var wire 1 ," scsidff2_d $end
$var wire 1 -" scsidff3_d $end
$var wire 1 ." scsidff4_d $end
$var wire 1 /" scsidff5_d $end
$var wire 5 0" NEXT_STATE [4:0] $end
$var wire 1 1" E9_ $end
$var wire 1 2" E8_ $end
$var wire 1 3" E7_ $end
$var wire 1 4" E6_ $end
$var wire 1 5" E5_ $end
$var wire 1 6" E4_ $end
$var wire 1 7" E3_ $end
$var wire 1 8" E2_ $end
$var wire 1 9" E27_ $end
$var wire 1 :" E26_ $end
$var wire 1 ;" E25_ $end
$var wire 1 <" E24_ $end
$var wire 1 =" E23_ $end
$var wire 1 >" E22_ $end
$var wire 1 ?" E21_ $end
$var wire 1 @" E20_ $end
$var wire 1 A" E1_ $end
$var wire 1 B" E19_ $end
$var wire 1 C" E18_ $end
$var wire 1 D" E17_ $end
$var wire 1 E" E16_ $end
$var wire 1 F" E15_ $end
$var wire 1 G" E14_ $end
$var wire 1 H" E13_ $end
$var wire 1 I" E12_ $end
$var wire 1 J" E11_ $end
$var wire 1 K" E10_ $end
$var wire 1 L" E0_ $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1L"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
1A"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
18"
17"
16"
x5"
14"
x3"
12"
x1"
bx 0"
x/"
x."
x-"
x,"
x+"
bx1x1x11111 *"
bx1x1x11111 )"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
x}
1|
x{
bx z
xy
1x
xw
1v
xu
1t
1s
1r
xq
xp
xo
xn
xm
xl
xk
xj
1i
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
1^
bx ]
0\
0[
0Z
xY
xX
1W
0V
xU
xT
bx1x1x11111 S
xR
xQ
0P
0O
bx N
xM
xL
xK
xJ
xI
xH
0G
1F
1E
0D
xC
0B
1A
0@
0?
x>
1=
1<
1;
0:
19
18
07
06
15
14
03
02
01
10
0/
x.
x-
x,
x+
x*
x)
1(
x'
x&
x%
x$
x#
x"
x!
$end
#200
1Y
1D
0<
0;
00
#400
1G"
1c
1B"
bx1xxxx1xxxxx1x1x11111 S
bx1xxxx1xxxxx1x1x11111 )"
bx1xxxx1xxxxx1x1x11111 *"
1h
0{
0C
0%
0'
0*
0)
1X
1?
1@
0D
08
1<
1;
10
#600
0/"
1,"
1J
0H
0T
1-"
0M
1."
0R
0L
0U
b1110 N
b1110 0"
0+"
0Q
0K
0I
05"
1H"
0u
1b
1J"
1?"
1>"
1`
1k
1l
1K"
1I"
1="
1:"
19"
1;"
1<"
1@"
1C"
1D"
1E"
1F"
11"
13"
1_
1a
1m
1p
1q
1o
1n
1j
1g
1f
1e
1d
1y
1w
1}
1~
1!"
1""
1#"
0("
0'"
0&"
0%"
0$"
b0 ]
b0 z
1G"
1c
1B"
b1111111111111111111111011111 S
b1111111111111111111111011111 )"
b1111111111111111111111011111 *"
1h
1{
1C
0X
0Y
1D
0<
0;
00
#800
1>
0.
0$
0,
0#
0+
0-
0"
0!
0&
0D
1<
1;
10
#1000
1D
0<
0;
00
#1200
0?
0@
0D
18
1<
1;
10
#1400
1Y
1D
0<
0;
00
#1600
0M
1,"
1/"
0L
1J
b11110 N
b11110 0"
1."
0K
0Q
1K"
1_
1I"
15"
1a
b1111111111111111111111111111 S
b1111111111111111111111111111 )"
b1111111111111111111111111111 *"
1u
0~
0!"
0""
1'"
1&"
1%"
0{
0C
b1110 ]
b1110 z
1X
0D
1<
1;
10
#1800
1D
0<
0;
00
#2000
1L
1M
1+"
0J
b11101 N
b11101 0"
0,"
0D"
b1111111111011111111111111111 S
b1111111111011111111111111111 )"
b1111111111011111111111111111 *"
0f
0#"
1$"
b11110 ]
b11110 z
0D
1<
1;
10
#2200
1D
0<
0;
00
#2400
0L
0M
0+"
1J
1H
1T
b11100 N
b11100 0"
0,"
1R
0E"
1D"
0e
b1111111111101111111111111111 S
b1111111111101111111111111111 )"
b1111111111101111111111111111 *"
1f
0}
1~
1("
0'"
b11101 ]
b11101 z
1$
1"
1&
0D
1<
1;
10
#2600
1D
0<
0;
00
#2800
1}
0("
b11100 ]
b11100 z
0$
1,
1-
0"
1!
0&
0D
1<
1;
10
#3000
1D
0<
0;
00
#3200
0D
1<
1;
10
#3400
1D
0<
0;
00
#3600
0D
1<
1;
10
#3800
1D
0<
0;
00
#4000
0D
1<
1;
10
#4200
1D
0<
0;
00
#4400
0D
1<
1;
10
#4600
1D
0<
0;
00
#4800
0D
1<
1;
10
#5000
1D
0<
0;
00
#5200
0D
1<
1;
10
#5400
1D
0<
0;
00
#5600
0D
1<
1;
10
#5800
1D
0<
0;
00
#6000
0D
1<
1;
10
#6200
1D
0<
0;
00
#6400
0D
1<
1;
10
#6600
1D
0<
0;
00
#6800
0D
1<
1;
10
#7000
1D
0<
0;
00
#7200
0D
1<
1;
10
#7400
1D
0<
0;
00
#7600
0D
1<
1;
10
#7800
1D
0<
0;
00
#8000
0D
1<
1;
10
#8200
1D
0<
0;
00
#8400
0D
1<
1;
10
#8600
1D
0<
0;
00
#8800
0A
1V
0D
11
1<
1;
10
#9000
1D
0<
0;
00
#9200
0D
1<
1;
10
#9400
1D
0<
0;
00
#9600
0D
1<
1;
10
#9800
1D
0<
0;
00
#10000
0D
1<
1;
10
#10200
1D
0<
0;
00
#10400
0D
1<
1;
10
#10600
1D
0<
0;
00
#10800
0D
1<
1;
10
#11000
1D
0<
0;
00
#11200
0D
1<
1;
10
#11400
1D
0<
0;
00
#11600
0D
1<
1;
10
#11800
1D
0<
0;
00
#12000
0D
1<
1;
10
