name: adm_pcie_9h7
manufacturer: Xilinx
fpga: xcvu37p-fsvh2892-2-e
family: ultrascaleplus
backend_target: vivado
#mmbus_architecture: ['wishbone', 'AXI4-Lite']
mmbus_architecture: ['AXI4-Lite', 'wishbone']
# wishbone at address 0; AXI offset = 1MB
mmbus_base_address: 0x00100000
#axi_ic_base_address: 0x44A00000
dsp_wb_base_address: 0x00010000
# How to address each 32-bit (i.e. 4 indicates byte-addressable)
mmbus_address_alignment: 4
sources: []
constraints: []
dts:
  linerate: '10.24' # Gb/s
  reffreq: '163.84' # MHz
  ports:
    # GT pins when using QSFPs A through C
    qsfp_a_b_c:
      # List of clocks for 3 channels, each entry is a tuple: [pin name in this file, index of this pin]
      # Can use clocks multiple times if necessary
      phys_clocks: [[qsfp_mgt_ref_clk, 0], [qsfp_mgt_ref_clk, 1], [qsfp_mgt_ref_clk, 1]]
      channel:
        - X1Y16
        - X1Y17
        - X1Y18
        - X1Y19
        - X1Y20
        - X1Y21
        - X1Y22
        - X1Y23
        - X1Y24
        - X1Y25
        - X1Y26
        - X1Y27
      clock:
        - 'clk0'
        - 'clk0'
        - 'clk0'
        - 'clk0'
        - 'clk0+1'
        - 'clk0+1'
        - 'clk0+1'
        - 'clk0+1'
        - 'clk0'
        - 'clk0'
        - 'clk0'
        - 'clk0'
    firefly0:
      # Clock from banks 125, 125, 126
      phys_clocks: [[firefly_ref_clk, 0], [firefly_ref_clk, 0], [firefly_ref_clk, 1]]
      channel:
        # bank 125, 124, 126
        - X0Y4
        - X0Y5
        - X0Y6
        - X0Y7
        - X0Y0
        - X0Y1
        - X0Y2
        - X0Y3
        - X0Y8
        - X0Y9
        - X0Y10
        - X0Y11
      clock:
        - 'clk0'
        - 'clk0'
        - 'clk0'
        - 'clk0'
        - 'clk0+1'
        - 'clk0+1'
        - 'clk0+1'
        - 'clk0+1'
        - 'clk0'
        - 'clk0'
        - 'clk0'
        - 'clk0'
    firefly1:
      # Clock from banks 234, 234, 135
      phys_clocks: [[firefly_ref_clk, 2], [firefly_ref_clk, 2], [firefly_ref_clk, 3]]
      channel:
        # bank 234, 235, 135
        - X1Y40
        - X1Y41
        - X1Y42
        - X1Y43
        - X1Y44
        - X1Y45
        - X1Y46
        - X1Y47
        - X0Y44
        - X0Y45
        - X0Y46
        - X0Y47
      clock:
        - 'clk0'
        - 'clk0'
        - 'clk0'
        - 'clk0'
        - 'clk0-1'
        - 'clk0-1'
        - 'clk0-1'
        - 'clk0-1'
        - 'clk0'
        - 'clk0'
        - 'clk0'
        - 'clk0'
pcie:
  loc: PCIE4C_X1Y0
  use_pr: True
onehundredgbe:
  refclk_freq_str: "161.1328125"
  cmac_loc:
    - CMACE4_X0Y3
    - CMACE4_X0Y4
    - CMACE4_X0Y5
provides:
  - qsfp0
  - qsfp1
  - qsfp2
  - qsfp3
pins:
  sys_clk_p:
    loc: BJ9
    iostd: LVDS
  sys_clk_n:
    loc: BK9
    iostd: LVDS
  # Use GPIO 9,10,11,12 for SPI
  miso:
    loc: BJ29
    iostd: LVCMOS18
  mosi:
    loc: BG32
    iostd: LVCMOS18
  sclk:
    loc: BF32
    iostd: LVCMOS18
  cs_n:
    loc: BK30
    iostd: LVCMOS18
  led:
    iostd: LVCMOS18
    loc:
      - BF53
      - BG48
      - BG49
      - BE54
      - BE53
  gpio:
    iostd: LVCMOS18
    loc:
      # 0_p
      - BH32
      # 1_p
      - BF35
      # 2_p
      - BH34
      # 3, 4, ... 12
      - BG29
      - BG33
      - BH29
      - BG30
      - BF31
      - BH30
      - BJ29
      - BG32
      - BF32
      - BK30
  # PCI Express lanes
  pcie_rst_n:
    loc: BF41
    iostd: LVCMOS18
  firefly_ref_clk_p:
    loc:
      # FIREFLY_CLK_0_PIN bank 125
      - AR40
      # FIREFLY_CLK_1_PIN bank 126
      - AN40
      # FIREFLY_CLK_2_PIN bank 234
      - T13
      # FIREFLY_CLK_3_PIN bank 135
      - P42
  firefly_ref_clk_n:
    loc:
      # FIREFLY_CLK_0_PIN bank 125
      - AR41
      # FIREFLY_CLK_1_PIN bank 126
      - AN41
      # FIREFLY_CLK_2_PIN bank 234
      - T12
      # FIREFLY_CLK_3_PIN bank 135
      - P43
  qsfp_mgt_ref_clk_p:
    loc:
      - AJ15
      - AD13
      - AG40
      - AB42
  qsfp_mgt_ref_clk_n:
    loc:
      - AJ14
      - AD12
      - AG41
      - AB43
  qsfp_mgt_rx_p:
    loc:
      - AL6
      - AK4
      - AJ2
      - AH4
      - AG2
      - AF4
      - AE2
      - AE6
      - AD4
      - AC2
      - AC6
      - AB4
      - AA2
      - Y4
      - W2
      - V4
  qsfp_mgt_rx_n:
    loc:
      - AL5
      - AK3
      - AJ1
      - AH3
      - AG1
      - AF3
      - AE1
      - AE5
      - AD3
      - AC1
      - AC5
      - AB3
      - AA1
      - Y3
      - W1
      - V3
  qsfp_mgt_tx_p:
    loc:
      - AK9
      - AJ7
      - AJ11
      - AH9
      - AG7
      - AG11
      - AF9
      - AE11
      - AD9
      - AC11
      - AB9
      - AA7
      - AA11
      - Y9
      - W7
      - W11
  qsfp_mgt_tx_n:
    loc:
      - AK8
      - AJ6
      - AJ10
      - AH8
      - AG6
      - AG10
      - AF8
      - AE10
      - AD8
      - AC10
      - AB8
      - AA6
      - AA10
      - Y8
      - W6
      - W10
  qsfp_modprsl_ls:
    iostd: LVCMOS18
    loc: [BN35, BN34, BP34, BL32]
  qsfp_sda:
    iostd: LVCMOS18
    loc: [BN30, BM30, BP32, BM34]
  qsfp_scl:
    iostd: LVCMOS18
    loc: [BN29, BL30, BN32, BM32]
  ff_modprsl_ls:
    iostd: LVCMOS18
    loc: [BG10, BG9, BF12, BF11, BE11, BF10, BE10, BE9]
  ff_sda:
    iostd: LVCMOS18
    loc: [BP12, BP14, BM12, BN15, BM14, BL15, BN11, BP8]
  ff_scl:
    iostd: LVCMOS18
    loc: [BP11, BP13, BN12, BN14, BM13, BM15, BP9, BM10]
  pcie_refclk_p:
    loc: AR15
  pcie_gty_rx_p:
    loc:
      - AL2
      - AM4
      - AN6
      - AN2
      - AP4
      - AR2
      - AT4
      - AU2
      - AV4
      - AW6
      - AW2
      - AY4
      - BA6
      - BA2
      - BB4
      - BC2
  pcie_gty_tx_p:
    loc:
      - AL11
      - AM9
      - AN11
      - AP9
      - AR11
      - AR7
      - AT9
      - AU11
      - AU7
      - AV9
      - AW11
      - AY9
      - BA11
      - BB9
      - BC11
      - BC7
  # DTS pins
  dts_gty_rx_p:
    loc:
      # bank 125. Firefly 0
      - AY51
      - AW53
      - AW49
      - AV51
      # bank 124. Firefly 1
      - BC53
      - BB51
      - BA53
      - BA49
      # bank 126. Firefly 2
      - AU53
      - AT51
      - AR53
      - AP51
  dts_gty_tx_p:
    loc:
      # bank 125. Firefly 0
      - AY46
      - AW44
      - AV46
      - AU44
      # bank 124. Firefly 1
      - BC48
      - BC44
      - BB46
      - BA44
      # bank 126. Firefly 2
      - AU48
      - AT46
      - AR48
      - AR44
  dts_gty_refclk_p:
    loc:
      # bank 125. Clocks banks 124/125
      - AR40
      # bank 126.
      - AN40
  dts_qsfp_modprsl:
    iostd: LVCMOS18
    loc:
      # Firefly 0
      - BG10
      # Firefly 1
      - BG9
      # Firefly 2
      - BF12


