m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/FPGA/Avoid_latch/Avoid_latch_case2/simulation/questa
T_opt
!s110 1759818362
VNJ?EzGV=C`^Idjh7lajfa3
04 20 4 work tb_Avoid_latch_case2 fast 0
=1-98597aaf6581-68e4b279-3ab-dc18
R0
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vAvoid_latch_case2
2D:/FPGA/Avoid_latch/Avoid_latch_case2/RTL/Avoid_latch_case2.v
!s110 1759818360
!i10b 1
!s100 eNa8_fgG7ZK0B_onI`e6b3
IV0n7oAJZfeaZ4hIk5OJ6X1
R1
w1759817854
8D:/FPGA/Avoid_latch/Avoid_latch_case2/RTL/Avoid_latch_case2.v
FD:/FPGA/Avoid_latch/Avoid_latch_case2/RTL/Avoid_latch_case2.v
!i122 0
L0 1 21
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2023.3;77
r1
!s85 0
31
!s108 1759818360.000000
!s107 D:/FPGA/Avoid_latch/Avoid_latch_case2/RTL/Avoid_latch_case2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/Avoid_latch/Avoid_latch_case2/RTL|D:/FPGA/Avoid_latch/Avoid_latch_case2/RTL/Avoid_latch_case2.v|
!i113 0
Z5 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/FPGA/Avoid_latch/Avoid_latch_case2/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@avoid_latch_case2
vtb_Avoid_latch_case2
2D:/FPGA/Avoid_latch/Avoid_latch_case2/Sim/tb_Avoid_latch_case2.v
!s110 1759818361
!i10b 1
!s100 [=C:DTV?=oANZMCbnO8Az0
Ii0;;CD_j;@L855G>P?kkU1
R1
w1759817930
8D:/FPGA/Avoid_latch/Avoid_latch_case2/Sim/tb_Avoid_latch_case2.v
FD:/FPGA/Avoid_latch/Avoid_latch_case2/Sim/tb_Avoid_latch_case2.v
!i122 1
L0 2 28
R3
R4
r1
!s85 0
31
!s108 1759818361.000000
!s107 D:/FPGA/Avoid_latch/Avoid_latch_case2/Sim/tb_Avoid_latch_case2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/Avoid_latch/Avoid_latch_case2/Sim|D:/FPGA/Avoid_latch/Avoid_latch_case2/Sim/tb_Avoid_latch_case2.v|
!i113 0
R5
!s92 -vlog01compat -work work +incdir+D:/FPGA/Avoid_latch/Avoid_latch_case2/Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
ntb_@avoid_latch_case2
