Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Wed May 14 22:21:51 2025
| Host             : CITeS-FOE running 64-bit major release  (build 9200)
| Command          : report_power -file Register_Bank_power_routed.rpt -pb Register_Bank_power_summary_routed.pb -rpx Register_Bank_power_routed.rpx
| Design           : Register_Bank
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.415        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.346        |
| Device Static (W)        | 0.069        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 82.9         |
| Junction Temperature (C) | 27.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.119 |      130 |       --- |             --- |
|   LUT as Logic |     0.080 |       16 |     20800 |            0.08 |
|   CARRY4       |     0.018 |        8 |      8150 |            0.10 |
|   Register     |     0.015 |       66 |     41600 |            0.16 |
|   BUFG         |     0.006 |        2 |        32 |            6.25 |
|   Others       |     0.000 |       34 |       --- |             --- |
| Signals        |     0.195 |      100 |       --- |             --- |
| I/O            |     0.032 |       40 |       106 |           37.74 |
| Static Power   |     0.069 |          |           |                 |
| Total          |     0.415 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.356 |       0.346 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| Register_Bank         |     0.346 |
|   Decoder_3_to_8_0    |     0.032 |
|     Decorder_2_to_4_0 |     0.012 |
|     Decorder_2_to_4_1 |     0.020 |
|   Reg_0               |     0.004 |
|     D_FF_0            |     0.000 |
|     D_FF_1            |     0.000 |
|     D_FF_2            |     0.004 |
|     D_FF_3            |     0.000 |
|   Reg_1               |     0.000 |
|     D_FF_0            |     0.000 |
|     D_FF_1            |     0.000 |
|     D_FF_2            |     0.000 |
|     D_FF_3            |     0.000 |
|   Reg_2               |     0.000 |
|     D_FF_0            |     0.000 |
|     D_FF_1            |     0.000 |
|     D_FF_2            |     0.000 |
|     D_FF_3            |     0.000 |
|   Reg_3               |     0.000 |
|     D_FF_0            |     0.000 |
|     D_FF_1            |     0.000 |
|     D_FF_2            |     0.000 |
|     D_FF_3            |     0.000 |
|   Reg_4               |     0.000 |
|     D_FF_0            |     0.000 |
|     D_FF_1            |     0.000 |
|     D_FF_2            |     0.000 |
|     D_FF_3            |     0.000 |
|   Reg_5               |     0.000 |
|     D_FF_0            |     0.000 |
|     D_FF_1            |     0.000 |
|     D_FF_2            |     0.000 |
|     D_FF_3            |     0.000 |
|   Reg_6               |     0.000 |
|     D_FF_0            |     0.000 |
|     D_FF_1            |     0.000 |
|     D_FF_2            |     0.000 |
|     D_FF_3            |     0.000 |
|   Reg_7               |     0.000 |
|     D_FF_0            |     0.000 |
|     D_FF_1            |     0.000 |
|     D_FF_2            |     0.000 |
|     D_FF_3            |     0.000 |
|   Slow_Clk_0          |     0.192 |
+-----------------------+-----------+


