    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; DE
DE__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
DE__0__MASK EQU 0x10
DE__0__PC EQU CYREG_IO_PC_PRT15_PC4
DE__0__PORT EQU 15
DE__0__SHIFT EQU 4
DE__AG EQU CYREG_PRT15_AG
DE__AMUX EQU CYREG_PRT15_AMUX
DE__BIE EQU CYREG_PRT15_BIE
DE__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DE__BYP EQU CYREG_PRT15_BYP
DE__CTL EQU CYREG_PRT15_CTL
DE__DM0 EQU CYREG_PRT15_DM0
DE__DM1 EQU CYREG_PRT15_DM1
DE__DM2 EQU CYREG_PRT15_DM2
DE__DR EQU CYREG_PRT15_DR
DE__INP_DIS EQU CYREG_PRT15_INP_DIS
DE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
DE__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DE__LCD_EN EQU CYREG_PRT15_LCD_EN
DE__MASK EQU 0x10
DE__PORT EQU 15
DE__PRT EQU CYREG_PRT15_PRT
DE__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DE__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DE__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DE__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DE__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DE__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DE__PS EQU CYREG_PRT15_PS
DE__SHIFT EQU 4
DE__SLW EQU CYREG_PRT15_SLW

; DI
DI__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
DI__0__MASK EQU 0x08
DI__0__PC EQU CYREG_PRT6_PC3
DI__0__PORT EQU 6
DI__0__SHIFT EQU 3
DI__AG EQU CYREG_PRT6_AG
DI__AMUX EQU CYREG_PRT6_AMUX
DI__BIE EQU CYREG_PRT6_BIE
DI__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DI__BYP EQU CYREG_PRT6_BYP
DI__CTL EQU CYREG_PRT6_CTL
DI__DM0 EQU CYREG_PRT6_DM0
DI__DM1 EQU CYREG_PRT6_DM1
DI__DM2 EQU CYREG_PRT6_DM2
DI__DR EQU CYREG_PRT6_DR
DI__INP_DIS EQU CYREG_PRT6_INP_DIS
DI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
DI__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DI__LCD_EN EQU CYREG_PRT6_LCD_EN
DI__MASK EQU 0x08
DI__PORT EQU 6
DI__PRT EQU CYREG_PRT6_PRT
DI__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DI__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DI__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DI__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DI__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DI__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DI__PS EQU CYREG_PRT6_PS
DI__SHIFT EQU 3
DI__SLW EQU CYREG_PRT6_SLW

; RO
RO__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
RO__0__MASK EQU 0x01
RO__0__PC EQU CYREG_PRT2_PC0
RO__0__PORT EQU 2
RO__0__SHIFT EQU 0
RO__AG EQU CYREG_PRT2_AG
RO__AMUX EQU CYREG_PRT2_AMUX
RO__BIE EQU CYREG_PRT2_BIE
RO__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RO__BYP EQU CYREG_PRT2_BYP
RO__CTL EQU CYREG_PRT2_CTL
RO__DM0 EQU CYREG_PRT2_DM0
RO__DM1 EQU CYREG_PRT2_DM1
RO__DM2 EQU CYREG_PRT2_DM2
RO__DR EQU CYREG_PRT2_DR
RO__INP_DIS EQU CYREG_PRT2_INP_DIS
RO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RO__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RO__LCD_EN EQU CYREG_PRT2_LCD_EN
RO__MASK EQU 0x01
RO__PORT EQU 2
RO__PRT EQU CYREG_PRT2_PRT
RO__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RO__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RO__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RO__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RO__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RO__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RO__PS EQU CYREG_PRT2_PS
RO__SHIFT EQU 0
RO__SLW EQU CYREG_PRT2_SLW

; C8M
C8M__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
C8M__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
C8M__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
C8M__CFG2_SRC_SEL_MASK EQU 0x07
C8M__INDEX EQU 0x05
C8M__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
C8M__PM_ACT_MSK EQU 0x20
C8M__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
C8M__PM_STBY_MSK EQU 0x20

; CS1
CS1__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
CS1__0__MASK EQU 0x08
CS1__0__PC EQU CYREG_PRT3_PC3
CS1__0__PORT EQU 3
CS1__0__SHIFT EQU 3
CS1__AG EQU CYREG_PRT3_AG
CS1__AMUX EQU CYREG_PRT3_AMUX
CS1__BIE EQU CYREG_PRT3_BIE
CS1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CS1__BYP EQU CYREG_PRT3_BYP
CS1__CTL EQU CYREG_PRT3_CTL
CS1__DM0 EQU CYREG_PRT3_DM0
CS1__DM1 EQU CYREG_PRT3_DM1
CS1__DM2 EQU CYREG_PRT3_DM2
CS1__DR EQU CYREG_PRT3_DR
CS1__INP_DIS EQU CYREG_PRT3_INP_DIS
CS1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
CS1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CS1__LCD_EN EQU CYREG_PRT3_LCD_EN
CS1__MASK EQU 0x08
CS1__PORT EQU 3
CS1__PRT EQU CYREG_PRT3_PRT
CS1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CS1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CS1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CS1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CS1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CS1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CS1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CS1__PS EQU CYREG_PRT3_PS
CS1__SHIFT EQU 3
CS1__SLW EQU CYREG_PRT3_SLW

; CS2
CS2__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
CS2__0__MASK EQU 0x04
CS2__0__PC EQU CYREG_PRT3_PC2
CS2__0__PORT EQU 3
CS2__0__SHIFT EQU 2
CS2__AG EQU CYREG_PRT3_AG
CS2__AMUX EQU CYREG_PRT3_AMUX
CS2__BIE EQU CYREG_PRT3_BIE
CS2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CS2__BYP EQU CYREG_PRT3_BYP
CS2__CTL EQU CYREG_PRT3_CTL
CS2__DM0 EQU CYREG_PRT3_DM0
CS2__DM1 EQU CYREG_PRT3_DM1
CS2__DM2 EQU CYREG_PRT3_DM2
CS2__DR EQU CYREG_PRT3_DR
CS2__INP_DIS EQU CYREG_PRT3_INP_DIS
CS2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
CS2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CS2__LCD_EN EQU CYREG_PRT3_LCD_EN
CS2__MASK EQU 0x04
CS2__PORT EQU 3
CS2__PRT EQU CYREG_PRT3_PRT
CS2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CS2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CS2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CS2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CS2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CS2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CS2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CS2__PS EQU CYREG_PRT3_PS
CS2__SHIFT EQU 2
CS2__SLW EQU CYREG_PRT3_SLW

; CS3
CS3__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
CS3__0__MASK EQU 0x01
CS3__0__PC EQU CYREG_PRT3_PC0
CS3__0__PORT EQU 3
CS3__0__SHIFT EQU 0
CS3__AG EQU CYREG_PRT3_AG
CS3__AMUX EQU CYREG_PRT3_AMUX
CS3__BIE EQU CYREG_PRT3_BIE
CS3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CS3__BYP EQU CYREG_PRT3_BYP
CS3__CTL EQU CYREG_PRT3_CTL
CS3__DM0 EQU CYREG_PRT3_DM0
CS3__DM1 EQU CYREG_PRT3_DM1
CS3__DM2 EQU CYREG_PRT3_DM2
CS3__DR EQU CYREG_PRT3_DR
CS3__INP_DIS EQU CYREG_PRT3_INP_DIS
CS3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
CS3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CS3__LCD_EN EQU CYREG_PRT3_LCD_EN
CS3__MASK EQU 0x01
CS3__PORT EQU 3
CS3__PRT EQU CYREG_PRT3_PRT
CS3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CS3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CS3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CS3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CS3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CS3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CS3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CS3__PS EQU CYREG_PRT3_PS
CS3__SHIFT EQU 0
CS3__SLW EQU CYREG_PRT3_SLW

; DE2
DE2__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
DE2__0__MASK EQU 0x01
DE2__0__PC EQU CYREG_PRT6_PC0
DE2__0__PORT EQU 6
DE2__0__SHIFT EQU 0
DE2__AG EQU CYREG_PRT6_AG
DE2__AMUX EQU CYREG_PRT6_AMUX
DE2__BIE EQU CYREG_PRT6_BIE
DE2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DE2__BYP EQU CYREG_PRT6_BYP
DE2__CTL EQU CYREG_PRT6_CTL
DE2__DM0 EQU CYREG_PRT6_DM0
DE2__DM1 EQU CYREG_PRT6_DM1
DE2__DM2 EQU CYREG_PRT6_DM2
DE2__DR EQU CYREG_PRT6_DR
DE2__INP_DIS EQU CYREG_PRT6_INP_DIS
DE2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
DE2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DE2__LCD_EN EQU CYREG_PRT6_LCD_EN
DE2__MASK EQU 0x01
DE2__PORT EQU 6
DE2__PRT EQU CYREG_PRT6_PRT
DE2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DE2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DE2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DE2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DE2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DE2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DE2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DE2__PS EQU CYREG_PRT6_PS
DE2__SHIFT EQU 0
DE2__SLW EQU CYREG_PRT6_SLW

; DE3
DE3__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
DE3__0__MASK EQU 0x10
DE3__0__PC EQU CYREG_PRT6_PC4
DE3__0__PORT EQU 6
DE3__0__SHIFT EQU 4
DE3__AG EQU CYREG_PRT6_AG
DE3__AMUX EQU CYREG_PRT6_AMUX
DE3__BIE EQU CYREG_PRT6_BIE
DE3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DE3__BYP EQU CYREG_PRT6_BYP
DE3__CTL EQU CYREG_PRT6_CTL
DE3__DM0 EQU CYREG_PRT6_DM0
DE3__DM1 EQU CYREG_PRT6_DM1
DE3__DM2 EQU CYREG_PRT6_DM2
DE3__DR EQU CYREG_PRT6_DR
DE3__INP_DIS EQU CYREG_PRT6_INP_DIS
DE3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
DE3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DE3__LCD_EN EQU CYREG_PRT6_LCD_EN
DE3__MASK EQU 0x10
DE3__PORT EQU 6
DE3__PRT EQU CYREG_PRT6_PRT
DE3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DE3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DE3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DE3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DE3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DE3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DE3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DE3__PS EQU CYREG_PRT6_PS
DE3__SHIFT EQU 4
DE3__SLW EQU CYREG_PRT6_SLW

; EX0
EX0__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
EX0__0__MASK EQU 0x10
EX0__0__PC EQU CYREG_PRT4_PC4
EX0__0__PORT EQU 4
EX0__0__SHIFT EQU 4
EX0__AG EQU CYREG_PRT4_AG
EX0__AMUX EQU CYREG_PRT4_AMUX
EX0__BIE EQU CYREG_PRT4_BIE
EX0__BIT_MASK EQU CYREG_PRT4_BIT_MASK
EX0__BYP EQU CYREG_PRT4_BYP
EX0__CTL EQU CYREG_PRT4_CTL
EX0__DM0 EQU CYREG_PRT4_DM0
EX0__DM1 EQU CYREG_PRT4_DM1
EX0__DM2 EQU CYREG_PRT4_DM2
EX0__DR EQU CYREG_PRT4_DR
EX0__INP_DIS EQU CYREG_PRT4_INP_DIS
EX0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
EX0__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
EX0__LCD_EN EQU CYREG_PRT4_LCD_EN
EX0__MASK EQU 0x10
EX0__PORT EQU 4
EX0__PRT EQU CYREG_PRT4_PRT
EX0__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
EX0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
EX0__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
EX0__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
EX0__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
EX0__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
EX0__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
EX0__PS EQU CYREG_PRT4_PS
EX0__SHIFT EQU 4
EX0__SLW EQU CYREG_PRT4_SLW

; EX1
EX1__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
EX1__0__MASK EQU 0x20
EX1__0__PC EQU CYREG_PRT4_PC5
EX1__0__PORT EQU 4
EX1__0__SHIFT EQU 5
EX1__AG EQU CYREG_PRT4_AG
EX1__AMUX EQU CYREG_PRT4_AMUX
EX1__BIE EQU CYREG_PRT4_BIE
EX1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
EX1__BYP EQU CYREG_PRT4_BYP
EX1__CTL EQU CYREG_PRT4_CTL
EX1__DM0 EQU CYREG_PRT4_DM0
EX1__DM1 EQU CYREG_PRT4_DM1
EX1__DM2 EQU CYREG_PRT4_DM2
EX1__DR EQU CYREG_PRT4_DR
EX1__INP_DIS EQU CYREG_PRT4_INP_DIS
EX1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
EX1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
EX1__LCD_EN EQU CYREG_PRT4_LCD_EN
EX1__MASK EQU 0x20
EX1__PORT EQU 4
EX1__PRT EQU CYREG_PRT4_PRT
EX1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
EX1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
EX1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
EX1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
EX1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
EX1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
EX1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
EX1__PS EQU CYREG_PRT4_PS
EX1__SHIFT EQU 5
EX1__SLW EQU CYREG_PRT4_SLW

; EX2
EX2__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
EX2__0__MASK EQU 0x08
EX2__0__PC EQU CYREG_PRT4_PC3
EX2__0__PORT EQU 4
EX2__0__SHIFT EQU 3
EX2__AG EQU CYREG_PRT4_AG
EX2__AMUX EQU CYREG_PRT4_AMUX
EX2__BIE EQU CYREG_PRT4_BIE
EX2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
EX2__BYP EQU CYREG_PRT4_BYP
EX2__CTL EQU CYREG_PRT4_CTL
EX2__DM0 EQU CYREG_PRT4_DM0
EX2__DM1 EQU CYREG_PRT4_DM1
EX2__DM2 EQU CYREG_PRT4_DM2
EX2__DR EQU CYREG_PRT4_DR
EX2__INP_DIS EQU CYREG_PRT4_INP_DIS
EX2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
EX2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
EX2__LCD_EN EQU CYREG_PRT4_LCD_EN
EX2__MASK EQU 0x08
EX2__PORT EQU 4
EX2__PRT EQU CYREG_PRT4_PRT
EX2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
EX2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
EX2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
EX2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
EX2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
EX2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
EX2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
EX2__PS EQU CYREG_PRT4_PS
EX2__SHIFT EQU 3
EX2__SLW EQU CYREG_PRT4_SLW

; EX3
EX3__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
EX3__0__MASK EQU 0x40
EX3__0__PC EQU CYREG_PRT4_PC6
EX3__0__PORT EQU 4
EX3__0__SHIFT EQU 6
EX3__AG EQU CYREG_PRT4_AG
EX3__AMUX EQU CYREG_PRT4_AMUX
EX3__BIE EQU CYREG_PRT4_BIE
EX3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
EX3__BYP EQU CYREG_PRT4_BYP
EX3__CTL EQU CYREG_PRT4_CTL
EX3__DM0 EQU CYREG_PRT4_DM0
EX3__DM1 EQU CYREG_PRT4_DM1
EX3__DM2 EQU CYREG_PRT4_DM2
EX3__DR EQU CYREG_PRT4_DR
EX3__INP_DIS EQU CYREG_PRT4_INP_DIS
EX3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
EX3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
EX3__LCD_EN EQU CYREG_PRT4_LCD_EN
EX3__MASK EQU 0x40
EX3__PORT EQU 4
EX3__PRT EQU CYREG_PRT4_PRT
EX3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
EX3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
EX3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
EX3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
EX3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
EX3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
EX3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
EX3__PS EQU CYREG_PRT4_PS
EX3__SHIFT EQU 6
EX3__SLW EQU CYREG_PRT4_SLW

; EX4
EX4__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
EX4__0__MASK EQU 0x02
EX4__0__PC EQU CYREG_PRT5_PC1
EX4__0__PORT EQU 5
EX4__0__SHIFT EQU 1
EX4__AG EQU CYREG_PRT5_AG
EX4__AMUX EQU CYREG_PRT5_AMUX
EX4__BIE EQU CYREG_PRT5_BIE
EX4__BIT_MASK EQU CYREG_PRT5_BIT_MASK
EX4__BYP EQU CYREG_PRT5_BYP
EX4__CTL EQU CYREG_PRT5_CTL
EX4__DM0 EQU CYREG_PRT5_DM0
EX4__DM1 EQU CYREG_PRT5_DM1
EX4__DM2 EQU CYREG_PRT5_DM2
EX4__DR EQU CYREG_PRT5_DR
EX4__INP_DIS EQU CYREG_PRT5_INP_DIS
EX4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
EX4__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
EX4__LCD_EN EQU CYREG_PRT5_LCD_EN
EX4__MASK EQU 0x02
EX4__PORT EQU 5
EX4__PRT EQU CYREG_PRT5_PRT
EX4__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
EX4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
EX4__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
EX4__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
EX4__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
EX4__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
EX4__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
EX4__PS EQU CYREG_PRT5_PS
EX4__SHIFT EQU 1
EX4__SLW EQU CYREG_PRT5_SLW

; EX5
EX5__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
EX5__0__MASK EQU 0x80
EX5__0__PC EQU CYREG_PRT4_PC7
EX5__0__PORT EQU 4
EX5__0__SHIFT EQU 7
EX5__AG EQU CYREG_PRT4_AG
EX5__AMUX EQU CYREG_PRT4_AMUX
EX5__BIE EQU CYREG_PRT4_BIE
EX5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
EX5__BYP EQU CYREG_PRT4_BYP
EX5__CTL EQU CYREG_PRT4_CTL
EX5__DM0 EQU CYREG_PRT4_DM0
EX5__DM1 EQU CYREG_PRT4_DM1
EX5__DM2 EQU CYREG_PRT4_DM2
EX5__DR EQU CYREG_PRT4_DR
EX5__INP_DIS EQU CYREG_PRT4_INP_DIS
EX5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
EX5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
EX5__LCD_EN EQU CYREG_PRT4_LCD_EN
EX5__MASK EQU 0x80
EX5__PORT EQU 4
EX5__PRT EQU CYREG_PRT4_PRT
EX5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
EX5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
EX5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
EX5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
EX5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
EX5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
EX5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
EX5__PS EQU CYREG_PRT4_PS
EX5__SHIFT EQU 7
EX5__SLW EQU CYREG_PRT4_SLW

; EX6
EX6__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
EX6__0__MASK EQU 0x04
EX6__0__PC EQU CYREG_PRT5_PC2
EX6__0__PORT EQU 5
EX6__0__SHIFT EQU 2
EX6__AG EQU CYREG_PRT5_AG
EX6__AMUX EQU CYREG_PRT5_AMUX
EX6__BIE EQU CYREG_PRT5_BIE
EX6__BIT_MASK EQU CYREG_PRT5_BIT_MASK
EX6__BYP EQU CYREG_PRT5_BYP
EX6__CTL EQU CYREG_PRT5_CTL
EX6__DM0 EQU CYREG_PRT5_DM0
EX6__DM1 EQU CYREG_PRT5_DM1
EX6__DM2 EQU CYREG_PRT5_DM2
EX6__DR EQU CYREG_PRT5_DR
EX6__INP_DIS EQU CYREG_PRT5_INP_DIS
EX6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
EX6__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
EX6__LCD_EN EQU CYREG_PRT5_LCD_EN
EX6__MASK EQU 0x04
EX6__PORT EQU 5
EX6__PRT EQU CYREG_PRT5_PRT
EX6__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
EX6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
EX6__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
EX6__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
EX6__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
EX6__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
EX6__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
EX6__PS EQU CYREG_PRT5_PS
EX6__SHIFT EQU 2
EX6__SLW EQU CYREG_PRT5_SLW

; EX7
EX7__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
EX7__0__MASK EQU 0x01
EX7__0__PC EQU CYREG_PRT5_PC0
EX7__0__PORT EQU 5
EX7__0__SHIFT EQU 0
EX7__AG EQU CYREG_PRT5_AG
EX7__AMUX EQU CYREG_PRT5_AMUX
EX7__BIE EQU CYREG_PRT5_BIE
EX7__BIT_MASK EQU CYREG_PRT5_BIT_MASK
EX7__BYP EQU CYREG_PRT5_BYP
EX7__CTL EQU CYREG_PRT5_CTL
EX7__DM0 EQU CYREG_PRT5_DM0
EX7__DM1 EQU CYREG_PRT5_DM1
EX7__DM2 EQU CYREG_PRT5_DM2
EX7__DR EQU CYREG_PRT5_DR
EX7__INP_DIS EQU CYREG_PRT5_INP_DIS
EX7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
EX7__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
EX7__LCD_EN EQU CYREG_PRT5_LCD_EN
EX7__MASK EQU 0x01
EX7__PORT EQU 5
EX7__PRT EQU CYREG_PRT5_PRT
EX7__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
EX7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
EX7__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
EX7__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
EX7__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
EX7__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
EX7__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
EX7__PS EQU CYREG_PRT5_PS
EX7__SHIFT EQU 0
EX7__SLW EQU CYREG_PRT5_SLW

; EX8
EX8__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
EX8__0__MASK EQU 0x08
EX8__0__PC EQU CYREG_PRT5_PC3
EX8__0__PORT EQU 5
EX8__0__SHIFT EQU 3
EX8__AG EQU CYREG_PRT5_AG
EX8__AMUX EQU CYREG_PRT5_AMUX
EX8__BIE EQU CYREG_PRT5_BIE
EX8__BIT_MASK EQU CYREG_PRT5_BIT_MASK
EX8__BYP EQU CYREG_PRT5_BYP
EX8__CTL EQU CYREG_PRT5_CTL
EX8__DM0 EQU CYREG_PRT5_DM0
EX8__DM1 EQU CYREG_PRT5_DM1
EX8__DM2 EQU CYREG_PRT5_DM2
EX8__DR EQU CYREG_PRT5_DR
EX8__INP_DIS EQU CYREG_PRT5_INP_DIS
EX8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
EX8__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
EX8__LCD_EN EQU CYREG_PRT5_LCD_EN
EX8__MASK EQU 0x08
EX8__PORT EQU 5
EX8__PRT EQU CYREG_PRT5_PRT
EX8__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
EX8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
EX8__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
EX8__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
EX8__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
EX8__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
EX8__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
EX8__PS EQU CYREG_PRT5_PS
EX8__SHIFT EQU 3
EX8__SLW EQU CYREG_PRT5_SLW

; EX9
EX9__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
EX9__0__MASK EQU 0x80
EX9__0__PC EQU CYREG_PRT5_PC7
EX9__0__PORT EQU 5
EX9__0__SHIFT EQU 7
EX9__AG EQU CYREG_PRT5_AG
EX9__AMUX EQU CYREG_PRT5_AMUX
EX9__BIE EQU CYREG_PRT5_BIE
EX9__BIT_MASK EQU CYREG_PRT5_BIT_MASK
EX9__BYP EQU CYREG_PRT5_BYP
EX9__CTL EQU CYREG_PRT5_CTL
EX9__DM0 EQU CYREG_PRT5_DM0
EX9__DM1 EQU CYREG_PRT5_DM1
EX9__DM2 EQU CYREG_PRT5_DM2
EX9__DR EQU CYREG_PRT5_DR
EX9__INP_DIS EQU CYREG_PRT5_INP_DIS
EX9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
EX9__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
EX9__LCD_EN EQU CYREG_PRT5_LCD_EN
EX9__MASK EQU 0x80
EX9__PORT EQU 5
EX9__PRT EQU CYREG_PRT5_PRT
EX9__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
EX9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
EX9__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
EX9__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
EX9__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
EX9__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
EX9__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
EX9__PS EQU CYREG_PRT5_PS
EX9__SHIFT EQU 7
EX9__SLW EQU CYREG_PRT5_SLW

; MV1
MV1__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
MV1__0__MASK EQU 0x20
MV1__0__PC EQU CYREG_PRT0_PC5
MV1__0__PORT EQU 0
MV1__0__SHIFT EQU 5
MV1__AG EQU CYREG_PRT0_AG
MV1__AMUX EQU CYREG_PRT0_AMUX
MV1__BIE EQU CYREG_PRT0_BIE
MV1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MV1__BYP EQU CYREG_PRT0_BYP
MV1__CTL EQU CYREG_PRT0_CTL
MV1__DM0 EQU CYREG_PRT0_DM0
MV1__DM1 EQU CYREG_PRT0_DM1
MV1__DM2 EQU CYREG_PRT0_DM2
MV1__DR EQU CYREG_PRT0_DR
MV1__INP_DIS EQU CYREG_PRT0_INP_DIS
MV1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MV1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MV1__LCD_EN EQU CYREG_PRT0_LCD_EN
MV1__MASK EQU 0x20
MV1__PORT EQU 0
MV1__PRT EQU CYREG_PRT0_PRT
MV1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MV1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MV1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MV1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MV1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MV1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MV1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MV1__PS EQU CYREG_PRT0_PS
MV1__SHIFT EQU 5
MV1__SLW EQU CYREG_PRT0_SLW

; MV2
MV2__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
MV2__0__MASK EQU 0x01
MV2__0__PC EQU CYREG_PRT0_PC0
MV2__0__PORT EQU 0
MV2__0__SHIFT EQU 0
MV2__AG EQU CYREG_PRT0_AG
MV2__AMUX EQU CYREG_PRT0_AMUX
MV2__BIE EQU CYREG_PRT0_BIE
MV2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MV2__BYP EQU CYREG_PRT0_BYP
MV2__CTL EQU CYREG_PRT0_CTL
MV2__DM0 EQU CYREG_PRT0_DM0
MV2__DM1 EQU CYREG_PRT0_DM1
MV2__DM2 EQU CYREG_PRT0_DM2
MV2__DR EQU CYREG_PRT0_DR
MV2__INP_DIS EQU CYREG_PRT0_INP_DIS
MV2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MV2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MV2__LCD_EN EQU CYREG_PRT0_LCD_EN
MV2__MASK EQU 0x01
MV2__PORT EQU 0
MV2__PRT EQU CYREG_PRT0_PRT
MV2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MV2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MV2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MV2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MV2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MV2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MV2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MV2__PS EQU CYREG_PRT0_PS
MV2__SHIFT EQU 0
MV2__SLW EQU CYREG_PRT0_SLW

; MV3
MV3__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
MV3__0__MASK EQU 0x01
MV3__0__PC EQU CYREG_PRT4_PC0
MV3__0__PORT EQU 4
MV3__0__SHIFT EQU 0
MV3__AG EQU CYREG_PRT4_AG
MV3__AMUX EQU CYREG_PRT4_AMUX
MV3__BIE EQU CYREG_PRT4_BIE
MV3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MV3__BYP EQU CYREG_PRT4_BYP
MV3__CTL EQU CYREG_PRT4_CTL
MV3__DM0 EQU CYREG_PRT4_DM0
MV3__DM1 EQU CYREG_PRT4_DM1
MV3__DM2 EQU CYREG_PRT4_DM2
MV3__DR EQU CYREG_PRT4_DR
MV3__INP_DIS EQU CYREG_PRT4_INP_DIS
MV3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
MV3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MV3__LCD_EN EQU CYREG_PRT4_LCD_EN
MV3__MASK EQU 0x01
MV3__PORT EQU 4
MV3__PRT EQU CYREG_PRT4_PRT
MV3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MV3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MV3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MV3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MV3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MV3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MV3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MV3__PS EQU CYREG_PRT4_PS
MV3__SHIFT EQU 0
MV3__SLW EQU CYREG_PRT4_SLW

; PWR
PWR__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
PWR__0__MASK EQU 0x20
PWR__0__PC EQU CYREG_PRT1_PC5
PWR__0__PORT EQU 1
PWR__0__SHIFT EQU 5
PWR__AG EQU CYREG_PRT1_AG
PWR__AMUX EQU CYREG_PRT1_AMUX
PWR__BIE EQU CYREG_PRT1_BIE
PWR__BIT_MASK EQU CYREG_PRT1_BIT_MASK
PWR__BYP EQU CYREG_PRT1_BYP
PWR__CTL EQU CYREG_PRT1_CTL
PWR__DM0 EQU CYREG_PRT1_DM0
PWR__DM1 EQU CYREG_PRT1_DM1
PWR__DM2 EQU CYREG_PRT1_DM2
PWR__DR EQU CYREG_PRT1_DR
PWR__INP_DIS EQU CYREG_PRT1_INP_DIS
PWR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
PWR__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
PWR__LCD_EN EQU CYREG_PRT1_LCD_EN
PWR__MASK EQU 0x20
PWR__PORT EQU 1
PWR__PRT EQU CYREG_PRT1_PRT
PWR__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
PWR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
PWR__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
PWR__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
PWR__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
PWR__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
PWR__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
PWR__PS EQU CYREG_PRT1_PS
PWR__SHIFT EQU 5
PWR__SLW EQU CYREG_PRT1_SLW

; RX2
RX2__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
RX2__0__MASK EQU 0x04
RX2__0__PC EQU CYREG_PRT6_PC2
RX2__0__PORT EQU 6
RX2__0__SHIFT EQU 2
RX2__AG EQU CYREG_PRT6_AG
RX2__AMUX EQU CYREG_PRT6_AMUX
RX2__BIE EQU CYREG_PRT6_BIE
RX2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RX2__BYP EQU CYREG_PRT6_BYP
RX2__CTL EQU CYREG_PRT6_CTL
RX2__DM0 EQU CYREG_PRT6_DM0
RX2__DM1 EQU CYREG_PRT6_DM1
RX2__DM2 EQU CYREG_PRT6_DM2
RX2__DR EQU CYREG_PRT6_DR
RX2__INP_DIS EQU CYREG_PRT6_INP_DIS
RX2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
RX2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RX2__LCD_EN EQU CYREG_PRT6_LCD_EN
RX2__MASK EQU 0x04
RX2__PORT EQU 6
RX2__PRT EQU CYREG_PRT6_PRT
RX2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RX2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RX2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RX2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RX2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RX2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RX2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RX2__PS EQU CYREG_PRT6_PS
RX2__SHIFT EQU 2
RX2__SLW EQU CYREG_PRT6_SLW

; RX3
RX3__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
RX3__0__MASK EQU 0x40
RX3__0__PC EQU CYREG_PRT2_PC6
RX3__0__PORT EQU 2
RX3__0__SHIFT EQU 6
RX3__AG EQU CYREG_PRT2_AG
RX3__AMUX EQU CYREG_PRT2_AMUX
RX3__BIE EQU CYREG_PRT2_BIE
RX3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RX3__BYP EQU CYREG_PRT2_BYP
RX3__CTL EQU CYREG_PRT2_CTL
RX3__DM0 EQU CYREG_PRT2_DM0
RX3__DM1 EQU CYREG_PRT2_DM1
RX3__DM2 EQU CYREG_PRT2_DM2
RX3__DR EQU CYREG_PRT2_DR
RX3__INP_DIS EQU CYREG_PRT2_INP_DIS
RX3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RX3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RX3__LCD_EN EQU CYREG_PRT2_LCD_EN
RX3__MASK EQU 0x40
RX3__PORT EQU 2
RX3__PRT EQU CYREG_PRT2_PRT
RX3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RX3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RX3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RX3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RX3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RX3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RX3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RX3__PS EQU CYREG_PRT2_PS
RX3__SHIFT EQU 6
RX3__SLW EQU CYREG_PRT2_SLW

; TX2
TX2__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
TX2__0__MASK EQU 0x20
TX2__0__PC EQU CYREG_PRT2_PC5
TX2__0__PORT EQU 2
TX2__0__SHIFT EQU 5
TX2__AG EQU CYREG_PRT2_AG
TX2__AMUX EQU CYREG_PRT2_AMUX
TX2__BIE EQU CYREG_PRT2_BIE
TX2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
TX2__BYP EQU CYREG_PRT2_BYP
TX2__CTL EQU CYREG_PRT2_CTL
TX2__DM0 EQU CYREG_PRT2_DM0
TX2__DM1 EQU CYREG_PRT2_DM1
TX2__DM2 EQU CYREG_PRT2_DM2
TX2__DR EQU CYREG_PRT2_DR
TX2__INP_DIS EQU CYREG_PRT2_INP_DIS
TX2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
TX2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
TX2__LCD_EN EQU CYREG_PRT2_LCD_EN
TX2__MASK EQU 0x20
TX2__PORT EQU 2
TX2__PRT EQU CYREG_PRT2_PRT
TX2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
TX2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
TX2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
TX2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
TX2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
TX2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
TX2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
TX2__PS EQU CYREG_PRT2_PS
TX2__SHIFT EQU 5
TX2__SLW EQU CYREG_PRT2_SLW

; TX3
TX3__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
TX3__0__MASK EQU 0x20
TX3__0__PC EQU CYREG_PRT6_PC5
TX3__0__PORT EQU 6
TX3__0__SHIFT EQU 5
TX3__AG EQU CYREG_PRT6_AG
TX3__AMUX EQU CYREG_PRT6_AMUX
TX3__BIE EQU CYREG_PRT6_BIE
TX3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
TX3__BYP EQU CYREG_PRT6_BYP
TX3__CTL EQU CYREG_PRT6_CTL
TX3__DM0 EQU CYREG_PRT6_DM0
TX3__DM1 EQU CYREG_PRT6_DM1
TX3__DM2 EQU CYREG_PRT6_DM2
TX3__DR EQU CYREG_PRT6_DR
TX3__INP_DIS EQU CYREG_PRT6_INP_DIS
TX3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
TX3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
TX3__LCD_EN EQU CYREG_PRT6_LCD_EN
TX3__MASK EQU 0x20
TX3__PORT EQU 6
TX3__PRT EQU CYREG_PRT6_PRT
TX3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
TX3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
TX3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
TX3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
TX3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
TX3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
TX3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
TX3__PS EQU CYREG_PRT6_PS
TX3__SHIFT EQU 5
TX3__SLW EQU CYREG_PRT6_SLW

; VR1
VR1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
VR1__0__MASK EQU 0x02
VR1__0__PC EQU CYREG_PRT0_PC1
VR1__0__PORT EQU 0
VR1__0__SHIFT EQU 1
VR1__AG EQU CYREG_PRT0_AG
VR1__AMUX EQU CYREG_PRT0_AMUX
VR1__BIE EQU CYREG_PRT0_BIE
VR1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VR1__BYP EQU CYREG_PRT0_BYP
VR1__CTL EQU CYREG_PRT0_CTL
VR1__DM0 EQU CYREG_PRT0_DM0
VR1__DM1 EQU CYREG_PRT0_DM1
VR1__DM2 EQU CYREG_PRT0_DM2
VR1__DR EQU CYREG_PRT0_DR
VR1__INP_DIS EQU CYREG_PRT0_INP_DIS
VR1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
VR1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VR1__LCD_EN EQU CYREG_PRT0_LCD_EN
VR1__MASK EQU 0x02
VR1__PORT EQU 0
VR1__PRT EQU CYREG_PRT0_PRT
VR1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VR1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VR1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VR1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VR1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VR1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VR1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VR1__PS EQU CYREG_PRT0_PS
VR1__SHIFT EQU 1
VR1__SLW EQU CYREG_PRT0_SLW

; VR1_PRE
VR1_PRE__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
VR1_PRE__0__MASK EQU 0x02
VR1_PRE__0__PC EQU CYREG_PRT4_PC1
VR1_PRE__0__PORT EQU 4
VR1_PRE__0__SHIFT EQU 1
VR1_PRE__AG EQU CYREG_PRT4_AG
VR1_PRE__AMUX EQU CYREG_PRT4_AMUX
VR1_PRE__BIE EQU CYREG_PRT4_BIE
VR1_PRE__BIT_MASK EQU CYREG_PRT4_BIT_MASK
VR1_PRE__BYP EQU CYREG_PRT4_BYP
VR1_PRE__CTL EQU CYREG_PRT4_CTL
VR1_PRE__DM0 EQU CYREG_PRT4_DM0
VR1_PRE__DM1 EQU CYREG_PRT4_DM1
VR1_PRE__DM2 EQU CYREG_PRT4_DM2
VR1_PRE__DR EQU CYREG_PRT4_DR
VR1_PRE__INP_DIS EQU CYREG_PRT4_INP_DIS
VR1_PRE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
VR1_PRE__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
VR1_PRE__LCD_EN EQU CYREG_PRT4_LCD_EN
VR1_PRE__MASK EQU 0x02
VR1_PRE__PORT EQU 4
VR1_PRE__PRT EQU CYREG_PRT4_PRT
VR1_PRE__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
VR1_PRE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
VR1_PRE__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
VR1_PRE__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
VR1_PRE__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
VR1_PRE__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
VR1_PRE__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
VR1_PRE__PS EQU CYREG_PRT4_PS
VR1_PRE__SHIFT EQU 1
VR1_PRE__SLW EQU CYREG_PRT4_SLW

; EX10
EX10__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
EX10__0__MASK EQU 0x04
EX10__0__PC EQU CYREG_PRT1_PC2
EX10__0__PORT EQU 1
EX10__0__SHIFT EQU 2
EX10__AG EQU CYREG_PRT1_AG
EX10__AMUX EQU CYREG_PRT1_AMUX
EX10__BIE EQU CYREG_PRT1_BIE
EX10__BIT_MASK EQU CYREG_PRT1_BIT_MASK
EX10__BYP EQU CYREG_PRT1_BYP
EX10__CTL EQU CYREG_PRT1_CTL
EX10__DM0 EQU CYREG_PRT1_DM0
EX10__DM1 EQU CYREG_PRT1_DM1
EX10__DM2 EQU CYREG_PRT1_DM2
EX10__DR EQU CYREG_PRT1_DR
EX10__INP_DIS EQU CYREG_PRT1_INP_DIS
EX10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
EX10__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
EX10__LCD_EN EQU CYREG_PRT1_LCD_EN
EX10__MASK EQU 0x04
EX10__PORT EQU 1
EX10__PRT EQU CYREG_PRT1_PRT
EX10__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
EX10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
EX10__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
EX10__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
EX10__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
EX10__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
EX10__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
EX10__PS EQU CYREG_PRT1_PS
EX10__SHIFT EQU 2
EX10__SLW EQU CYREG_PRT1_SLW

; EX11
EX11__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
EX11__0__MASK EQU 0x10
EX11__0__PC EQU CYREG_PRT1_PC4
EX11__0__PORT EQU 1
EX11__0__SHIFT EQU 4
EX11__AG EQU CYREG_PRT1_AG
EX11__AMUX EQU CYREG_PRT1_AMUX
EX11__BIE EQU CYREG_PRT1_BIE
EX11__BIT_MASK EQU CYREG_PRT1_BIT_MASK
EX11__BYP EQU CYREG_PRT1_BYP
EX11__CTL EQU CYREG_PRT1_CTL
EX11__DM0 EQU CYREG_PRT1_DM0
EX11__DM1 EQU CYREG_PRT1_DM1
EX11__DM2 EQU CYREG_PRT1_DM2
EX11__DR EQU CYREG_PRT1_DR
EX11__INP_DIS EQU CYREG_PRT1_INP_DIS
EX11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
EX11__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
EX11__LCD_EN EQU CYREG_PRT1_LCD_EN
EX11__MASK EQU 0x10
EX11__PORT EQU 1
EX11__PRT EQU CYREG_PRT1_PRT
EX11__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
EX11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
EX11__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
EX11__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
EX11__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
EX11__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
EX11__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
EX11__PS EQU CYREG_PRT1_PS
EX11__SHIFT EQU 4
EX11__SLW EQU CYREG_PRT1_SLW

; EX12
EX12__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
EX12__0__MASK EQU 0x80
EX12__0__PC EQU CYREG_PRT6_PC7
EX12__0__PORT EQU 6
EX12__0__SHIFT EQU 7
EX12__AG EQU CYREG_PRT6_AG
EX12__AMUX EQU CYREG_PRT6_AMUX
EX12__BIE EQU CYREG_PRT6_BIE
EX12__BIT_MASK EQU CYREG_PRT6_BIT_MASK
EX12__BYP EQU CYREG_PRT6_BYP
EX12__CTL EQU CYREG_PRT6_CTL
EX12__DM0 EQU CYREG_PRT6_DM0
EX12__DM1 EQU CYREG_PRT6_DM1
EX12__DM2 EQU CYREG_PRT6_DM2
EX12__DR EQU CYREG_PRT6_DR
EX12__INP_DIS EQU CYREG_PRT6_INP_DIS
EX12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
EX12__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
EX12__LCD_EN EQU CYREG_PRT6_LCD_EN
EX12__MASK EQU 0x80
EX12__PORT EQU 6
EX12__PRT EQU CYREG_PRT6_PRT
EX12__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
EX12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
EX12__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
EX12__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
EX12__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
EX12__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
EX12__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
EX12__PS EQU CYREG_PRT6_PS
EX12__SHIFT EQU 7
EX12__SLW EQU CYREG_PRT6_SLW

; EX13
EX13__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
EX13__0__MASK EQU 0x40
EX13__0__PC EQU CYREG_PRT6_PC6
EX13__0__PORT EQU 6
EX13__0__SHIFT EQU 6
EX13__AG EQU CYREG_PRT6_AG
EX13__AMUX EQU CYREG_PRT6_AMUX
EX13__BIE EQU CYREG_PRT6_BIE
EX13__BIT_MASK EQU CYREG_PRT6_BIT_MASK
EX13__BYP EQU CYREG_PRT6_BYP
EX13__CTL EQU CYREG_PRT6_CTL
EX13__DM0 EQU CYREG_PRT6_DM0
EX13__DM1 EQU CYREG_PRT6_DM1
EX13__DM2 EQU CYREG_PRT6_DM2
EX13__DR EQU CYREG_PRT6_DR
EX13__INP_DIS EQU CYREG_PRT6_INP_DIS
EX13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
EX13__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
EX13__LCD_EN EQU CYREG_PRT6_LCD_EN
EX13__MASK EQU 0x40
EX13__PORT EQU 6
EX13__PRT EQU CYREG_PRT6_PRT
EX13__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
EX13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
EX13__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
EX13__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
EX13__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
EX13__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
EX13__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
EX13__PS EQU CYREG_PRT6_PS
EX13__SHIFT EQU 6
EX13__SLW EQU CYREG_PRT6_SLW

; EX14
EX14__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
EX14__0__MASK EQU 0x40
EX14__0__PC EQU CYREG_PRT12_PC6
EX14__0__PORT EQU 12
EX14__0__SHIFT EQU 6
EX14__AG EQU CYREG_PRT12_AG
EX14__BIE EQU CYREG_PRT12_BIE
EX14__BIT_MASK EQU CYREG_PRT12_BIT_MASK
EX14__BYP EQU CYREG_PRT12_BYP
EX14__DM0 EQU CYREG_PRT12_DM0
EX14__DM1 EQU CYREG_PRT12_DM1
EX14__DM2 EQU CYREG_PRT12_DM2
EX14__DR EQU CYREG_PRT12_DR
EX14__INP_DIS EQU CYREG_PRT12_INP_DIS
EX14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
EX14__MASK EQU 0x40
EX14__PORT EQU 12
EX14__PRT EQU CYREG_PRT12_PRT
EX14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
EX14__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
EX14__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
EX14__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
EX14__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
EX14__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
EX14__PS EQU CYREG_PRT12_PS
EX14__SHIFT EQU 6
EX14__SIO_CFG EQU CYREG_PRT12_SIO_CFG
EX14__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
EX14__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
EX14__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
EX14__SLW EQU CYREG_PRT12_SLW

; EX15
EX15__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
EX15__0__MASK EQU 0x80
EX15__0__PC EQU CYREG_PRT12_PC7
EX15__0__PORT EQU 12
EX15__0__SHIFT EQU 7
EX15__AG EQU CYREG_PRT12_AG
EX15__BIE EQU CYREG_PRT12_BIE
EX15__BIT_MASK EQU CYREG_PRT12_BIT_MASK
EX15__BYP EQU CYREG_PRT12_BYP
EX15__DM0 EQU CYREG_PRT12_DM0
EX15__DM1 EQU CYREG_PRT12_DM1
EX15__DM2 EQU CYREG_PRT12_DM2
EX15__DR EQU CYREG_PRT12_DR
EX15__INP_DIS EQU CYREG_PRT12_INP_DIS
EX15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
EX15__MASK EQU 0x80
EX15__PORT EQU 12
EX15__PRT EQU CYREG_PRT12_PRT
EX15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
EX15__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
EX15__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
EX15__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
EX15__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
EX15__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
EX15__PS EQU CYREG_PRT12_PS
EX15__SHIFT EQU 7
EX15__SIO_CFG EQU CYREG_PRT12_SIO_CFG
EX15__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
EX15__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
EX15__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
EX15__SLW EQU CYREG_PRT12_SLW

; MUXO
MUXO__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
MUXO__0__MASK EQU 0x02
MUXO__0__PC EQU CYREG_PRT3_PC1
MUXO__0__PORT EQU 3
MUXO__0__SHIFT EQU 1
MUXO__AG EQU CYREG_PRT3_AG
MUXO__AMUX EQU CYREG_PRT3_AMUX
MUXO__BIE EQU CYREG_PRT3_BIE
MUXO__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MUXO__BYP EQU CYREG_PRT3_BYP
MUXO__CTL EQU CYREG_PRT3_CTL
MUXO__DM0 EQU CYREG_PRT3_DM0
MUXO__DM1 EQU CYREG_PRT3_DM1
MUXO__DM2 EQU CYREG_PRT3_DM2
MUXO__DR EQU CYREG_PRT3_DR
MUXO__INP_DIS EQU CYREG_PRT3_INP_DIS
MUXO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MUXO__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MUXO__LCD_EN EQU CYREG_PRT3_LCD_EN
MUXO__MASK EQU 0x02
MUXO__PORT EQU 3
MUXO__PRT EQU CYREG_PRT3_PRT
MUXO__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MUXO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MUXO__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MUXO__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MUXO__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MUXO__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MUXO__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MUXO__PS EQU CYREG_PRT3_PS
MUXO__SHIFT EQU 1
MUXO__SLW EQU CYREG_PRT3_SLW

; DMA_1
DMA_1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_1__DRQ_NUMBER EQU 3
DMA_1__NUMBEROF_TDS EQU 0
DMA_1__PRIORITY EQU 2
DMA_1__TERMIN_EN EQU 0
DMA_1__TERMIN_SEL EQU 0
DMA_1__TERMOUT0_EN EQU 1
DMA_1__TERMOUT0_SEL EQU 3
DMA_1__TERMOUT1_EN EQU 0
DMA_1__TERMOUT1_SEL EQU 0

; DMA_2
DMA_2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
DMA_2__DRQ_NUMBER EQU 10
DMA_2__NUMBEROF_TDS EQU 0
DMA_2__PRIORITY EQU 2
DMA_2__TERMIN_EN EQU 0
DMA_2__TERMIN_SEL EQU 0
DMA_2__TERMOUT0_EN EQU 1
DMA_2__TERMOUT0_SEL EQU 10
DMA_2__TERMOUT1_EN EQU 0
DMA_2__TERMOUT1_SEL EQU 0

; DMA_3
DMA_3__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
DMA_3__DRQ_NUMBER EQU 4
DMA_3__NUMBEROF_TDS EQU 0
DMA_3__PRIORITY EQU 2
DMA_3__TERMIN_EN EQU 0
DMA_3__TERMIN_SEL EQU 0
DMA_3__TERMOUT0_EN EQU 1
DMA_3__TERMOUT0_SEL EQU 4
DMA_3__TERMOUT1_EN EQU 0
DMA_3__TERMOUT1_SEL EQU 0

; DMA_4
DMA_4__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
DMA_4__DRQ_NUMBER EQU 5
DMA_4__NUMBEROF_TDS EQU 0
DMA_4__PRIORITY EQU 2
DMA_4__TERMIN_EN EQU 0
DMA_4__TERMIN_SEL EQU 0
DMA_4__TERMOUT0_EN EQU 1
DMA_4__TERMOUT0_SEL EQU 5
DMA_4__TERMOUT1_EN EQU 0
DMA_4__TERMOUT1_SEL EQU 0

; DMA_5
DMA_5__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
DMA_5__DRQ_NUMBER EQU 6
DMA_5__NUMBEROF_TDS EQU 0
DMA_5__PRIORITY EQU 2
DMA_5__TERMIN_EN EQU 0
DMA_5__TERMIN_SEL EQU 0
DMA_5__TERMOUT0_EN EQU 1
DMA_5__TERMOUT0_SEL EQU 6
DMA_5__TERMOUT1_EN EQU 0
DMA_5__TERMOUT1_SEL EQU 0

; I2C_0_I2C_FF
I2C_0_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_0_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_0_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_0_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_0_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_0_I2C_FF__D EQU CYREG_I2C_D
I2C_0_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_0_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_0_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_0_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_0_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_0_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_0_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_0_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_0_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_0_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; I2C_0_I2C_IRQ
I2C_0_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_0_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_0_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_0_I2C_IRQ__INTC_NUMBER EQU 15
I2C_0_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_0_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_0_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_0_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; I2C_1_bI2C_UDB
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B1_UDB04_A0
I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B1_UDB04_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B1_UDB04_D0
I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B1_UDB04_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B1_UDB04_F0
I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B1_UDB04_F1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
I2C_1_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
I2C_1_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
I2C_1_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
I2C_1_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
I2C_1_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
I2C_1_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
I2C_1_bI2C_UDB_Shifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
I2C_1_bI2C_UDB_Shifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
I2C_1_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_1_bI2C_UDB_StsReg__0__POS EQU 0
I2C_1_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_1_bI2C_UDB_StsReg__1__POS EQU 1
I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
I2C_1_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_1_bI2C_UDB_StsReg__2__POS EQU 2
I2C_1_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_1_bI2C_UDB_StsReg__3__POS EQU 3
I2C_1_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_1_bI2C_UDB_StsReg__4__POS EQU 4
I2C_1_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_1_bI2C_UDB_StsReg__5__POS EQU 5
I2C_1_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C_1_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
I2C_1_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
I2C_1_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
I2C_1_bI2C_UDB_StsReg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
I2C_1_bI2C_UDB_StsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
I2C_1_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B1_UDB07_ST
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB07_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

; I2C_1_I2C_IRQ
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x04
I2C_1_I2C_IRQ__INTC_NUMBER EQU 2
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 5
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LED_2
LED_2__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
LED_2__0__MASK EQU 0x04
LED_2__0__PC EQU CYREG_PRT4_PC2
LED_2__0__PORT EQU 4
LED_2__0__SHIFT EQU 2
LED_2__AG EQU CYREG_PRT4_AG
LED_2__AMUX EQU CYREG_PRT4_AMUX
LED_2__BIE EQU CYREG_PRT4_BIE
LED_2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LED_2__BYP EQU CYREG_PRT4_BYP
LED_2__CTL EQU CYREG_PRT4_CTL
LED_2__DM0 EQU CYREG_PRT4_DM0
LED_2__DM1 EQU CYREG_PRT4_DM1
LED_2__DM2 EQU CYREG_PRT4_DM2
LED_2__DR EQU CYREG_PRT4_DR
LED_2__INP_DIS EQU CYREG_PRT4_INP_DIS
LED_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LED_2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LED_2__LCD_EN EQU CYREG_PRT4_LCD_EN
LED_2__MASK EQU 0x04
LED_2__PORT EQU 4
LED_2__PRT EQU CYREG_PRT4_PRT
LED_2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LED_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LED_2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LED_2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LED_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LED_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LED_2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LED_2__PS EQU CYREG_PRT4_PS
LED_2__SHIFT EQU 2
LED_2__SLW EQU CYREG_PRT4_SLW

; LED_B
LED_B__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
LED_B__0__MASK EQU 0x40
LED_B__0__PC EQU CYREG_PRT0_PC6
LED_B__0__PORT EQU 0
LED_B__0__SHIFT EQU 6
LED_B__AG EQU CYREG_PRT0_AG
LED_B__AMUX EQU CYREG_PRT0_AMUX
LED_B__BIE EQU CYREG_PRT0_BIE
LED_B__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_B__BYP EQU CYREG_PRT0_BYP
LED_B__CTL EQU CYREG_PRT0_CTL
LED_B__DM0 EQU CYREG_PRT0_DM0
LED_B__DM1 EQU CYREG_PRT0_DM1
LED_B__DM2 EQU CYREG_PRT0_DM2
LED_B__DR EQU CYREG_PRT0_DR
LED_B__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_B__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_B__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_B__MASK EQU 0x40
LED_B__PORT EQU 0
LED_B__PRT EQU CYREG_PRT0_PRT
LED_B__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_B__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_B__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_B__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_B__PS EQU CYREG_PRT0_PS
LED_B__SHIFT EQU 6
LED_B__SLW EQU CYREG_PRT0_SLW

; LED_G
LED_G__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
LED_G__0__MASK EQU 0x04
LED_G__0__PC EQU CYREG_PRT12_PC2
LED_G__0__PORT EQU 12
LED_G__0__SHIFT EQU 2
LED_G__AG EQU CYREG_PRT12_AG
LED_G__BIE EQU CYREG_PRT12_BIE
LED_G__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LED_G__BYP EQU CYREG_PRT12_BYP
LED_G__DM0 EQU CYREG_PRT12_DM0
LED_G__DM1 EQU CYREG_PRT12_DM1
LED_G__DM2 EQU CYREG_PRT12_DM2
LED_G__DR EQU CYREG_PRT12_DR
LED_G__INP_DIS EQU CYREG_PRT12_INP_DIS
LED_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LED_G__MASK EQU 0x04
LED_G__PORT EQU 12
LED_G__PRT EQU CYREG_PRT12_PRT
LED_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LED_G__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LED_G__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LED_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LED_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LED_G__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LED_G__PS EQU CYREG_PRT12_PS
LED_G__SHIFT EQU 2
LED_G__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LED_G__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LED_G__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LED_G__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LED_G__SLW EQU CYREG_PRT12_SLW

; LED_R
LED_R__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
LED_R__0__MASK EQU 0x08
LED_R__0__PC EQU CYREG_PRT12_PC3
LED_R__0__PORT EQU 12
LED_R__0__SHIFT EQU 3
LED_R__AG EQU CYREG_PRT12_AG
LED_R__BIE EQU CYREG_PRT12_BIE
LED_R__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LED_R__BYP EQU CYREG_PRT12_BYP
LED_R__DM0 EQU CYREG_PRT12_DM0
LED_R__DM1 EQU CYREG_PRT12_DM1
LED_R__DM2 EQU CYREG_PRT12_DM2
LED_R__DR EQU CYREG_PRT12_DR
LED_R__INP_DIS EQU CYREG_PRT12_INP_DIS
LED_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LED_R__MASK EQU 0x08
LED_R__PORT EQU 12
LED_R__PRT EQU CYREG_PRT12_PRT
LED_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LED_R__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LED_R__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LED_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LED_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LED_R__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LED_R__PS EQU CYREG_PRT12_PS
LED_R__SHIFT EQU 3
LED_R__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LED_R__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LED_R__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LED_R__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LED_R__SLW EQU CYREG_PRT12_SLW

; PGA_1_SC
PGA_1_SC__BST EQU CYREG_SC3_BST
PGA_1_SC__CLK EQU CYREG_SC3_CLK
PGA_1_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_1_SC__CMPINV_MASK EQU 0x08
PGA_1_SC__CPTR EQU CYREG_SC_CPTR
PGA_1_SC__CPTR_MASK EQU 0x08
PGA_1_SC__CR0 EQU CYREG_SC3_CR0
PGA_1_SC__CR1 EQU CYREG_SC3_CR1
PGA_1_SC__CR2 EQU CYREG_SC3_CR2
PGA_1_SC__MSK EQU CYREG_SC_MSK
PGA_1_SC__MSK_MASK EQU 0x08
PGA_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_1_SC__PM_ACT_MSK EQU 0x08
PGA_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_1_SC__PM_STBY_MSK EQU 0x08
PGA_1_SC__SR EQU CYREG_SC_SR
PGA_1_SC__SR_MASK EQU 0x08
PGA_1_SC__SW0 EQU CYREG_SC3_SW0
PGA_1_SC__SW10 EQU CYREG_SC3_SW10
PGA_1_SC__SW2 EQU CYREG_SC3_SW2
PGA_1_SC__SW3 EQU CYREG_SC3_SW3
PGA_1_SC__SW4 EQU CYREG_SC3_SW4
PGA_1_SC__SW6 EQU CYREG_SC3_SW6
PGA_1_SC__SW7 EQU CYREG_SC3_SW7
PGA_1_SC__SW8 EQU CYREG_SC3_SW8
PGA_1_SC__WRK1 EQU CYREG_SC_WRK1
PGA_1_SC__WRK1_MASK EQU 0x08

; PGA_2_SC
PGA_2_SC__BST EQU CYREG_SC2_BST
PGA_2_SC__CLK EQU CYREG_SC2_CLK
PGA_2_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_2_SC__CMPINV_MASK EQU 0x04
PGA_2_SC__CPTR EQU CYREG_SC_CPTR
PGA_2_SC__CPTR_MASK EQU 0x04
PGA_2_SC__CR0 EQU CYREG_SC2_CR0
PGA_2_SC__CR1 EQU CYREG_SC2_CR1
PGA_2_SC__CR2 EQU CYREG_SC2_CR2
PGA_2_SC__MSK EQU CYREG_SC_MSK
PGA_2_SC__MSK_MASK EQU 0x04
PGA_2_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_2_SC__PM_ACT_MSK EQU 0x04
PGA_2_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_2_SC__PM_STBY_MSK EQU 0x04
PGA_2_SC__SR EQU CYREG_SC_SR
PGA_2_SC__SR_MASK EQU 0x04
PGA_2_SC__SW0 EQU CYREG_SC2_SW0
PGA_2_SC__SW10 EQU CYREG_SC2_SW10
PGA_2_SC__SW2 EQU CYREG_SC2_SW2
PGA_2_SC__SW3 EQU CYREG_SC2_SW3
PGA_2_SC__SW4 EQU CYREG_SC2_SW4
PGA_2_SC__SW6 EQU CYREG_SC2_SW6
PGA_2_SC__SW7 EQU CYREG_SC2_SW7
PGA_2_SC__SW8 EQU CYREG_SC2_SW8
PGA_2_SC__WRK1 EQU CYREG_SC_WRK1
PGA_2_SC__WRK1_MASK EQU 0x04

; PWMH1
PWMH1__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
PWMH1__0__MASK EQU 0x08
PWMH1__0__PC EQU CYREG_IO_PC_PRT15_PC3
PWMH1__0__PORT EQU 15
PWMH1__0__SHIFT EQU 3
PWMH1__AG EQU CYREG_PRT15_AG
PWMH1__AMUX EQU CYREG_PRT15_AMUX
PWMH1__BIE EQU CYREG_PRT15_BIE
PWMH1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
PWMH1__BYP EQU CYREG_PRT15_BYP
PWMH1__CTL EQU CYREG_PRT15_CTL
PWMH1__DM0 EQU CYREG_PRT15_DM0
PWMH1__DM1 EQU CYREG_PRT15_DM1
PWMH1__DM2 EQU CYREG_PRT15_DM2
PWMH1__DR EQU CYREG_PRT15_DR
PWMH1__INP_DIS EQU CYREG_PRT15_INP_DIS
PWMH1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
PWMH1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
PWMH1__LCD_EN EQU CYREG_PRT15_LCD_EN
PWMH1__MASK EQU 0x08
PWMH1__PORT EQU 15
PWMH1__PRT EQU CYREG_PRT15_PRT
PWMH1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
PWMH1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
PWMH1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
PWMH1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
PWMH1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
PWMH1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
PWMH1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
PWMH1__PS EQU CYREG_PRT15_PS
PWMH1__SHIFT EQU 3
PWMH1__SLW EQU CYREG_PRT15_SLW

; PWMH2
PWMH2__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
PWMH2__0__MASK EQU 0x20
PWMH2__0__PC EQU CYREG_PRT5_PC5
PWMH2__0__PORT EQU 5
PWMH2__0__SHIFT EQU 5
PWMH2__AG EQU CYREG_PRT5_AG
PWMH2__AMUX EQU CYREG_PRT5_AMUX
PWMH2__BIE EQU CYREG_PRT5_BIE
PWMH2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PWMH2__BYP EQU CYREG_PRT5_BYP
PWMH2__CTL EQU CYREG_PRT5_CTL
PWMH2__DM0 EQU CYREG_PRT5_DM0
PWMH2__DM1 EQU CYREG_PRT5_DM1
PWMH2__DM2 EQU CYREG_PRT5_DM2
PWMH2__DR EQU CYREG_PRT5_DR
PWMH2__INP_DIS EQU CYREG_PRT5_INP_DIS
PWMH2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
PWMH2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PWMH2__LCD_EN EQU CYREG_PRT5_LCD_EN
PWMH2__MASK EQU 0x20
PWMH2__PORT EQU 5
PWMH2__PRT EQU CYREG_PRT5_PRT
PWMH2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PWMH2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PWMH2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PWMH2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PWMH2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PWMH2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PWMH2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PWMH2__PS EQU CYREG_PRT5_PS
PWMH2__SHIFT EQU 5
PWMH2__SLW EQU CYREG_PRT5_SLW

; PWMH3
PWMH3__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
PWMH3__0__MASK EQU 0x80
PWMH3__0__PC EQU CYREG_PRT1_PC7
PWMH3__0__PORT EQU 1
PWMH3__0__SHIFT EQU 7
PWMH3__AG EQU CYREG_PRT1_AG
PWMH3__AMUX EQU CYREG_PRT1_AMUX
PWMH3__BIE EQU CYREG_PRT1_BIE
PWMH3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
PWMH3__BYP EQU CYREG_PRT1_BYP
PWMH3__CTL EQU CYREG_PRT1_CTL
PWMH3__DM0 EQU CYREG_PRT1_DM0
PWMH3__DM1 EQU CYREG_PRT1_DM1
PWMH3__DM2 EQU CYREG_PRT1_DM2
PWMH3__DR EQU CYREG_PRT1_DR
PWMH3__INP_DIS EQU CYREG_PRT1_INP_DIS
PWMH3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
PWMH3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
PWMH3__LCD_EN EQU CYREG_PRT1_LCD_EN
PWMH3__MASK EQU 0x80
PWMH3__PORT EQU 1
PWMH3__PRT EQU CYREG_PRT1_PRT
PWMH3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
PWMH3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
PWMH3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
PWMH3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
PWMH3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
PWMH3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
PWMH3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
PWMH3__PS EQU CYREG_PRT1_PS
PWMH3__SHIFT EQU 7
PWMH3__SLW EQU CYREG_PRT1_SLW

; PWML1
PWML1__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
PWML1__0__MASK EQU 0x04
PWML1__0__PC EQU CYREG_IO_PC_PRT15_PC2
PWML1__0__PORT EQU 15
PWML1__0__SHIFT EQU 2
PWML1__AG EQU CYREG_PRT15_AG
PWML1__AMUX EQU CYREG_PRT15_AMUX
PWML1__BIE EQU CYREG_PRT15_BIE
PWML1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
PWML1__BYP EQU CYREG_PRT15_BYP
PWML1__CTL EQU CYREG_PRT15_CTL
PWML1__DM0 EQU CYREG_PRT15_DM0
PWML1__DM1 EQU CYREG_PRT15_DM1
PWML1__DM2 EQU CYREG_PRT15_DM2
PWML1__DR EQU CYREG_PRT15_DR
PWML1__INP_DIS EQU CYREG_PRT15_INP_DIS
PWML1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
PWML1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
PWML1__LCD_EN EQU CYREG_PRT15_LCD_EN
PWML1__MASK EQU 0x04
PWML1__PORT EQU 15
PWML1__PRT EQU CYREG_PRT15_PRT
PWML1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
PWML1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
PWML1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
PWML1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
PWML1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
PWML1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
PWML1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
PWML1__PS EQU CYREG_PRT15_PS
PWML1__SHIFT EQU 2
PWML1__SLW EQU CYREG_PRT15_SLW

; PWML2
PWML2__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
PWML2__0__MASK EQU 0x10
PWML2__0__PC EQU CYREG_PRT5_PC4
PWML2__0__PORT EQU 5
PWML2__0__SHIFT EQU 4
PWML2__AG EQU CYREG_PRT5_AG
PWML2__AMUX EQU CYREG_PRT5_AMUX
PWML2__BIE EQU CYREG_PRT5_BIE
PWML2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
PWML2__BYP EQU CYREG_PRT5_BYP
PWML2__CTL EQU CYREG_PRT5_CTL
PWML2__DM0 EQU CYREG_PRT5_DM0
PWML2__DM1 EQU CYREG_PRT5_DM1
PWML2__DM2 EQU CYREG_PRT5_DM2
PWML2__DR EQU CYREG_PRT5_DR
PWML2__INP_DIS EQU CYREG_PRT5_INP_DIS
PWML2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
PWML2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
PWML2__LCD_EN EQU CYREG_PRT5_LCD_EN
PWML2__MASK EQU 0x10
PWML2__PORT EQU 5
PWML2__PRT EQU CYREG_PRT5_PRT
PWML2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
PWML2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
PWML2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
PWML2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
PWML2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
PWML2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
PWML2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
PWML2__PS EQU CYREG_PRT5_PS
PWML2__SHIFT EQU 4
PWML2__SLW EQU CYREG_PRT5_SLW

; PWML3
PWML3__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
PWML3__0__MASK EQU 0x40
PWML3__0__PC EQU CYREG_PRT1_PC6
PWML3__0__PORT EQU 1
PWML3__0__SHIFT EQU 6
PWML3__AG EQU CYREG_PRT1_AG
PWML3__AMUX EQU CYREG_PRT1_AMUX
PWML3__BIE EQU CYREG_PRT1_BIE
PWML3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
PWML3__BYP EQU CYREG_PRT1_BYP
PWML3__CTL EQU CYREG_PRT1_CTL
PWML3__DM0 EQU CYREG_PRT1_DM0
PWML3__DM1 EQU CYREG_PRT1_DM1
PWML3__DM2 EQU CYREG_PRT1_DM2
PWML3__DR EQU CYREG_PRT1_DR
PWML3__INP_DIS EQU CYREG_PRT1_INP_DIS
PWML3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
PWML3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
PWML3__LCD_EN EQU CYREG_PRT1_LCD_EN
PWML3__MASK EQU 0x40
PWML3__PORT EQU 1
PWML3__PRT EQU CYREG_PRT1_PRT
PWML3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
PWML3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
PWML3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
PWML3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
PWML3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
PWML3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
PWML3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
PWML3__PS EQU CYREG_PRT1_PS
PWML3__SHIFT EQU 6
PWML3__SLW EQU CYREG_PRT1_SLW

; PWM_1_PWMUDB
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_1_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__A0_REG EQU CYREG_B0_UDB09_A0
PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__A1_REG EQU CYREG_B0_UDB09_A1
PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__D0_REG EQU CYREG_B0_UDB09_D0
PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__D1_REG EQU CYREG_B0_UDB09_D1
PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__F0_REG EQU CYREG_B0_UDB09_F0
PWM_1_PWMUDB_sDB255_deadbandcounterdp_u0__F1_REG EQU CYREG_B0_UDB09_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1

; PWM_2_PWMHW
PWM_2_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_2_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_2_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_2_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_2_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_2_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_2_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_2_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_2_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_2_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_2_PWMHW__PM_ACT_MSK EQU 0x01
PWM_2_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_2_PWMHW__PM_STBY_MSK EQU 0x01
PWM_2_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_2_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_2_PWMHW__SR0 EQU CYREG_TMR0_SR0

; SCL_0
SCL_0__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SCL_0__0__MASK EQU 0x10
SCL_0__0__PC EQU CYREG_PRT12_PC4
SCL_0__0__PORT EQU 12
SCL_0__0__SHIFT EQU 4
SCL_0__AG EQU CYREG_PRT12_AG
SCL_0__BIE EQU CYREG_PRT12_BIE
SCL_0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_0__BYP EQU CYREG_PRT12_BYP
SCL_0__DM0 EQU CYREG_PRT12_DM0
SCL_0__DM1 EQU CYREG_PRT12_DM1
SCL_0__DM2 EQU CYREG_PRT12_DM2
SCL_0__DR EQU CYREG_PRT12_DR
SCL_0__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_0__MASK EQU 0x10
SCL_0__PORT EQU 12
SCL_0__PRT EQU CYREG_PRT12_PRT
SCL_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_0__PS EQU CYREG_PRT12_PS
SCL_0__SHIFT EQU 4
SCL_0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_0__SLW EQU CYREG_PRT12_SLW

; SCL_1
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT12_PC0
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 0
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

; SDA_0
SDA_0__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SDA_0__0__MASK EQU 0x20
SDA_0__0__PC EQU CYREG_PRT12_PC5
SDA_0__0__PORT EQU 12
SDA_0__0__SHIFT EQU 5
SDA_0__AG EQU CYREG_PRT12_AG
SDA_0__BIE EQU CYREG_PRT12_BIE
SDA_0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_0__BYP EQU CYREG_PRT12_BYP
SDA_0__DM0 EQU CYREG_PRT12_DM0
SDA_0__DM1 EQU CYREG_PRT12_DM1
SDA_0__DM2 EQU CYREG_PRT12_DM2
SDA_0__DR EQU CYREG_PRT12_DR
SDA_0__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_0__MASK EQU 0x20
SDA_0__PORT EQU 12
SDA_0__PRT EQU CYREG_PRT12_PRT
SDA_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_0__PS EQU CYREG_PRT12_PS
SDA_0__SHIFT EQU 5
SDA_0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_0__SLW EQU CYREG_PRT12_SLW

; SDA_1
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT12_PC1
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 1
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

; WDCLK
WDCLK__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
WDCLK__0__MASK EQU 0x40
WDCLK__0__PC EQU CYREG_PRT5_PC6
WDCLK__0__PORT EQU 5
WDCLK__0__SHIFT EQU 6
WDCLK__AG EQU CYREG_PRT5_AG
WDCLK__AMUX EQU CYREG_PRT5_AMUX
WDCLK__BIE EQU CYREG_PRT5_BIE
WDCLK__BIT_MASK EQU CYREG_PRT5_BIT_MASK
WDCLK__BYP EQU CYREG_PRT5_BYP
WDCLK__CTL EQU CYREG_PRT5_CTL
WDCLK__DM0 EQU CYREG_PRT5_DM0
WDCLK__DM1 EQU CYREG_PRT5_DM1
WDCLK__DM2 EQU CYREG_PRT5_DM2
WDCLK__DR EQU CYREG_PRT5_DR
WDCLK__INP_DIS EQU CYREG_PRT5_INP_DIS
WDCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
WDCLK__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
WDCLK__LCD_EN EQU CYREG_PRT5_LCD_EN
WDCLK__MASK EQU 0x40
WDCLK__PORT EQU 5
WDCLK__PRT EQU CYREG_PRT5_PRT
WDCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
WDCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
WDCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
WDCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
WDCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
WDCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
WDCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
WDCLK__PS EQU CYREG_PRT5_PS
WDCLK__SHIFT EQU 6
WDCLK__SLW EQU CYREG_PRT5_SLW

; AOP_IN
AOP_IN__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
AOP_IN__0__MASK EQU 0x10
AOP_IN__0__PC EQU CYREG_PRT3_PC4
AOP_IN__0__PORT EQU 3
AOP_IN__0__SHIFT EQU 4
AOP_IN__AG EQU CYREG_PRT3_AG
AOP_IN__AMUX EQU CYREG_PRT3_AMUX
AOP_IN__BIE EQU CYREG_PRT3_BIE
AOP_IN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
AOP_IN__BYP EQU CYREG_PRT3_BYP
AOP_IN__CTL EQU CYREG_PRT3_CTL
AOP_IN__DM0 EQU CYREG_PRT3_DM0
AOP_IN__DM1 EQU CYREG_PRT3_DM1
AOP_IN__DM2 EQU CYREG_PRT3_DM2
AOP_IN__DR EQU CYREG_PRT3_DR
AOP_IN__INP_DIS EQU CYREG_PRT3_INP_DIS
AOP_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
AOP_IN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
AOP_IN__LCD_EN EQU CYREG_PRT3_LCD_EN
AOP_IN__MASK EQU 0x10
AOP_IN__PORT EQU 3
AOP_IN__PRT EQU CYREG_PRT3_PRT
AOP_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
AOP_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
AOP_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
AOP_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
AOP_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
AOP_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
AOP_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
AOP_IN__PS EQU CYREG_PRT3_PS
AOP_IN__SHIFT EQU 4
AOP_IN__SLW EQU CYREG_PRT3_SLW

; LED_HB
LED_HB__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
LED_HB__0__MASK EQU 0x80
LED_HB__0__PC EQU CYREG_PRT0_PC7
LED_HB__0__PORT EQU 0
LED_HB__0__SHIFT EQU 7
LED_HB__AG EQU CYREG_PRT0_AG
LED_HB__AMUX EQU CYREG_PRT0_AMUX
LED_HB__BIE EQU CYREG_PRT0_BIE
LED_HB__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_HB__BYP EQU CYREG_PRT0_BYP
LED_HB__CTL EQU CYREG_PRT0_CTL
LED_HB__DM0 EQU CYREG_PRT0_DM0
LED_HB__DM1 EQU CYREG_PRT0_DM1
LED_HB__DM2 EQU CYREG_PRT0_DM2
LED_HB__DR EQU CYREG_PRT0_DR
LED_HB__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_HB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_HB__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_HB__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_HB__MASK EQU 0x80
LED_HB__PORT EQU 0
LED_HB__PRT EQU CYREG_PRT0_PRT
LED_HB__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_HB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_HB__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_HB__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_HB__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_HB__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_HB__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_HB__PS EQU CYREG_PRT0_PS
LED_HB__SHIFT EQU 7
LED_HB__SLW EQU CYREG_PRT0_SLW

; NOT_RE
NOT_RE__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
NOT_RE__0__MASK EQU 0x20
NOT_RE__0__PC EQU CYREG_IO_PC_PRT15_PC5
NOT_RE__0__PORT EQU 15
NOT_RE__0__SHIFT EQU 5
NOT_RE__AG EQU CYREG_PRT15_AG
NOT_RE__AMUX EQU CYREG_PRT15_AMUX
NOT_RE__BIE EQU CYREG_PRT15_BIE
NOT_RE__BIT_MASK EQU CYREG_PRT15_BIT_MASK
NOT_RE__BYP EQU CYREG_PRT15_BYP
NOT_RE__CTL EQU CYREG_PRT15_CTL
NOT_RE__DM0 EQU CYREG_PRT15_DM0
NOT_RE__DM1 EQU CYREG_PRT15_DM1
NOT_RE__DM2 EQU CYREG_PRT15_DM2
NOT_RE__DR EQU CYREG_PRT15_DR
NOT_RE__INP_DIS EQU CYREG_PRT15_INP_DIS
NOT_RE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
NOT_RE__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
NOT_RE__LCD_EN EQU CYREG_PRT15_LCD_EN
NOT_RE__MASK EQU 0x20
NOT_RE__PORT EQU 15
NOT_RE__PRT EQU CYREG_PRT15_PRT
NOT_RE__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
NOT_RE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
NOT_RE__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
NOT_RE__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
NOT_RE__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
NOT_RE__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
NOT_RE__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
NOT_RE__PS EQU CYREG_PRT15_PS
NOT_RE__SHIFT EQU 5
NOT_RE__SLW EQU CYREG_PRT15_SLW

; SG_VO1
SG_VO1__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
SG_VO1__0__MASK EQU 0x80
SG_VO1__0__PC EQU CYREG_PRT3_PC7
SG_VO1__0__PORT EQU 3
SG_VO1__0__SHIFT EQU 7
SG_VO1__AG EQU CYREG_PRT3_AG
SG_VO1__AMUX EQU CYREG_PRT3_AMUX
SG_VO1__BIE EQU CYREG_PRT3_BIE
SG_VO1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SG_VO1__BYP EQU CYREG_PRT3_BYP
SG_VO1__CTL EQU CYREG_PRT3_CTL
SG_VO1__DM0 EQU CYREG_PRT3_DM0
SG_VO1__DM1 EQU CYREG_PRT3_DM1
SG_VO1__DM2 EQU CYREG_PRT3_DM2
SG_VO1__DR EQU CYREG_PRT3_DR
SG_VO1__INP_DIS EQU CYREG_PRT3_INP_DIS
SG_VO1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SG_VO1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SG_VO1__LCD_EN EQU CYREG_PRT3_LCD_EN
SG_VO1__MASK EQU 0x80
SG_VO1__PORT EQU 3
SG_VO1__PRT EQU CYREG_PRT3_PRT
SG_VO1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SG_VO1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SG_VO1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SG_VO1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SG_VO1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SG_VO1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SG_VO1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SG_VO1__PS EQU CYREG_PRT3_PS
SG_VO1__SHIFT EQU 7
SG_VO1__SLW EQU CYREG_PRT3_SLW

; SPIM_1_BSPIM
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB11_MSK
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB11_ST
SPIM_1_BSPIM_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
SPIM_1_BSPIM_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
SPIM_1_BSPIM_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
SPIM_1_BSPIM_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
SPIM_1_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPIM_1_BSPIM_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
SPIM_1_BSPIM_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
SPIM_1_BSPIM_sR16_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
SPIM_1_BSPIM_sR16_Dp_u0__A0_REG EQU CYREG_B1_UDB10_A0
SPIM_1_BSPIM_sR16_Dp_u0__A1_REG EQU CYREG_B1_UDB10_A1
SPIM_1_BSPIM_sR16_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
SPIM_1_BSPIM_sR16_Dp_u0__D0_REG EQU CYREG_B1_UDB10_D0
SPIM_1_BSPIM_sR16_Dp_u0__D1_REG EQU CYREG_B1_UDB10_D1
SPIM_1_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPIM_1_BSPIM_sR16_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
SPIM_1_BSPIM_sR16_Dp_u0__F0_REG EQU CYREG_B1_UDB10_F0
SPIM_1_BSPIM_sR16_Dp_u0__F1_REG EQU CYREG_B1_UDB10_F1
SPIM_1_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SPIM_1_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SPIM_1_BSPIM_sR16_Dp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
SPIM_1_BSPIM_sR16_Dp_u1__A0_REG EQU CYREG_B1_UDB11_A0
SPIM_1_BSPIM_sR16_Dp_u1__A1_REG EQU CYREG_B1_UDB11_A1
SPIM_1_BSPIM_sR16_Dp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
SPIM_1_BSPIM_sR16_Dp_u1__D0_REG EQU CYREG_B1_UDB11_D0
SPIM_1_BSPIM_sR16_Dp_u1__D1_REG EQU CYREG_B1_UDB11_D1
SPIM_1_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SPIM_1_BSPIM_sR16_Dp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
SPIM_1_BSPIM_sR16_Dp_u1__F0_REG EQU CYREG_B1_UDB11_F0
SPIM_1_BSPIM_sR16_Dp_u1__F1_REG EQU CYREG_B1_UDB11_F1
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB08_MSK
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB08_ST

; SPIM_2_BSPIM
SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_2_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_2_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_2_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_2_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_2_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SPIM_2_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB00_CTL
SPIM_2_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_2_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB00_CTL
SPIM_2_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_2_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_2_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_2_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB00_MSK
SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
SPIM_2_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB00_MSK
SPIM_2_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_2_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_2_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SPIM_2_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_2_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_2_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB00_ST
SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
SPIM_2_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_2_BSPIM_RxStsReg__4__POS EQU 4
SPIM_2_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_2_BSPIM_RxStsReg__5__POS EQU 5
SPIM_2_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_2_BSPIM_RxStsReg__6__POS EQU 6
SPIM_2_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_2_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB02_MSK
SPIM_2_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
SPIM_2_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
SPIM_2_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
SPIM_2_BSPIM_RxStsReg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
SPIM_2_BSPIM_RxStsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
SPIM_2_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB02_ST
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
SPIM_2_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
SPIM_2_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB01_A0
SPIM_2_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB01_A1
SPIM_2_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
SPIM_2_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB01_D0
SPIM_2_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB01_D1
SPIM_2_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
SPIM_2_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
SPIM_2_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB01_F0
SPIM_2_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB01_F1
SPIM_2_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_2_BSPIM_TxStsReg__0__POS EQU 0
SPIM_2_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_2_BSPIM_TxStsReg__1__POS EQU 1
SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
SPIM_2_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_2_BSPIM_TxStsReg__2__POS EQU 2
SPIM_2_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_2_BSPIM_TxStsReg__3__POS EQU 3
SPIM_2_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_2_BSPIM_TxStsReg__4__POS EQU 4
SPIM_2_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_2_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB01_MSK
SPIM_2_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
SPIM_2_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB01_ST

; SPIM_2_IntClock
SPIM_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
SPIM_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
SPIM_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
SPIM_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_2_IntClock__INDEX EQU 0x06
SPIM_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_2_IntClock__PM_ACT_MSK EQU 0x40
SPIM_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_2_IntClock__PM_STBY_MSK EQU 0x40

; SPI_CS
SPI_CS__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
SPI_CS__0__MASK EQU 0x10
SPI_CS__0__PC EQU CYREG_PRT2_PC4
SPI_CS__0__PORT EQU 2
SPI_CS__0__SHIFT EQU 4
SPI_CS__AG EQU CYREG_PRT2_AG
SPI_CS__AMUX EQU CYREG_PRT2_AMUX
SPI_CS__BIE EQU CYREG_PRT2_BIE
SPI_CS__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SPI_CS__BYP EQU CYREG_PRT2_BYP
SPI_CS__CTL EQU CYREG_PRT2_CTL
SPI_CS__DM0 EQU CYREG_PRT2_DM0
SPI_CS__DM1 EQU CYREG_PRT2_DM1
SPI_CS__DM2 EQU CYREG_PRT2_DM2
SPI_CS__DR EQU CYREG_PRT2_DR
SPI_CS__INP_DIS EQU CYREG_PRT2_INP_DIS
SPI_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SPI_CS__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SPI_CS__LCD_EN EQU CYREG_PRT2_LCD_EN
SPI_CS__MASK EQU 0x10
SPI_CS__PORT EQU 2
SPI_CS__PRT EQU CYREG_PRT2_PRT
SPI_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SPI_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SPI_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SPI_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SPI_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SPI_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SPI_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SPI_CS__PS EQU CYREG_PRT2_PS
SPI_CS__SHIFT EQU 4
SPI_CS__SLW EQU CYREG_PRT2_SLW

; UART_2_BUART
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_2_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB14_CTL
UART_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_2_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB14_CTL
UART_2_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB14_MSK
UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_2_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB14_ST
UART_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_2_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_2_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
UART_2_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
UART_2_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_2_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
UART_2_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
UART_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_2_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_2_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
UART_2_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
UART_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_2_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_2_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_2_BUART_sRX_RxSts__3__POS EQU 3
UART_2_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_2_BUART_sRX_RxSts__4__POS EQU 4
UART_2_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_2_BUART_sRX_RxSts__5__POS EQU 5
UART_2_BUART_sRX_RxSts__MASK EQU 0x38
UART_2_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_2_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB13_ST
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB12_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB12_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB12_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB12_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB12_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB12_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_2_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_2_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_2_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_2_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_2_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_2_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_2_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_2_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_2_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_2_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_2_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_2_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_2_BUART_sTX_TxSts__0__POS EQU 0
UART_2_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_2_BUART_sTX_TxSts__1__POS EQU 1
UART_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_2_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_2_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_2_BUART_sTX_TxSts__2__POS EQU 2
UART_2_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_2_BUART_sTX_TxSts__3__POS EQU 3
UART_2_BUART_sTX_TxSts__MASK EQU 0x0F
UART_2_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_2_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_2_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_2_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
UART_2_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
UART_2_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB11_ST

; isr_t1
isr_t1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_t1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_t1__INTC_MASK EQU 0x40000
isr_t1__INTC_NUMBER EQU 18
isr_t1__INTC_PRIOR_NUM EQU 6
isr_t1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_18
isr_t1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_t1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_t2
isr_t2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_t2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_t2__INTC_MASK EQU 0x80000
isr_t2__INTC_NUMBER EQU 19
isr_t2__INTC_PRIOR_NUM EQU 7
isr_t2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_19
isr_t2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_t2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_CLK
ADC_CLK__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
ADC_CLK__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
ADC_CLK__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
ADC_CLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_CLK__INDEX EQU 0x04
ADC_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_CLK__PM_ACT_MSK EQU 0x10
ADC_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_CLK__PM_STBY_MSK EQU 0x10

; AOP_OUT
AOP_OUT__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
AOP_OUT__0__MASK EQU 0x40
AOP_OUT__0__PC EQU CYREG_PRT3_PC6
AOP_OUT__0__PORT EQU 3
AOP_OUT__0__SHIFT EQU 6
AOP_OUT__AG EQU CYREG_PRT3_AG
AOP_OUT__AMUX EQU CYREG_PRT3_AMUX
AOP_OUT__BIE EQU CYREG_PRT3_BIE
AOP_OUT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
AOP_OUT__BYP EQU CYREG_PRT3_BYP
AOP_OUT__CTL EQU CYREG_PRT3_CTL
AOP_OUT__DM0 EQU CYREG_PRT3_DM0
AOP_OUT__DM1 EQU CYREG_PRT3_DM1
AOP_OUT__DM2 EQU CYREG_PRT3_DM2
AOP_OUT__DR EQU CYREG_PRT3_DR
AOP_OUT__INP_DIS EQU CYREG_PRT3_INP_DIS
AOP_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
AOP_OUT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
AOP_OUT__LCD_EN EQU CYREG_PRT3_LCD_EN
AOP_OUT__MASK EQU 0x40
AOP_OUT__PORT EQU 3
AOP_OUT__PRT EQU CYREG_PRT3_PRT
AOP_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
AOP_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
AOP_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
AOP_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
AOP_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
AOP_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
AOP_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
AOP_OUT__PS EQU CYREG_PRT3_PS
AOP_OUT__SHIFT EQU 6
AOP_OUT__SLW EQU CYREG_PRT3_SLW

; NOT_RE2
NOT_RE2__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
NOT_RE2__0__MASK EQU 0x02
NOT_RE2__0__PC EQU CYREG_PRT6_PC1
NOT_RE2__0__PORT EQU 6
NOT_RE2__0__SHIFT EQU 1
NOT_RE2__AG EQU CYREG_PRT6_AG
NOT_RE2__AMUX EQU CYREG_PRT6_AMUX
NOT_RE2__BIE EQU CYREG_PRT6_BIE
NOT_RE2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
NOT_RE2__BYP EQU CYREG_PRT6_BYP
NOT_RE2__CTL EQU CYREG_PRT6_CTL
NOT_RE2__DM0 EQU CYREG_PRT6_DM0
NOT_RE2__DM1 EQU CYREG_PRT6_DM1
NOT_RE2__DM2 EQU CYREG_PRT6_DM2
NOT_RE2__DR EQU CYREG_PRT6_DR
NOT_RE2__INP_DIS EQU CYREG_PRT6_INP_DIS
NOT_RE2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
NOT_RE2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
NOT_RE2__LCD_EN EQU CYREG_PRT6_LCD_EN
NOT_RE2__MASK EQU 0x02
NOT_RE2__PORT EQU 6
NOT_RE2__PRT EQU CYREG_PRT6_PRT
NOT_RE2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
NOT_RE2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
NOT_RE2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
NOT_RE2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
NOT_RE2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
NOT_RE2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
NOT_RE2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
NOT_RE2__PS EQU CYREG_PRT6_PS
NOT_RE2__SHIFT EQU 1
NOT_RE2__SLW EQU CYREG_PRT6_SLW

; NOT_RE3
NOT_RE3__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
NOT_RE3__0__MASK EQU 0x80
NOT_RE3__0__PC EQU CYREG_PRT2_PC7
NOT_RE3__0__PORT EQU 2
NOT_RE3__0__SHIFT EQU 7
NOT_RE3__AG EQU CYREG_PRT2_AG
NOT_RE3__AMUX EQU CYREG_PRT2_AMUX
NOT_RE3__BIE EQU CYREG_PRT2_BIE
NOT_RE3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NOT_RE3__BYP EQU CYREG_PRT2_BYP
NOT_RE3__CTL EQU CYREG_PRT2_CTL
NOT_RE3__DM0 EQU CYREG_PRT2_DM0
NOT_RE3__DM1 EQU CYREG_PRT2_DM1
NOT_RE3__DM2 EQU CYREG_PRT2_DM2
NOT_RE3__DR EQU CYREG_PRT2_DR
NOT_RE3__INP_DIS EQU CYREG_PRT2_INP_DIS
NOT_RE3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
NOT_RE3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NOT_RE3__LCD_EN EQU CYREG_PRT2_LCD_EN
NOT_RE3__MASK EQU 0x80
NOT_RE3__PORT EQU 2
NOT_RE3__PRT EQU CYREG_PRT2_PRT
NOT_RE3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NOT_RE3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NOT_RE3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NOT_RE3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NOT_RE3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NOT_RE3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NOT_RE3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NOT_RE3__PS EQU CYREG_PRT2_PS
NOT_RE3__SHIFT EQU 7
NOT_RE3__SLW EQU CYREG_PRT2_SLW

; Opamp_1_ABuf
Opamp_1_ABuf__CR EQU CYREG_OPAMP1_CR
Opamp_1_ABuf__MX EQU CYREG_OPAMP1_MX
Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_1_ABuf__PM_ACT_MSK EQU 0x02
Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_1_ABuf__PM_STBY_MSK EQU 0x02
Opamp_1_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
Opamp_1_ABuf__SW EQU CYREG_OPAMP1_SW
Opamp_1_ABuf__TR0 EQU CYREG_OPAMP1_TR0
Opamp_1_ABuf__TR1 EQU CYREG_OPAMP1_TR1

; Opamp_2_ABuf
Opamp_2_ABuf__CR EQU CYREG_OPAMP0_CR
Opamp_2_ABuf__MX EQU CYREG_OPAMP0_MX
Opamp_2_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_2_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_2_ABuf__PM_ACT_MSK EQU 0x01
Opamp_2_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_2_ABuf__PM_STBY_MSK EQU 0x01
Opamp_2_ABuf__RSVD EQU CYREG_OPAMP0_RSVD
Opamp_2_ABuf__SW EQU CYREG_OPAMP0_SW
Opamp_2_ABuf__TR0 EQU CYREG_OPAMP0_TR0
Opamp_2_ABuf__TR1 EQU CYREG_OPAMP0_TR1

; SPI_CLK
SPI_CLK__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
SPI_CLK__0__MASK EQU 0x02
SPI_CLK__0__PC EQU CYREG_PRT2_PC1
SPI_CLK__0__PORT EQU 2
SPI_CLK__0__SHIFT EQU 1
SPI_CLK__AG EQU CYREG_PRT2_AG
SPI_CLK__AMUX EQU CYREG_PRT2_AMUX
SPI_CLK__BIE EQU CYREG_PRT2_BIE
SPI_CLK__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SPI_CLK__BYP EQU CYREG_PRT2_BYP
SPI_CLK__CTL EQU CYREG_PRT2_CTL
SPI_CLK__DM0 EQU CYREG_PRT2_DM0
SPI_CLK__DM1 EQU CYREG_PRT2_DM1
SPI_CLK__DM2 EQU CYREG_PRT2_DM2
SPI_CLK__DR EQU CYREG_PRT2_DR
SPI_CLK__INP_DIS EQU CYREG_PRT2_INP_DIS
SPI_CLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SPI_CLK__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SPI_CLK__LCD_EN EQU CYREG_PRT2_LCD_EN
SPI_CLK__MASK EQU 0x02
SPI_CLK__PORT EQU 2
SPI_CLK__PRT EQU CYREG_PRT2_PRT
SPI_CLK__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SPI_CLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SPI_CLK__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SPI_CLK__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SPI_CLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SPI_CLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SPI_CLK__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SPI_CLK__PS EQU CYREG_PRT2_PS
SPI_CLK__SHIFT EQU 1
SPI_CLK__SLW EQU CYREG_PRT2_SLW

; Timer_1_TimerHW
Timer_1_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Timer_1_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Timer_1_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Timer_1_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Timer_1_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Timer_1_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Timer_1_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Timer_1_TimerHW__PER0 EQU CYREG_TMR1_PER0
Timer_1_TimerHW__PER1 EQU CYREG_TMR1_PER1
Timer_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_1_TimerHW__PM_ACT_MSK EQU 0x02
Timer_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_1_TimerHW__PM_STBY_MSK EQU 0x02
Timer_1_TimerHW__RT0 EQU CYREG_TMR1_RT0
Timer_1_TimerHW__RT1 EQU CYREG_TMR1_RT1
Timer_1_TimerHW__SR0 EQU CYREG_TMR1_SR0

; Timer_2_TimerHW
Timer_2_TimerHW__CAP0 EQU CYREG_TMR2_CAP0
Timer_2_TimerHW__CAP1 EQU CYREG_TMR2_CAP1
Timer_2_TimerHW__CFG0 EQU CYREG_TMR2_CFG0
Timer_2_TimerHW__CFG1 EQU CYREG_TMR2_CFG1
Timer_2_TimerHW__CFG2 EQU CYREG_TMR2_CFG2
Timer_2_TimerHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
Timer_2_TimerHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
Timer_2_TimerHW__PER0 EQU CYREG_TMR2_PER0
Timer_2_TimerHW__PER1 EQU CYREG_TMR2_PER1
Timer_2_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_2_TimerHW__PM_ACT_MSK EQU 0x04
Timer_2_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_2_TimerHW__PM_STBY_MSK EQU 0x04
Timer_2_TimerHW__RT0 EQU CYREG_TMR2_RT0
Timer_2_TimerHW__RT1 EQU CYREG_TMR2_RT1
Timer_2_TimerHW__SR0 EQU CYREG_TMR2_SR0

; VDAC8_1_viDAC8
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC3_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC3_TST

; SPIM_Clk
SPIM_Clk__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
SPIM_Clk__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
SPIM_Clk__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
SPIM_Clk__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_Clk__INDEX EQU 0x02
SPIM_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_Clk__PM_ACT_MSK EQU 0x04
SPIM_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_Clk__PM_STBY_MSK EQU 0x04

; SPI_MISO
SPI_MISO__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
SPI_MISO__0__MASK EQU 0x08
SPI_MISO__0__PC EQU CYREG_PRT2_PC3
SPI_MISO__0__PORT EQU 2
SPI_MISO__0__SHIFT EQU 3
SPI_MISO__AG EQU CYREG_PRT2_AG
SPI_MISO__AMUX EQU CYREG_PRT2_AMUX
SPI_MISO__BIE EQU CYREG_PRT2_BIE
SPI_MISO__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SPI_MISO__BYP EQU CYREG_PRT2_BYP
SPI_MISO__CTL EQU CYREG_PRT2_CTL
SPI_MISO__DM0 EQU CYREG_PRT2_DM0
SPI_MISO__DM1 EQU CYREG_PRT2_DM1
SPI_MISO__DM2 EQU CYREG_PRT2_DM2
SPI_MISO__DR EQU CYREG_PRT2_DR
SPI_MISO__INP_DIS EQU CYREG_PRT2_INP_DIS
SPI_MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SPI_MISO__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SPI_MISO__LCD_EN EQU CYREG_PRT2_LCD_EN
SPI_MISO__MASK EQU 0x08
SPI_MISO__PORT EQU 2
SPI_MISO__PRT EQU CYREG_PRT2_PRT
SPI_MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SPI_MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SPI_MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SPI_MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SPI_MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SPI_MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SPI_MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SPI_MISO__PS EQU CYREG_PRT2_PS
SPI_MISO__SHIFT EQU 3
SPI_MISO__SLW EQU CYREG_PRT2_SLW

; SPI_MOSI
SPI_MOSI__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
SPI_MOSI__0__MASK EQU 0x04
SPI_MOSI__0__PC EQU CYREG_PRT2_PC2
SPI_MOSI__0__PORT EQU 2
SPI_MOSI__0__SHIFT EQU 2
SPI_MOSI__AG EQU CYREG_PRT2_AG
SPI_MOSI__AMUX EQU CYREG_PRT2_AMUX
SPI_MOSI__BIE EQU CYREG_PRT2_BIE
SPI_MOSI__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SPI_MOSI__BYP EQU CYREG_PRT2_BYP
SPI_MOSI__CTL EQU CYREG_PRT2_CTL
SPI_MOSI__DM0 EQU CYREG_PRT2_DM0
SPI_MOSI__DM1 EQU CYREG_PRT2_DM1
SPI_MOSI__DM2 EQU CYREG_PRT2_DM2
SPI_MOSI__DR EQU CYREG_PRT2_DR
SPI_MOSI__INP_DIS EQU CYREG_PRT2_INP_DIS
SPI_MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SPI_MOSI__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SPI_MOSI__LCD_EN EQU CYREG_PRT2_LCD_EN
SPI_MOSI__MASK EQU 0x04
SPI_MOSI__PORT EQU 2
SPI_MOSI__PRT EQU CYREG_PRT2_PRT
SPI_MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SPI_MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SPI_MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SPI_MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SPI_MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SPI_MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SPI_MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SPI_MOSI__PS EQU CYREG_PRT2_PS
SPI_MOSI__SHIFT EQU 2
SPI_MOSI__SLW EQU CYREG_PRT2_SLW

; T2_RESET
T2_RESET_Sync_ctrl_reg__0__MASK EQU 0x01
T2_RESET_Sync_ctrl_reg__0__POS EQU 0
T2_RESET_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
T2_RESET_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
T2_RESET_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
T2_RESET_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
T2_RESET_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
T2_RESET_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
T2_RESET_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
T2_RESET_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
T2_RESET_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
T2_RESET_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
T2_RESET_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
T2_RESET_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
T2_RESET_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
T2_RESET_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
T2_RESET_Sync_ctrl_reg__MASK EQU 0x01
T2_RESET_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
T2_RESET_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
T2_RESET_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

; Use_Hall
Use_Hall_Sync_ctrl_reg__0__MASK EQU 0x01
Use_Hall_Sync_ctrl_reg__0__POS EQU 0
Use_Hall_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Use_Hall_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Use_Hall_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Use_Hall_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Use_Hall_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Use_Hall_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Use_Hall_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Use_Hall_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Use_Hall_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Use_Hall_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Use_Hall_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Use_Hall_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Use_Hall_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
Use_Hall_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Use_Hall_Sync_ctrl_reg__MASK EQU 0x01
Use_Hall_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Use_Hall_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Use_Hall_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

; ADC_SAR_1_ADC_SAR
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; ADC_SAR_1_IRQ
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_1_theACLK
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_1_theACLK__INDEX EQU 0x01
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x02

; ADC_SAR_2_ADC_SAR
ADC_SAR_2_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_2_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_2_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_2_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_2_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_2_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_2_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_2_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_2_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_2_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_2_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_2_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_2_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_2_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_2_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_2_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_2_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_2_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_2_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_2_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; ADC_SAR_2_IRQ
ADC_SAR_2_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_2_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_2_IRQ__INTC_MASK EQU 0x02
ADC_SAR_2_IRQ__INTC_NUMBER EQU 1
ADC_SAR_2_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_2_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_2_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_2_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; QuadDec_1_bQuadDec
QuadDec_1_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_1_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_1_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_1_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
QuadDec_1_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_1_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_1_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_1_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_1_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_1_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
QuadDec_1_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST

; QuadDec_1_Cnt16_CounterUDB
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST

; QuadDec_1_isr
QuadDec_1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_1_isr__INTC_MASK EQU 0x08
QuadDec_1_isr__INTC_NUMBER EQU 3
QuadDec_1_isr__INTC_PRIOR_NUM EQU 7
QuadDec_1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
QuadDec_1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_arb_int
USBUART_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_arb_int__INTC_MASK EQU 0x400000
USBUART_1_arb_int__INTC_NUMBER EQU 22
USBUART_1_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_bus_reset
USBUART_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_bus_reset__INTC_MASK EQU 0x800000
USBUART_1_bus_reset__INTC_NUMBER EQU 23
USBUART_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_Dm
USBUART_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_1_Dm__0__MASK EQU 0x80
USBUART_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_1_Dm__0__PORT EQU 15
USBUART_1_Dm__0__SHIFT EQU 7
USBUART_1_Dm__AG EQU CYREG_PRT15_AG
USBUART_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dm__DR EQU CYREG_PRT15_DR
USBUART_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dm__MASK EQU 0x80
USBUART_1_Dm__PORT EQU 15
USBUART_1_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dm__PS EQU CYREG_PRT15_PS
USBUART_1_Dm__SHIFT EQU 7
USBUART_1_Dm__SLW EQU CYREG_PRT15_SLW

; USBUART_1_Dp
USBUART_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_1_Dp__0__MASK EQU 0x40
USBUART_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_1_Dp__0__PORT EQU 15
USBUART_1_Dp__0__SHIFT EQU 6
USBUART_1_Dp__AG EQU CYREG_PRT15_AG
USBUART_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dp__DR EQU CYREG_PRT15_DR
USBUART_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dp__MASK EQU 0x40
USBUART_1_Dp__PORT EQU 15
USBUART_1_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dp__PS EQU CYREG_PRT15_PS
USBUART_1_Dp__SHIFT EQU 6
USBUART_1_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; USBUART_1_dp_int
USBUART_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_dp_int__INTC_MASK EQU 0x1000
USBUART_1_dp_int__INTC_NUMBER EQU 12
USBUART_1_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_ep_0
USBUART_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_0__INTC_MASK EQU 0x1000000
USBUART_1_ep_0__INTC_NUMBER EQU 24
USBUART_1_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_ep_1
USBUART_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_1__INTC_MASK EQU 0x10
USBUART_1_ep_1__INTC_NUMBER EQU 4
USBUART_1_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_ep_2
USBUART_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_2__INTC_MASK EQU 0x20
USBUART_1_ep_2__INTC_NUMBER EQU 5
USBUART_1_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_ep_3
USBUART_1_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_3__INTC_MASK EQU 0x40
USBUART_1_ep_3__INTC_NUMBER EQU 6
USBUART_1_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
USBUART_1_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_ep1
USBUART_1_ep1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
USBUART_1_ep1__DRQ_NUMBER EQU 0
USBUART_1_ep1__NUMBEROF_TDS EQU 0
USBUART_1_ep1__PRIORITY EQU 2
USBUART_1_ep1__TERMIN_EN EQU 1
USBUART_1_ep1__TERMIN_SEL EQU 0
USBUART_1_ep1__TERMOUT0_EN EQU 0
USBUART_1_ep1__TERMOUT0_SEL EQU 0
USBUART_1_ep1__TERMOUT1_EN EQU 0
USBUART_1_ep1__TERMOUT1_SEL EQU 0

; USBUART_1_ep2
USBUART_1_ep2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
USBUART_1_ep2__DRQ_NUMBER EQU 1
USBUART_1_ep2__NUMBEROF_TDS EQU 0
USBUART_1_ep2__PRIORITY EQU 2
USBUART_1_ep2__TERMIN_EN EQU 1
USBUART_1_ep2__TERMIN_SEL EQU 0
USBUART_1_ep2__TERMOUT0_EN EQU 0
USBUART_1_ep2__TERMOUT0_SEL EQU 0
USBUART_1_ep2__TERMOUT1_EN EQU 0
USBUART_1_ep2__TERMOUT1_SEL EQU 0

; USBUART_1_ep3
USBUART_1_ep3__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
USBUART_1_ep3__DRQ_NUMBER EQU 2
USBUART_1_ep3__NUMBEROF_TDS EQU 0
USBUART_1_ep3__PRIORITY EQU 2
USBUART_1_ep3__TERMIN_EN EQU 1
USBUART_1_ep3__TERMIN_SEL EQU 0
USBUART_1_ep3__TERMOUT0_EN EQU 0
USBUART_1_ep3__TERMOUT0_SEL EQU 0
USBUART_1_ep3__TERMOUT1_EN EQU 0
USBUART_1_ep3__TERMOUT1_SEL EQU 0

; USBUART_1_ord_int
USBUART_1_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ord_int__INTC_MASK EQU 0x2000000
USBUART_1_ord_int__INTC_NUMBER EQU 25
USBUART_1_ord_int__INTC_PRIOR_NUM EQU 7
USBUART_1_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBUART_1_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_sof_int
USBUART_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_sof_int__INTC_MASK EQU 0x200000
USBUART_1_sof_int__INTC_NUMBER EQU 21
USBUART_1_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_1_USB
USBUART_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_1_USB__CR0 EQU CYREG_USB_CR0
USBUART_1_USB__CR1 EQU CYREG_USB_CR1
USBUART_1_USB__CWA EQU CYREG_USB_CWA
USBUART_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_1_USB__PM_ACT_MSK EQU 0x01
USBUART_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_1_USB__PM_STBY_MSK EQU 0x01
USBUART_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_1_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_1_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; isr_delsig
isr_delsig__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_delsig__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_delsig__INTC_MASK EQU 0x80
isr_delsig__INTC_NUMBER EQU 7
isr_delsig__INTC_PRIOR_NUM EQU 7
isr_delsig__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_delsig__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_delsig__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Coast_Brake
Coast_Brake_Sync_ctrl_reg__0__MASK EQU 0x01
Coast_Brake_Sync_ctrl_reg__0__POS EQU 0
Coast_Brake_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Coast_Brake_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Coast_Brake_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Coast_Brake_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Coast_Brake_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Coast_Brake_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Coast_Brake_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Coast_Brake_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Coast_Brake_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Coast_Brake_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Coast_Brake_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Coast_Brake_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Coast_Brake_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Coast_Brake_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Coast_Brake_Sync_ctrl_reg__MASK EQU 0x01
Coast_Brake_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Coast_Brake_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Coast_Brake_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

; ADC_DelSig_1_DEC
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; ADC_DelSig_1_DSM
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1

; ADC_DelSig_1_Ext_CP_Clk
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x03
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x08
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x08

; ADC_DelSig_1_IRQ
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_DelSig_1_theACLK
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG2_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG2_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG2_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG2_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x02
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x04
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x04

; Virtual_Hall
Virtual_Hall_Sync_ctrl_reg__0__MASK EQU 0x01
Virtual_Hall_Sync_ctrl_reg__0__POS EQU 0
Virtual_Hall_Sync_ctrl_reg__1__MASK EQU 0x02
Virtual_Hall_Sync_ctrl_reg__1__POS EQU 1
Virtual_Hall_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Virtual_Hall_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Virtual_Hall_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Virtual_Hall_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Virtual_Hall_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Virtual_Hall_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Virtual_Hall_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Virtual_Hall_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Virtual_Hall_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Virtual_Hall_Sync_ctrl_reg__2__MASK EQU 0x04
Virtual_Hall_Sync_ctrl_reg__2__POS EQU 2
Virtual_Hall_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Virtual_Hall_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Virtual_Hall_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Virtual_Hall_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Virtual_Hall_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Virtual_Hall_Sync_ctrl_reg__MASK EQU 0x07
Virtual_Hall_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Virtual_Hall_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Virtual_Hall_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

; isr_sar1_dma
isr_sar1_dma__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_sar1_dma__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_sar1_dma__INTC_MASK EQU 0x400
isr_sar1_dma__INTC_NUMBER EQU 10
isr_sar1_dma__INTC_PRIOR_NUM EQU 6
isr_sar1_dma__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
isr_sar1_dma__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_sar1_dma__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_sar2_dma
isr_sar2_dma__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_sar2_dma__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_sar2_dma__INTC_MASK EQU 0x800
isr_sar2_dma__INTC_NUMBER EQU 11
isr_sar2_dma__INTC_PRIOR_NUM EQU 7
isr_sar2_dma__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
isr_sar2_dma__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_sar2_dma__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_DMA_XMIT
UART_DMA_XMIT_Sync_ctrl_reg__0__MASK EQU 0x01
UART_DMA_XMIT_Sync_ctrl_reg__0__POS EQU 0
UART_DMA_XMIT_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_DMA_XMIT_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
UART_DMA_XMIT_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
UART_DMA_XMIT_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
UART_DMA_XMIT_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
UART_DMA_XMIT_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
UART_DMA_XMIT_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
UART_DMA_XMIT_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
UART_DMA_XMIT_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
UART_DMA_XMIT_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_DMA_XMIT_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
UART_DMA_XMIT_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
UART_DMA_XMIT_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB11_CTL
UART_DMA_XMIT_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
UART_DMA_XMIT_Sync_ctrl_reg__MASK EQU 0x01
UART_DMA_XMIT_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_DMA_XMIT_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_DMA_XMIT_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB11_MSK

; MotorDirection
MotorDirection_Sync_ctrl_reg__0__MASK EQU 0x01
MotorDirection_Sync_ctrl_reg__0__POS EQU 0
MotorDirection_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
MotorDirection_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
MotorDirection_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
MotorDirection_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
MotorDirection_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
MotorDirection_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
MotorDirection_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
MotorDirection_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
MotorDirection_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
MotorDirection_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
MotorDirection_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
MotorDirection_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
MotorDirection_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
MotorDirection_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
MotorDirection_Sync_ctrl_reg__MASK EQU 0x01
MotorDirection_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
MotorDirection_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
MotorDirection_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

; isr_dma_uart_rx
isr_dma_uart_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_dma_uart_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_dma_uart_rx__INTC_MASK EQU 0x100
isr_dma_uart_rx__INTC_NUMBER EQU 8
isr_dma_uart_rx__INTC_PRIOR_NUM EQU 7
isr_dma_uart_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
isr_dma_uart_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_dma_uart_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_dma_uart_tx
isr_dma_uart_tx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_dma_uart_tx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_dma_uart_tx__INTC_MASK EQU 0x200
isr_dma_uart_tx__INTC_NUMBER EQU 9
isr_dma_uart_tx__INTC_PRIOR_NUM EQU 7
isr_dma_uart_tx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
isr_dma_uart_tx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_dma_uart_tx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 80000000
BCLK__BUS_CLK__KHZ EQU 80000
BCLK__BUS_CLK__MHZ EQU 80
CyADCCLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
CyADCCLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
CyADCCLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
CyADCCLK__CFG2_SRC_SEL_MASK EQU 0x07
CyADCCLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
CyADCCLK__CFG3_PHASE_DLY_MASK EQU 0x0F
CyADCCLK__INDEX EQU 0x00
CyADCCLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
CyADCCLK__PM_ACT_MSK EQU 0x01
CyADCCLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
CyADCCLK__PM_STBY_MSK EQU 0x01
CyCLK_6M4HZ__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
CyCLK_6M4HZ__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
CyCLK_6M4HZ__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
CyCLK_6M4HZ__CFG2_SRC_SEL_MASK EQU 0x07
CyCLK_6M4HZ__INDEX EQU 0x01
CyCLK_6M4HZ__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CyCLK_6M4HZ__PM_ACT_MSK EQU 0x02
CyCLK_6M4HZ__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CyCLK_6M4HZ__PM_STBY_MSK EQU 0x02
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E160069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000C8F8F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CyHBUS_40MHZ__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CyHBUS_40MHZ__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CyHBUS_40MHZ__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CyHBUS_40MHZ__CFG2_SRC_SEL_MASK EQU 0x07
CyHBUS_40MHZ__INDEX EQU 0x00
CyHBUS_40MHZ__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CyHBUS_40MHZ__PM_ACT_MSK EQU 0x01
CyHBUS_40MHZ__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CyHBUS_40MHZ__PM_STBY_MSK EQU 0x01
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x0000047F
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
