set OCC_CLK_GATE(arm_1)  { 
    u_hcm_lif_u0_fxsch_u0_fxsch_opro_top_u0.fxsch_opro_top_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_nppu_u0_odma_u0.odma_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_nppu_u0_pkt_recv_u0.pkt_recv_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_tm_u0_tm_others_u0.tm_others_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
} 
set OCC_CLK_GATE(arm_2)  { 
    u_hcm_nppu_u0_pktrx_u0.pktrx_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.ppu_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_sa_u0_sa_xsw_u0.sa_xsw_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
} 
set OCC_CLK_GATE(arm_3)  { 
    u_hcm_se_u0_smmu0_u0.smmu0_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_se_u0_stat_u0.stat_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
} 
