The following files were generated for 'Mem' in directory
C:\Users\Qian\Desktop\Project\Ethernet\MemTest\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * Mem.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * Mem.ejp
   * Mem.ngc
   * Mem.v
   * Mem.veo
   * Mem_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * Mem.asy

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * Mem.gise
   * Mem.xise

Deliver Readme:
   Readme file for the IP.

   * Mem_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * Mem_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

