Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cyclonev
Quartus root          :  /home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/
Quartus sim root      :  /home/rissun57/intelFPGA_lite/24.1std/quartus/eda/sim_lib
Simulation Tool       :  questa intel fpga
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  fpu.vo
Sim SDF file          :  fpu__verilog.sdo
Sim dir               :  simulation/questa

=======================================================

Info: Starting NativeLink simulation with Questa Intel FPGA software
Sourced NativeLink script /home/rissun57/intelFPGA_lite/24.1std/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File fpu_run_msim_gate_verilog.do already exists - backing up current file as fpu_run_msim_gate_verilog.do.bak
Info: Spawning Questa Intel FPGA Simulation software 
Info: NativeLink simulation flow was successful
