{
  "comments": [
    {
      "key": {
        "uuid": "1cffb1b9_2e426bcb",
        "filename": "runtime/arch/arm64/quick_entrypoints_arm64.S",
        "patchSetId": 6
      },
      "lineNbr": 930,
      "author": {
        "id": 1037216
      },
      "writtenOn": "2014-03-19T13:16:41Z",
      "side": 1,
      "message": "SP _must_ be 16 byte aligned. It isn\u0027t just a convention - the processor will trap on accesses using an unaligned SP.\nConsequently, the result of:\n  add sp, sp, #8\n  add x9, sp, x0 \n  add sp, x9, #136\n\nmust be that SP is 16 byte aligned.",
      "revId": "cfe08134c1eab8f0da61071d3b92da8a99b5caff",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    }
  ]
}