# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../vivadoproject.gen/sources_1/ip/clk_wiz_1" \
"../../../../vivadoproject.srcs/sources_1/new/ServoDriver.sv" \
"../../../../vivadoproject.srcs/sim_1/new/ServoTestbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
