
5.3-1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000478c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a0  080048a0  080048a0  000148a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b40  08004b40  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08004b40  08004b40  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004b40  08004b40  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b40  08004b40  00014b40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004b44  08004b44  00014b44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08004b48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  200001dc  08004d24  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000024c  08004d24  0002024c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005d3a  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000012b8  00000000  00000000  00025f3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000610  00000000  00000000  000271f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000568  00000000  00000000  00027808  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00013381  00000000  00000000  00027d70  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000051a7  00000000  00000000  0003b0f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000682fe  00000000  00000000  00040298  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000a8596  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000021c0  00000000  00000000  000a8614  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08004884 	.word	0x08004884

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08004884 	.word	0x08004884

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b44:	f1a2 0201 	sub.w	r2, r2, #1
 8000b48:	d1ed      	bne.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <delay_us>:

#ifndef INC_VSPI_H_
#define INC_VSPI_H_

void delay_us(uint16_t n)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b085      	sub	sp, #20
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	80fb      	strh	r3, [r7, #6]
	uint16_t i=n*8; //8MHz1/8
 8000f4e:	88fb      	ldrh	r3, [r7, #6]
 8000f50:	00db      	lsls	r3, r3, #3
 8000f52:	81fb      	strh	r3, [r7, #14]
	while(i--);
 8000f54:	bf00      	nop
 8000f56:	89fb      	ldrh	r3, [r7, #14]
 8000f58:	1e5a      	subs	r2, r3, #1
 8000f5a:	81fa      	strh	r2, [r7, #14]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d1fa      	bne.n	8000f56 <delay_us+0x12>
}
 8000f60:	bf00      	nop
 8000f62:	3714      	adds	r7, #20
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bc80      	pop	{r7}
 8000f68:	4770      	bx	lr
	...

08000f6c <vSPI_En>:

/*****************
SPI
*****************/
void vSPI_En()
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, vCE_Pin, GPIO_PIN_SET);
 8000f70:	2201      	movs	r2, #1
 8000f72:	2110      	movs	r1, #16
 8000f74:	4806      	ldr	r0, [pc, #24]	; (8000f90 <vSPI_En+0x24>)
 8000f76:	f000 fdd8 	bl	8001b2a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, vSCK_Pin, GPIO_PIN_RESET);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	2120      	movs	r1, #32
 8000f7e:	4804      	ldr	r0, [pc, #16]	; (8000f90 <vSPI_En+0x24>)
 8000f80:	f000 fdd3 	bl	8001b2a <HAL_GPIO_WritePin>
	delay_us(4);
 8000f84:	2004      	movs	r0, #4
 8000f86:	f7ff ffdd 	bl	8000f44 <delay_us>
}
 8000f8a:	bf00      	nop
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	40010800 	.word	0x40010800

08000f94 <vSPI_Dis>:

/*****************
SPI
*****************/
void vSPI_Dis()
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, vSCK_Pin, GPIO_PIN_SET);
 8000f98:	2201      	movs	r2, #1
 8000f9a:	2120      	movs	r1, #32
 8000f9c:	4804      	ldr	r0, [pc, #16]	; (8000fb0 <vSPI_Dis+0x1c>)
 8000f9e:	f000 fdc4 	bl	8001b2a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, vCE_Pin, GPIO_PIN_RESET);
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	2110      	movs	r1, #16
 8000fa6:	4802      	ldr	r0, [pc, #8]	; (8000fb0 <vSPI_Dis+0x1c>)
 8000fa8:	f000 fdbf 	bl	8001b2a <HAL_GPIO_WritePin>
}
 8000fac:	bf00      	nop
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	40010800 	.word	0x40010800

08000fb4 <vSPI_SndByte>:
SPI1

dat
*****************/
void vSPI_SndByte(uint8_t dat)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b084      	sub	sp, #16
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	4603      	mov	r3, r0
 8000fbc:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for(i=0;i<8;i++)
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	73fb      	strb	r3, [r7, #15]
 8000fc2:	e024      	b.n	800100e <vSPI_SndByte+0x5a>
	{
		HAL_GPIO_WritePin(GPIOA, vSCK_Pin, GPIO_PIN_RESET);delay_us(4);
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	2120      	movs	r1, #32
 8000fc8:	4814      	ldr	r0, [pc, #80]	; (800101c <vSPI_SndByte+0x68>)
 8000fca:	f000 fdae 	bl	8001b2a <HAL_GPIO_WritePin>
 8000fce:	2004      	movs	r0, #4
 8000fd0:	f7ff ffb8 	bl	8000f44 <delay_us>
		if(dat & 0x80)
 8000fd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	da05      	bge.n	8000fe8 <vSPI_SndByte+0x34>
			HAL_GPIO_WritePin(GPIOA, vMOSI_Pin, GPIO_PIN_SET);
 8000fdc:	2201      	movs	r2, #1
 8000fde:	2180      	movs	r1, #128	; 0x80
 8000fe0:	480e      	ldr	r0, [pc, #56]	; (800101c <vSPI_SndByte+0x68>)
 8000fe2:	f000 fda2 	bl	8001b2a <HAL_GPIO_WritePin>
 8000fe6:	e004      	b.n	8000ff2 <vSPI_SndByte+0x3e>
		else
			HAL_GPIO_WritePin(GPIOA, vMOSI_Pin, GPIO_PIN_RESET);
 8000fe8:	2200      	movs	r2, #0
 8000fea:	2180      	movs	r1, #128	; 0x80
 8000fec:	480b      	ldr	r0, [pc, #44]	; (800101c <vSPI_SndByte+0x68>)
 8000fee:	f000 fd9c 	bl	8001b2a <HAL_GPIO_WritePin>
		dat<<=1;
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	005b      	lsls	r3, r3, #1
 8000ff6:	71fb      	strb	r3, [r7, #7]
		HAL_GPIO_WritePin(GPIOA, vSCK_Pin, GPIO_PIN_SET);delay_us(4);  //
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	2120      	movs	r1, #32
 8000ffc:	4807      	ldr	r0, [pc, #28]	; (800101c <vSPI_SndByte+0x68>)
 8000ffe:	f000 fd94 	bl	8001b2a <HAL_GPIO_WritePin>
 8001002:	2004      	movs	r0, #4
 8001004:	f7ff ff9e 	bl	8000f44 <delay_us>
	for(i=0;i<8;i++)
 8001008:	7bfb      	ldrb	r3, [r7, #15]
 800100a:	3301      	adds	r3, #1
 800100c:	73fb      	strb	r3, [r7, #15]
 800100e:	7bfb      	ldrb	r3, [r7, #15]
 8001010:	2b07      	cmp	r3, #7
 8001012:	d9d7      	bls.n	8000fc4 <vSPI_SndByte+0x10>
	}
}
 8001014:	bf00      	nop
 8001016:	3710      	adds	r7, #16
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	40010800 	.word	0x40010800

08001020 <vSPI_RcvByte>:
/*****************
SPI1
1
*****************/
uint8_t vSPI_RcvByte()
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
	uint8_t i,dat=0;
 8001026:	2300      	movs	r3, #0
 8001028:	71bb      	strb	r3, [r7, #6]
	for(i=0;i<8;i++)
 800102a:	2300      	movs	r3, #0
 800102c:	71fb      	strb	r3, [r7, #7]
 800102e:	e022      	b.n	8001076 <vSPI_RcvByte+0x56>
	{
		delay_us(4);
 8001030:	2004      	movs	r0, #4
 8001032:	f7ff ff87 	bl	8000f44 <delay_us>
		dat<<=1;
 8001036:	79bb      	ldrb	r3, [r7, #6]
 8001038:	005b      	lsls	r3, r3, #1
 800103a:	71bb      	strb	r3, [r7, #6]
		HAL_GPIO_WritePin(GPIOA, vSCK_Pin, GPIO_PIN_RESET);
 800103c:	2200      	movs	r2, #0
 800103e:	2120      	movs	r1, #32
 8001040:	4811      	ldr	r0, [pc, #68]	; (8001088 <vSPI_RcvByte+0x68>)
 8001042:	f000 fd72 	bl	8001b2a <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOA,vMISO_Pin)==GPIO_PIN_SET)
 8001046:	2140      	movs	r1, #64	; 0x40
 8001048:	480f      	ldr	r0, [pc, #60]	; (8001088 <vSPI_RcvByte+0x68>)
 800104a:	f000 fd57 	bl	8001afc <HAL_GPIO_ReadPin>
 800104e:	4603      	mov	r3, r0
 8001050:	2b01      	cmp	r3, #1
 8001052:	d104      	bne.n	800105e <vSPI_RcvByte+0x3e>
			dat |= 0x01;
 8001054:	79bb      	ldrb	r3, [r7, #6]
 8001056:	f043 0301 	orr.w	r3, r3, #1
 800105a:	71bb      	strb	r3, [r7, #6]
 800105c:	e003      	b.n	8001066 <vSPI_RcvByte+0x46>
		else
			dat &= 0xfe;
 800105e:	79bb      	ldrb	r3, [r7, #6]
 8001060:	f023 0301 	bic.w	r3, r3, #1
 8001064:	71bb      	strb	r3, [r7, #6]
		HAL_GPIO_WritePin(GPIOA, vSCK_Pin, GPIO_PIN_SET);
 8001066:	2201      	movs	r2, #1
 8001068:	2120      	movs	r1, #32
 800106a:	4807      	ldr	r0, [pc, #28]	; (8001088 <vSPI_RcvByte+0x68>)
 800106c:	f000 fd5d 	bl	8001b2a <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	3301      	adds	r3, #1
 8001074:	71fb      	strb	r3, [r7, #7]
 8001076:	79fb      	ldrb	r3, [r7, #7]
 8001078:	2b07      	cmp	r3, #7
 800107a:	d9d9      	bls.n	8001030 <vSPI_RcvByte+0x10>
	}
	return dat;
 800107c:	79bb      	ldrb	r3, [r7, #6]
}
 800107e:	4618      	mov	r0, r3
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40010800 	.word	0x40010800

0800108c <TC72_Convert>:


Instr
*****************/
void TC72_Convert(uint8_t Instr)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	71fb      	strb	r3, [r7, #7]
	vSPI_En();
 8001096:	f7ff ff69 	bl	8000f6c <vSPI_En>
	vSPI_SndByte(_TC72_CTRL_W);
 800109a:	2080      	movs	r0, #128	; 0x80
 800109c:	f7ff ff8a 	bl	8000fb4 <vSPI_SndByte>
	vSPI_SndByte(Instr);
 80010a0:	79fb      	ldrb	r3, [r7, #7]
 80010a2:	4618      	mov	r0, r3
 80010a4:	f7ff ff86 	bl	8000fb4 <vSPI_SndByte>
	vSPI_Dis();
 80010a8:	f7ff ff74 	bl	8000f94 <vSPI_Dis>
}
 80010ac:	bf00      	nop
 80010ae:	3708      	adds	r7, #8
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <TC72_TemperatureRd>:
/*****************


*****************/
float TC72_TemperatureRd()
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
	uint8_t DatL,DatM;
	int16_t Dat;
	float t;
	vSPI_En();
 80010ba:	f7ff ff57 	bl	8000f6c <vSPI_En>
	vSPI_SndByte(_TC72_Dat_MSB);
 80010be:	2002      	movs	r0, #2
 80010c0:	f7ff ff78 	bl	8000fb4 <vSPI_SndByte>
	DatM=vSPI_RcvByte();
 80010c4:	f7ff ffac 	bl	8001020 <vSPI_RcvByte>
 80010c8:	4603      	mov	r3, r0
 80010ca:	71fb      	strb	r3, [r7, #7]
	DatL=vSPI_RcvByte();
 80010cc:	f7ff ffa8 	bl	8001020 <vSPI_RcvByte>
 80010d0:	4603      	mov	r3, r0
 80010d2:	71bb      	strb	r3, [r7, #6]
	vSPI_Dis();
 80010d4:	f7ff ff5e 	bl	8000f94 <vSPI_Dis>
	Dat=DatM;
 80010d8:	79fb      	ldrb	r3, [r7, #7]
 80010da:	80bb      	strh	r3, [r7, #4]
	Dat<<=8;
 80010dc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80010e0:	021b      	lsls	r3, r3, #8
 80010e2:	80bb      	strh	r3, [r7, #4]
	Dat+=DatL;
 80010e4:	79bb      	ldrb	r3, [r7, #6]
 80010e6:	b29a      	uxth	r2, r3
 80010e8:	88bb      	ldrh	r3, [r7, #4]
 80010ea:	4413      	add	r3, r2
 80010ec:	b29b      	uxth	r3, r3
 80010ee:	80bb      	strh	r3, [r7, #4]
	t=((float)(Dat))/256;
 80010f0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff fd81 	bl	8000bfc <__aeabi_i2f>
 80010fa:	4603      	mov	r3, r0
 80010fc:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff fe83 	bl	8000e0c <__aeabi_fdiv>
 8001106:	4603      	mov	r3, r0
 8001108:	603b      	str	r3, [r7, #0]
	return t;
 800110a:	683b      	ldr	r3, [r7, #0]
}
 800110c:	4618      	mov	r0, r3
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001114:	b590      	push	{r4, r7, lr}
 8001116:	b089      	sub	sp, #36	; 0x24
 8001118:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	  float t;
	  char str1[]="Temperature:";
 800111a:	4b1d      	ldr	r3, [pc, #116]	; (8001190 <main+0x7c>)
 800111c:	f107 040c 	add.w	r4, r7, #12
 8001120:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001122:	c407      	stmia	r4!, {r0, r1, r2}
 8001124:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001126:	f000 fa2f 	bl	8001588 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800112a:	f000 f839 	bl	80011a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800112e:	f000 f89d 	bl	800126c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001132:	f000 f871 	bl	8001218 <MX_USART1_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_UART_Transmit(&huart1,str1,12,12);
 8001136:	f107 010c 	add.w	r1, r7, #12
 800113a:	230c      	movs	r3, #12
 800113c:	220c      	movs	r2, #12
 800113e:	4815      	ldr	r0, [pc, #84]	; (8001194 <main+0x80>)
 8001140:	f001 f975 	bl	800242e <HAL_UART_Transmit>
	  TC72_Convert(_TC72_OnceCnv);
 8001144:	2015      	movs	r0, #21
 8001146:	f7ff ffa1 	bl	800108c <TC72_Convert>
	  HAL_Delay(100);
 800114a:	2064      	movs	r0, #100	; 0x64
 800114c:	f000 fa7e 	bl	800164c <HAL_Delay>
	  t=TC72_TemperatureRd();
 8001150:	f7ff ffb0 	bl	80010b4 <TC72_TemperatureRd>
 8001154:	61f8      	str	r0, [r7, #28]
	  sprintf(str2,"%f",t);
 8001156:	69f8      	ldr	r0, [r7, #28]
 8001158:	f7ff f966 	bl	8000428 <__aeabi_f2d>
 800115c:	4603      	mov	r3, r0
 800115e:	460c      	mov	r4, r1
 8001160:	4638      	mov	r0, r7
 8001162:	461a      	mov	r2, r3
 8001164:	4623      	mov	r3, r4
 8001166:	490c      	ldr	r1, [pc, #48]	; (8001198 <main+0x84>)
 8001168:	f001 ffa0 	bl	80030ac <siprintf>
	  HAL_UART_Transmit(&huart1,str2,7,7);
 800116c:	4639      	mov	r1, r7
 800116e:	2307      	movs	r3, #7
 8001170:	2207      	movs	r2, #7
 8001172:	4808      	ldr	r0, [pc, #32]	; (8001194 <main+0x80>)
 8001174:	f001 f95b 	bl	800242e <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1,&"\n\r",2,2);
 8001178:	2302      	movs	r3, #2
 800117a:	2202      	movs	r2, #2
 800117c:	4907      	ldr	r1, [pc, #28]	; (800119c <main+0x88>)
 800117e:	4805      	ldr	r0, [pc, #20]	; (8001194 <main+0x80>)
 8001180:	f001 f955 	bl	800242e <HAL_UART_Transmit>
	  HAL_Delay(900);
 8001184:	f44f 7061 	mov.w	r0, #900	; 0x384
 8001188:	f000 fa60 	bl	800164c <HAL_Delay>
	  HAL_UART_Transmit(&huart1,str1,12,12);
 800118c:	e7d3      	b.n	8001136 <main+0x22>
 800118e:	bf00      	nop
 8001190:	080048a8 	.word	0x080048a8
 8001194:	20000204 	.word	0x20000204
 8001198:	080048a0 	.word	0x080048a0
 800119c:	080048a4 	.word	0x080048a4

080011a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b090      	sub	sp, #64	; 0x40
 80011a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011a6:	f107 0318 	add.w	r3, r7, #24
 80011aa:	2228      	movs	r2, #40	; 0x28
 80011ac:	2100      	movs	r1, #0
 80011ae:	4618      	mov	r0, r3
 80011b0:	f001 fb24 	bl	80027fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011b4:	1d3b      	adds	r3, r7, #4
 80011b6:	2200      	movs	r2, #0
 80011b8:	601a      	str	r2, [r3, #0]
 80011ba:	605a      	str	r2, [r3, #4]
 80011bc:	609a      	str	r2, [r3, #8]
 80011be:	60da      	str	r2, [r3, #12]
 80011c0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011c2:	2302      	movs	r3, #2
 80011c4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011c6:	2301      	movs	r3, #1
 80011c8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011ca:	2310      	movs	r3, #16
 80011cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011ce:	2300      	movs	r3, #0
 80011d0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011d2:	f107 0318 	add.w	r3, r7, #24
 80011d6:	4618      	mov	r0, r3
 80011d8:	f000 fcc0 	bl	8001b5c <HAL_RCC_OscConfig>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80011e2:	f000 f893 	bl	800130c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011e6:	230f      	movs	r3, #15
 80011e8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80011ea:	2300      	movs	r3, #0
 80011ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011ee:	2300      	movs	r3, #0
 80011f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011f2:	2300      	movs	r3, #0
 80011f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011f6:	2300      	movs	r3, #0
 80011f8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011fa:	1d3b      	adds	r3, r7, #4
 80011fc:	2100      	movs	r1, #0
 80011fe:	4618      	mov	r0, r3
 8001200:	f000 ff2c 	bl	800205c <HAL_RCC_ClockConfig>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800120a:	f000 f87f 	bl	800130c <Error_Handler>
  }
}
 800120e:	bf00      	nop
 8001210:	3740      	adds	r7, #64	; 0x40
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
	...

08001218 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800121c:	4b11      	ldr	r3, [pc, #68]	; (8001264 <MX_USART1_UART_Init+0x4c>)
 800121e:	4a12      	ldr	r2, [pc, #72]	; (8001268 <MX_USART1_UART_Init+0x50>)
 8001220:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 19200;
 8001222:	4b10      	ldr	r3, [pc, #64]	; (8001264 <MX_USART1_UART_Init+0x4c>)
 8001224:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8001228:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800122a:	4b0e      	ldr	r3, [pc, #56]	; (8001264 <MX_USART1_UART_Init+0x4c>)
 800122c:	2200      	movs	r2, #0
 800122e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001230:	4b0c      	ldr	r3, [pc, #48]	; (8001264 <MX_USART1_UART_Init+0x4c>)
 8001232:	2200      	movs	r2, #0
 8001234:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001236:	4b0b      	ldr	r3, [pc, #44]	; (8001264 <MX_USART1_UART_Init+0x4c>)
 8001238:	2200      	movs	r2, #0
 800123a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800123c:	4b09      	ldr	r3, [pc, #36]	; (8001264 <MX_USART1_UART_Init+0x4c>)
 800123e:	220c      	movs	r2, #12
 8001240:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001242:	4b08      	ldr	r3, [pc, #32]	; (8001264 <MX_USART1_UART_Init+0x4c>)
 8001244:	2200      	movs	r2, #0
 8001246:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001248:	4b06      	ldr	r3, [pc, #24]	; (8001264 <MX_USART1_UART_Init+0x4c>)
 800124a:	2200      	movs	r2, #0
 800124c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800124e:	4805      	ldr	r0, [pc, #20]	; (8001264 <MX_USART1_UART_Init+0x4c>)
 8001250:	f001 f8a0 	bl	8002394 <HAL_UART_Init>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800125a:	f000 f857 	bl	800130c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800125e:	bf00      	nop
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	20000204 	.word	0x20000204
 8001268:	40013800 	.word	0x40013800

0800126c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b086      	sub	sp, #24
 8001270:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001272:	f107 0308 	add.w	r3, r7, #8
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	605a      	str	r2, [r3, #4]
 800127c:	609a      	str	r2, [r3, #8]
 800127e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001280:	4b20      	ldr	r3, [pc, #128]	; (8001304 <MX_GPIO_Init+0x98>)
 8001282:	699b      	ldr	r3, [r3, #24]
 8001284:	4a1f      	ldr	r2, [pc, #124]	; (8001304 <MX_GPIO_Init+0x98>)
 8001286:	f043 0304 	orr.w	r3, r3, #4
 800128a:	6193      	str	r3, [r2, #24]
 800128c:	4b1d      	ldr	r3, [pc, #116]	; (8001304 <MX_GPIO_Init+0x98>)
 800128e:	699b      	ldr	r3, [r3, #24]
 8001290:	f003 0304 	and.w	r3, r3, #4
 8001294:	607b      	str	r3, [r7, #4]
 8001296:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(vCE_GPIO_Port, vCE_Pin, GPIO_PIN_RESET);
 8001298:	2200      	movs	r2, #0
 800129a:	2110      	movs	r1, #16
 800129c:	481a      	ldr	r0, [pc, #104]	; (8001308 <MX_GPIO_Init+0x9c>)
 800129e:	f000 fc44 	bl	8001b2a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, vSCK_Pin|vMOSI_Pin, GPIO_PIN_SET);
 80012a2:	2201      	movs	r2, #1
 80012a4:	21a0      	movs	r1, #160	; 0xa0
 80012a6:	4818      	ldr	r0, [pc, #96]	; (8001308 <MX_GPIO_Init+0x9c>)
 80012a8:	f000 fc3f 	bl	8001b2a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : vCE_Pin */
  GPIO_InitStruct.Pin = vCE_Pin;
 80012ac:	2310      	movs	r3, #16
 80012ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012b0:	2301      	movs	r3, #1
 80012b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80012b4:	2302      	movs	r3, #2
 80012b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b8:	2302      	movs	r3, #2
 80012ba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(vCE_GPIO_Port, &GPIO_InitStruct);
 80012bc:	f107 0308 	add.w	r3, r7, #8
 80012c0:	4619      	mov	r1, r3
 80012c2:	4811      	ldr	r0, [pc, #68]	; (8001308 <MX_GPIO_Init+0x9c>)
 80012c4:	f000 fac8 	bl	8001858 <HAL_GPIO_Init>

  /*Configure GPIO pins : vSCK_Pin vMOSI_Pin */
  GPIO_InitStruct.Pin = vSCK_Pin|vMOSI_Pin;
 80012c8:	23a0      	movs	r3, #160	; 0xa0
 80012ca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80012cc:	2311      	movs	r3, #17
 80012ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012d0:	2301      	movs	r3, #1
 80012d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012d4:	2303      	movs	r3, #3
 80012d6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d8:	f107 0308 	add.w	r3, r7, #8
 80012dc:	4619      	mov	r1, r3
 80012de:	480a      	ldr	r0, [pc, #40]	; (8001308 <MX_GPIO_Init+0x9c>)
 80012e0:	f000 faba 	bl	8001858 <HAL_GPIO_Init>

  /*Configure GPIO pin : vMISO_Pin */
  GPIO_InitStruct.Pin = vMISO_Pin;
 80012e4:	2340      	movs	r3, #64	; 0x40
 80012e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012e8:	2300      	movs	r3, #0
 80012ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012ec:	2301      	movs	r3, #1
 80012ee:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(vMISO_GPIO_Port, &GPIO_InitStruct);
 80012f0:	f107 0308 	add.w	r3, r7, #8
 80012f4:	4619      	mov	r1, r3
 80012f6:	4804      	ldr	r0, [pc, #16]	; (8001308 <MX_GPIO_Init+0x9c>)
 80012f8:	f000 faae 	bl	8001858 <HAL_GPIO_Init>

}
 80012fc:	bf00      	nop
 80012fe:	3718      	adds	r7, #24
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	40021000 	.word	0x40021000
 8001308:	40010800 	.word	0x40010800

0800130c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001310:	bf00      	nop
 8001312:	46bd      	mov	sp, r7
 8001314:	bc80      	pop	{r7}
 8001316:	4770      	bx	lr

08001318 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001318:	b480      	push	{r7}
 800131a:	b085      	sub	sp, #20
 800131c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800131e:	4b15      	ldr	r3, [pc, #84]	; (8001374 <HAL_MspInit+0x5c>)
 8001320:	699b      	ldr	r3, [r3, #24]
 8001322:	4a14      	ldr	r2, [pc, #80]	; (8001374 <HAL_MspInit+0x5c>)
 8001324:	f043 0301 	orr.w	r3, r3, #1
 8001328:	6193      	str	r3, [r2, #24]
 800132a:	4b12      	ldr	r3, [pc, #72]	; (8001374 <HAL_MspInit+0x5c>)
 800132c:	699b      	ldr	r3, [r3, #24]
 800132e:	f003 0301 	and.w	r3, r3, #1
 8001332:	60bb      	str	r3, [r7, #8]
 8001334:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001336:	4b0f      	ldr	r3, [pc, #60]	; (8001374 <HAL_MspInit+0x5c>)
 8001338:	69db      	ldr	r3, [r3, #28]
 800133a:	4a0e      	ldr	r2, [pc, #56]	; (8001374 <HAL_MspInit+0x5c>)
 800133c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001340:	61d3      	str	r3, [r2, #28]
 8001342:	4b0c      	ldr	r3, [pc, #48]	; (8001374 <HAL_MspInit+0x5c>)
 8001344:	69db      	ldr	r3, [r3, #28]
 8001346:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800134a:	607b      	str	r3, [r7, #4]
 800134c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800134e:	4b0a      	ldr	r3, [pc, #40]	; (8001378 <HAL_MspInit+0x60>)
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	60fb      	str	r3, [r7, #12]
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800135a:	60fb      	str	r3, [r7, #12]
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001362:	60fb      	str	r3, [r7, #12]
 8001364:	4a04      	ldr	r2, [pc, #16]	; (8001378 <HAL_MspInit+0x60>)
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800136a:	bf00      	nop
 800136c:	3714      	adds	r7, #20
 800136e:	46bd      	mov	sp, r7
 8001370:	bc80      	pop	{r7}
 8001372:	4770      	bx	lr
 8001374:	40021000 	.word	0x40021000
 8001378:	40010000 	.word	0x40010000

0800137c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b088      	sub	sp, #32
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001384:	f107 0310 	add.w	r3, r7, #16
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	605a      	str	r2, [r3, #4]
 800138e:	609a      	str	r2, [r3, #8]
 8001390:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a1c      	ldr	r2, [pc, #112]	; (8001408 <HAL_UART_MspInit+0x8c>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d131      	bne.n	8001400 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800139c:	4b1b      	ldr	r3, [pc, #108]	; (800140c <HAL_UART_MspInit+0x90>)
 800139e:	699b      	ldr	r3, [r3, #24]
 80013a0:	4a1a      	ldr	r2, [pc, #104]	; (800140c <HAL_UART_MspInit+0x90>)
 80013a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013a6:	6193      	str	r3, [r2, #24]
 80013a8:	4b18      	ldr	r3, [pc, #96]	; (800140c <HAL_UART_MspInit+0x90>)
 80013aa:	699b      	ldr	r3, [r3, #24]
 80013ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b4:	4b15      	ldr	r3, [pc, #84]	; (800140c <HAL_UART_MspInit+0x90>)
 80013b6:	699b      	ldr	r3, [r3, #24]
 80013b8:	4a14      	ldr	r2, [pc, #80]	; (800140c <HAL_UART_MspInit+0x90>)
 80013ba:	f043 0304 	orr.w	r3, r3, #4
 80013be:	6193      	str	r3, [r2, #24]
 80013c0:	4b12      	ldr	r3, [pc, #72]	; (800140c <HAL_UART_MspInit+0x90>)
 80013c2:	699b      	ldr	r3, [r3, #24]
 80013c4:	f003 0304 	and.w	r3, r3, #4
 80013c8:	60bb      	str	r3, [r7, #8]
 80013ca:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80013cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d2:	2302      	movs	r3, #2
 80013d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013d6:	2303      	movs	r3, #3
 80013d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013da:	f107 0310 	add.w	r3, r7, #16
 80013de:	4619      	mov	r1, r3
 80013e0:	480b      	ldr	r0, [pc, #44]	; (8001410 <HAL_UART_MspInit+0x94>)
 80013e2:	f000 fa39 	bl	8001858 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80013e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013ec:	2300      	movs	r3, #0
 80013ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f4:	f107 0310 	add.w	r3, r7, #16
 80013f8:	4619      	mov	r1, r3
 80013fa:	4805      	ldr	r0, [pc, #20]	; (8001410 <HAL_UART_MspInit+0x94>)
 80013fc:	f000 fa2c 	bl	8001858 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001400:	bf00      	nop
 8001402:	3720      	adds	r7, #32
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	40013800 	.word	0x40013800
 800140c:	40021000 	.word	0x40021000
 8001410:	40010800 	.word	0x40010800

08001414 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001418:	bf00      	nop
 800141a:	46bd      	mov	sp, r7
 800141c:	bc80      	pop	{r7}
 800141e:	4770      	bx	lr

08001420 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001424:	e7fe      	b.n	8001424 <HardFault_Handler+0x4>

08001426 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001426:	b480      	push	{r7}
 8001428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800142a:	e7fe      	b.n	800142a <MemManage_Handler+0x4>

0800142c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001430:	e7fe      	b.n	8001430 <BusFault_Handler+0x4>

08001432 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001432:	b480      	push	{r7}
 8001434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001436:	e7fe      	b.n	8001436 <UsageFault_Handler+0x4>

08001438 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800143c:	bf00      	nop
 800143e:	46bd      	mov	sp, r7
 8001440:	bc80      	pop	{r7}
 8001442:	4770      	bx	lr

08001444 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001448:	bf00      	nop
 800144a:	46bd      	mov	sp, r7
 800144c:	bc80      	pop	{r7}
 800144e:	4770      	bx	lr

08001450 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001454:	bf00      	nop
 8001456:	46bd      	mov	sp, r7
 8001458:	bc80      	pop	{r7}
 800145a:	4770      	bx	lr

0800145c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001460:	f000 f8d8 	bl	8001614 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001464:	bf00      	nop
 8001466:	bd80      	pop	{r7, pc}

08001468 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b086      	sub	sp, #24
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001470:	4a14      	ldr	r2, [pc, #80]	; (80014c4 <_sbrk+0x5c>)
 8001472:	4b15      	ldr	r3, [pc, #84]	; (80014c8 <_sbrk+0x60>)
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800147c:	4b13      	ldr	r3, [pc, #76]	; (80014cc <_sbrk+0x64>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d102      	bne.n	800148a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001484:	4b11      	ldr	r3, [pc, #68]	; (80014cc <_sbrk+0x64>)
 8001486:	4a12      	ldr	r2, [pc, #72]	; (80014d0 <_sbrk+0x68>)
 8001488:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800148a:	4b10      	ldr	r3, [pc, #64]	; (80014cc <_sbrk+0x64>)
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4413      	add	r3, r2
 8001492:	693a      	ldr	r2, [r7, #16]
 8001494:	429a      	cmp	r2, r3
 8001496:	d207      	bcs.n	80014a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001498:	f001 f986 	bl	80027a8 <__errno>
 800149c:	4602      	mov	r2, r0
 800149e:	230c      	movs	r3, #12
 80014a0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80014a2:	f04f 33ff 	mov.w	r3, #4294967295
 80014a6:	e009      	b.n	80014bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014a8:	4b08      	ldr	r3, [pc, #32]	; (80014cc <_sbrk+0x64>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014ae:	4b07      	ldr	r3, [pc, #28]	; (80014cc <_sbrk+0x64>)
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4413      	add	r3, r2
 80014b6:	4a05      	ldr	r2, [pc, #20]	; (80014cc <_sbrk+0x64>)
 80014b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014ba:	68fb      	ldr	r3, [r7, #12]
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3718      	adds	r7, #24
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	20002800 	.word	0x20002800
 80014c8:	00000400 	.word	0x00000400
 80014cc:	200001f8 	.word	0x200001f8
 80014d0:	20000250 	.word	0x20000250

080014d4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80014d8:	4b15      	ldr	r3, [pc, #84]	; (8001530 <SystemInit+0x5c>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a14      	ldr	r2, [pc, #80]	; (8001530 <SystemInit+0x5c>)
 80014de:	f043 0301 	orr.w	r3, r3, #1
 80014e2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80014e4:	4b12      	ldr	r3, [pc, #72]	; (8001530 <SystemInit+0x5c>)
 80014e6:	685a      	ldr	r2, [r3, #4]
 80014e8:	4911      	ldr	r1, [pc, #68]	; (8001530 <SystemInit+0x5c>)
 80014ea:	4b12      	ldr	r3, [pc, #72]	; (8001534 <SystemInit+0x60>)
 80014ec:	4013      	ands	r3, r2
 80014ee:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80014f0:	4b0f      	ldr	r3, [pc, #60]	; (8001530 <SystemInit+0x5c>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a0e      	ldr	r2, [pc, #56]	; (8001530 <SystemInit+0x5c>)
 80014f6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80014fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014fe:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001500:	4b0b      	ldr	r3, [pc, #44]	; (8001530 <SystemInit+0x5c>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a0a      	ldr	r2, [pc, #40]	; (8001530 <SystemInit+0x5c>)
 8001506:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800150a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800150c:	4b08      	ldr	r3, [pc, #32]	; (8001530 <SystemInit+0x5c>)
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	4a07      	ldr	r2, [pc, #28]	; (8001530 <SystemInit+0x5c>)
 8001512:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001516:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001518:	4b05      	ldr	r3, [pc, #20]	; (8001530 <SystemInit+0x5c>)
 800151a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800151e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001520:	4b05      	ldr	r3, [pc, #20]	; (8001538 <SystemInit+0x64>)
 8001522:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001526:	609a      	str	r2, [r3, #8]
#endif 
}
 8001528:	bf00      	nop
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr
 8001530:	40021000 	.word	0x40021000
 8001534:	f8ff0000 	.word	0xf8ff0000
 8001538:	e000ed00 	.word	0xe000ed00

0800153c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800153c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800153e:	e003      	b.n	8001548 <LoopCopyDataInit>

08001540 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001540:	4b0b      	ldr	r3, [pc, #44]	; (8001570 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001542:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001544:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001546:	3104      	adds	r1, #4

08001548 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001548:	480a      	ldr	r0, [pc, #40]	; (8001574 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800154a:	4b0b      	ldr	r3, [pc, #44]	; (8001578 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800154c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800154e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001550:	d3f6      	bcc.n	8001540 <CopyDataInit>
  ldr r2, =_sbss
 8001552:	4a0a      	ldr	r2, [pc, #40]	; (800157c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001554:	e002      	b.n	800155c <LoopFillZerobss>

08001556 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001556:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001558:	f842 3b04 	str.w	r3, [r2], #4

0800155c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800155c:	4b08      	ldr	r3, [pc, #32]	; (8001580 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800155e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001560:	d3f9      	bcc.n	8001556 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001562:	f7ff ffb7 	bl	80014d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001566:	f001 f925 	bl	80027b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800156a:	f7ff fdd3 	bl	8001114 <main>
  bx lr
 800156e:	4770      	bx	lr
  ldr r3, =_sidata
 8001570:	08004b48 	.word	0x08004b48
  ldr r0, =_sdata
 8001574:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001578:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 800157c:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 8001580:	2000024c 	.word	0x2000024c

08001584 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001584:	e7fe      	b.n	8001584 <ADC1_2_IRQHandler>
	...

08001588 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800158c:	4b08      	ldr	r3, [pc, #32]	; (80015b0 <HAL_Init+0x28>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a07      	ldr	r2, [pc, #28]	; (80015b0 <HAL_Init+0x28>)
 8001592:	f043 0310 	orr.w	r3, r3, #16
 8001596:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001598:	2003      	movs	r0, #3
 800159a:	f000 f929 	bl	80017f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800159e:	2000      	movs	r0, #0
 80015a0:	f000 f808 	bl	80015b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015a4:	f7ff feb8 	bl	8001318 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	40022000 	.word	0x40022000

080015b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015bc:	4b12      	ldr	r3, [pc, #72]	; (8001608 <HAL_InitTick+0x54>)
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	4b12      	ldr	r3, [pc, #72]	; (800160c <HAL_InitTick+0x58>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	4619      	mov	r1, r3
 80015c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80015ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80015d2:	4618      	mov	r0, r3
 80015d4:	f000 f933 	bl	800183e <HAL_SYSTICK_Config>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e00e      	b.n	8001600 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2b0f      	cmp	r3, #15
 80015e6:	d80a      	bhi.n	80015fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015e8:	2200      	movs	r2, #0
 80015ea:	6879      	ldr	r1, [r7, #4]
 80015ec:	f04f 30ff 	mov.w	r0, #4294967295
 80015f0:	f000 f909 	bl	8001806 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015f4:	4a06      	ldr	r2, [pc, #24]	; (8001610 <HAL_InitTick+0x5c>)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015fa:	2300      	movs	r3, #0
 80015fc:	e000      	b.n	8001600 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
}
 8001600:	4618      	mov	r0, r3
 8001602:	3708      	adds	r7, #8
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	20000000 	.word	0x20000000
 800160c:	20000008 	.word	0x20000008
 8001610:	20000004 	.word	0x20000004

08001614 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001618:	4b05      	ldr	r3, [pc, #20]	; (8001630 <HAL_IncTick+0x1c>)
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	461a      	mov	r2, r3
 800161e:	4b05      	ldr	r3, [pc, #20]	; (8001634 <HAL_IncTick+0x20>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4413      	add	r3, r2
 8001624:	4a03      	ldr	r2, [pc, #12]	; (8001634 <HAL_IncTick+0x20>)
 8001626:	6013      	str	r3, [r2, #0]
}
 8001628:	bf00      	nop
 800162a:	46bd      	mov	sp, r7
 800162c:	bc80      	pop	{r7}
 800162e:	4770      	bx	lr
 8001630:	20000008 	.word	0x20000008
 8001634:	20000244 	.word	0x20000244

08001638 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  return uwTick;
 800163c:	4b02      	ldr	r3, [pc, #8]	; (8001648 <HAL_GetTick+0x10>)
 800163e:	681b      	ldr	r3, [r3, #0]
}
 8001640:	4618      	mov	r0, r3
 8001642:	46bd      	mov	sp, r7
 8001644:	bc80      	pop	{r7}
 8001646:	4770      	bx	lr
 8001648:	20000244 	.word	0x20000244

0800164c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001654:	f7ff fff0 	bl	8001638 <HAL_GetTick>
 8001658:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001664:	d005      	beq.n	8001672 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001666:	4b09      	ldr	r3, [pc, #36]	; (800168c <HAL_Delay+0x40>)
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	461a      	mov	r2, r3
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	4413      	add	r3, r2
 8001670:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001672:	bf00      	nop
 8001674:	f7ff ffe0 	bl	8001638 <HAL_GetTick>
 8001678:	4602      	mov	r2, r0
 800167a:	68bb      	ldr	r3, [r7, #8]
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	68fa      	ldr	r2, [r7, #12]
 8001680:	429a      	cmp	r2, r3
 8001682:	d8f7      	bhi.n	8001674 <HAL_Delay+0x28>
  {
  }
}
 8001684:	bf00      	nop
 8001686:	3710      	adds	r7, #16
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	20000008 	.word	0x20000008

08001690 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001690:	b480      	push	{r7}
 8001692:	b085      	sub	sp, #20
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	f003 0307 	and.w	r3, r3, #7
 800169e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016a0:	4b0c      	ldr	r3, [pc, #48]	; (80016d4 <__NVIC_SetPriorityGrouping+0x44>)
 80016a2:	68db      	ldr	r3, [r3, #12]
 80016a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016a6:	68ba      	ldr	r2, [r7, #8]
 80016a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016ac:	4013      	ands	r3, r2
 80016ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016c2:	4a04      	ldr	r2, [pc, #16]	; (80016d4 <__NVIC_SetPriorityGrouping+0x44>)
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	60d3      	str	r3, [r2, #12]
}
 80016c8:	bf00      	nop
 80016ca:	3714      	adds	r7, #20
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bc80      	pop	{r7}
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	e000ed00 	.word	0xe000ed00

080016d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016dc:	4b04      	ldr	r3, [pc, #16]	; (80016f0 <__NVIC_GetPriorityGrouping+0x18>)
 80016de:	68db      	ldr	r3, [r3, #12]
 80016e0:	0a1b      	lsrs	r3, r3, #8
 80016e2:	f003 0307 	and.w	r3, r3, #7
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bc80      	pop	{r7}
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	e000ed00 	.word	0xe000ed00

080016f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	6039      	str	r1, [r7, #0]
 80016fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001700:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001704:	2b00      	cmp	r3, #0
 8001706:	db0a      	blt.n	800171e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	b2da      	uxtb	r2, r3
 800170c:	490c      	ldr	r1, [pc, #48]	; (8001740 <__NVIC_SetPriority+0x4c>)
 800170e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001712:	0112      	lsls	r2, r2, #4
 8001714:	b2d2      	uxtb	r2, r2
 8001716:	440b      	add	r3, r1
 8001718:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800171c:	e00a      	b.n	8001734 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	b2da      	uxtb	r2, r3
 8001722:	4908      	ldr	r1, [pc, #32]	; (8001744 <__NVIC_SetPriority+0x50>)
 8001724:	79fb      	ldrb	r3, [r7, #7]
 8001726:	f003 030f 	and.w	r3, r3, #15
 800172a:	3b04      	subs	r3, #4
 800172c:	0112      	lsls	r2, r2, #4
 800172e:	b2d2      	uxtb	r2, r2
 8001730:	440b      	add	r3, r1
 8001732:	761a      	strb	r2, [r3, #24]
}
 8001734:	bf00      	nop
 8001736:	370c      	adds	r7, #12
 8001738:	46bd      	mov	sp, r7
 800173a:	bc80      	pop	{r7}
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	e000e100 	.word	0xe000e100
 8001744:	e000ed00 	.word	0xe000ed00

08001748 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001748:	b480      	push	{r7}
 800174a:	b089      	sub	sp, #36	; 0x24
 800174c:	af00      	add	r7, sp, #0
 800174e:	60f8      	str	r0, [r7, #12]
 8001750:	60b9      	str	r1, [r7, #8]
 8001752:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	f003 0307 	and.w	r3, r3, #7
 800175a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800175c:	69fb      	ldr	r3, [r7, #28]
 800175e:	f1c3 0307 	rsb	r3, r3, #7
 8001762:	2b04      	cmp	r3, #4
 8001764:	bf28      	it	cs
 8001766:	2304      	movcs	r3, #4
 8001768:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	3304      	adds	r3, #4
 800176e:	2b06      	cmp	r3, #6
 8001770:	d902      	bls.n	8001778 <NVIC_EncodePriority+0x30>
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	3b03      	subs	r3, #3
 8001776:	e000      	b.n	800177a <NVIC_EncodePriority+0x32>
 8001778:	2300      	movs	r3, #0
 800177a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800177c:	f04f 32ff 	mov.w	r2, #4294967295
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	fa02 f303 	lsl.w	r3, r2, r3
 8001786:	43da      	mvns	r2, r3
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	401a      	ands	r2, r3
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001790:	f04f 31ff 	mov.w	r1, #4294967295
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	fa01 f303 	lsl.w	r3, r1, r3
 800179a:	43d9      	mvns	r1, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a0:	4313      	orrs	r3, r2
         );
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3724      	adds	r7, #36	; 0x24
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bc80      	pop	{r7}
 80017aa:	4770      	bx	lr

080017ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	3b01      	subs	r3, #1
 80017b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017bc:	d301      	bcc.n	80017c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017be:	2301      	movs	r3, #1
 80017c0:	e00f      	b.n	80017e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017c2:	4a0a      	ldr	r2, [pc, #40]	; (80017ec <SysTick_Config+0x40>)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	3b01      	subs	r3, #1
 80017c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017ca:	210f      	movs	r1, #15
 80017cc:	f04f 30ff 	mov.w	r0, #4294967295
 80017d0:	f7ff ff90 	bl	80016f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017d4:	4b05      	ldr	r3, [pc, #20]	; (80017ec <SysTick_Config+0x40>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017da:	4b04      	ldr	r3, [pc, #16]	; (80017ec <SysTick_Config+0x40>)
 80017dc:	2207      	movs	r2, #7
 80017de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017e0:	2300      	movs	r3, #0
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3708      	adds	r7, #8
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	e000e010 	.word	0xe000e010

080017f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f7ff ff49 	bl	8001690 <__NVIC_SetPriorityGrouping>
}
 80017fe:	bf00      	nop
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}

08001806 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001806:	b580      	push	{r7, lr}
 8001808:	b086      	sub	sp, #24
 800180a:	af00      	add	r7, sp, #0
 800180c:	4603      	mov	r3, r0
 800180e:	60b9      	str	r1, [r7, #8]
 8001810:	607a      	str	r2, [r7, #4]
 8001812:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001814:	2300      	movs	r3, #0
 8001816:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001818:	f7ff ff5e 	bl	80016d8 <__NVIC_GetPriorityGrouping>
 800181c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800181e:	687a      	ldr	r2, [r7, #4]
 8001820:	68b9      	ldr	r1, [r7, #8]
 8001822:	6978      	ldr	r0, [r7, #20]
 8001824:	f7ff ff90 	bl	8001748 <NVIC_EncodePriority>
 8001828:	4602      	mov	r2, r0
 800182a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800182e:	4611      	mov	r1, r2
 8001830:	4618      	mov	r0, r3
 8001832:	f7ff ff5f 	bl	80016f4 <__NVIC_SetPriority>
}
 8001836:	bf00      	nop
 8001838:	3718      	adds	r7, #24
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}

0800183e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800183e:	b580      	push	{r7, lr}
 8001840:	b082      	sub	sp, #8
 8001842:	af00      	add	r7, sp, #0
 8001844:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001846:	6878      	ldr	r0, [r7, #4]
 8001848:	f7ff ffb0 	bl	80017ac <SysTick_Config>
 800184c:	4603      	mov	r3, r0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
	...

08001858 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001858:	b480      	push	{r7}
 800185a:	b08b      	sub	sp, #44	; 0x2c
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001862:	2300      	movs	r3, #0
 8001864:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001866:	2300      	movs	r3, #0
 8001868:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800186a:	e121      	b.n	8001ab0 <HAL_GPIO_Init+0x258>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800186c:	2201      	movs	r2, #1
 800186e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001870:	fa02 f303 	lsl.w	r3, r2, r3
 8001874:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	69fa      	ldr	r2, [r7, #28]
 800187c:	4013      	ands	r3, r2
 800187e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001880:	69ba      	ldr	r2, [r7, #24]
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	429a      	cmp	r2, r3
 8001886:	f040 8110 	bne.w	8001aaa <HAL_GPIO_Init+0x252>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	2b12      	cmp	r3, #18
 8001890:	d034      	beq.n	80018fc <HAL_GPIO_Init+0xa4>
 8001892:	2b12      	cmp	r3, #18
 8001894:	d80d      	bhi.n	80018b2 <HAL_GPIO_Init+0x5a>
 8001896:	2b02      	cmp	r3, #2
 8001898:	d02b      	beq.n	80018f2 <HAL_GPIO_Init+0x9a>
 800189a:	2b02      	cmp	r3, #2
 800189c:	d804      	bhi.n	80018a8 <HAL_GPIO_Init+0x50>
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d031      	beq.n	8001906 <HAL_GPIO_Init+0xae>
 80018a2:	2b01      	cmp	r3, #1
 80018a4:	d01c      	beq.n	80018e0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80018a6:	e048      	b.n	800193a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80018a8:	2b03      	cmp	r3, #3
 80018aa:	d043      	beq.n	8001934 <HAL_GPIO_Init+0xdc>
 80018ac:	2b11      	cmp	r3, #17
 80018ae:	d01b      	beq.n	80018e8 <HAL_GPIO_Init+0x90>
          break;
 80018b0:	e043      	b.n	800193a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80018b2:	4a86      	ldr	r2, [pc, #536]	; (8001acc <HAL_GPIO_Init+0x274>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d026      	beq.n	8001906 <HAL_GPIO_Init+0xae>
 80018b8:	4a84      	ldr	r2, [pc, #528]	; (8001acc <HAL_GPIO_Init+0x274>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d806      	bhi.n	80018cc <HAL_GPIO_Init+0x74>
 80018be:	4a84      	ldr	r2, [pc, #528]	; (8001ad0 <HAL_GPIO_Init+0x278>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d020      	beq.n	8001906 <HAL_GPIO_Init+0xae>
 80018c4:	4a83      	ldr	r2, [pc, #524]	; (8001ad4 <HAL_GPIO_Init+0x27c>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d01d      	beq.n	8001906 <HAL_GPIO_Init+0xae>
          break;
 80018ca:	e036      	b.n	800193a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80018cc:	4a82      	ldr	r2, [pc, #520]	; (8001ad8 <HAL_GPIO_Init+0x280>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d019      	beq.n	8001906 <HAL_GPIO_Init+0xae>
 80018d2:	4a82      	ldr	r2, [pc, #520]	; (8001adc <HAL_GPIO_Init+0x284>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d016      	beq.n	8001906 <HAL_GPIO_Init+0xae>
 80018d8:	4a81      	ldr	r2, [pc, #516]	; (8001ae0 <HAL_GPIO_Init+0x288>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d013      	beq.n	8001906 <HAL_GPIO_Init+0xae>
          break;
 80018de:	e02c      	b.n	800193a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	623b      	str	r3, [r7, #32]
          break;
 80018e6:	e028      	b.n	800193a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	3304      	adds	r3, #4
 80018ee:	623b      	str	r3, [r7, #32]
          break;
 80018f0:	e023      	b.n	800193a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	68db      	ldr	r3, [r3, #12]
 80018f6:	3308      	adds	r3, #8
 80018f8:	623b      	str	r3, [r7, #32]
          break;
 80018fa:	e01e      	b.n	800193a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	330c      	adds	r3, #12
 8001902:	623b      	str	r3, [r7, #32]
          break;
 8001904:	e019      	b.n	800193a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d102      	bne.n	8001914 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800190e:	2304      	movs	r3, #4
 8001910:	623b      	str	r3, [r7, #32]
          break;
 8001912:	e012      	b.n	800193a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	2b01      	cmp	r3, #1
 800191a:	d105      	bne.n	8001928 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800191c:	2308      	movs	r3, #8
 800191e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	69fa      	ldr	r2, [r7, #28]
 8001924:	611a      	str	r2, [r3, #16]
          break;
 8001926:	e008      	b.n	800193a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001928:	2308      	movs	r3, #8
 800192a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	69fa      	ldr	r2, [r7, #28]
 8001930:	615a      	str	r2, [r3, #20]
          break;
 8001932:	e002      	b.n	800193a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001934:	2300      	movs	r3, #0
 8001936:	623b      	str	r3, [r7, #32]
          break;
 8001938:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800193a:	69bb      	ldr	r3, [r7, #24]
 800193c:	2bff      	cmp	r3, #255	; 0xff
 800193e:	d801      	bhi.n	8001944 <HAL_GPIO_Init+0xec>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	e001      	b.n	8001948 <HAL_GPIO_Init+0xf0>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	3304      	adds	r3, #4
 8001948:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800194a:	69bb      	ldr	r3, [r7, #24]
 800194c:	2bff      	cmp	r3, #255	; 0xff
 800194e:	d802      	bhi.n	8001956 <HAL_GPIO_Init+0xfe>
 8001950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	e002      	b.n	800195c <HAL_GPIO_Init+0x104>
 8001956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001958:	3b08      	subs	r3, #8
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	210f      	movs	r1, #15
 8001964:	693b      	ldr	r3, [r7, #16]
 8001966:	fa01 f303 	lsl.w	r3, r1, r3
 800196a:	43db      	mvns	r3, r3
 800196c:	401a      	ands	r2, r3
 800196e:	6a39      	ldr	r1, [r7, #32]
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	fa01 f303 	lsl.w	r3, r1, r3
 8001976:	431a      	orrs	r2, r3
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001984:	2b00      	cmp	r3, #0
 8001986:	f000 8090 	beq.w	8001aaa <HAL_GPIO_Init+0x252>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800198a:	4b56      	ldr	r3, [pc, #344]	; (8001ae4 <HAL_GPIO_Init+0x28c>)
 800198c:	699b      	ldr	r3, [r3, #24]
 800198e:	4a55      	ldr	r2, [pc, #340]	; (8001ae4 <HAL_GPIO_Init+0x28c>)
 8001990:	f043 0301 	orr.w	r3, r3, #1
 8001994:	6193      	str	r3, [r2, #24]
 8001996:	4b53      	ldr	r3, [pc, #332]	; (8001ae4 <HAL_GPIO_Init+0x28c>)
 8001998:	699b      	ldr	r3, [r3, #24]
 800199a:	f003 0301 	and.w	r3, r3, #1
 800199e:	60bb      	str	r3, [r7, #8]
 80019a0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80019a2:	4a51      	ldr	r2, [pc, #324]	; (8001ae8 <HAL_GPIO_Init+0x290>)
 80019a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a6:	089b      	lsrs	r3, r3, #2
 80019a8:	3302      	adds	r3, #2
 80019aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019ae:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80019b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b2:	f003 0303 	and.w	r3, r3, #3
 80019b6:	009b      	lsls	r3, r3, #2
 80019b8:	220f      	movs	r2, #15
 80019ba:	fa02 f303 	lsl.w	r3, r2, r3
 80019be:	43db      	mvns	r3, r3
 80019c0:	68fa      	ldr	r2, [r7, #12]
 80019c2:	4013      	ands	r3, r2
 80019c4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4a48      	ldr	r2, [pc, #288]	; (8001aec <HAL_GPIO_Init+0x294>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d00d      	beq.n	80019ea <HAL_GPIO_Init+0x192>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4a47      	ldr	r2, [pc, #284]	; (8001af0 <HAL_GPIO_Init+0x298>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d007      	beq.n	80019e6 <HAL_GPIO_Init+0x18e>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4a46      	ldr	r2, [pc, #280]	; (8001af4 <HAL_GPIO_Init+0x29c>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d101      	bne.n	80019e2 <HAL_GPIO_Init+0x18a>
 80019de:	2302      	movs	r3, #2
 80019e0:	e004      	b.n	80019ec <HAL_GPIO_Init+0x194>
 80019e2:	2303      	movs	r3, #3
 80019e4:	e002      	b.n	80019ec <HAL_GPIO_Init+0x194>
 80019e6:	2301      	movs	r3, #1
 80019e8:	e000      	b.n	80019ec <HAL_GPIO_Init+0x194>
 80019ea:	2300      	movs	r3, #0
 80019ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019ee:	f002 0203 	and.w	r2, r2, #3
 80019f2:	0092      	lsls	r2, r2, #2
 80019f4:	4093      	lsls	r3, r2
 80019f6:	68fa      	ldr	r2, [r7, #12]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80019fc:	493a      	ldr	r1, [pc, #232]	; (8001ae8 <HAL_GPIO_Init+0x290>)
 80019fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a00:	089b      	lsrs	r3, r3, #2
 8001a02:	3302      	adds	r3, #2
 8001a04:	68fa      	ldr	r2, [r7, #12]
 8001a06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d006      	beq.n	8001a24 <HAL_GPIO_Init+0x1cc>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a16:	4b38      	ldr	r3, [pc, #224]	; (8001af8 <HAL_GPIO_Init+0x2a0>)
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	4937      	ldr	r1, [pc, #220]	; (8001af8 <HAL_GPIO_Init+0x2a0>)
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	600b      	str	r3, [r1, #0]
 8001a22:	e006      	b.n	8001a32 <HAL_GPIO_Init+0x1da>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a24:	4b34      	ldr	r3, [pc, #208]	; (8001af8 <HAL_GPIO_Init+0x2a0>)
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	43db      	mvns	r3, r3
 8001a2c:	4932      	ldr	r1, [pc, #200]	; (8001af8 <HAL_GPIO_Init+0x2a0>)
 8001a2e:	4013      	ands	r3, r2
 8001a30:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d006      	beq.n	8001a4c <HAL_GPIO_Init+0x1f4>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a3e:	4b2e      	ldr	r3, [pc, #184]	; (8001af8 <HAL_GPIO_Init+0x2a0>)
 8001a40:	685a      	ldr	r2, [r3, #4]
 8001a42:	492d      	ldr	r1, [pc, #180]	; (8001af8 <HAL_GPIO_Init+0x2a0>)
 8001a44:	69bb      	ldr	r3, [r7, #24]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	604b      	str	r3, [r1, #4]
 8001a4a:	e006      	b.n	8001a5a <HAL_GPIO_Init+0x202>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a4c:	4b2a      	ldr	r3, [pc, #168]	; (8001af8 <HAL_GPIO_Init+0x2a0>)
 8001a4e:	685a      	ldr	r2, [r3, #4]
 8001a50:	69bb      	ldr	r3, [r7, #24]
 8001a52:	43db      	mvns	r3, r3
 8001a54:	4928      	ldr	r1, [pc, #160]	; (8001af8 <HAL_GPIO_Init+0x2a0>)
 8001a56:	4013      	ands	r3, r2
 8001a58:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d006      	beq.n	8001a74 <HAL_GPIO_Init+0x21c>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a66:	4b24      	ldr	r3, [pc, #144]	; (8001af8 <HAL_GPIO_Init+0x2a0>)
 8001a68:	689a      	ldr	r2, [r3, #8]
 8001a6a:	4923      	ldr	r1, [pc, #140]	; (8001af8 <HAL_GPIO_Init+0x2a0>)
 8001a6c:	69bb      	ldr	r3, [r7, #24]
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	608b      	str	r3, [r1, #8]
 8001a72:	e006      	b.n	8001a82 <HAL_GPIO_Init+0x22a>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a74:	4b20      	ldr	r3, [pc, #128]	; (8001af8 <HAL_GPIO_Init+0x2a0>)
 8001a76:	689a      	ldr	r2, [r3, #8]
 8001a78:	69bb      	ldr	r3, [r7, #24]
 8001a7a:	43db      	mvns	r3, r3
 8001a7c:	491e      	ldr	r1, [pc, #120]	; (8001af8 <HAL_GPIO_Init+0x2a0>)
 8001a7e:	4013      	ands	r3, r2
 8001a80:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d006      	beq.n	8001a9c <HAL_GPIO_Init+0x244>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a8e:	4b1a      	ldr	r3, [pc, #104]	; (8001af8 <HAL_GPIO_Init+0x2a0>)
 8001a90:	68da      	ldr	r2, [r3, #12]
 8001a92:	4919      	ldr	r1, [pc, #100]	; (8001af8 <HAL_GPIO_Init+0x2a0>)
 8001a94:	69bb      	ldr	r3, [r7, #24]
 8001a96:	4313      	orrs	r3, r2
 8001a98:	60cb      	str	r3, [r1, #12]
 8001a9a:	e006      	b.n	8001aaa <HAL_GPIO_Init+0x252>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a9c:	4b16      	ldr	r3, [pc, #88]	; (8001af8 <HAL_GPIO_Init+0x2a0>)
 8001a9e:	68da      	ldr	r2, [r3, #12]
 8001aa0:	69bb      	ldr	r3, [r7, #24]
 8001aa2:	43db      	mvns	r3, r3
 8001aa4:	4914      	ldr	r1, [pc, #80]	; (8001af8 <HAL_GPIO_Init+0x2a0>)
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aac:	3301      	adds	r3, #1
 8001aae:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab6:	fa22 f303 	lsr.w	r3, r2, r3
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	f47f aed6 	bne.w	800186c <HAL_GPIO_Init+0x14>
  }
}
 8001ac0:	bf00      	nop
 8001ac2:	372c      	adds	r7, #44	; 0x2c
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bc80      	pop	{r7}
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	10210000 	.word	0x10210000
 8001ad0:	10110000 	.word	0x10110000
 8001ad4:	10120000 	.word	0x10120000
 8001ad8:	10310000 	.word	0x10310000
 8001adc:	10320000 	.word	0x10320000
 8001ae0:	10220000 	.word	0x10220000
 8001ae4:	40021000 	.word	0x40021000
 8001ae8:	40010000 	.word	0x40010000
 8001aec:	40010800 	.word	0x40010800
 8001af0:	40010c00 	.word	0x40010c00
 8001af4:	40011000 	.word	0x40011000
 8001af8:	40010400 	.word	0x40010400

08001afc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b085      	sub	sp, #20
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	460b      	mov	r3, r1
 8001b06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	689a      	ldr	r2, [r3, #8]
 8001b0c:	887b      	ldrh	r3, [r7, #2]
 8001b0e:	4013      	ands	r3, r2
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d002      	beq.n	8001b1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b14:	2301      	movs	r3, #1
 8001b16:	73fb      	strb	r3, [r7, #15]
 8001b18:	e001      	b.n	8001b1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3714      	adds	r7, #20
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bc80      	pop	{r7}
 8001b28:	4770      	bx	lr

08001b2a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b2a:	b480      	push	{r7}
 8001b2c:	b083      	sub	sp, #12
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	6078      	str	r0, [r7, #4]
 8001b32:	460b      	mov	r3, r1
 8001b34:	807b      	strh	r3, [r7, #2]
 8001b36:	4613      	mov	r3, r2
 8001b38:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b3a:	787b      	ldrb	r3, [r7, #1]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d003      	beq.n	8001b48 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b40:	887a      	ldrh	r2, [r7, #2]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001b46:	e003      	b.n	8001b50 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001b48:	887b      	ldrh	r3, [r7, #2]
 8001b4a:	041a      	lsls	r2, r3, #16
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	611a      	str	r2, [r3, #16]
}
 8001b50:	bf00      	nop
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bc80      	pop	{r7}
 8001b58:	4770      	bx	lr
	...

08001b5c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b086      	sub	sp, #24
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d101      	bne.n	8001b6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e26c      	b.n	8002048 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 0301 	and.w	r3, r3, #1
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	f000 8087 	beq.w	8001c8a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b7c:	4b92      	ldr	r3, [pc, #584]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f003 030c 	and.w	r3, r3, #12
 8001b84:	2b04      	cmp	r3, #4
 8001b86:	d00c      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b88:	4b8f      	ldr	r3, [pc, #572]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f003 030c 	and.w	r3, r3, #12
 8001b90:	2b08      	cmp	r3, #8
 8001b92:	d112      	bne.n	8001bba <HAL_RCC_OscConfig+0x5e>
 8001b94:	4b8c      	ldr	r3, [pc, #560]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ba0:	d10b      	bne.n	8001bba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ba2:	4b89      	ldr	r3, [pc, #548]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d06c      	beq.n	8001c88 <HAL_RCC_OscConfig+0x12c>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d168      	bne.n	8001c88 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e246      	b.n	8002048 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bc2:	d106      	bne.n	8001bd2 <HAL_RCC_OscConfig+0x76>
 8001bc4:	4b80      	ldr	r3, [pc, #512]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a7f      	ldr	r2, [pc, #508]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001bca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bce:	6013      	str	r3, [r2, #0]
 8001bd0:	e02e      	b.n	8001c30 <HAL_RCC_OscConfig+0xd4>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d10c      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x98>
 8001bda:	4b7b      	ldr	r3, [pc, #492]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a7a      	ldr	r2, [pc, #488]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001be0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001be4:	6013      	str	r3, [r2, #0]
 8001be6:	4b78      	ldr	r3, [pc, #480]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a77      	ldr	r2, [pc, #476]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001bec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bf0:	6013      	str	r3, [r2, #0]
 8001bf2:	e01d      	b.n	8001c30 <HAL_RCC_OscConfig+0xd4>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bfc:	d10c      	bne.n	8001c18 <HAL_RCC_OscConfig+0xbc>
 8001bfe:	4b72      	ldr	r3, [pc, #456]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a71      	ldr	r2, [pc, #452]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001c04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c08:	6013      	str	r3, [r2, #0]
 8001c0a:	4b6f      	ldr	r3, [pc, #444]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a6e      	ldr	r2, [pc, #440]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001c10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c14:	6013      	str	r3, [r2, #0]
 8001c16:	e00b      	b.n	8001c30 <HAL_RCC_OscConfig+0xd4>
 8001c18:	4b6b      	ldr	r3, [pc, #428]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a6a      	ldr	r2, [pc, #424]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001c1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c22:	6013      	str	r3, [r2, #0]
 8001c24:	4b68      	ldr	r3, [pc, #416]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a67      	ldr	r2, [pc, #412]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001c2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c2e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d013      	beq.n	8001c60 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c38:	f7ff fcfe 	bl	8001638 <HAL_GetTick>
 8001c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c3e:	e008      	b.n	8001c52 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c40:	f7ff fcfa 	bl	8001638 <HAL_GetTick>
 8001c44:	4602      	mov	r2, r0
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	2b64      	cmp	r3, #100	; 0x64
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e1fa      	b.n	8002048 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c52:	4b5d      	ldr	r3, [pc, #372]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d0f0      	beq.n	8001c40 <HAL_RCC_OscConfig+0xe4>
 8001c5e:	e014      	b.n	8001c8a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c60:	f7ff fcea 	bl	8001638 <HAL_GetTick>
 8001c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c66:	e008      	b.n	8001c7a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c68:	f7ff fce6 	bl	8001638 <HAL_GetTick>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	2b64      	cmp	r3, #100	; 0x64
 8001c74:	d901      	bls.n	8001c7a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c76:	2303      	movs	r3, #3
 8001c78:	e1e6      	b.n	8002048 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c7a:	4b53      	ldr	r3, [pc, #332]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d1f0      	bne.n	8001c68 <HAL_RCC_OscConfig+0x10c>
 8001c86:	e000      	b.n	8001c8a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0302 	and.w	r3, r3, #2
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d063      	beq.n	8001d5e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c96:	4b4c      	ldr	r3, [pc, #304]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f003 030c 	and.w	r3, r3, #12
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d00b      	beq.n	8001cba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001ca2:	4b49      	ldr	r3, [pc, #292]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	f003 030c 	and.w	r3, r3, #12
 8001caa:	2b08      	cmp	r3, #8
 8001cac:	d11c      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x18c>
 8001cae:	4b46      	ldr	r3, [pc, #280]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d116      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cba:	4b43      	ldr	r3, [pc, #268]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f003 0302 	and.w	r3, r3, #2
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d005      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x176>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	691b      	ldr	r3, [r3, #16]
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d001      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e1ba      	b.n	8002048 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cd2:	4b3d      	ldr	r3, [pc, #244]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	695b      	ldr	r3, [r3, #20]
 8001cde:	00db      	lsls	r3, r3, #3
 8001ce0:	4939      	ldr	r1, [pc, #228]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ce6:	e03a      	b.n	8001d5e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	691b      	ldr	r3, [r3, #16]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d020      	beq.n	8001d32 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cf0:	4b36      	ldr	r3, [pc, #216]	; (8001dcc <HAL_RCC_OscConfig+0x270>)
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cf6:	f7ff fc9f 	bl	8001638 <HAL_GetTick>
 8001cfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cfc:	e008      	b.n	8001d10 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cfe:	f7ff fc9b 	bl	8001638 <HAL_GetTick>
 8001d02:	4602      	mov	r2, r0
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	1ad3      	subs	r3, r2, r3
 8001d08:	2b02      	cmp	r3, #2
 8001d0a:	d901      	bls.n	8001d10 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001d0c:	2303      	movs	r3, #3
 8001d0e:	e19b      	b.n	8002048 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d10:	4b2d      	ldr	r3, [pc, #180]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0302 	and.w	r3, r3, #2
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d0f0      	beq.n	8001cfe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d1c:	4b2a      	ldr	r3, [pc, #168]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	695b      	ldr	r3, [r3, #20]
 8001d28:	00db      	lsls	r3, r3, #3
 8001d2a:	4927      	ldr	r1, [pc, #156]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	600b      	str	r3, [r1, #0]
 8001d30:	e015      	b.n	8001d5e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d32:	4b26      	ldr	r3, [pc, #152]	; (8001dcc <HAL_RCC_OscConfig+0x270>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d38:	f7ff fc7e 	bl	8001638 <HAL_GetTick>
 8001d3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d3e:	e008      	b.n	8001d52 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d40:	f7ff fc7a 	bl	8001638 <HAL_GetTick>
 8001d44:	4602      	mov	r2, r0
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	2b02      	cmp	r3, #2
 8001d4c:	d901      	bls.n	8001d52 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e17a      	b.n	8002048 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d52:	4b1d      	ldr	r3, [pc, #116]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 0302 	and.w	r3, r3, #2
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d1f0      	bne.n	8001d40 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0308 	and.w	r3, r3, #8
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d03a      	beq.n	8001de0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	699b      	ldr	r3, [r3, #24]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d019      	beq.n	8001da6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d72:	4b17      	ldr	r3, [pc, #92]	; (8001dd0 <HAL_RCC_OscConfig+0x274>)
 8001d74:	2201      	movs	r2, #1
 8001d76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d78:	f7ff fc5e 	bl	8001638 <HAL_GetTick>
 8001d7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d7e:	e008      	b.n	8001d92 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d80:	f7ff fc5a 	bl	8001638 <HAL_GetTick>
 8001d84:	4602      	mov	r2, r0
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d901      	bls.n	8001d92 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	e15a      	b.n	8002048 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d92:	4b0d      	ldr	r3, [pc, #52]	; (8001dc8 <HAL_RCC_OscConfig+0x26c>)
 8001d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d96:	f003 0302 	and.w	r3, r3, #2
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d0f0      	beq.n	8001d80 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d9e:	2001      	movs	r0, #1
 8001da0:	f000 fada 	bl	8002358 <RCC_Delay>
 8001da4:	e01c      	b.n	8001de0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001da6:	4b0a      	ldr	r3, [pc, #40]	; (8001dd0 <HAL_RCC_OscConfig+0x274>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dac:	f7ff fc44 	bl	8001638 <HAL_GetTick>
 8001db0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001db2:	e00f      	b.n	8001dd4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001db4:	f7ff fc40 	bl	8001638 <HAL_GetTick>
 8001db8:	4602      	mov	r2, r0
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	2b02      	cmp	r3, #2
 8001dc0:	d908      	bls.n	8001dd4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	e140      	b.n	8002048 <HAL_RCC_OscConfig+0x4ec>
 8001dc6:	bf00      	nop
 8001dc8:	40021000 	.word	0x40021000
 8001dcc:	42420000 	.word	0x42420000
 8001dd0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dd4:	4b9e      	ldr	r3, [pc, #632]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd8:	f003 0302 	and.w	r3, r3, #2
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d1e9      	bne.n	8001db4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 0304 	and.w	r3, r3, #4
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	f000 80a6 	beq.w	8001f3a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dee:	2300      	movs	r3, #0
 8001df0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001df2:	4b97      	ldr	r3, [pc, #604]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001df4:	69db      	ldr	r3, [r3, #28]
 8001df6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d10d      	bne.n	8001e1a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dfe:	4b94      	ldr	r3, [pc, #592]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001e00:	69db      	ldr	r3, [r3, #28]
 8001e02:	4a93      	ldr	r2, [pc, #588]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001e04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e08:	61d3      	str	r3, [r2, #28]
 8001e0a:	4b91      	ldr	r3, [pc, #580]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001e0c:	69db      	ldr	r3, [r3, #28]
 8001e0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e12:	60bb      	str	r3, [r7, #8]
 8001e14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e16:	2301      	movs	r3, #1
 8001e18:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e1a:	4b8e      	ldr	r3, [pc, #568]	; (8002054 <HAL_RCC_OscConfig+0x4f8>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d118      	bne.n	8001e58 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e26:	4b8b      	ldr	r3, [pc, #556]	; (8002054 <HAL_RCC_OscConfig+0x4f8>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a8a      	ldr	r2, [pc, #552]	; (8002054 <HAL_RCC_OscConfig+0x4f8>)
 8001e2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e32:	f7ff fc01 	bl	8001638 <HAL_GetTick>
 8001e36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e38:	e008      	b.n	8001e4c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e3a:	f7ff fbfd 	bl	8001638 <HAL_GetTick>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	1ad3      	subs	r3, r2, r3
 8001e44:	2b64      	cmp	r3, #100	; 0x64
 8001e46:	d901      	bls.n	8001e4c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e48:	2303      	movs	r3, #3
 8001e4a:	e0fd      	b.n	8002048 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e4c:	4b81      	ldr	r3, [pc, #516]	; (8002054 <HAL_RCC_OscConfig+0x4f8>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d0f0      	beq.n	8001e3a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d106      	bne.n	8001e6e <HAL_RCC_OscConfig+0x312>
 8001e60:	4b7b      	ldr	r3, [pc, #492]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001e62:	6a1b      	ldr	r3, [r3, #32]
 8001e64:	4a7a      	ldr	r2, [pc, #488]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001e66:	f043 0301 	orr.w	r3, r3, #1
 8001e6a:	6213      	str	r3, [r2, #32]
 8001e6c:	e02d      	b.n	8001eca <HAL_RCC_OscConfig+0x36e>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	68db      	ldr	r3, [r3, #12]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d10c      	bne.n	8001e90 <HAL_RCC_OscConfig+0x334>
 8001e76:	4b76      	ldr	r3, [pc, #472]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001e78:	6a1b      	ldr	r3, [r3, #32]
 8001e7a:	4a75      	ldr	r2, [pc, #468]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001e7c:	f023 0301 	bic.w	r3, r3, #1
 8001e80:	6213      	str	r3, [r2, #32]
 8001e82:	4b73      	ldr	r3, [pc, #460]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001e84:	6a1b      	ldr	r3, [r3, #32]
 8001e86:	4a72      	ldr	r2, [pc, #456]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001e88:	f023 0304 	bic.w	r3, r3, #4
 8001e8c:	6213      	str	r3, [r2, #32]
 8001e8e:	e01c      	b.n	8001eca <HAL_RCC_OscConfig+0x36e>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	2b05      	cmp	r3, #5
 8001e96:	d10c      	bne.n	8001eb2 <HAL_RCC_OscConfig+0x356>
 8001e98:	4b6d      	ldr	r3, [pc, #436]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001e9a:	6a1b      	ldr	r3, [r3, #32]
 8001e9c:	4a6c      	ldr	r2, [pc, #432]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001e9e:	f043 0304 	orr.w	r3, r3, #4
 8001ea2:	6213      	str	r3, [r2, #32]
 8001ea4:	4b6a      	ldr	r3, [pc, #424]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001ea6:	6a1b      	ldr	r3, [r3, #32]
 8001ea8:	4a69      	ldr	r2, [pc, #420]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001eaa:	f043 0301 	orr.w	r3, r3, #1
 8001eae:	6213      	str	r3, [r2, #32]
 8001eb0:	e00b      	b.n	8001eca <HAL_RCC_OscConfig+0x36e>
 8001eb2:	4b67      	ldr	r3, [pc, #412]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001eb4:	6a1b      	ldr	r3, [r3, #32]
 8001eb6:	4a66      	ldr	r2, [pc, #408]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001eb8:	f023 0301 	bic.w	r3, r3, #1
 8001ebc:	6213      	str	r3, [r2, #32]
 8001ebe:	4b64      	ldr	r3, [pc, #400]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001ec0:	6a1b      	ldr	r3, [r3, #32]
 8001ec2:	4a63      	ldr	r2, [pc, #396]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001ec4:	f023 0304 	bic.w	r3, r3, #4
 8001ec8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	68db      	ldr	r3, [r3, #12]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d015      	beq.n	8001efe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ed2:	f7ff fbb1 	bl	8001638 <HAL_GetTick>
 8001ed6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ed8:	e00a      	b.n	8001ef0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eda:	f7ff fbad 	bl	8001638 <HAL_GetTick>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d901      	bls.n	8001ef0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001eec:	2303      	movs	r3, #3
 8001eee:	e0ab      	b.n	8002048 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ef0:	4b57      	ldr	r3, [pc, #348]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001ef2:	6a1b      	ldr	r3, [r3, #32]
 8001ef4:	f003 0302 	and.w	r3, r3, #2
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d0ee      	beq.n	8001eda <HAL_RCC_OscConfig+0x37e>
 8001efc:	e014      	b.n	8001f28 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001efe:	f7ff fb9b 	bl	8001638 <HAL_GetTick>
 8001f02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f04:	e00a      	b.n	8001f1c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f06:	f7ff fb97 	bl	8001638 <HAL_GetTick>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d901      	bls.n	8001f1c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001f18:	2303      	movs	r3, #3
 8001f1a:	e095      	b.n	8002048 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f1c:	4b4c      	ldr	r3, [pc, #304]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001f1e:	6a1b      	ldr	r3, [r3, #32]
 8001f20:	f003 0302 	and.w	r3, r3, #2
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d1ee      	bne.n	8001f06 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001f28:	7dfb      	ldrb	r3, [r7, #23]
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d105      	bne.n	8001f3a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f2e:	4b48      	ldr	r3, [pc, #288]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001f30:	69db      	ldr	r3, [r3, #28]
 8001f32:	4a47      	ldr	r2, [pc, #284]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001f34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f38:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	69db      	ldr	r3, [r3, #28]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	f000 8081 	beq.w	8002046 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f44:	4b42      	ldr	r3, [pc, #264]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	f003 030c 	and.w	r3, r3, #12
 8001f4c:	2b08      	cmp	r3, #8
 8001f4e:	d061      	beq.n	8002014 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	69db      	ldr	r3, [r3, #28]
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d146      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f58:	4b3f      	ldr	r3, [pc, #252]	; (8002058 <HAL_RCC_OscConfig+0x4fc>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f5e:	f7ff fb6b 	bl	8001638 <HAL_GetTick>
 8001f62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f64:	e008      	b.n	8001f78 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f66:	f7ff fb67 	bl	8001638 <HAL_GetTick>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	2b02      	cmp	r3, #2
 8001f72:	d901      	bls.n	8001f78 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f74:	2303      	movs	r3, #3
 8001f76:	e067      	b.n	8002048 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f78:	4b35      	ldr	r3, [pc, #212]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d1f0      	bne.n	8001f66 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6a1b      	ldr	r3, [r3, #32]
 8001f88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f8c:	d108      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f8e:	4b30      	ldr	r3, [pc, #192]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	492d      	ldr	r1, [pc, #180]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fa0:	4b2b      	ldr	r3, [pc, #172]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6a19      	ldr	r1, [r3, #32]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fb0:	430b      	orrs	r3, r1
 8001fb2:	4927      	ldr	r1, [pc, #156]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fb8:	4b27      	ldr	r3, [pc, #156]	; (8002058 <HAL_RCC_OscConfig+0x4fc>)
 8001fba:	2201      	movs	r2, #1
 8001fbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fbe:	f7ff fb3b 	bl	8001638 <HAL_GetTick>
 8001fc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fc4:	e008      	b.n	8001fd8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fc6:	f7ff fb37 	bl	8001638 <HAL_GetTick>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d901      	bls.n	8001fd8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001fd4:	2303      	movs	r3, #3
 8001fd6:	e037      	b.n	8002048 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fd8:	4b1d      	ldr	r3, [pc, #116]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d0f0      	beq.n	8001fc6 <HAL_RCC_OscConfig+0x46a>
 8001fe4:	e02f      	b.n	8002046 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fe6:	4b1c      	ldr	r3, [pc, #112]	; (8002058 <HAL_RCC_OscConfig+0x4fc>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fec:	f7ff fb24 	bl	8001638 <HAL_GetTick>
 8001ff0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ff2:	e008      	b.n	8002006 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ff4:	f7ff fb20 	bl	8001638 <HAL_GetTick>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d901      	bls.n	8002006 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	e020      	b.n	8002048 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002006:	4b12      	ldr	r3, [pc, #72]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800200e:	2b00      	cmp	r3, #0
 8002010:	d1f0      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x498>
 8002012:	e018      	b.n	8002046 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	69db      	ldr	r3, [r3, #28]
 8002018:	2b01      	cmp	r3, #1
 800201a:	d101      	bne.n	8002020 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	e013      	b.n	8002048 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002020:	4b0b      	ldr	r3, [pc, #44]	; (8002050 <HAL_RCC_OscConfig+0x4f4>)
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6a1b      	ldr	r3, [r3, #32]
 8002030:	429a      	cmp	r2, r3
 8002032:	d106      	bne.n	8002042 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800203e:	429a      	cmp	r2, r3
 8002040:	d001      	beq.n	8002046 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e000      	b.n	8002048 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002046:	2300      	movs	r3, #0
}
 8002048:	4618      	mov	r0, r3
 800204a:	3718      	adds	r7, #24
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	40021000 	.word	0x40021000
 8002054:	40007000 	.word	0x40007000
 8002058:	42420060 	.word	0x42420060

0800205c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b084      	sub	sp, #16
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d101      	bne.n	8002070 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800206c:	2301      	movs	r3, #1
 800206e:	e0d0      	b.n	8002212 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002070:	4b6a      	ldr	r3, [pc, #424]	; (800221c <HAL_RCC_ClockConfig+0x1c0>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 0307 	and.w	r3, r3, #7
 8002078:	683a      	ldr	r2, [r7, #0]
 800207a:	429a      	cmp	r2, r3
 800207c:	d910      	bls.n	80020a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800207e:	4b67      	ldr	r3, [pc, #412]	; (800221c <HAL_RCC_ClockConfig+0x1c0>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f023 0207 	bic.w	r2, r3, #7
 8002086:	4965      	ldr	r1, [pc, #404]	; (800221c <HAL_RCC_ClockConfig+0x1c0>)
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	4313      	orrs	r3, r2
 800208c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800208e:	4b63      	ldr	r3, [pc, #396]	; (800221c <HAL_RCC_ClockConfig+0x1c0>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0307 	and.w	r3, r3, #7
 8002096:	683a      	ldr	r2, [r7, #0]
 8002098:	429a      	cmp	r2, r3
 800209a:	d001      	beq.n	80020a0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800209c:	2301      	movs	r3, #1
 800209e:	e0b8      	b.n	8002212 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f003 0302 	and.w	r3, r3, #2
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d020      	beq.n	80020ee <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f003 0304 	and.w	r3, r3, #4
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d005      	beq.n	80020c4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020b8:	4b59      	ldr	r3, [pc, #356]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	4a58      	ldr	r2, [pc, #352]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80020be:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80020c2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 0308 	and.w	r3, r3, #8
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d005      	beq.n	80020dc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020d0:	4b53      	ldr	r3, [pc, #332]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	4a52      	ldr	r2, [pc, #328]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80020d6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80020da:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020dc:	4b50      	ldr	r3, [pc, #320]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	494d      	ldr	r1, [pc, #308]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80020ea:	4313      	orrs	r3, r2
 80020ec:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d040      	beq.n	800217c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d107      	bne.n	8002112 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002102:	4b47      	ldr	r3, [pc, #284]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d115      	bne.n	800213a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e07f      	b.n	8002212 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	2b02      	cmp	r3, #2
 8002118:	d107      	bne.n	800212a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800211a:	4b41      	ldr	r3, [pc, #260]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d109      	bne.n	800213a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e073      	b.n	8002212 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800212a:	4b3d      	ldr	r3, [pc, #244]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0302 	and.w	r3, r3, #2
 8002132:	2b00      	cmp	r3, #0
 8002134:	d101      	bne.n	800213a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e06b      	b.n	8002212 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800213a:	4b39      	ldr	r3, [pc, #228]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	f023 0203 	bic.w	r2, r3, #3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	4936      	ldr	r1, [pc, #216]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 8002148:	4313      	orrs	r3, r2
 800214a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800214c:	f7ff fa74 	bl	8001638 <HAL_GetTick>
 8002150:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002152:	e00a      	b.n	800216a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002154:	f7ff fa70 	bl	8001638 <HAL_GetTick>
 8002158:	4602      	mov	r2, r0
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002162:	4293      	cmp	r3, r2
 8002164:	d901      	bls.n	800216a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e053      	b.n	8002212 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800216a:	4b2d      	ldr	r3, [pc, #180]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	f003 020c 	and.w	r2, r3, #12
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	429a      	cmp	r2, r3
 800217a:	d1eb      	bne.n	8002154 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800217c:	4b27      	ldr	r3, [pc, #156]	; (800221c <HAL_RCC_ClockConfig+0x1c0>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0307 	and.w	r3, r3, #7
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	429a      	cmp	r2, r3
 8002188:	d210      	bcs.n	80021ac <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800218a:	4b24      	ldr	r3, [pc, #144]	; (800221c <HAL_RCC_ClockConfig+0x1c0>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f023 0207 	bic.w	r2, r3, #7
 8002192:	4922      	ldr	r1, [pc, #136]	; (800221c <HAL_RCC_ClockConfig+0x1c0>)
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	4313      	orrs	r3, r2
 8002198:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800219a:	4b20      	ldr	r3, [pc, #128]	; (800221c <HAL_RCC_ClockConfig+0x1c0>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 0307 	and.w	r3, r3, #7
 80021a2:	683a      	ldr	r2, [r7, #0]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d001      	beq.n	80021ac <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e032      	b.n	8002212 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 0304 	and.w	r3, r3, #4
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d008      	beq.n	80021ca <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021b8:	4b19      	ldr	r3, [pc, #100]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	4916      	ldr	r1, [pc, #88]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80021c6:	4313      	orrs	r3, r2
 80021c8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 0308 	and.w	r3, r3, #8
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d009      	beq.n	80021ea <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021d6:	4b12      	ldr	r3, [pc, #72]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	691b      	ldr	r3, [r3, #16]
 80021e2:	00db      	lsls	r3, r3, #3
 80021e4:	490e      	ldr	r1, [pc, #56]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80021e6:	4313      	orrs	r3, r2
 80021e8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021ea:	f000 f821 	bl	8002230 <HAL_RCC_GetSysClockFreq>
 80021ee:	4601      	mov	r1, r0
 80021f0:	4b0b      	ldr	r3, [pc, #44]	; (8002220 <HAL_RCC_ClockConfig+0x1c4>)
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	091b      	lsrs	r3, r3, #4
 80021f6:	f003 030f 	and.w	r3, r3, #15
 80021fa:	4a0a      	ldr	r2, [pc, #40]	; (8002224 <HAL_RCC_ClockConfig+0x1c8>)
 80021fc:	5cd3      	ldrb	r3, [r2, r3]
 80021fe:	fa21 f303 	lsr.w	r3, r1, r3
 8002202:	4a09      	ldr	r2, [pc, #36]	; (8002228 <HAL_RCC_ClockConfig+0x1cc>)
 8002204:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002206:	4b09      	ldr	r3, [pc, #36]	; (800222c <HAL_RCC_ClockConfig+0x1d0>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4618      	mov	r0, r3
 800220c:	f7ff f9d2 	bl	80015b4 <HAL_InitTick>

  return HAL_OK;
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3710      	adds	r7, #16
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	40022000 	.word	0x40022000
 8002220:	40021000 	.word	0x40021000
 8002224:	080048cc 	.word	0x080048cc
 8002228:	20000000 	.word	0x20000000
 800222c:	20000004 	.word	0x20000004

08002230 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002230:	b490      	push	{r4, r7}
 8002232:	b08a      	sub	sp, #40	; 0x28
 8002234:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002236:	4b2a      	ldr	r3, [pc, #168]	; (80022e0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002238:	1d3c      	adds	r4, r7, #4
 800223a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800223c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002240:	4b28      	ldr	r3, [pc, #160]	; (80022e4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002242:	881b      	ldrh	r3, [r3, #0]
 8002244:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002246:	2300      	movs	r3, #0
 8002248:	61fb      	str	r3, [r7, #28]
 800224a:	2300      	movs	r3, #0
 800224c:	61bb      	str	r3, [r7, #24]
 800224e:	2300      	movs	r3, #0
 8002250:	627b      	str	r3, [r7, #36]	; 0x24
 8002252:	2300      	movs	r3, #0
 8002254:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002256:	2300      	movs	r3, #0
 8002258:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800225a:	4b23      	ldr	r3, [pc, #140]	; (80022e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002260:	69fb      	ldr	r3, [r7, #28]
 8002262:	f003 030c 	and.w	r3, r3, #12
 8002266:	2b04      	cmp	r3, #4
 8002268:	d002      	beq.n	8002270 <HAL_RCC_GetSysClockFreq+0x40>
 800226a:	2b08      	cmp	r3, #8
 800226c:	d003      	beq.n	8002276 <HAL_RCC_GetSysClockFreq+0x46>
 800226e:	e02d      	b.n	80022cc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002270:	4b1e      	ldr	r3, [pc, #120]	; (80022ec <HAL_RCC_GetSysClockFreq+0xbc>)
 8002272:	623b      	str	r3, [r7, #32]
      break;
 8002274:	e02d      	b.n	80022d2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	0c9b      	lsrs	r3, r3, #18
 800227a:	f003 030f 	and.w	r3, r3, #15
 800227e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002282:	4413      	add	r3, r2
 8002284:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002288:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d013      	beq.n	80022bc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002294:	4b14      	ldr	r3, [pc, #80]	; (80022e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	0c5b      	lsrs	r3, r3, #17
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80022a2:	4413      	add	r3, r2
 80022a4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80022a8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	4a0f      	ldr	r2, [pc, #60]	; (80022ec <HAL_RCC_GetSysClockFreq+0xbc>)
 80022ae:	fb02 f203 	mul.w	r2, r2, r3
 80022b2:	69bb      	ldr	r3, [r7, #24]
 80022b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80022b8:	627b      	str	r3, [r7, #36]	; 0x24
 80022ba:	e004      	b.n	80022c6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	4a0c      	ldr	r2, [pc, #48]	; (80022f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 80022c0:	fb02 f303 	mul.w	r3, r2, r3
 80022c4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80022c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c8:	623b      	str	r3, [r7, #32]
      break;
 80022ca:	e002      	b.n	80022d2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80022cc:	4b07      	ldr	r3, [pc, #28]	; (80022ec <HAL_RCC_GetSysClockFreq+0xbc>)
 80022ce:	623b      	str	r3, [r7, #32]
      break;
 80022d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022d2:	6a3b      	ldr	r3, [r7, #32]
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3728      	adds	r7, #40	; 0x28
 80022d8:	46bd      	mov	sp, r7
 80022da:	bc90      	pop	{r4, r7}
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	080048b8 	.word	0x080048b8
 80022e4:	080048c8 	.word	0x080048c8
 80022e8:	40021000 	.word	0x40021000
 80022ec:	007a1200 	.word	0x007a1200
 80022f0:	003d0900 	.word	0x003d0900

080022f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022f8:	4b02      	ldr	r3, [pc, #8]	; (8002304 <HAL_RCC_GetHCLKFreq+0x10>)
 80022fa:	681b      	ldr	r3, [r3, #0]
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	46bd      	mov	sp, r7
 8002300:	bc80      	pop	{r7}
 8002302:	4770      	bx	lr
 8002304:	20000000 	.word	0x20000000

08002308 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800230c:	f7ff fff2 	bl	80022f4 <HAL_RCC_GetHCLKFreq>
 8002310:	4601      	mov	r1, r0
 8002312:	4b05      	ldr	r3, [pc, #20]	; (8002328 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	0a1b      	lsrs	r3, r3, #8
 8002318:	f003 0307 	and.w	r3, r3, #7
 800231c:	4a03      	ldr	r2, [pc, #12]	; (800232c <HAL_RCC_GetPCLK1Freq+0x24>)
 800231e:	5cd3      	ldrb	r3, [r2, r3]
 8002320:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002324:	4618      	mov	r0, r3
 8002326:	bd80      	pop	{r7, pc}
 8002328:	40021000 	.word	0x40021000
 800232c:	080048dc 	.word	0x080048dc

08002330 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002334:	f7ff ffde 	bl	80022f4 <HAL_RCC_GetHCLKFreq>
 8002338:	4601      	mov	r1, r0
 800233a:	4b05      	ldr	r3, [pc, #20]	; (8002350 <HAL_RCC_GetPCLK2Freq+0x20>)
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	0adb      	lsrs	r3, r3, #11
 8002340:	f003 0307 	and.w	r3, r3, #7
 8002344:	4a03      	ldr	r2, [pc, #12]	; (8002354 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002346:	5cd3      	ldrb	r3, [r2, r3]
 8002348:	fa21 f303 	lsr.w	r3, r1, r3
}
 800234c:	4618      	mov	r0, r3
 800234e:	bd80      	pop	{r7, pc}
 8002350:	40021000 	.word	0x40021000
 8002354:	080048dc 	.word	0x080048dc

08002358 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002358:	b480      	push	{r7}
 800235a:	b085      	sub	sp, #20
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002360:	4b0a      	ldr	r3, [pc, #40]	; (800238c <RCC_Delay+0x34>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a0a      	ldr	r2, [pc, #40]	; (8002390 <RCC_Delay+0x38>)
 8002366:	fba2 2303 	umull	r2, r3, r2, r3
 800236a:	0a5b      	lsrs	r3, r3, #9
 800236c:	687a      	ldr	r2, [r7, #4]
 800236e:	fb02 f303 	mul.w	r3, r2, r3
 8002372:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002374:	bf00      	nop
  }
  while (Delay --);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	1e5a      	subs	r2, r3, #1
 800237a:	60fa      	str	r2, [r7, #12]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d1f9      	bne.n	8002374 <RCC_Delay+0x1c>
}
 8002380:	bf00      	nop
 8002382:	3714      	adds	r7, #20
 8002384:	46bd      	mov	sp, r7
 8002386:	bc80      	pop	{r7}
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	20000000 	.word	0x20000000
 8002390:	10624dd3 	.word	0x10624dd3

08002394 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d101      	bne.n	80023a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e03f      	b.n	8002426 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d106      	bne.n	80023c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2200      	movs	r2, #0
 80023b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f7fe ffde 	bl	800137c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2224      	movs	r2, #36	; 0x24
 80023c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	68da      	ldr	r2, [r3, #12]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80023d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	f000 f90b 	bl	80025f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	691a      	ldr	r2, [r3, #16]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80023ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	695a      	ldr	r2, [r3, #20]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80023fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	68da      	ldr	r2, [r3, #12]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800240c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2200      	movs	r2, #0
 8002412:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2220      	movs	r2, #32
 8002418:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2220      	movs	r2, #32
 8002420:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800242e:	b580      	push	{r7, lr}
 8002430:	b088      	sub	sp, #32
 8002432:	af02      	add	r7, sp, #8
 8002434:	60f8      	str	r0, [r7, #12]
 8002436:	60b9      	str	r1, [r7, #8]
 8002438:	603b      	str	r3, [r7, #0]
 800243a:	4613      	mov	r3, r2
 800243c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800243e:	2300      	movs	r3, #0
 8002440:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002448:	b2db      	uxtb	r3, r3
 800244a:	2b20      	cmp	r3, #32
 800244c:	f040 8083 	bne.w	8002556 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d002      	beq.n	800245c <HAL_UART_Transmit+0x2e>
 8002456:	88fb      	ldrh	r3, [r7, #6]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d101      	bne.n	8002460 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	e07b      	b.n	8002558 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002466:	2b01      	cmp	r3, #1
 8002468:	d101      	bne.n	800246e <HAL_UART_Transmit+0x40>
 800246a:	2302      	movs	r3, #2
 800246c:	e074      	b.n	8002558 <HAL_UART_Transmit+0x12a>
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	2201      	movs	r2, #1
 8002472:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2200      	movs	r2, #0
 800247a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2221      	movs	r2, #33	; 0x21
 8002480:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002484:	f7ff f8d8 	bl	8001638 <HAL_GetTick>
 8002488:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	88fa      	ldrh	r2, [r7, #6]
 800248e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	88fa      	ldrh	r2, [r7, #6]
 8002494:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002496:	e042      	b.n	800251e <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800249c:	b29b      	uxth	r3, r3
 800249e:	3b01      	subs	r3, #1
 80024a0:	b29a      	uxth	r2, r3
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024ae:	d122      	bne.n	80024f6 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	9300      	str	r3, [sp, #0]
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	2200      	movs	r2, #0
 80024b8:	2180      	movs	r1, #128	; 0x80
 80024ba:	68f8      	ldr	r0, [r7, #12]
 80024bc:	f000 f850 	bl	8002560 <UART_WaitOnFlagUntilTimeout>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d001      	beq.n	80024ca <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	e046      	b.n	8002558 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	881b      	ldrh	r3, [r3, #0]
 80024d2:	461a      	mov	r2, r3
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024dc:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	691b      	ldr	r3, [r3, #16]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d103      	bne.n	80024ee <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	3302      	adds	r3, #2
 80024ea:	60bb      	str	r3, [r7, #8]
 80024ec:	e017      	b.n	800251e <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	3301      	adds	r3, #1
 80024f2:	60bb      	str	r3, [r7, #8]
 80024f4:	e013      	b.n	800251e <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	9300      	str	r3, [sp, #0]
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	2200      	movs	r2, #0
 80024fe:	2180      	movs	r1, #128	; 0x80
 8002500:	68f8      	ldr	r0, [r7, #12]
 8002502:	f000 f82d 	bl	8002560 <UART_WaitOnFlagUntilTimeout>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e023      	b.n	8002558 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	1c5a      	adds	r2, r3, #1
 8002514:	60ba      	str	r2, [r7, #8]
 8002516:	781a      	ldrb	r2, [r3, #0]
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002522:	b29b      	uxth	r3, r3
 8002524:	2b00      	cmp	r3, #0
 8002526:	d1b7      	bne.n	8002498 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	9300      	str	r3, [sp, #0]
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	2200      	movs	r2, #0
 8002530:	2140      	movs	r1, #64	; 0x40
 8002532:	68f8      	ldr	r0, [r7, #12]
 8002534:	f000 f814 	bl	8002560 <UART_WaitOnFlagUntilTimeout>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e00a      	b.n	8002558 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2220      	movs	r2, #32
 8002546:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2200      	movs	r2, #0
 800254e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8002552:	2300      	movs	r3, #0
 8002554:	e000      	b.n	8002558 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8002556:	2302      	movs	r3, #2
  }
}
 8002558:	4618      	mov	r0, r3
 800255a:	3718      	adds	r7, #24
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}

08002560 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0
 8002566:	60f8      	str	r0, [r7, #12]
 8002568:	60b9      	str	r1, [r7, #8]
 800256a:	603b      	str	r3, [r7, #0]
 800256c:	4613      	mov	r3, r2
 800256e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002570:	e02c      	b.n	80025cc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002572:	69bb      	ldr	r3, [r7, #24]
 8002574:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002578:	d028      	beq.n	80025cc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800257a:	69bb      	ldr	r3, [r7, #24]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d007      	beq.n	8002590 <UART_WaitOnFlagUntilTimeout+0x30>
 8002580:	f7ff f85a 	bl	8001638 <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	69ba      	ldr	r2, [r7, #24]
 800258c:	429a      	cmp	r2, r3
 800258e:	d21d      	bcs.n	80025cc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	68da      	ldr	r2, [r3, #12]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800259e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	695a      	ldr	r2, [r3, #20]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f022 0201 	bic.w	r2, r2, #1
 80025ae:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	2220      	movs	r2, #32
 80025b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2220      	movs	r2, #32
 80025bc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2200      	movs	r2, #0
 80025c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80025c8:	2303      	movs	r3, #3
 80025ca:	e00f      	b.n	80025ec <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	4013      	ands	r3, r2
 80025d6:	68ba      	ldr	r2, [r7, #8]
 80025d8:	429a      	cmp	r2, r3
 80025da:	bf0c      	ite	eq
 80025dc:	2301      	moveq	r3, #1
 80025de:	2300      	movne	r3, #0
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	461a      	mov	r2, r3
 80025e4:	79fb      	ldrb	r3, [r7, #7]
 80025e6:	429a      	cmp	r2, r3
 80025e8:	d0c3      	beq.n	8002572 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80025ea:	2300      	movs	r3, #0
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3710      	adds	r7, #16
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}

080025f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	691b      	ldr	r3, [r3, #16]
 8002602:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	68da      	ldr	r2, [r3, #12]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	430a      	orrs	r2, r1
 8002610:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	689a      	ldr	r2, [r3, #8]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	691b      	ldr	r3, [r3, #16]
 800261a:	431a      	orrs	r2, r3
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	695b      	ldr	r3, [r3, #20]
 8002620:	4313      	orrs	r3, r2
 8002622:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	68db      	ldr	r3, [r3, #12]
 800262a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800262e:	f023 030c 	bic.w	r3, r3, #12
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	6812      	ldr	r2, [r2, #0]
 8002636:	68f9      	ldr	r1, [r7, #12]
 8002638:	430b      	orrs	r3, r1
 800263a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	695b      	ldr	r3, [r3, #20]
 8002642:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	699a      	ldr	r2, [r3, #24]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	430a      	orrs	r2, r1
 8002650:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a52      	ldr	r2, [pc, #328]	; (80027a0 <UART_SetConfig+0x1ac>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d14e      	bne.n	80026fa <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800265c:	f7ff fe68 	bl	8002330 <HAL_RCC_GetPCLK2Freq>
 8002660:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002662:	68ba      	ldr	r2, [r7, #8]
 8002664:	4613      	mov	r3, r2
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	4413      	add	r3, r2
 800266a:	009a      	lsls	r2, r3, #2
 800266c:	441a      	add	r2, r3
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	009b      	lsls	r3, r3, #2
 8002674:	fbb2 f3f3 	udiv	r3, r2, r3
 8002678:	4a4a      	ldr	r2, [pc, #296]	; (80027a4 <UART_SetConfig+0x1b0>)
 800267a:	fba2 2303 	umull	r2, r3, r2, r3
 800267e:	095b      	lsrs	r3, r3, #5
 8002680:	0119      	lsls	r1, r3, #4
 8002682:	68ba      	ldr	r2, [r7, #8]
 8002684:	4613      	mov	r3, r2
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	4413      	add	r3, r2
 800268a:	009a      	lsls	r2, r3, #2
 800268c:	441a      	add	r2, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	fbb2 f2f3 	udiv	r2, r2, r3
 8002698:	4b42      	ldr	r3, [pc, #264]	; (80027a4 <UART_SetConfig+0x1b0>)
 800269a:	fba3 0302 	umull	r0, r3, r3, r2
 800269e:	095b      	lsrs	r3, r3, #5
 80026a0:	2064      	movs	r0, #100	; 0x64
 80026a2:	fb00 f303 	mul.w	r3, r0, r3
 80026a6:	1ad3      	subs	r3, r2, r3
 80026a8:	011b      	lsls	r3, r3, #4
 80026aa:	3332      	adds	r3, #50	; 0x32
 80026ac:	4a3d      	ldr	r2, [pc, #244]	; (80027a4 <UART_SetConfig+0x1b0>)
 80026ae:	fba2 2303 	umull	r2, r3, r2, r3
 80026b2:	095b      	lsrs	r3, r3, #5
 80026b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80026b8:	4419      	add	r1, r3
 80026ba:	68ba      	ldr	r2, [r7, #8]
 80026bc:	4613      	mov	r3, r2
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	4413      	add	r3, r2
 80026c2:	009a      	lsls	r2, r3, #2
 80026c4:	441a      	add	r2, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80026d0:	4b34      	ldr	r3, [pc, #208]	; (80027a4 <UART_SetConfig+0x1b0>)
 80026d2:	fba3 0302 	umull	r0, r3, r3, r2
 80026d6:	095b      	lsrs	r3, r3, #5
 80026d8:	2064      	movs	r0, #100	; 0x64
 80026da:	fb00 f303 	mul.w	r3, r0, r3
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	011b      	lsls	r3, r3, #4
 80026e2:	3332      	adds	r3, #50	; 0x32
 80026e4:	4a2f      	ldr	r2, [pc, #188]	; (80027a4 <UART_SetConfig+0x1b0>)
 80026e6:	fba2 2303 	umull	r2, r3, r2, r3
 80026ea:	095b      	lsrs	r3, r3, #5
 80026ec:	f003 020f 	and.w	r2, r3, #15
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	440a      	add	r2, r1
 80026f6:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80026f8:	e04d      	b.n	8002796 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 80026fa:	f7ff fe05 	bl	8002308 <HAL_RCC_GetPCLK1Freq>
 80026fe:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002700:	68ba      	ldr	r2, [r7, #8]
 8002702:	4613      	mov	r3, r2
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	4413      	add	r3, r2
 8002708:	009a      	lsls	r2, r3, #2
 800270a:	441a      	add	r2, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	fbb2 f3f3 	udiv	r3, r2, r3
 8002716:	4a23      	ldr	r2, [pc, #140]	; (80027a4 <UART_SetConfig+0x1b0>)
 8002718:	fba2 2303 	umull	r2, r3, r2, r3
 800271c:	095b      	lsrs	r3, r3, #5
 800271e:	0119      	lsls	r1, r3, #4
 8002720:	68ba      	ldr	r2, [r7, #8]
 8002722:	4613      	mov	r3, r2
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	4413      	add	r3, r2
 8002728:	009a      	lsls	r2, r3, #2
 800272a:	441a      	add	r2, r3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	fbb2 f2f3 	udiv	r2, r2, r3
 8002736:	4b1b      	ldr	r3, [pc, #108]	; (80027a4 <UART_SetConfig+0x1b0>)
 8002738:	fba3 0302 	umull	r0, r3, r3, r2
 800273c:	095b      	lsrs	r3, r3, #5
 800273e:	2064      	movs	r0, #100	; 0x64
 8002740:	fb00 f303 	mul.w	r3, r0, r3
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	011b      	lsls	r3, r3, #4
 8002748:	3332      	adds	r3, #50	; 0x32
 800274a:	4a16      	ldr	r2, [pc, #88]	; (80027a4 <UART_SetConfig+0x1b0>)
 800274c:	fba2 2303 	umull	r2, r3, r2, r3
 8002750:	095b      	lsrs	r3, r3, #5
 8002752:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002756:	4419      	add	r1, r3
 8002758:	68ba      	ldr	r2, [r7, #8]
 800275a:	4613      	mov	r3, r2
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	4413      	add	r3, r2
 8002760:	009a      	lsls	r2, r3, #2
 8002762:	441a      	add	r2, r3
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	fbb2 f2f3 	udiv	r2, r2, r3
 800276e:	4b0d      	ldr	r3, [pc, #52]	; (80027a4 <UART_SetConfig+0x1b0>)
 8002770:	fba3 0302 	umull	r0, r3, r3, r2
 8002774:	095b      	lsrs	r3, r3, #5
 8002776:	2064      	movs	r0, #100	; 0x64
 8002778:	fb00 f303 	mul.w	r3, r0, r3
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	011b      	lsls	r3, r3, #4
 8002780:	3332      	adds	r3, #50	; 0x32
 8002782:	4a08      	ldr	r2, [pc, #32]	; (80027a4 <UART_SetConfig+0x1b0>)
 8002784:	fba2 2303 	umull	r2, r3, r2, r3
 8002788:	095b      	lsrs	r3, r3, #5
 800278a:	f003 020f 	and.w	r2, r3, #15
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	440a      	add	r2, r1
 8002794:	609a      	str	r2, [r3, #8]
}
 8002796:	bf00      	nop
 8002798:	3710      	adds	r7, #16
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	40013800 	.word	0x40013800
 80027a4:	51eb851f 	.word	0x51eb851f

080027a8 <__errno>:
 80027a8:	4b01      	ldr	r3, [pc, #4]	; (80027b0 <__errno+0x8>)
 80027aa:	6818      	ldr	r0, [r3, #0]
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	2000000c 	.word	0x2000000c

080027b4 <__libc_init_array>:
 80027b4:	b570      	push	{r4, r5, r6, lr}
 80027b6:	2500      	movs	r5, #0
 80027b8:	4e0c      	ldr	r6, [pc, #48]	; (80027ec <__libc_init_array+0x38>)
 80027ba:	4c0d      	ldr	r4, [pc, #52]	; (80027f0 <__libc_init_array+0x3c>)
 80027bc:	1ba4      	subs	r4, r4, r6
 80027be:	10a4      	asrs	r4, r4, #2
 80027c0:	42a5      	cmp	r5, r4
 80027c2:	d109      	bne.n	80027d8 <__libc_init_array+0x24>
 80027c4:	f002 f85e 	bl	8004884 <_init>
 80027c8:	2500      	movs	r5, #0
 80027ca:	4e0a      	ldr	r6, [pc, #40]	; (80027f4 <__libc_init_array+0x40>)
 80027cc:	4c0a      	ldr	r4, [pc, #40]	; (80027f8 <__libc_init_array+0x44>)
 80027ce:	1ba4      	subs	r4, r4, r6
 80027d0:	10a4      	asrs	r4, r4, #2
 80027d2:	42a5      	cmp	r5, r4
 80027d4:	d105      	bne.n	80027e2 <__libc_init_array+0x2e>
 80027d6:	bd70      	pop	{r4, r5, r6, pc}
 80027d8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80027dc:	4798      	blx	r3
 80027de:	3501      	adds	r5, #1
 80027e0:	e7ee      	b.n	80027c0 <__libc_init_array+0xc>
 80027e2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80027e6:	4798      	blx	r3
 80027e8:	3501      	adds	r5, #1
 80027ea:	e7f2      	b.n	80027d2 <__libc_init_array+0x1e>
 80027ec:	08004b40 	.word	0x08004b40
 80027f0:	08004b40 	.word	0x08004b40
 80027f4:	08004b40 	.word	0x08004b40
 80027f8:	08004b44 	.word	0x08004b44

080027fc <memset>:
 80027fc:	4603      	mov	r3, r0
 80027fe:	4402      	add	r2, r0
 8002800:	4293      	cmp	r3, r2
 8002802:	d100      	bne.n	8002806 <memset+0xa>
 8002804:	4770      	bx	lr
 8002806:	f803 1b01 	strb.w	r1, [r3], #1
 800280a:	e7f9      	b.n	8002800 <memset+0x4>

0800280c <__cvt>:
 800280c:	2b00      	cmp	r3, #0
 800280e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002812:	461e      	mov	r6, r3
 8002814:	bfbb      	ittet	lt
 8002816:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800281a:	461e      	movlt	r6, r3
 800281c:	2300      	movge	r3, #0
 800281e:	232d      	movlt	r3, #45	; 0x2d
 8002820:	b088      	sub	sp, #32
 8002822:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8002824:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8002828:	f027 0720 	bic.w	r7, r7, #32
 800282c:	2f46      	cmp	r7, #70	; 0x46
 800282e:	4614      	mov	r4, r2
 8002830:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8002832:	700b      	strb	r3, [r1, #0]
 8002834:	d004      	beq.n	8002840 <__cvt+0x34>
 8002836:	2f45      	cmp	r7, #69	; 0x45
 8002838:	d100      	bne.n	800283c <__cvt+0x30>
 800283a:	3501      	adds	r5, #1
 800283c:	2302      	movs	r3, #2
 800283e:	e000      	b.n	8002842 <__cvt+0x36>
 8002840:	2303      	movs	r3, #3
 8002842:	aa07      	add	r2, sp, #28
 8002844:	9204      	str	r2, [sp, #16]
 8002846:	aa06      	add	r2, sp, #24
 8002848:	e9cd a202 	strd	sl, r2, [sp, #8]
 800284c:	e9cd 3500 	strd	r3, r5, [sp]
 8002850:	4622      	mov	r2, r4
 8002852:	4633      	mov	r3, r6
 8002854:	f000 fcd8 	bl	8003208 <_dtoa_r>
 8002858:	2f47      	cmp	r7, #71	; 0x47
 800285a:	4680      	mov	r8, r0
 800285c:	d102      	bne.n	8002864 <__cvt+0x58>
 800285e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002860:	07db      	lsls	r3, r3, #31
 8002862:	d526      	bpl.n	80028b2 <__cvt+0xa6>
 8002864:	2f46      	cmp	r7, #70	; 0x46
 8002866:	eb08 0905 	add.w	r9, r8, r5
 800286a:	d111      	bne.n	8002890 <__cvt+0x84>
 800286c:	f898 3000 	ldrb.w	r3, [r8]
 8002870:	2b30      	cmp	r3, #48	; 0x30
 8002872:	d10a      	bne.n	800288a <__cvt+0x7e>
 8002874:	2200      	movs	r2, #0
 8002876:	2300      	movs	r3, #0
 8002878:	4620      	mov	r0, r4
 800287a:	4631      	mov	r1, r6
 800287c:	f7fe f894 	bl	80009a8 <__aeabi_dcmpeq>
 8002880:	b918      	cbnz	r0, 800288a <__cvt+0x7e>
 8002882:	f1c5 0501 	rsb	r5, r5, #1
 8002886:	f8ca 5000 	str.w	r5, [sl]
 800288a:	f8da 3000 	ldr.w	r3, [sl]
 800288e:	4499      	add	r9, r3
 8002890:	2200      	movs	r2, #0
 8002892:	2300      	movs	r3, #0
 8002894:	4620      	mov	r0, r4
 8002896:	4631      	mov	r1, r6
 8002898:	f7fe f886 	bl	80009a8 <__aeabi_dcmpeq>
 800289c:	b938      	cbnz	r0, 80028ae <__cvt+0xa2>
 800289e:	2230      	movs	r2, #48	; 0x30
 80028a0:	9b07      	ldr	r3, [sp, #28]
 80028a2:	454b      	cmp	r3, r9
 80028a4:	d205      	bcs.n	80028b2 <__cvt+0xa6>
 80028a6:	1c59      	adds	r1, r3, #1
 80028a8:	9107      	str	r1, [sp, #28]
 80028aa:	701a      	strb	r2, [r3, #0]
 80028ac:	e7f8      	b.n	80028a0 <__cvt+0x94>
 80028ae:	f8cd 901c 	str.w	r9, [sp, #28]
 80028b2:	4640      	mov	r0, r8
 80028b4:	9b07      	ldr	r3, [sp, #28]
 80028b6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80028b8:	eba3 0308 	sub.w	r3, r3, r8
 80028bc:	6013      	str	r3, [r2, #0]
 80028be:	b008      	add	sp, #32
 80028c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080028c4 <__exponent>:
 80028c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80028c6:	2900      	cmp	r1, #0
 80028c8:	bfb4      	ite	lt
 80028ca:	232d      	movlt	r3, #45	; 0x2d
 80028cc:	232b      	movge	r3, #43	; 0x2b
 80028ce:	4604      	mov	r4, r0
 80028d0:	bfb8      	it	lt
 80028d2:	4249      	neglt	r1, r1
 80028d4:	2909      	cmp	r1, #9
 80028d6:	f804 2b02 	strb.w	r2, [r4], #2
 80028da:	7043      	strb	r3, [r0, #1]
 80028dc:	dd21      	ble.n	8002922 <__exponent+0x5e>
 80028de:	f10d 0307 	add.w	r3, sp, #7
 80028e2:	461f      	mov	r7, r3
 80028e4:	260a      	movs	r6, #10
 80028e6:	fb91 f5f6 	sdiv	r5, r1, r6
 80028ea:	fb06 1115 	mls	r1, r6, r5, r1
 80028ee:	2d09      	cmp	r5, #9
 80028f0:	f101 0130 	add.w	r1, r1, #48	; 0x30
 80028f4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80028f8:	f103 32ff 	add.w	r2, r3, #4294967295
 80028fc:	4629      	mov	r1, r5
 80028fe:	dc09      	bgt.n	8002914 <__exponent+0x50>
 8002900:	3130      	adds	r1, #48	; 0x30
 8002902:	3b02      	subs	r3, #2
 8002904:	f802 1c01 	strb.w	r1, [r2, #-1]
 8002908:	42bb      	cmp	r3, r7
 800290a:	4622      	mov	r2, r4
 800290c:	d304      	bcc.n	8002918 <__exponent+0x54>
 800290e:	1a10      	subs	r0, r2, r0
 8002910:	b003      	add	sp, #12
 8002912:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002914:	4613      	mov	r3, r2
 8002916:	e7e6      	b.n	80028e6 <__exponent+0x22>
 8002918:	f813 2b01 	ldrb.w	r2, [r3], #1
 800291c:	f804 2b01 	strb.w	r2, [r4], #1
 8002920:	e7f2      	b.n	8002908 <__exponent+0x44>
 8002922:	2330      	movs	r3, #48	; 0x30
 8002924:	4419      	add	r1, r3
 8002926:	7083      	strb	r3, [r0, #2]
 8002928:	1d02      	adds	r2, r0, #4
 800292a:	70c1      	strb	r1, [r0, #3]
 800292c:	e7ef      	b.n	800290e <__exponent+0x4a>
	...

08002930 <_printf_float>:
 8002930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002934:	b091      	sub	sp, #68	; 0x44
 8002936:	460c      	mov	r4, r1
 8002938:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800293a:	4693      	mov	fp, r2
 800293c:	461e      	mov	r6, r3
 800293e:	4605      	mov	r5, r0
 8002940:	f001 fa16 	bl	8003d70 <_localeconv_r>
 8002944:	6803      	ldr	r3, [r0, #0]
 8002946:	4618      	mov	r0, r3
 8002948:	9309      	str	r3, [sp, #36]	; 0x24
 800294a:	f7fd fc01 	bl	8000150 <strlen>
 800294e:	2300      	movs	r3, #0
 8002950:	930e      	str	r3, [sp, #56]	; 0x38
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	900a      	str	r0, [sp, #40]	; 0x28
 8002956:	3307      	adds	r3, #7
 8002958:	f023 0307 	bic.w	r3, r3, #7
 800295c:	f103 0208 	add.w	r2, r3, #8
 8002960:	f894 8018 	ldrb.w	r8, [r4, #24]
 8002964:	f8d4 a000 	ldr.w	sl, [r4]
 8002968:	603a      	str	r2, [r7, #0]
 800296a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800296e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002972:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8002976:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800297a:	930b      	str	r3, [sp, #44]	; 0x2c
 800297c:	f04f 32ff 	mov.w	r2, #4294967295
 8002980:	4ba6      	ldr	r3, [pc, #664]	; (8002c1c <_printf_float+0x2ec>)
 8002982:	4638      	mov	r0, r7
 8002984:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002986:	f7fe f841 	bl	8000a0c <__aeabi_dcmpun>
 800298a:	bb68      	cbnz	r0, 80029e8 <_printf_float+0xb8>
 800298c:	f04f 32ff 	mov.w	r2, #4294967295
 8002990:	4ba2      	ldr	r3, [pc, #648]	; (8002c1c <_printf_float+0x2ec>)
 8002992:	4638      	mov	r0, r7
 8002994:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002996:	f7fe f81b 	bl	80009d0 <__aeabi_dcmple>
 800299a:	bb28      	cbnz	r0, 80029e8 <_printf_float+0xb8>
 800299c:	2200      	movs	r2, #0
 800299e:	2300      	movs	r3, #0
 80029a0:	4638      	mov	r0, r7
 80029a2:	4649      	mov	r1, r9
 80029a4:	f7fe f80a 	bl	80009bc <__aeabi_dcmplt>
 80029a8:	b110      	cbz	r0, 80029b0 <_printf_float+0x80>
 80029aa:	232d      	movs	r3, #45	; 0x2d
 80029ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80029b0:	4f9b      	ldr	r7, [pc, #620]	; (8002c20 <_printf_float+0x2f0>)
 80029b2:	4b9c      	ldr	r3, [pc, #624]	; (8002c24 <_printf_float+0x2f4>)
 80029b4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80029b8:	bf98      	it	ls
 80029ba:	461f      	movls	r7, r3
 80029bc:	2303      	movs	r3, #3
 80029be:	f04f 0900 	mov.w	r9, #0
 80029c2:	6123      	str	r3, [r4, #16]
 80029c4:	f02a 0304 	bic.w	r3, sl, #4
 80029c8:	6023      	str	r3, [r4, #0]
 80029ca:	9600      	str	r6, [sp, #0]
 80029cc:	465b      	mov	r3, fp
 80029ce:	aa0f      	add	r2, sp, #60	; 0x3c
 80029d0:	4621      	mov	r1, r4
 80029d2:	4628      	mov	r0, r5
 80029d4:	f000 f9e2 	bl	8002d9c <_printf_common>
 80029d8:	3001      	adds	r0, #1
 80029da:	f040 8090 	bne.w	8002afe <_printf_float+0x1ce>
 80029de:	f04f 30ff 	mov.w	r0, #4294967295
 80029e2:	b011      	add	sp, #68	; 0x44
 80029e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029e8:	463a      	mov	r2, r7
 80029ea:	464b      	mov	r3, r9
 80029ec:	4638      	mov	r0, r7
 80029ee:	4649      	mov	r1, r9
 80029f0:	f7fe f80c 	bl	8000a0c <__aeabi_dcmpun>
 80029f4:	b110      	cbz	r0, 80029fc <_printf_float+0xcc>
 80029f6:	4f8c      	ldr	r7, [pc, #560]	; (8002c28 <_printf_float+0x2f8>)
 80029f8:	4b8c      	ldr	r3, [pc, #560]	; (8002c2c <_printf_float+0x2fc>)
 80029fa:	e7db      	b.n	80029b4 <_printf_float+0x84>
 80029fc:	6863      	ldr	r3, [r4, #4]
 80029fe:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8002a02:	1c59      	adds	r1, r3, #1
 8002a04:	a80d      	add	r0, sp, #52	; 0x34
 8002a06:	a90e      	add	r1, sp, #56	; 0x38
 8002a08:	d140      	bne.n	8002a8c <_printf_float+0x15c>
 8002a0a:	2306      	movs	r3, #6
 8002a0c:	6063      	str	r3, [r4, #4]
 8002a0e:	f04f 0c00 	mov.w	ip, #0
 8002a12:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8002a16:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8002a1a:	6863      	ldr	r3, [r4, #4]
 8002a1c:	6022      	str	r2, [r4, #0]
 8002a1e:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8002a22:	9300      	str	r3, [sp, #0]
 8002a24:	463a      	mov	r2, r7
 8002a26:	464b      	mov	r3, r9
 8002a28:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8002a2c:	4628      	mov	r0, r5
 8002a2e:	f7ff feed 	bl	800280c <__cvt>
 8002a32:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8002a36:	2b47      	cmp	r3, #71	; 0x47
 8002a38:	4607      	mov	r7, r0
 8002a3a:	d109      	bne.n	8002a50 <_printf_float+0x120>
 8002a3c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002a3e:	1cd8      	adds	r0, r3, #3
 8002a40:	db02      	blt.n	8002a48 <_printf_float+0x118>
 8002a42:	6862      	ldr	r2, [r4, #4]
 8002a44:	4293      	cmp	r3, r2
 8002a46:	dd47      	ble.n	8002ad8 <_printf_float+0x1a8>
 8002a48:	f1a8 0802 	sub.w	r8, r8, #2
 8002a4c:	fa5f f888 	uxtb.w	r8, r8
 8002a50:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8002a54:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002a56:	d824      	bhi.n	8002aa2 <_printf_float+0x172>
 8002a58:	3901      	subs	r1, #1
 8002a5a:	4642      	mov	r2, r8
 8002a5c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002a60:	910d      	str	r1, [sp, #52]	; 0x34
 8002a62:	f7ff ff2f 	bl	80028c4 <__exponent>
 8002a66:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002a68:	4681      	mov	r9, r0
 8002a6a:	1813      	adds	r3, r2, r0
 8002a6c:	2a01      	cmp	r2, #1
 8002a6e:	6123      	str	r3, [r4, #16]
 8002a70:	dc02      	bgt.n	8002a78 <_printf_float+0x148>
 8002a72:	6822      	ldr	r2, [r4, #0]
 8002a74:	07d1      	lsls	r1, r2, #31
 8002a76:	d501      	bpl.n	8002a7c <_printf_float+0x14c>
 8002a78:	3301      	adds	r3, #1
 8002a7a:	6123      	str	r3, [r4, #16]
 8002a7c:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d0a2      	beq.n	80029ca <_printf_float+0x9a>
 8002a84:	232d      	movs	r3, #45	; 0x2d
 8002a86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002a8a:	e79e      	b.n	80029ca <_printf_float+0x9a>
 8002a8c:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8002a90:	f000 816e 	beq.w	8002d70 <_printf_float+0x440>
 8002a94:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002a98:	d1b9      	bne.n	8002a0e <_printf_float+0xde>
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d1b7      	bne.n	8002a0e <_printf_float+0xde>
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e7b4      	b.n	8002a0c <_printf_float+0xdc>
 8002aa2:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8002aa6:	d119      	bne.n	8002adc <_printf_float+0x1ac>
 8002aa8:	2900      	cmp	r1, #0
 8002aaa:	6863      	ldr	r3, [r4, #4]
 8002aac:	dd0c      	ble.n	8002ac8 <_printf_float+0x198>
 8002aae:	6121      	str	r1, [r4, #16]
 8002ab0:	b913      	cbnz	r3, 8002ab8 <_printf_float+0x188>
 8002ab2:	6822      	ldr	r2, [r4, #0]
 8002ab4:	07d2      	lsls	r2, r2, #31
 8002ab6:	d502      	bpl.n	8002abe <_printf_float+0x18e>
 8002ab8:	3301      	adds	r3, #1
 8002aba:	440b      	add	r3, r1
 8002abc:	6123      	str	r3, [r4, #16]
 8002abe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002ac0:	f04f 0900 	mov.w	r9, #0
 8002ac4:	65a3      	str	r3, [r4, #88]	; 0x58
 8002ac6:	e7d9      	b.n	8002a7c <_printf_float+0x14c>
 8002ac8:	b913      	cbnz	r3, 8002ad0 <_printf_float+0x1a0>
 8002aca:	6822      	ldr	r2, [r4, #0]
 8002acc:	07d0      	lsls	r0, r2, #31
 8002ace:	d501      	bpl.n	8002ad4 <_printf_float+0x1a4>
 8002ad0:	3302      	adds	r3, #2
 8002ad2:	e7f3      	b.n	8002abc <_printf_float+0x18c>
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e7f1      	b.n	8002abc <_printf_float+0x18c>
 8002ad8:	f04f 0867 	mov.w	r8, #103	; 0x67
 8002adc:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	db05      	blt.n	8002af0 <_printf_float+0x1c0>
 8002ae4:	6822      	ldr	r2, [r4, #0]
 8002ae6:	6123      	str	r3, [r4, #16]
 8002ae8:	07d1      	lsls	r1, r2, #31
 8002aea:	d5e8      	bpl.n	8002abe <_printf_float+0x18e>
 8002aec:	3301      	adds	r3, #1
 8002aee:	e7e5      	b.n	8002abc <_printf_float+0x18c>
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	bfcc      	ite	gt
 8002af4:	2301      	movgt	r3, #1
 8002af6:	f1c3 0302 	rsble	r3, r3, #2
 8002afa:	4413      	add	r3, r2
 8002afc:	e7de      	b.n	8002abc <_printf_float+0x18c>
 8002afe:	6823      	ldr	r3, [r4, #0]
 8002b00:	055a      	lsls	r2, r3, #21
 8002b02:	d407      	bmi.n	8002b14 <_printf_float+0x1e4>
 8002b04:	6923      	ldr	r3, [r4, #16]
 8002b06:	463a      	mov	r2, r7
 8002b08:	4659      	mov	r1, fp
 8002b0a:	4628      	mov	r0, r5
 8002b0c:	47b0      	blx	r6
 8002b0e:	3001      	adds	r0, #1
 8002b10:	d129      	bne.n	8002b66 <_printf_float+0x236>
 8002b12:	e764      	b.n	80029de <_printf_float+0xae>
 8002b14:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8002b18:	f240 80d7 	bls.w	8002cca <_printf_float+0x39a>
 8002b1c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002b20:	2200      	movs	r2, #0
 8002b22:	2300      	movs	r3, #0
 8002b24:	f7fd ff40 	bl	80009a8 <__aeabi_dcmpeq>
 8002b28:	b388      	cbz	r0, 8002b8e <_printf_float+0x25e>
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	4a40      	ldr	r2, [pc, #256]	; (8002c30 <_printf_float+0x300>)
 8002b2e:	4659      	mov	r1, fp
 8002b30:	4628      	mov	r0, r5
 8002b32:	47b0      	blx	r6
 8002b34:	3001      	adds	r0, #1
 8002b36:	f43f af52 	beq.w	80029de <_printf_float+0xae>
 8002b3a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	db02      	blt.n	8002b48 <_printf_float+0x218>
 8002b42:	6823      	ldr	r3, [r4, #0]
 8002b44:	07d8      	lsls	r0, r3, #31
 8002b46:	d50e      	bpl.n	8002b66 <_printf_float+0x236>
 8002b48:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002b4c:	4659      	mov	r1, fp
 8002b4e:	4628      	mov	r0, r5
 8002b50:	47b0      	blx	r6
 8002b52:	3001      	adds	r0, #1
 8002b54:	f43f af43 	beq.w	80029de <_printf_float+0xae>
 8002b58:	2700      	movs	r7, #0
 8002b5a:	f104 081a 	add.w	r8, r4, #26
 8002b5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002b60:	3b01      	subs	r3, #1
 8002b62:	42bb      	cmp	r3, r7
 8002b64:	dc09      	bgt.n	8002b7a <_printf_float+0x24a>
 8002b66:	6823      	ldr	r3, [r4, #0]
 8002b68:	079f      	lsls	r7, r3, #30
 8002b6a:	f100 80fd 	bmi.w	8002d68 <_printf_float+0x438>
 8002b6e:	68e0      	ldr	r0, [r4, #12]
 8002b70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002b72:	4298      	cmp	r0, r3
 8002b74:	bfb8      	it	lt
 8002b76:	4618      	movlt	r0, r3
 8002b78:	e733      	b.n	80029e2 <_printf_float+0xb2>
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	4642      	mov	r2, r8
 8002b7e:	4659      	mov	r1, fp
 8002b80:	4628      	mov	r0, r5
 8002b82:	47b0      	blx	r6
 8002b84:	3001      	adds	r0, #1
 8002b86:	f43f af2a 	beq.w	80029de <_printf_float+0xae>
 8002b8a:	3701      	adds	r7, #1
 8002b8c:	e7e7      	b.n	8002b5e <_printf_float+0x22e>
 8002b8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	dc2b      	bgt.n	8002bec <_printf_float+0x2bc>
 8002b94:	2301      	movs	r3, #1
 8002b96:	4a26      	ldr	r2, [pc, #152]	; (8002c30 <_printf_float+0x300>)
 8002b98:	4659      	mov	r1, fp
 8002b9a:	4628      	mov	r0, r5
 8002b9c:	47b0      	blx	r6
 8002b9e:	3001      	adds	r0, #1
 8002ba0:	f43f af1d 	beq.w	80029de <_printf_float+0xae>
 8002ba4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002ba6:	b923      	cbnz	r3, 8002bb2 <_printf_float+0x282>
 8002ba8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002baa:	b913      	cbnz	r3, 8002bb2 <_printf_float+0x282>
 8002bac:	6823      	ldr	r3, [r4, #0]
 8002bae:	07d9      	lsls	r1, r3, #31
 8002bb0:	d5d9      	bpl.n	8002b66 <_printf_float+0x236>
 8002bb2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002bb6:	4659      	mov	r1, fp
 8002bb8:	4628      	mov	r0, r5
 8002bba:	47b0      	blx	r6
 8002bbc:	3001      	adds	r0, #1
 8002bbe:	f43f af0e 	beq.w	80029de <_printf_float+0xae>
 8002bc2:	f04f 0800 	mov.w	r8, #0
 8002bc6:	f104 091a 	add.w	r9, r4, #26
 8002bca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002bcc:	425b      	negs	r3, r3
 8002bce:	4543      	cmp	r3, r8
 8002bd0:	dc01      	bgt.n	8002bd6 <_printf_float+0x2a6>
 8002bd2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002bd4:	e797      	b.n	8002b06 <_printf_float+0x1d6>
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	464a      	mov	r2, r9
 8002bda:	4659      	mov	r1, fp
 8002bdc:	4628      	mov	r0, r5
 8002bde:	47b0      	blx	r6
 8002be0:	3001      	adds	r0, #1
 8002be2:	f43f aefc 	beq.w	80029de <_printf_float+0xae>
 8002be6:	f108 0801 	add.w	r8, r8, #1
 8002bea:	e7ee      	b.n	8002bca <_printf_float+0x29a>
 8002bec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002bee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	bfa8      	it	ge
 8002bf4:	461a      	movge	r2, r3
 8002bf6:	2a00      	cmp	r2, #0
 8002bf8:	4690      	mov	r8, r2
 8002bfa:	dd07      	ble.n	8002c0c <_printf_float+0x2dc>
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	4659      	mov	r1, fp
 8002c00:	463a      	mov	r2, r7
 8002c02:	4628      	mov	r0, r5
 8002c04:	47b0      	blx	r6
 8002c06:	3001      	adds	r0, #1
 8002c08:	f43f aee9 	beq.w	80029de <_printf_float+0xae>
 8002c0c:	f104 031a 	add.w	r3, r4, #26
 8002c10:	f04f 0a00 	mov.w	sl, #0
 8002c14:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8002c18:	930b      	str	r3, [sp, #44]	; 0x2c
 8002c1a:	e015      	b.n	8002c48 <_printf_float+0x318>
 8002c1c:	7fefffff 	.word	0x7fefffff
 8002c20:	080048e8 	.word	0x080048e8
 8002c24:	080048e4 	.word	0x080048e4
 8002c28:	080048f0 	.word	0x080048f0
 8002c2c:	080048ec 	.word	0x080048ec
 8002c30:	080048f4 	.word	0x080048f4
 8002c34:	2301      	movs	r3, #1
 8002c36:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002c38:	4659      	mov	r1, fp
 8002c3a:	4628      	mov	r0, r5
 8002c3c:	47b0      	blx	r6
 8002c3e:	3001      	adds	r0, #1
 8002c40:	f43f aecd 	beq.w	80029de <_printf_float+0xae>
 8002c44:	f10a 0a01 	add.w	sl, sl, #1
 8002c48:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8002c4c:	eba9 0308 	sub.w	r3, r9, r8
 8002c50:	4553      	cmp	r3, sl
 8002c52:	dcef      	bgt.n	8002c34 <_printf_float+0x304>
 8002c54:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	444f      	add	r7, r9
 8002c5c:	db14      	blt.n	8002c88 <_printf_float+0x358>
 8002c5e:	6823      	ldr	r3, [r4, #0]
 8002c60:	07da      	lsls	r2, r3, #31
 8002c62:	d411      	bmi.n	8002c88 <_printf_float+0x358>
 8002c64:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002c66:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002c68:	eba3 0209 	sub.w	r2, r3, r9
 8002c6c:	eba3 0901 	sub.w	r9, r3, r1
 8002c70:	4591      	cmp	r9, r2
 8002c72:	bfa8      	it	ge
 8002c74:	4691      	movge	r9, r2
 8002c76:	f1b9 0f00 	cmp.w	r9, #0
 8002c7a:	dc0d      	bgt.n	8002c98 <_printf_float+0x368>
 8002c7c:	2700      	movs	r7, #0
 8002c7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002c82:	f104 081a 	add.w	r8, r4, #26
 8002c86:	e018      	b.n	8002cba <_printf_float+0x38a>
 8002c88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002c8c:	4659      	mov	r1, fp
 8002c8e:	4628      	mov	r0, r5
 8002c90:	47b0      	blx	r6
 8002c92:	3001      	adds	r0, #1
 8002c94:	d1e6      	bne.n	8002c64 <_printf_float+0x334>
 8002c96:	e6a2      	b.n	80029de <_printf_float+0xae>
 8002c98:	464b      	mov	r3, r9
 8002c9a:	463a      	mov	r2, r7
 8002c9c:	4659      	mov	r1, fp
 8002c9e:	4628      	mov	r0, r5
 8002ca0:	47b0      	blx	r6
 8002ca2:	3001      	adds	r0, #1
 8002ca4:	d1ea      	bne.n	8002c7c <_printf_float+0x34c>
 8002ca6:	e69a      	b.n	80029de <_printf_float+0xae>
 8002ca8:	2301      	movs	r3, #1
 8002caa:	4642      	mov	r2, r8
 8002cac:	4659      	mov	r1, fp
 8002cae:	4628      	mov	r0, r5
 8002cb0:	47b0      	blx	r6
 8002cb2:	3001      	adds	r0, #1
 8002cb4:	f43f ae93 	beq.w	80029de <_printf_float+0xae>
 8002cb8:	3701      	adds	r7, #1
 8002cba:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002cbe:	1a9b      	subs	r3, r3, r2
 8002cc0:	eba3 0309 	sub.w	r3, r3, r9
 8002cc4:	42bb      	cmp	r3, r7
 8002cc6:	dcef      	bgt.n	8002ca8 <_printf_float+0x378>
 8002cc8:	e74d      	b.n	8002b66 <_printf_float+0x236>
 8002cca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002ccc:	2a01      	cmp	r2, #1
 8002cce:	dc01      	bgt.n	8002cd4 <_printf_float+0x3a4>
 8002cd0:	07db      	lsls	r3, r3, #31
 8002cd2:	d538      	bpl.n	8002d46 <_printf_float+0x416>
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	463a      	mov	r2, r7
 8002cd8:	4659      	mov	r1, fp
 8002cda:	4628      	mov	r0, r5
 8002cdc:	47b0      	blx	r6
 8002cde:	3001      	adds	r0, #1
 8002ce0:	f43f ae7d 	beq.w	80029de <_printf_float+0xae>
 8002ce4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002ce8:	4659      	mov	r1, fp
 8002cea:	4628      	mov	r0, r5
 8002cec:	47b0      	blx	r6
 8002cee:	3001      	adds	r0, #1
 8002cf0:	f107 0701 	add.w	r7, r7, #1
 8002cf4:	f43f ae73 	beq.w	80029de <_printf_float+0xae>
 8002cf8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002cfc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f103 38ff 	add.w	r8, r3, #4294967295
 8002d04:	2300      	movs	r3, #0
 8002d06:	f7fd fe4f 	bl	80009a8 <__aeabi_dcmpeq>
 8002d0a:	b9c0      	cbnz	r0, 8002d3e <_printf_float+0x40e>
 8002d0c:	4643      	mov	r3, r8
 8002d0e:	463a      	mov	r2, r7
 8002d10:	4659      	mov	r1, fp
 8002d12:	4628      	mov	r0, r5
 8002d14:	47b0      	blx	r6
 8002d16:	3001      	adds	r0, #1
 8002d18:	d10d      	bne.n	8002d36 <_printf_float+0x406>
 8002d1a:	e660      	b.n	80029de <_printf_float+0xae>
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	4642      	mov	r2, r8
 8002d20:	4659      	mov	r1, fp
 8002d22:	4628      	mov	r0, r5
 8002d24:	47b0      	blx	r6
 8002d26:	3001      	adds	r0, #1
 8002d28:	f43f ae59 	beq.w	80029de <_printf_float+0xae>
 8002d2c:	3701      	adds	r7, #1
 8002d2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002d30:	3b01      	subs	r3, #1
 8002d32:	42bb      	cmp	r3, r7
 8002d34:	dcf2      	bgt.n	8002d1c <_printf_float+0x3ec>
 8002d36:	464b      	mov	r3, r9
 8002d38:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8002d3c:	e6e4      	b.n	8002b08 <_printf_float+0x1d8>
 8002d3e:	2700      	movs	r7, #0
 8002d40:	f104 081a 	add.w	r8, r4, #26
 8002d44:	e7f3      	b.n	8002d2e <_printf_float+0x3fe>
 8002d46:	2301      	movs	r3, #1
 8002d48:	e7e1      	b.n	8002d0e <_printf_float+0x3de>
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	4642      	mov	r2, r8
 8002d4e:	4659      	mov	r1, fp
 8002d50:	4628      	mov	r0, r5
 8002d52:	47b0      	blx	r6
 8002d54:	3001      	adds	r0, #1
 8002d56:	f43f ae42 	beq.w	80029de <_printf_float+0xae>
 8002d5a:	3701      	adds	r7, #1
 8002d5c:	68e3      	ldr	r3, [r4, #12]
 8002d5e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002d60:	1a9b      	subs	r3, r3, r2
 8002d62:	42bb      	cmp	r3, r7
 8002d64:	dcf1      	bgt.n	8002d4a <_printf_float+0x41a>
 8002d66:	e702      	b.n	8002b6e <_printf_float+0x23e>
 8002d68:	2700      	movs	r7, #0
 8002d6a:	f104 0819 	add.w	r8, r4, #25
 8002d6e:	e7f5      	b.n	8002d5c <_printf_float+0x42c>
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	f43f ae94 	beq.w	8002a9e <_printf_float+0x16e>
 8002d76:	f04f 0c00 	mov.w	ip, #0
 8002d7a:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8002d7e:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8002d82:	6022      	str	r2, [r4, #0]
 8002d84:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8002d88:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8002d8c:	9300      	str	r3, [sp, #0]
 8002d8e:	463a      	mov	r2, r7
 8002d90:	464b      	mov	r3, r9
 8002d92:	4628      	mov	r0, r5
 8002d94:	f7ff fd3a 	bl	800280c <__cvt>
 8002d98:	4607      	mov	r7, r0
 8002d9a:	e64f      	b.n	8002a3c <_printf_float+0x10c>

08002d9c <_printf_common>:
 8002d9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002da0:	4691      	mov	r9, r2
 8002da2:	461f      	mov	r7, r3
 8002da4:	688a      	ldr	r2, [r1, #8]
 8002da6:	690b      	ldr	r3, [r1, #16]
 8002da8:	4606      	mov	r6, r0
 8002daa:	4293      	cmp	r3, r2
 8002dac:	bfb8      	it	lt
 8002dae:	4613      	movlt	r3, r2
 8002db0:	f8c9 3000 	str.w	r3, [r9]
 8002db4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002db8:	460c      	mov	r4, r1
 8002dba:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002dbe:	b112      	cbz	r2, 8002dc6 <_printf_common+0x2a>
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	f8c9 3000 	str.w	r3, [r9]
 8002dc6:	6823      	ldr	r3, [r4, #0]
 8002dc8:	0699      	lsls	r1, r3, #26
 8002dca:	bf42      	ittt	mi
 8002dcc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002dd0:	3302      	addmi	r3, #2
 8002dd2:	f8c9 3000 	strmi.w	r3, [r9]
 8002dd6:	6825      	ldr	r5, [r4, #0]
 8002dd8:	f015 0506 	ands.w	r5, r5, #6
 8002ddc:	d107      	bne.n	8002dee <_printf_common+0x52>
 8002dde:	f104 0a19 	add.w	sl, r4, #25
 8002de2:	68e3      	ldr	r3, [r4, #12]
 8002de4:	f8d9 2000 	ldr.w	r2, [r9]
 8002de8:	1a9b      	subs	r3, r3, r2
 8002dea:	42ab      	cmp	r3, r5
 8002dec:	dc29      	bgt.n	8002e42 <_printf_common+0xa6>
 8002dee:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002df2:	6822      	ldr	r2, [r4, #0]
 8002df4:	3300      	adds	r3, #0
 8002df6:	bf18      	it	ne
 8002df8:	2301      	movne	r3, #1
 8002dfa:	0692      	lsls	r2, r2, #26
 8002dfc:	d42e      	bmi.n	8002e5c <_printf_common+0xc0>
 8002dfe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002e02:	4639      	mov	r1, r7
 8002e04:	4630      	mov	r0, r6
 8002e06:	47c0      	blx	r8
 8002e08:	3001      	adds	r0, #1
 8002e0a:	d021      	beq.n	8002e50 <_printf_common+0xb4>
 8002e0c:	6823      	ldr	r3, [r4, #0]
 8002e0e:	68e5      	ldr	r5, [r4, #12]
 8002e10:	f003 0306 	and.w	r3, r3, #6
 8002e14:	2b04      	cmp	r3, #4
 8002e16:	bf18      	it	ne
 8002e18:	2500      	movne	r5, #0
 8002e1a:	f8d9 2000 	ldr.w	r2, [r9]
 8002e1e:	f04f 0900 	mov.w	r9, #0
 8002e22:	bf08      	it	eq
 8002e24:	1aad      	subeq	r5, r5, r2
 8002e26:	68a3      	ldr	r3, [r4, #8]
 8002e28:	6922      	ldr	r2, [r4, #16]
 8002e2a:	bf08      	it	eq
 8002e2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002e30:	4293      	cmp	r3, r2
 8002e32:	bfc4      	itt	gt
 8002e34:	1a9b      	subgt	r3, r3, r2
 8002e36:	18ed      	addgt	r5, r5, r3
 8002e38:	341a      	adds	r4, #26
 8002e3a:	454d      	cmp	r5, r9
 8002e3c:	d11a      	bne.n	8002e74 <_printf_common+0xd8>
 8002e3e:	2000      	movs	r0, #0
 8002e40:	e008      	b.n	8002e54 <_printf_common+0xb8>
 8002e42:	2301      	movs	r3, #1
 8002e44:	4652      	mov	r2, sl
 8002e46:	4639      	mov	r1, r7
 8002e48:	4630      	mov	r0, r6
 8002e4a:	47c0      	blx	r8
 8002e4c:	3001      	adds	r0, #1
 8002e4e:	d103      	bne.n	8002e58 <_printf_common+0xbc>
 8002e50:	f04f 30ff 	mov.w	r0, #4294967295
 8002e54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e58:	3501      	adds	r5, #1
 8002e5a:	e7c2      	b.n	8002de2 <_printf_common+0x46>
 8002e5c:	2030      	movs	r0, #48	; 0x30
 8002e5e:	18e1      	adds	r1, r4, r3
 8002e60:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002e64:	1c5a      	adds	r2, r3, #1
 8002e66:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002e6a:	4422      	add	r2, r4
 8002e6c:	3302      	adds	r3, #2
 8002e6e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002e72:	e7c4      	b.n	8002dfe <_printf_common+0x62>
 8002e74:	2301      	movs	r3, #1
 8002e76:	4622      	mov	r2, r4
 8002e78:	4639      	mov	r1, r7
 8002e7a:	4630      	mov	r0, r6
 8002e7c:	47c0      	blx	r8
 8002e7e:	3001      	adds	r0, #1
 8002e80:	d0e6      	beq.n	8002e50 <_printf_common+0xb4>
 8002e82:	f109 0901 	add.w	r9, r9, #1
 8002e86:	e7d8      	b.n	8002e3a <_printf_common+0x9e>

08002e88 <_printf_i>:
 8002e88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002e8c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002e90:	460c      	mov	r4, r1
 8002e92:	7e09      	ldrb	r1, [r1, #24]
 8002e94:	b085      	sub	sp, #20
 8002e96:	296e      	cmp	r1, #110	; 0x6e
 8002e98:	4617      	mov	r7, r2
 8002e9a:	4606      	mov	r6, r0
 8002e9c:	4698      	mov	r8, r3
 8002e9e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002ea0:	f000 80b3 	beq.w	800300a <_printf_i+0x182>
 8002ea4:	d822      	bhi.n	8002eec <_printf_i+0x64>
 8002ea6:	2963      	cmp	r1, #99	; 0x63
 8002ea8:	d036      	beq.n	8002f18 <_printf_i+0x90>
 8002eaa:	d80a      	bhi.n	8002ec2 <_printf_i+0x3a>
 8002eac:	2900      	cmp	r1, #0
 8002eae:	f000 80b9 	beq.w	8003024 <_printf_i+0x19c>
 8002eb2:	2958      	cmp	r1, #88	; 0x58
 8002eb4:	f000 8083 	beq.w	8002fbe <_printf_i+0x136>
 8002eb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ebc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002ec0:	e032      	b.n	8002f28 <_printf_i+0xa0>
 8002ec2:	2964      	cmp	r1, #100	; 0x64
 8002ec4:	d001      	beq.n	8002eca <_printf_i+0x42>
 8002ec6:	2969      	cmp	r1, #105	; 0x69
 8002ec8:	d1f6      	bne.n	8002eb8 <_printf_i+0x30>
 8002eca:	6820      	ldr	r0, [r4, #0]
 8002ecc:	6813      	ldr	r3, [r2, #0]
 8002ece:	0605      	lsls	r5, r0, #24
 8002ed0:	f103 0104 	add.w	r1, r3, #4
 8002ed4:	d52a      	bpl.n	8002f2c <_printf_i+0xa4>
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	6011      	str	r1, [r2, #0]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	da03      	bge.n	8002ee6 <_printf_i+0x5e>
 8002ede:	222d      	movs	r2, #45	; 0x2d
 8002ee0:	425b      	negs	r3, r3
 8002ee2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002ee6:	486f      	ldr	r0, [pc, #444]	; (80030a4 <_printf_i+0x21c>)
 8002ee8:	220a      	movs	r2, #10
 8002eea:	e039      	b.n	8002f60 <_printf_i+0xd8>
 8002eec:	2973      	cmp	r1, #115	; 0x73
 8002eee:	f000 809d 	beq.w	800302c <_printf_i+0x1a4>
 8002ef2:	d808      	bhi.n	8002f06 <_printf_i+0x7e>
 8002ef4:	296f      	cmp	r1, #111	; 0x6f
 8002ef6:	d020      	beq.n	8002f3a <_printf_i+0xb2>
 8002ef8:	2970      	cmp	r1, #112	; 0x70
 8002efa:	d1dd      	bne.n	8002eb8 <_printf_i+0x30>
 8002efc:	6823      	ldr	r3, [r4, #0]
 8002efe:	f043 0320 	orr.w	r3, r3, #32
 8002f02:	6023      	str	r3, [r4, #0]
 8002f04:	e003      	b.n	8002f0e <_printf_i+0x86>
 8002f06:	2975      	cmp	r1, #117	; 0x75
 8002f08:	d017      	beq.n	8002f3a <_printf_i+0xb2>
 8002f0a:	2978      	cmp	r1, #120	; 0x78
 8002f0c:	d1d4      	bne.n	8002eb8 <_printf_i+0x30>
 8002f0e:	2378      	movs	r3, #120	; 0x78
 8002f10:	4865      	ldr	r0, [pc, #404]	; (80030a8 <_printf_i+0x220>)
 8002f12:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002f16:	e055      	b.n	8002fc4 <_printf_i+0x13c>
 8002f18:	6813      	ldr	r3, [r2, #0]
 8002f1a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002f1e:	1d19      	adds	r1, r3, #4
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	6011      	str	r1, [r2, #0]
 8002f24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e08c      	b.n	8003046 <_printf_i+0x1be>
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002f32:	6011      	str	r1, [r2, #0]
 8002f34:	bf18      	it	ne
 8002f36:	b21b      	sxthne	r3, r3
 8002f38:	e7cf      	b.n	8002eda <_printf_i+0x52>
 8002f3a:	6813      	ldr	r3, [r2, #0]
 8002f3c:	6825      	ldr	r5, [r4, #0]
 8002f3e:	1d18      	adds	r0, r3, #4
 8002f40:	6010      	str	r0, [r2, #0]
 8002f42:	0628      	lsls	r0, r5, #24
 8002f44:	d501      	bpl.n	8002f4a <_printf_i+0xc2>
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	e002      	b.n	8002f50 <_printf_i+0xc8>
 8002f4a:	0668      	lsls	r0, r5, #25
 8002f4c:	d5fb      	bpl.n	8002f46 <_printf_i+0xbe>
 8002f4e:	881b      	ldrh	r3, [r3, #0]
 8002f50:	296f      	cmp	r1, #111	; 0x6f
 8002f52:	bf14      	ite	ne
 8002f54:	220a      	movne	r2, #10
 8002f56:	2208      	moveq	r2, #8
 8002f58:	4852      	ldr	r0, [pc, #328]	; (80030a4 <_printf_i+0x21c>)
 8002f5a:	2100      	movs	r1, #0
 8002f5c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002f60:	6865      	ldr	r5, [r4, #4]
 8002f62:	2d00      	cmp	r5, #0
 8002f64:	60a5      	str	r5, [r4, #8]
 8002f66:	f2c0 8095 	blt.w	8003094 <_printf_i+0x20c>
 8002f6a:	6821      	ldr	r1, [r4, #0]
 8002f6c:	f021 0104 	bic.w	r1, r1, #4
 8002f70:	6021      	str	r1, [r4, #0]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d13d      	bne.n	8002ff2 <_printf_i+0x16a>
 8002f76:	2d00      	cmp	r5, #0
 8002f78:	f040 808e 	bne.w	8003098 <_printf_i+0x210>
 8002f7c:	4665      	mov	r5, ip
 8002f7e:	2a08      	cmp	r2, #8
 8002f80:	d10b      	bne.n	8002f9a <_printf_i+0x112>
 8002f82:	6823      	ldr	r3, [r4, #0]
 8002f84:	07db      	lsls	r3, r3, #31
 8002f86:	d508      	bpl.n	8002f9a <_printf_i+0x112>
 8002f88:	6923      	ldr	r3, [r4, #16]
 8002f8a:	6862      	ldr	r2, [r4, #4]
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	bfde      	ittt	le
 8002f90:	2330      	movle	r3, #48	; 0x30
 8002f92:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002f96:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002f9a:	ebac 0305 	sub.w	r3, ip, r5
 8002f9e:	6123      	str	r3, [r4, #16]
 8002fa0:	f8cd 8000 	str.w	r8, [sp]
 8002fa4:	463b      	mov	r3, r7
 8002fa6:	aa03      	add	r2, sp, #12
 8002fa8:	4621      	mov	r1, r4
 8002faa:	4630      	mov	r0, r6
 8002fac:	f7ff fef6 	bl	8002d9c <_printf_common>
 8002fb0:	3001      	adds	r0, #1
 8002fb2:	d14d      	bne.n	8003050 <_printf_i+0x1c8>
 8002fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8002fb8:	b005      	add	sp, #20
 8002fba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002fbe:	4839      	ldr	r0, [pc, #228]	; (80030a4 <_printf_i+0x21c>)
 8002fc0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002fc4:	6813      	ldr	r3, [r2, #0]
 8002fc6:	6821      	ldr	r1, [r4, #0]
 8002fc8:	1d1d      	adds	r5, r3, #4
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	6015      	str	r5, [r2, #0]
 8002fce:	060a      	lsls	r2, r1, #24
 8002fd0:	d50b      	bpl.n	8002fea <_printf_i+0x162>
 8002fd2:	07ca      	lsls	r2, r1, #31
 8002fd4:	bf44      	itt	mi
 8002fd6:	f041 0120 	orrmi.w	r1, r1, #32
 8002fda:	6021      	strmi	r1, [r4, #0]
 8002fdc:	b91b      	cbnz	r3, 8002fe6 <_printf_i+0x15e>
 8002fde:	6822      	ldr	r2, [r4, #0]
 8002fe0:	f022 0220 	bic.w	r2, r2, #32
 8002fe4:	6022      	str	r2, [r4, #0]
 8002fe6:	2210      	movs	r2, #16
 8002fe8:	e7b7      	b.n	8002f5a <_printf_i+0xd2>
 8002fea:	064d      	lsls	r5, r1, #25
 8002fec:	bf48      	it	mi
 8002fee:	b29b      	uxthmi	r3, r3
 8002ff0:	e7ef      	b.n	8002fd2 <_printf_i+0x14a>
 8002ff2:	4665      	mov	r5, ip
 8002ff4:	fbb3 f1f2 	udiv	r1, r3, r2
 8002ff8:	fb02 3311 	mls	r3, r2, r1, r3
 8002ffc:	5cc3      	ldrb	r3, [r0, r3]
 8002ffe:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003002:	460b      	mov	r3, r1
 8003004:	2900      	cmp	r1, #0
 8003006:	d1f5      	bne.n	8002ff4 <_printf_i+0x16c>
 8003008:	e7b9      	b.n	8002f7e <_printf_i+0xf6>
 800300a:	6813      	ldr	r3, [r2, #0]
 800300c:	6825      	ldr	r5, [r4, #0]
 800300e:	1d18      	adds	r0, r3, #4
 8003010:	6961      	ldr	r1, [r4, #20]
 8003012:	6010      	str	r0, [r2, #0]
 8003014:	0628      	lsls	r0, r5, #24
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	d501      	bpl.n	800301e <_printf_i+0x196>
 800301a:	6019      	str	r1, [r3, #0]
 800301c:	e002      	b.n	8003024 <_printf_i+0x19c>
 800301e:	066a      	lsls	r2, r5, #25
 8003020:	d5fb      	bpl.n	800301a <_printf_i+0x192>
 8003022:	8019      	strh	r1, [r3, #0]
 8003024:	2300      	movs	r3, #0
 8003026:	4665      	mov	r5, ip
 8003028:	6123      	str	r3, [r4, #16]
 800302a:	e7b9      	b.n	8002fa0 <_printf_i+0x118>
 800302c:	6813      	ldr	r3, [r2, #0]
 800302e:	1d19      	adds	r1, r3, #4
 8003030:	6011      	str	r1, [r2, #0]
 8003032:	681d      	ldr	r5, [r3, #0]
 8003034:	6862      	ldr	r2, [r4, #4]
 8003036:	2100      	movs	r1, #0
 8003038:	4628      	mov	r0, r5
 800303a:	f000 feaf 	bl	8003d9c <memchr>
 800303e:	b108      	cbz	r0, 8003044 <_printf_i+0x1bc>
 8003040:	1b40      	subs	r0, r0, r5
 8003042:	6060      	str	r0, [r4, #4]
 8003044:	6863      	ldr	r3, [r4, #4]
 8003046:	6123      	str	r3, [r4, #16]
 8003048:	2300      	movs	r3, #0
 800304a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800304e:	e7a7      	b.n	8002fa0 <_printf_i+0x118>
 8003050:	6923      	ldr	r3, [r4, #16]
 8003052:	462a      	mov	r2, r5
 8003054:	4639      	mov	r1, r7
 8003056:	4630      	mov	r0, r6
 8003058:	47c0      	blx	r8
 800305a:	3001      	adds	r0, #1
 800305c:	d0aa      	beq.n	8002fb4 <_printf_i+0x12c>
 800305e:	6823      	ldr	r3, [r4, #0]
 8003060:	079b      	lsls	r3, r3, #30
 8003062:	d413      	bmi.n	800308c <_printf_i+0x204>
 8003064:	68e0      	ldr	r0, [r4, #12]
 8003066:	9b03      	ldr	r3, [sp, #12]
 8003068:	4298      	cmp	r0, r3
 800306a:	bfb8      	it	lt
 800306c:	4618      	movlt	r0, r3
 800306e:	e7a3      	b.n	8002fb8 <_printf_i+0x130>
 8003070:	2301      	movs	r3, #1
 8003072:	464a      	mov	r2, r9
 8003074:	4639      	mov	r1, r7
 8003076:	4630      	mov	r0, r6
 8003078:	47c0      	blx	r8
 800307a:	3001      	adds	r0, #1
 800307c:	d09a      	beq.n	8002fb4 <_printf_i+0x12c>
 800307e:	3501      	adds	r5, #1
 8003080:	68e3      	ldr	r3, [r4, #12]
 8003082:	9a03      	ldr	r2, [sp, #12]
 8003084:	1a9b      	subs	r3, r3, r2
 8003086:	42ab      	cmp	r3, r5
 8003088:	dcf2      	bgt.n	8003070 <_printf_i+0x1e8>
 800308a:	e7eb      	b.n	8003064 <_printf_i+0x1dc>
 800308c:	2500      	movs	r5, #0
 800308e:	f104 0919 	add.w	r9, r4, #25
 8003092:	e7f5      	b.n	8003080 <_printf_i+0x1f8>
 8003094:	2b00      	cmp	r3, #0
 8003096:	d1ac      	bne.n	8002ff2 <_printf_i+0x16a>
 8003098:	7803      	ldrb	r3, [r0, #0]
 800309a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800309e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80030a2:	e76c      	b.n	8002f7e <_printf_i+0xf6>
 80030a4:	080048f6 	.word	0x080048f6
 80030a8:	08004907 	.word	0x08004907

080030ac <siprintf>:
 80030ac:	b40e      	push	{r1, r2, r3}
 80030ae:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80030b2:	b500      	push	{lr}
 80030b4:	b09c      	sub	sp, #112	; 0x70
 80030b6:	ab1d      	add	r3, sp, #116	; 0x74
 80030b8:	9002      	str	r0, [sp, #8]
 80030ba:	9006      	str	r0, [sp, #24]
 80030bc:	9107      	str	r1, [sp, #28]
 80030be:	9104      	str	r1, [sp, #16]
 80030c0:	4808      	ldr	r0, [pc, #32]	; (80030e4 <siprintf+0x38>)
 80030c2:	4909      	ldr	r1, [pc, #36]	; (80030e8 <siprintf+0x3c>)
 80030c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80030c8:	9105      	str	r1, [sp, #20]
 80030ca:	6800      	ldr	r0, [r0, #0]
 80030cc:	a902      	add	r1, sp, #8
 80030ce:	9301      	str	r3, [sp, #4]
 80030d0:	f001 fa68 	bl	80045a4 <_svfiprintf_r>
 80030d4:	2200      	movs	r2, #0
 80030d6:	9b02      	ldr	r3, [sp, #8]
 80030d8:	701a      	strb	r2, [r3, #0]
 80030da:	b01c      	add	sp, #112	; 0x70
 80030dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80030e0:	b003      	add	sp, #12
 80030e2:	4770      	bx	lr
 80030e4:	2000000c 	.word	0x2000000c
 80030e8:	ffff0208 	.word	0xffff0208

080030ec <quorem>:
 80030ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030f0:	6903      	ldr	r3, [r0, #16]
 80030f2:	690c      	ldr	r4, [r1, #16]
 80030f4:	4680      	mov	r8, r0
 80030f6:	42a3      	cmp	r3, r4
 80030f8:	f2c0 8084 	blt.w	8003204 <quorem+0x118>
 80030fc:	3c01      	subs	r4, #1
 80030fe:	f101 0714 	add.w	r7, r1, #20
 8003102:	f100 0614 	add.w	r6, r0, #20
 8003106:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800310a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800310e:	3501      	adds	r5, #1
 8003110:	fbb0 f5f5 	udiv	r5, r0, r5
 8003114:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8003118:	eb06 030c 	add.w	r3, r6, ip
 800311c:	eb07 090c 	add.w	r9, r7, ip
 8003120:	9301      	str	r3, [sp, #4]
 8003122:	b39d      	cbz	r5, 800318c <quorem+0xa0>
 8003124:	f04f 0a00 	mov.w	sl, #0
 8003128:	4638      	mov	r0, r7
 800312a:	46b6      	mov	lr, r6
 800312c:	46d3      	mov	fp, sl
 800312e:	f850 2b04 	ldr.w	r2, [r0], #4
 8003132:	b293      	uxth	r3, r2
 8003134:	fb05 a303 	mla	r3, r5, r3, sl
 8003138:	0c12      	lsrs	r2, r2, #16
 800313a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800313e:	fb05 a202 	mla	r2, r5, r2, sl
 8003142:	b29b      	uxth	r3, r3
 8003144:	ebab 0303 	sub.w	r3, fp, r3
 8003148:	f8de b000 	ldr.w	fp, [lr]
 800314c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8003150:	fa1f fb8b 	uxth.w	fp, fp
 8003154:	445b      	add	r3, fp
 8003156:	fa1f fb82 	uxth.w	fp, r2
 800315a:	f8de 2000 	ldr.w	r2, [lr]
 800315e:	4581      	cmp	r9, r0
 8003160:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8003164:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003168:	b29b      	uxth	r3, r3
 800316a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800316e:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8003172:	f84e 3b04 	str.w	r3, [lr], #4
 8003176:	d2da      	bcs.n	800312e <quorem+0x42>
 8003178:	f856 300c 	ldr.w	r3, [r6, ip]
 800317c:	b933      	cbnz	r3, 800318c <quorem+0xa0>
 800317e:	9b01      	ldr	r3, [sp, #4]
 8003180:	3b04      	subs	r3, #4
 8003182:	429e      	cmp	r6, r3
 8003184:	461a      	mov	r2, r3
 8003186:	d331      	bcc.n	80031ec <quorem+0x100>
 8003188:	f8c8 4010 	str.w	r4, [r8, #16]
 800318c:	4640      	mov	r0, r8
 800318e:	f001 f833 	bl	80041f8 <__mcmp>
 8003192:	2800      	cmp	r0, #0
 8003194:	db26      	blt.n	80031e4 <quorem+0xf8>
 8003196:	4630      	mov	r0, r6
 8003198:	f04f 0c00 	mov.w	ip, #0
 800319c:	3501      	adds	r5, #1
 800319e:	f857 1b04 	ldr.w	r1, [r7], #4
 80031a2:	f8d0 e000 	ldr.w	lr, [r0]
 80031a6:	b28b      	uxth	r3, r1
 80031a8:	ebac 0303 	sub.w	r3, ip, r3
 80031ac:	fa1f f28e 	uxth.w	r2, lr
 80031b0:	4413      	add	r3, r2
 80031b2:	0c0a      	lsrs	r2, r1, #16
 80031b4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80031b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80031bc:	b29b      	uxth	r3, r3
 80031be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80031c2:	45b9      	cmp	r9, r7
 80031c4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80031c8:	f840 3b04 	str.w	r3, [r0], #4
 80031cc:	d2e7      	bcs.n	800319e <quorem+0xb2>
 80031ce:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80031d2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80031d6:	b92a      	cbnz	r2, 80031e4 <quorem+0xf8>
 80031d8:	3b04      	subs	r3, #4
 80031da:	429e      	cmp	r6, r3
 80031dc:	461a      	mov	r2, r3
 80031de:	d30b      	bcc.n	80031f8 <quorem+0x10c>
 80031e0:	f8c8 4010 	str.w	r4, [r8, #16]
 80031e4:	4628      	mov	r0, r5
 80031e6:	b003      	add	sp, #12
 80031e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031ec:	6812      	ldr	r2, [r2, #0]
 80031ee:	3b04      	subs	r3, #4
 80031f0:	2a00      	cmp	r2, #0
 80031f2:	d1c9      	bne.n	8003188 <quorem+0x9c>
 80031f4:	3c01      	subs	r4, #1
 80031f6:	e7c4      	b.n	8003182 <quorem+0x96>
 80031f8:	6812      	ldr	r2, [r2, #0]
 80031fa:	3b04      	subs	r3, #4
 80031fc:	2a00      	cmp	r2, #0
 80031fe:	d1ef      	bne.n	80031e0 <quorem+0xf4>
 8003200:	3c01      	subs	r4, #1
 8003202:	e7ea      	b.n	80031da <quorem+0xee>
 8003204:	2000      	movs	r0, #0
 8003206:	e7ee      	b.n	80031e6 <quorem+0xfa>

08003208 <_dtoa_r>:
 8003208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800320c:	4616      	mov	r6, r2
 800320e:	461f      	mov	r7, r3
 8003210:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003212:	b095      	sub	sp, #84	; 0x54
 8003214:	4604      	mov	r4, r0
 8003216:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 800321a:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800321e:	b93d      	cbnz	r5, 8003230 <_dtoa_r+0x28>
 8003220:	2010      	movs	r0, #16
 8003222:	f000 fdb3 	bl	8003d8c <malloc>
 8003226:	6260      	str	r0, [r4, #36]	; 0x24
 8003228:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800322c:	6005      	str	r5, [r0, #0]
 800322e:	60c5      	str	r5, [r0, #12]
 8003230:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003232:	6819      	ldr	r1, [r3, #0]
 8003234:	b151      	cbz	r1, 800324c <_dtoa_r+0x44>
 8003236:	685a      	ldr	r2, [r3, #4]
 8003238:	2301      	movs	r3, #1
 800323a:	4093      	lsls	r3, r2
 800323c:	604a      	str	r2, [r1, #4]
 800323e:	608b      	str	r3, [r1, #8]
 8003240:	4620      	mov	r0, r4
 8003242:	f000 fdf8 	bl	8003e36 <_Bfree>
 8003246:	2200      	movs	r2, #0
 8003248:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800324a:	601a      	str	r2, [r3, #0]
 800324c:	1e3b      	subs	r3, r7, #0
 800324e:	bfaf      	iteee	ge
 8003250:	2300      	movge	r3, #0
 8003252:	2201      	movlt	r2, #1
 8003254:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003258:	9303      	strlt	r3, [sp, #12]
 800325a:	bfac      	ite	ge
 800325c:	f8c8 3000 	strge.w	r3, [r8]
 8003260:	f8c8 2000 	strlt.w	r2, [r8]
 8003264:	4bae      	ldr	r3, [pc, #696]	; (8003520 <_dtoa_r+0x318>)
 8003266:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800326a:	ea33 0308 	bics.w	r3, r3, r8
 800326e:	d11b      	bne.n	80032a8 <_dtoa_r+0xa0>
 8003270:	f242 730f 	movw	r3, #9999	; 0x270f
 8003274:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003276:	6013      	str	r3, [r2, #0]
 8003278:	9b02      	ldr	r3, [sp, #8]
 800327a:	b923      	cbnz	r3, 8003286 <_dtoa_r+0x7e>
 800327c:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8003280:	2800      	cmp	r0, #0
 8003282:	f000 8545 	beq.w	8003d10 <_dtoa_r+0xb08>
 8003286:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003288:	b953      	cbnz	r3, 80032a0 <_dtoa_r+0x98>
 800328a:	4ba6      	ldr	r3, [pc, #664]	; (8003524 <_dtoa_r+0x31c>)
 800328c:	e021      	b.n	80032d2 <_dtoa_r+0xca>
 800328e:	4ba6      	ldr	r3, [pc, #664]	; (8003528 <_dtoa_r+0x320>)
 8003290:	9306      	str	r3, [sp, #24]
 8003292:	3308      	adds	r3, #8
 8003294:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003296:	6013      	str	r3, [r2, #0]
 8003298:	9806      	ldr	r0, [sp, #24]
 800329a:	b015      	add	sp, #84	; 0x54
 800329c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032a0:	4ba0      	ldr	r3, [pc, #640]	; (8003524 <_dtoa_r+0x31c>)
 80032a2:	9306      	str	r3, [sp, #24]
 80032a4:	3303      	adds	r3, #3
 80032a6:	e7f5      	b.n	8003294 <_dtoa_r+0x8c>
 80032a8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80032ac:	2200      	movs	r2, #0
 80032ae:	2300      	movs	r3, #0
 80032b0:	4630      	mov	r0, r6
 80032b2:	4639      	mov	r1, r7
 80032b4:	f7fd fb78 	bl	80009a8 <__aeabi_dcmpeq>
 80032b8:	4682      	mov	sl, r0
 80032ba:	b160      	cbz	r0, 80032d6 <_dtoa_r+0xce>
 80032bc:	2301      	movs	r3, #1
 80032be:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80032c0:	6013      	str	r3, [r2, #0]
 80032c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	f000 8520 	beq.w	8003d0a <_dtoa_r+0xb02>
 80032ca:	4b98      	ldr	r3, [pc, #608]	; (800352c <_dtoa_r+0x324>)
 80032cc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80032ce:	6013      	str	r3, [r2, #0]
 80032d0:	3b01      	subs	r3, #1
 80032d2:	9306      	str	r3, [sp, #24]
 80032d4:	e7e0      	b.n	8003298 <_dtoa_r+0x90>
 80032d6:	ab12      	add	r3, sp, #72	; 0x48
 80032d8:	9301      	str	r3, [sp, #4]
 80032da:	ab13      	add	r3, sp, #76	; 0x4c
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	4632      	mov	r2, r6
 80032e0:	463b      	mov	r3, r7
 80032e2:	4620      	mov	r0, r4
 80032e4:	f001 f800 	bl	80042e8 <__d2b>
 80032e8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80032ec:	4683      	mov	fp, r0
 80032ee:	2d00      	cmp	r5, #0
 80032f0:	d07d      	beq.n	80033ee <_dtoa_r+0x1e6>
 80032f2:	46b0      	mov	r8, r6
 80032f4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80032f8:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 80032fc:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8003300:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003304:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8003308:	2200      	movs	r2, #0
 800330a:	4b89      	ldr	r3, [pc, #548]	; (8003530 <_dtoa_r+0x328>)
 800330c:	4640      	mov	r0, r8
 800330e:	4649      	mov	r1, r9
 8003310:	f7fc ff2a 	bl	8000168 <__aeabi_dsub>
 8003314:	a37c      	add	r3, pc, #496	; (adr r3, 8003508 <_dtoa_r+0x300>)
 8003316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800331a:	f7fd f8dd 	bl	80004d8 <__aeabi_dmul>
 800331e:	a37c      	add	r3, pc, #496	; (adr r3, 8003510 <_dtoa_r+0x308>)
 8003320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003324:	f7fc ff22 	bl	800016c <__adddf3>
 8003328:	4606      	mov	r6, r0
 800332a:	4628      	mov	r0, r5
 800332c:	460f      	mov	r7, r1
 800332e:	f7fd f869 	bl	8000404 <__aeabi_i2d>
 8003332:	a379      	add	r3, pc, #484	; (adr r3, 8003518 <_dtoa_r+0x310>)
 8003334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003338:	f7fd f8ce 	bl	80004d8 <__aeabi_dmul>
 800333c:	4602      	mov	r2, r0
 800333e:	460b      	mov	r3, r1
 8003340:	4630      	mov	r0, r6
 8003342:	4639      	mov	r1, r7
 8003344:	f7fc ff12 	bl	800016c <__adddf3>
 8003348:	4606      	mov	r6, r0
 800334a:	460f      	mov	r7, r1
 800334c:	f7fd fb74 	bl	8000a38 <__aeabi_d2iz>
 8003350:	2200      	movs	r2, #0
 8003352:	4682      	mov	sl, r0
 8003354:	2300      	movs	r3, #0
 8003356:	4630      	mov	r0, r6
 8003358:	4639      	mov	r1, r7
 800335a:	f7fd fb2f 	bl	80009bc <__aeabi_dcmplt>
 800335e:	b148      	cbz	r0, 8003374 <_dtoa_r+0x16c>
 8003360:	4650      	mov	r0, sl
 8003362:	f7fd f84f 	bl	8000404 <__aeabi_i2d>
 8003366:	4632      	mov	r2, r6
 8003368:	463b      	mov	r3, r7
 800336a:	f7fd fb1d 	bl	80009a8 <__aeabi_dcmpeq>
 800336e:	b908      	cbnz	r0, 8003374 <_dtoa_r+0x16c>
 8003370:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003374:	f1ba 0f16 	cmp.w	sl, #22
 8003378:	d85a      	bhi.n	8003430 <_dtoa_r+0x228>
 800337a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800337e:	496d      	ldr	r1, [pc, #436]	; (8003534 <_dtoa_r+0x32c>)
 8003380:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8003384:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003388:	f7fd fb36 	bl	80009f8 <__aeabi_dcmpgt>
 800338c:	2800      	cmp	r0, #0
 800338e:	d051      	beq.n	8003434 <_dtoa_r+0x22c>
 8003390:	2300      	movs	r3, #0
 8003392:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003396:	930d      	str	r3, [sp, #52]	; 0x34
 8003398:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800339a:	1b5d      	subs	r5, r3, r5
 800339c:	1e6b      	subs	r3, r5, #1
 800339e:	9307      	str	r3, [sp, #28]
 80033a0:	bf43      	ittte	mi
 80033a2:	2300      	movmi	r3, #0
 80033a4:	f1c5 0901 	rsbmi	r9, r5, #1
 80033a8:	9307      	strmi	r3, [sp, #28]
 80033aa:	f04f 0900 	movpl.w	r9, #0
 80033ae:	f1ba 0f00 	cmp.w	sl, #0
 80033b2:	db41      	blt.n	8003438 <_dtoa_r+0x230>
 80033b4:	9b07      	ldr	r3, [sp, #28]
 80033b6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80033ba:	4453      	add	r3, sl
 80033bc:	9307      	str	r3, [sp, #28]
 80033be:	2300      	movs	r3, #0
 80033c0:	9308      	str	r3, [sp, #32]
 80033c2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80033c4:	2b09      	cmp	r3, #9
 80033c6:	f200 808f 	bhi.w	80034e8 <_dtoa_r+0x2e0>
 80033ca:	2b05      	cmp	r3, #5
 80033cc:	bfc4      	itt	gt
 80033ce:	3b04      	subgt	r3, #4
 80033d0:	931e      	strgt	r3, [sp, #120]	; 0x78
 80033d2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80033d4:	bfc8      	it	gt
 80033d6:	2500      	movgt	r5, #0
 80033d8:	f1a3 0302 	sub.w	r3, r3, #2
 80033dc:	bfd8      	it	le
 80033de:	2501      	movle	r5, #1
 80033e0:	2b03      	cmp	r3, #3
 80033e2:	f200 808d 	bhi.w	8003500 <_dtoa_r+0x2f8>
 80033e6:	e8df f003 	tbb	[pc, r3]
 80033ea:	7d7b      	.short	0x7d7b
 80033ec:	6f2f      	.short	0x6f2f
 80033ee:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80033f2:	441d      	add	r5, r3
 80033f4:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80033f8:	2820      	cmp	r0, #32
 80033fa:	dd13      	ble.n	8003424 <_dtoa_r+0x21c>
 80033fc:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8003400:	9b02      	ldr	r3, [sp, #8]
 8003402:	fa08 f800 	lsl.w	r8, r8, r0
 8003406:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800340a:	fa23 f000 	lsr.w	r0, r3, r0
 800340e:	ea48 0000 	orr.w	r0, r8, r0
 8003412:	f7fc ffe7 	bl	80003e4 <__aeabi_ui2d>
 8003416:	2301      	movs	r3, #1
 8003418:	4680      	mov	r8, r0
 800341a:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800341e:	3d01      	subs	r5, #1
 8003420:	9310      	str	r3, [sp, #64]	; 0x40
 8003422:	e771      	b.n	8003308 <_dtoa_r+0x100>
 8003424:	9b02      	ldr	r3, [sp, #8]
 8003426:	f1c0 0020 	rsb	r0, r0, #32
 800342a:	fa03 f000 	lsl.w	r0, r3, r0
 800342e:	e7f0      	b.n	8003412 <_dtoa_r+0x20a>
 8003430:	2301      	movs	r3, #1
 8003432:	e7b0      	b.n	8003396 <_dtoa_r+0x18e>
 8003434:	900d      	str	r0, [sp, #52]	; 0x34
 8003436:	e7af      	b.n	8003398 <_dtoa_r+0x190>
 8003438:	f1ca 0300 	rsb	r3, sl, #0
 800343c:	9308      	str	r3, [sp, #32]
 800343e:	2300      	movs	r3, #0
 8003440:	eba9 090a 	sub.w	r9, r9, sl
 8003444:	930c      	str	r3, [sp, #48]	; 0x30
 8003446:	e7bc      	b.n	80033c2 <_dtoa_r+0x1ba>
 8003448:	2301      	movs	r3, #1
 800344a:	9309      	str	r3, [sp, #36]	; 0x24
 800344c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800344e:	2b00      	cmp	r3, #0
 8003450:	dd74      	ble.n	800353c <_dtoa_r+0x334>
 8003452:	4698      	mov	r8, r3
 8003454:	9304      	str	r3, [sp, #16]
 8003456:	2200      	movs	r2, #0
 8003458:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800345a:	6072      	str	r2, [r6, #4]
 800345c:	2204      	movs	r2, #4
 800345e:	f102 0014 	add.w	r0, r2, #20
 8003462:	4298      	cmp	r0, r3
 8003464:	6871      	ldr	r1, [r6, #4]
 8003466:	d96e      	bls.n	8003546 <_dtoa_r+0x33e>
 8003468:	4620      	mov	r0, r4
 800346a:	f000 fcb0 	bl	8003dce <_Balloc>
 800346e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003470:	6030      	str	r0, [r6, #0]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f1b8 0f0e 	cmp.w	r8, #14
 8003478:	9306      	str	r3, [sp, #24]
 800347a:	f200 80ed 	bhi.w	8003658 <_dtoa_r+0x450>
 800347e:	2d00      	cmp	r5, #0
 8003480:	f000 80ea 	beq.w	8003658 <_dtoa_r+0x450>
 8003484:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003488:	f1ba 0f00 	cmp.w	sl, #0
 800348c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8003490:	dd77      	ble.n	8003582 <_dtoa_r+0x37a>
 8003492:	4a28      	ldr	r2, [pc, #160]	; (8003534 <_dtoa_r+0x32c>)
 8003494:	f00a 030f 	and.w	r3, sl, #15
 8003498:	ea4f 162a 	mov.w	r6, sl, asr #4
 800349c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80034a0:	06f0      	lsls	r0, r6, #27
 80034a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80034aa:	d568      	bpl.n	800357e <_dtoa_r+0x376>
 80034ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80034b0:	4b21      	ldr	r3, [pc, #132]	; (8003538 <_dtoa_r+0x330>)
 80034b2:	2503      	movs	r5, #3
 80034b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80034b8:	f7fd f938 	bl	800072c <__aeabi_ddiv>
 80034bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80034c0:	f006 060f 	and.w	r6, r6, #15
 80034c4:	4f1c      	ldr	r7, [pc, #112]	; (8003538 <_dtoa_r+0x330>)
 80034c6:	e04f      	b.n	8003568 <_dtoa_r+0x360>
 80034c8:	2301      	movs	r3, #1
 80034ca:	9309      	str	r3, [sp, #36]	; 0x24
 80034cc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80034ce:	4453      	add	r3, sl
 80034d0:	f103 0801 	add.w	r8, r3, #1
 80034d4:	9304      	str	r3, [sp, #16]
 80034d6:	4643      	mov	r3, r8
 80034d8:	2b01      	cmp	r3, #1
 80034da:	bfb8      	it	lt
 80034dc:	2301      	movlt	r3, #1
 80034de:	e7ba      	b.n	8003456 <_dtoa_r+0x24e>
 80034e0:	2300      	movs	r3, #0
 80034e2:	e7b2      	b.n	800344a <_dtoa_r+0x242>
 80034e4:	2300      	movs	r3, #0
 80034e6:	e7f0      	b.n	80034ca <_dtoa_r+0x2c2>
 80034e8:	2501      	movs	r5, #1
 80034ea:	2300      	movs	r3, #0
 80034ec:	9509      	str	r5, [sp, #36]	; 0x24
 80034ee:	931e      	str	r3, [sp, #120]	; 0x78
 80034f0:	f04f 33ff 	mov.w	r3, #4294967295
 80034f4:	2200      	movs	r2, #0
 80034f6:	9304      	str	r3, [sp, #16]
 80034f8:	4698      	mov	r8, r3
 80034fa:	2312      	movs	r3, #18
 80034fc:	921f      	str	r2, [sp, #124]	; 0x7c
 80034fe:	e7aa      	b.n	8003456 <_dtoa_r+0x24e>
 8003500:	2301      	movs	r3, #1
 8003502:	9309      	str	r3, [sp, #36]	; 0x24
 8003504:	e7f4      	b.n	80034f0 <_dtoa_r+0x2e8>
 8003506:	bf00      	nop
 8003508:	636f4361 	.word	0x636f4361
 800350c:	3fd287a7 	.word	0x3fd287a7
 8003510:	8b60c8b3 	.word	0x8b60c8b3
 8003514:	3fc68a28 	.word	0x3fc68a28
 8003518:	509f79fb 	.word	0x509f79fb
 800351c:	3fd34413 	.word	0x3fd34413
 8003520:	7ff00000 	.word	0x7ff00000
 8003524:	08004921 	.word	0x08004921
 8003528:	08004918 	.word	0x08004918
 800352c:	080048f5 	.word	0x080048f5
 8003530:	3ff80000 	.word	0x3ff80000
 8003534:	08004950 	.word	0x08004950
 8003538:	08004928 	.word	0x08004928
 800353c:	2301      	movs	r3, #1
 800353e:	9304      	str	r3, [sp, #16]
 8003540:	4698      	mov	r8, r3
 8003542:	461a      	mov	r2, r3
 8003544:	e7da      	b.n	80034fc <_dtoa_r+0x2f4>
 8003546:	3101      	adds	r1, #1
 8003548:	6071      	str	r1, [r6, #4]
 800354a:	0052      	lsls	r2, r2, #1
 800354c:	e787      	b.n	800345e <_dtoa_r+0x256>
 800354e:	07f1      	lsls	r1, r6, #31
 8003550:	d508      	bpl.n	8003564 <_dtoa_r+0x35c>
 8003552:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003556:	e9d7 2300 	ldrd	r2, r3, [r7]
 800355a:	f7fc ffbd 	bl	80004d8 <__aeabi_dmul>
 800355e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003562:	3501      	adds	r5, #1
 8003564:	1076      	asrs	r6, r6, #1
 8003566:	3708      	adds	r7, #8
 8003568:	2e00      	cmp	r6, #0
 800356a:	d1f0      	bne.n	800354e <_dtoa_r+0x346>
 800356c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003570:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003574:	f7fd f8da 	bl	800072c <__aeabi_ddiv>
 8003578:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800357c:	e01b      	b.n	80035b6 <_dtoa_r+0x3ae>
 800357e:	2502      	movs	r5, #2
 8003580:	e7a0      	b.n	80034c4 <_dtoa_r+0x2bc>
 8003582:	f000 80a4 	beq.w	80036ce <_dtoa_r+0x4c6>
 8003586:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800358a:	f1ca 0600 	rsb	r6, sl, #0
 800358e:	4ba0      	ldr	r3, [pc, #640]	; (8003810 <_dtoa_r+0x608>)
 8003590:	f006 020f 	and.w	r2, r6, #15
 8003594:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800359c:	f7fc ff9c 	bl	80004d8 <__aeabi_dmul>
 80035a0:	2502      	movs	r5, #2
 80035a2:	2300      	movs	r3, #0
 80035a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80035a8:	4f9a      	ldr	r7, [pc, #616]	; (8003814 <_dtoa_r+0x60c>)
 80035aa:	1136      	asrs	r6, r6, #4
 80035ac:	2e00      	cmp	r6, #0
 80035ae:	f040 8083 	bne.w	80036b8 <_dtoa_r+0x4b0>
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1e0      	bne.n	8003578 <_dtoa_r+0x370>
 80035b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	f000 808a 	beq.w	80036d2 <_dtoa_r+0x4ca>
 80035be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80035c2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80035c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80035ca:	2200      	movs	r2, #0
 80035cc:	4b92      	ldr	r3, [pc, #584]	; (8003818 <_dtoa_r+0x610>)
 80035ce:	f7fd f9f5 	bl	80009bc <__aeabi_dcmplt>
 80035d2:	2800      	cmp	r0, #0
 80035d4:	d07d      	beq.n	80036d2 <_dtoa_r+0x4ca>
 80035d6:	f1b8 0f00 	cmp.w	r8, #0
 80035da:	d07a      	beq.n	80036d2 <_dtoa_r+0x4ca>
 80035dc:	9b04      	ldr	r3, [sp, #16]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	dd36      	ble.n	8003650 <_dtoa_r+0x448>
 80035e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80035e6:	2200      	movs	r2, #0
 80035e8:	4b8c      	ldr	r3, [pc, #560]	; (800381c <_dtoa_r+0x614>)
 80035ea:	f7fc ff75 	bl	80004d8 <__aeabi_dmul>
 80035ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80035f2:	9e04      	ldr	r6, [sp, #16]
 80035f4:	f10a 37ff 	add.w	r7, sl, #4294967295
 80035f8:	3501      	adds	r5, #1
 80035fa:	4628      	mov	r0, r5
 80035fc:	f7fc ff02 	bl	8000404 <__aeabi_i2d>
 8003600:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003604:	f7fc ff68 	bl	80004d8 <__aeabi_dmul>
 8003608:	2200      	movs	r2, #0
 800360a:	4b85      	ldr	r3, [pc, #532]	; (8003820 <_dtoa_r+0x618>)
 800360c:	f7fc fdae 	bl	800016c <__adddf3>
 8003610:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8003614:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003618:	950b      	str	r5, [sp, #44]	; 0x2c
 800361a:	2e00      	cmp	r6, #0
 800361c:	d15c      	bne.n	80036d8 <_dtoa_r+0x4d0>
 800361e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003622:	2200      	movs	r2, #0
 8003624:	4b7f      	ldr	r3, [pc, #508]	; (8003824 <_dtoa_r+0x61c>)
 8003626:	f7fc fd9f 	bl	8000168 <__aeabi_dsub>
 800362a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800362c:	462b      	mov	r3, r5
 800362e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003632:	f7fd f9e1 	bl	80009f8 <__aeabi_dcmpgt>
 8003636:	2800      	cmp	r0, #0
 8003638:	f040 8281 	bne.w	8003b3e <_dtoa_r+0x936>
 800363c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003640:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003642:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8003646:	f7fd f9b9 	bl	80009bc <__aeabi_dcmplt>
 800364a:	2800      	cmp	r0, #0
 800364c:	f040 8275 	bne.w	8003b3a <_dtoa_r+0x932>
 8003650:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8003654:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003658:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800365a:	2b00      	cmp	r3, #0
 800365c:	f2c0 814b 	blt.w	80038f6 <_dtoa_r+0x6ee>
 8003660:	f1ba 0f0e 	cmp.w	sl, #14
 8003664:	f300 8147 	bgt.w	80038f6 <_dtoa_r+0x6ee>
 8003668:	4b69      	ldr	r3, [pc, #420]	; (8003810 <_dtoa_r+0x608>)
 800366a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800366e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003672:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003676:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003678:	2b00      	cmp	r3, #0
 800367a:	f280 80d7 	bge.w	800382c <_dtoa_r+0x624>
 800367e:	f1b8 0f00 	cmp.w	r8, #0
 8003682:	f300 80d3 	bgt.w	800382c <_dtoa_r+0x624>
 8003686:	f040 8257 	bne.w	8003b38 <_dtoa_r+0x930>
 800368a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800368e:	2200      	movs	r2, #0
 8003690:	4b64      	ldr	r3, [pc, #400]	; (8003824 <_dtoa_r+0x61c>)
 8003692:	f7fc ff21 	bl	80004d8 <__aeabi_dmul>
 8003696:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800369a:	f7fd f9a3 	bl	80009e4 <__aeabi_dcmpge>
 800369e:	4646      	mov	r6, r8
 80036a0:	4647      	mov	r7, r8
 80036a2:	2800      	cmp	r0, #0
 80036a4:	f040 822d 	bne.w	8003b02 <_dtoa_r+0x8fa>
 80036a8:	9b06      	ldr	r3, [sp, #24]
 80036aa:	9a06      	ldr	r2, [sp, #24]
 80036ac:	1c5d      	adds	r5, r3, #1
 80036ae:	2331      	movs	r3, #49	; 0x31
 80036b0:	f10a 0a01 	add.w	sl, sl, #1
 80036b4:	7013      	strb	r3, [r2, #0]
 80036b6:	e228      	b.n	8003b0a <_dtoa_r+0x902>
 80036b8:	07f2      	lsls	r2, r6, #31
 80036ba:	d505      	bpl.n	80036c8 <_dtoa_r+0x4c0>
 80036bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80036c0:	f7fc ff0a 	bl	80004d8 <__aeabi_dmul>
 80036c4:	2301      	movs	r3, #1
 80036c6:	3501      	adds	r5, #1
 80036c8:	1076      	asrs	r6, r6, #1
 80036ca:	3708      	adds	r7, #8
 80036cc:	e76e      	b.n	80035ac <_dtoa_r+0x3a4>
 80036ce:	2502      	movs	r5, #2
 80036d0:	e771      	b.n	80035b6 <_dtoa_r+0x3ae>
 80036d2:	4657      	mov	r7, sl
 80036d4:	4646      	mov	r6, r8
 80036d6:	e790      	b.n	80035fa <_dtoa_r+0x3f2>
 80036d8:	4b4d      	ldr	r3, [pc, #308]	; (8003810 <_dtoa_r+0x608>)
 80036da:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80036de:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80036e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d048      	beq.n	800377a <_dtoa_r+0x572>
 80036e8:	4602      	mov	r2, r0
 80036ea:	460b      	mov	r3, r1
 80036ec:	2000      	movs	r0, #0
 80036ee:	494e      	ldr	r1, [pc, #312]	; (8003828 <_dtoa_r+0x620>)
 80036f0:	f7fd f81c 	bl	800072c <__aeabi_ddiv>
 80036f4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80036f8:	f7fc fd36 	bl	8000168 <__aeabi_dsub>
 80036fc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003700:	9d06      	ldr	r5, [sp, #24]
 8003702:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003706:	f7fd f997 	bl	8000a38 <__aeabi_d2iz>
 800370a:	9011      	str	r0, [sp, #68]	; 0x44
 800370c:	f7fc fe7a 	bl	8000404 <__aeabi_i2d>
 8003710:	4602      	mov	r2, r0
 8003712:	460b      	mov	r3, r1
 8003714:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003718:	f7fc fd26 	bl	8000168 <__aeabi_dsub>
 800371c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800371e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003722:	3330      	adds	r3, #48	; 0x30
 8003724:	f805 3b01 	strb.w	r3, [r5], #1
 8003728:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800372c:	f7fd f946 	bl	80009bc <__aeabi_dcmplt>
 8003730:	2800      	cmp	r0, #0
 8003732:	d163      	bne.n	80037fc <_dtoa_r+0x5f4>
 8003734:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003738:	2000      	movs	r0, #0
 800373a:	4937      	ldr	r1, [pc, #220]	; (8003818 <_dtoa_r+0x610>)
 800373c:	f7fc fd14 	bl	8000168 <__aeabi_dsub>
 8003740:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003744:	f7fd f93a 	bl	80009bc <__aeabi_dcmplt>
 8003748:	2800      	cmp	r0, #0
 800374a:	f040 80b5 	bne.w	80038b8 <_dtoa_r+0x6b0>
 800374e:	9b06      	ldr	r3, [sp, #24]
 8003750:	1aeb      	subs	r3, r5, r3
 8003752:	429e      	cmp	r6, r3
 8003754:	f77f af7c 	ble.w	8003650 <_dtoa_r+0x448>
 8003758:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800375c:	2200      	movs	r2, #0
 800375e:	4b2f      	ldr	r3, [pc, #188]	; (800381c <_dtoa_r+0x614>)
 8003760:	f7fc feba 	bl	80004d8 <__aeabi_dmul>
 8003764:	2200      	movs	r2, #0
 8003766:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800376a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800376e:	4b2b      	ldr	r3, [pc, #172]	; (800381c <_dtoa_r+0x614>)
 8003770:	f7fc feb2 	bl	80004d8 <__aeabi_dmul>
 8003774:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003778:	e7c3      	b.n	8003702 <_dtoa_r+0x4fa>
 800377a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800377e:	f7fc feab 	bl	80004d8 <__aeabi_dmul>
 8003782:	9b06      	ldr	r3, [sp, #24]
 8003784:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003788:	199d      	adds	r5, r3, r6
 800378a:	461e      	mov	r6, r3
 800378c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003790:	f7fd f952 	bl	8000a38 <__aeabi_d2iz>
 8003794:	9011      	str	r0, [sp, #68]	; 0x44
 8003796:	f7fc fe35 	bl	8000404 <__aeabi_i2d>
 800379a:	4602      	mov	r2, r0
 800379c:	460b      	mov	r3, r1
 800379e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80037a2:	f7fc fce1 	bl	8000168 <__aeabi_dsub>
 80037a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80037a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80037ac:	3330      	adds	r3, #48	; 0x30
 80037ae:	f806 3b01 	strb.w	r3, [r6], #1
 80037b2:	42ae      	cmp	r6, r5
 80037b4:	f04f 0200 	mov.w	r2, #0
 80037b8:	d124      	bne.n	8003804 <_dtoa_r+0x5fc>
 80037ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80037be:	4b1a      	ldr	r3, [pc, #104]	; (8003828 <_dtoa_r+0x620>)
 80037c0:	f7fc fcd4 	bl	800016c <__adddf3>
 80037c4:	4602      	mov	r2, r0
 80037c6:	460b      	mov	r3, r1
 80037c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80037cc:	f7fd f914 	bl	80009f8 <__aeabi_dcmpgt>
 80037d0:	2800      	cmp	r0, #0
 80037d2:	d171      	bne.n	80038b8 <_dtoa_r+0x6b0>
 80037d4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80037d8:	2000      	movs	r0, #0
 80037da:	4913      	ldr	r1, [pc, #76]	; (8003828 <_dtoa_r+0x620>)
 80037dc:	f7fc fcc4 	bl	8000168 <__aeabi_dsub>
 80037e0:	4602      	mov	r2, r0
 80037e2:	460b      	mov	r3, r1
 80037e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80037e8:	f7fd f8e8 	bl	80009bc <__aeabi_dcmplt>
 80037ec:	2800      	cmp	r0, #0
 80037ee:	f43f af2f 	beq.w	8003650 <_dtoa_r+0x448>
 80037f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80037f6:	1e6a      	subs	r2, r5, #1
 80037f8:	2b30      	cmp	r3, #48	; 0x30
 80037fa:	d001      	beq.n	8003800 <_dtoa_r+0x5f8>
 80037fc:	46ba      	mov	sl, r7
 80037fe:	e04a      	b.n	8003896 <_dtoa_r+0x68e>
 8003800:	4615      	mov	r5, r2
 8003802:	e7f6      	b.n	80037f2 <_dtoa_r+0x5ea>
 8003804:	4b05      	ldr	r3, [pc, #20]	; (800381c <_dtoa_r+0x614>)
 8003806:	f7fc fe67 	bl	80004d8 <__aeabi_dmul>
 800380a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800380e:	e7bd      	b.n	800378c <_dtoa_r+0x584>
 8003810:	08004950 	.word	0x08004950
 8003814:	08004928 	.word	0x08004928
 8003818:	3ff00000 	.word	0x3ff00000
 800381c:	40240000 	.word	0x40240000
 8003820:	401c0000 	.word	0x401c0000
 8003824:	40140000 	.word	0x40140000
 8003828:	3fe00000 	.word	0x3fe00000
 800382c:	9d06      	ldr	r5, [sp, #24]
 800382e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8003832:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003836:	4630      	mov	r0, r6
 8003838:	4639      	mov	r1, r7
 800383a:	f7fc ff77 	bl	800072c <__aeabi_ddiv>
 800383e:	f7fd f8fb 	bl	8000a38 <__aeabi_d2iz>
 8003842:	4681      	mov	r9, r0
 8003844:	f7fc fdde 	bl	8000404 <__aeabi_i2d>
 8003848:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800384c:	f7fc fe44 	bl	80004d8 <__aeabi_dmul>
 8003850:	4602      	mov	r2, r0
 8003852:	460b      	mov	r3, r1
 8003854:	4630      	mov	r0, r6
 8003856:	4639      	mov	r1, r7
 8003858:	f7fc fc86 	bl	8000168 <__aeabi_dsub>
 800385c:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8003860:	f805 6b01 	strb.w	r6, [r5], #1
 8003864:	9e06      	ldr	r6, [sp, #24]
 8003866:	4602      	mov	r2, r0
 8003868:	1bae      	subs	r6, r5, r6
 800386a:	45b0      	cmp	r8, r6
 800386c:	460b      	mov	r3, r1
 800386e:	d135      	bne.n	80038dc <_dtoa_r+0x6d4>
 8003870:	f7fc fc7c 	bl	800016c <__adddf3>
 8003874:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003878:	4606      	mov	r6, r0
 800387a:	460f      	mov	r7, r1
 800387c:	f7fd f8bc 	bl	80009f8 <__aeabi_dcmpgt>
 8003880:	b9c8      	cbnz	r0, 80038b6 <_dtoa_r+0x6ae>
 8003882:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003886:	4630      	mov	r0, r6
 8003888:	4639      	mov	r1, r7
 800388a:	f7fd f88d 	bl	80009a8 <__aeabi_dcmpeq>
 800388e:	b110      	cbz	r0, 8003896 <_dtoa_r+0x68e>
 8003890:	f019 0f01 	tst.w	r9, #1
 8003894:	d10f      	bne.n	80038b6 <_dtoa_r+0x6ae>
 8003896:	4659      	mov	r1, fp
 8003898:	4620      	mov	r0, r4
 800389a:	f000 facc 	bl	8003e36 <_Bfree>
 800389e:	2300      	movs	r3, #0
 80038a0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80038a2:	702b      	strb	r3, [r5, #0]
 80038a4:	f10a 0301 	add.w	r3, sl, #1
 80038a8:	6013      	str	r3, [r2, #0]
 80038aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	f43f acf3 	beq.w	8003298 <_dtoa_r+0x90>
 80038b2:	601d      	str	r5, [r3, #0]
 80038b4:	e4f0      	b.n	8003298 <_dtoa_r+0x90>
 80038b6:	4657      	mov	r7, sl
 80038b8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80038bc:	1e6b      	subs	r3, r5, #1
 80038be:	2a39      	cmp	r2, #57	; 0x39
 80038c0:	d106      	bne.n	80038d0 <_dtoa_r+0x6c8>
 80038c2:	9a06      	ldr	r2, [sp, #24]
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d107      	bne.n	80038d8 <_dtoa_r+0x6d0>
 80038c8:	2330      	movs	r3, #48	; 0x30
 80038ca:	7013      	strb	r3, [r2, #0]
 80038cc:	4613      	mov	r3, r2
 80038ce:	3701      	adds	r7, #1
 80038d0:	781a      	ldrb	r2, [r3, #0]
 80038d2:	3201      	adds	r2, #1
 80038d4:	701a      	strb	r2, [r3, #0]
 80038d6:	e791      	b.n	80037fc <_dtoa_r+0x5f4>
 80038d8:	461d      	mov	r5, r3
 80038da:	e7ed      	b.n	80038b8 <_dtoa_r+0x6b0>
 80038dc:	2200      	movs	r2, #0
 80038de:	4b99      	ldr	r3, [pc, #612]	; (8003b44 <_dtoa_r+0x93c>)
 80038e0:	f7fc fdfa 	bl	80004d8 <__aeabi_dmul>
 80038e4:	2200      	movs	r2, #0
 80038e6:	2300      	movs	r3, #0
 80038e8:	4606      	mov	r6, r0
 80038ea:	460f      	mov	r7, r1
 80038ec:	f7fd f85c 	bl	80009a8 <__aeabi_dcmpeq>
 80038f0:	2800      	cmp	r0, #0
 80038f2:	d09e      	beq.n	8003832 <_dtoa_r+0x62a>
 80038f4:	e7cf      	b.n	8003896 <_dtoa_r+0x68e>
 80038f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80038f8:	2a00      	cmp	r2, #0
 80038fa:	f000 8088 	beq.w	8003a0e <_dtoa_r+0x806>
 80038fe:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8003900:	2a01      	cmp	r2, #1
 8003902:	dc6d      	bgt.n	80039e0 <_dtoa_r+0x7d8>
 8003904:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003906:	2a00      	cmp	r2, #0
 8003908:	d066      	beq.n	80039d8 <_dtoa_r+0x7d0>
 800390a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800390e:	464d      	mov	r5, r9
 8003910:	9e08      	ldr	r6, [sp, #32]
 8003912:	9a07      	ldr	r2, [sp, #28]
 8003914:	2101      	movs	r1, #1
 8003916:	441a      	add	r2, r3
 8003918:	4620      	mov	r0, r4
 800391a:	4499      	add	r9, r3
 800391c:	9207      	str	r2, [sp, #28]
 800391e:	f000 fb2a 	bl	8003f76 <__i2b>
 8003922:	4607      	mov	r7, r0
 8003924:	2d00      	cmp	r5, #0
 8003926:	dd0b      	ble.n	8003940 <_dtoa_r+0x738>
 8003928:	9b07      	ldr	r3, [sp, #28]
 800392a:	2b00      	cmp	r3, #0
 800392c:	dd08      	ble.n	8003940 <_dtoa_r+0x738>
 800392e:	42ab      	cmp	r3, r5
 8003930:	bfa8      	it	ge
 8003932:	462b      	movge	r3, r5
 8003934:	9a07      	ldr	r2, [sp, #28]
 8003936:	eba9 0903 	sub.w	r9, r9, r3
 800393a:	1aed      	subs	r5, r5, r3
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	9307      	str	r3, [sp, #28]
 8003940:	9b08      	ldr	r3, [sp, #32]
 8003942:	b1eb      	cbz	r3, 8003980 <_dtoa_r+0x778>
 8003944:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003946:	2b00      	cmp	r3, #0
 8003948:	d065      	beq.n	8003a16 <_dtoa_r+0x80e>
 800394a:	b18e      	cbz	r6, 8003970 <_dtoa_r+0x768>
 800394c:	4639      	mov	r1, r7
 800394e:	4632      	mov	r2, r6
 8003950:	4620      	mov	r0, r4
 8003952:	f000 fbaf 	bl	80040b4 <__pow5mult>
 8003956:	465a      	mov	r2, fp
 8003958:	4601      	mov	r1, r0
 800395a:	4607      	mov	r7, r0
 800395c:	4620      	mov	r0, r4
 800395e:	f000 fb13 	bl	8003f88 <__multiply>
 8003962:	4659      	mov	r1, fp
 8003964:	900a      	str	r0, [sp, #40]	; 0x28
 8003966:	4620      	mov	r0, r4
 8003968:	f000 fa65 	bl	8003e36 <_Bfree>
 800396c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800396e:	469b      	mov	fp, r3
 8003970:	9b08      	ldr	r3, [sp, #32]
 8003972:	1b9a      	subs	r2, r3, r6
 8003974:	d004      	beq.n	8003980 <_dtoa_r+0x778>
 8003976:	4659      	mov	r1, fp
 8003978:	4620      	mov	r0, r4
 800397a:	f000 fb9b 	bl	80040b4 <__pow5mult>
 800397e:	4683      	mov	fp, r0
 8003980:	2101      	movs	r1, #1
 8003982:	4620      	mov	r0, r4
 8003984:	f000 faf7 	bl	8003f76 <__i2b>
 8003988:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800398a:	4606      	mov	r6, r0
 800398c:	2b00      	cmp	r3, #0
 800398e:	f000 81c6 	beq.w	8003d1e <_dtoa_r+0xb16>
 8003992:	461a      	mov	r2, r3
 8003994:	4601      	mov	r1, r0
 8003996:	4620      	mov	r0, r4
 8003998:	f000 fb8c 	bl	80040b4 <__pow5mult>
 800399c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800399e:	4606      	mov	r6, r0
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	dc3e      	bgt.n	8003a22 <_dtoa_r+0x81a>
 80039a4:	9b02      	ldr	r3, [sp, #8]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d137      	bne.n	8003a1a <_dtoa_r+0x812>
 80039aa:	9b03      	ldr	r3, [sp, #12]
 80039ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d134      	bne.n	8003a1e <_dtoa_r+0x816>
 80039b4:	9b03      	ldr	r3, [sp, #12]
 80039b6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80039ba:	0d1b      	lsrs	r3, r3, #20
 80039bc:	051b      	lsls	r3, r3, #20
 80039be:	b12b      	cbz	r3, 80039cc <_dtoa_r+0x7c4>
 80039c0:	9b07      	ldr	r3, [sp, #28]
 80039c2:	f109 0901 	add.w	r9, r9, #1
 80039c6:	3301      	adds	r3, #1
 80039c8:	9307      	str	r3, [sp, #28]
 80039ca:	2301      	movs	r3, #1
 80039cc:	9308      	str	r3, [sp, #32]
 80039ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d128      	bne.n	8003a26 <_dtoa_r+0x81e>
 80039d4:	2001      	movs	r0, #1
 80039d6:	e02e      	b.n	8003a36 <_dtoa_r+0x82e>
 80039d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80039da:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80039de:	e796      	b.n	800390e <_dtoa_r+0x706>
 80039e0:	9b08      	ldr	r3, [sp, #32]
 80039e2:	f108 36ff 	add.w	r6, r8, #4294967295
 80039e6:	42b3      	cmp	r3, r6
 80039e8:	bfb7      	itett	lt
 80039ea:	9b08      	ldrlt	r3, [sp, #32]
 80039ec:	1b9e      	subge	r6, r3, r6
 80039ee:	1af2      	sublt	r2, r6, r3
 80039f0:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80039f2:	bfbf      	itttt	lt
 80039f4:	9608      	strlt	r6, [sp, #32]
 80039f6:	189b      	addlt	r3, r3, r2
 80039f8:	930c      	strlt	r3, [sp, #48]	; 0x30
 80039fa:	2600      	movlt	r6, #0
 80039fc:	f1b8 0f00 	cmp.w	r8, #0
 8003a00:	bfb9      	ittee	lt
 8003a02:	eba9 0508 	sublt.w	r5, r9, r8
 8003a06:	2300      	movlt	r3, #0
 8003a08:	464d      	movge	r5, r9
 8003a0a:	4643      	movge	r3, r8
 8003a0c:	e781      	b.n	8003912 <_dtoa_r+0x70a>
 8003a0e:	9e08      	ldr	r6, [sp, #32]
 8003a10:	464d      	mov	r5, r9
 8003a12:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8003a14:	e786      	b.n	8003924 <_dtoa_r+0x71c>
 8003a16:	9a08      	ldr	r2, [sp, #32]
 8003a18:	e7ad      	b.n	8003976 <_dtoa_r+0x76e>
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	e7d6      	b.n	80039cc <_dtoa_r+0x7c4>
 8003a1e:	9b02      	ldr	r3, [sp, #8]
 8003a20:	e7d4      	b.n	80039cc <_dtoa_r+0x7c4>
 8003a22:	2300      	movs	r3, #0
 8003a24:	9308      	str	r3, [sp, #32]
 8003a26:	6933      	ldr	r3, [r6, #16]
 8003a28:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003a2c:	6918      	ldr	r0, [r3, #16]
 8003a2e:	f000 fa54 	bl	8003eda <__hi0bits>
 8003a32:	f1c0 0020 	rsb	r0, r0, #32
 8003a36:	9b07      	ldr	r3, [sp, #28]
 8003a38:	4418      	add	r0, r3
 8003a3a:	f010 001f 	ands.w	r0, r0, #31
 8003a3e:	d047      	beq.n	8003ad0 <_dtoa_r+0x8c8>
 8003a40:	f1c0 0320 	rsb	r3, r0, #32
 8003a44:	2b04      	cmp	r3, #4
 8003a46:	dd3b      	ble.n	8003ac0 <_dtoa_r+0x8b8>
 8003a48:	9b07      	ldr	r3, [sp, #28]
 8003a4a:	f1c0 001c 	rsb	r0, r0, #28
 8003a4e:	4481      	add	r9, r0
 8003a50:	4405      	add	r5, r0
 8003a52:	4403      	add	r3, r0
 8003a54:	9307      	str	r3, [sp, #28]
 8003a56:	f1b9 0f00 	cmp.w	r9, #0
 8003a5a:	dd05      	ble.n	8003a68 <_dtoa_r+0x860>
 8003a5c:	4659      	mov	r1, fp
 8003a5e:	464a      	mov	r2, r9
 8003a60:	4620      	mov	r0, r4
 8003a62:	f000 fb75 	bl	8004150 <__lshift>
 8003a66:	4683      	mov	fp, r0
 8003a68:	9b07      	ldr	r3, [sp, #28]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	dd05      	ble.n	8003a7a <_dtoa_r+0x872>
 8003a6e:	4631      	mov	r1, r6
 8003a70:	461a      	mov	r2, r3
 8003a72:	4620      	mov	r0, r4
 8003a74:	f000 fb6c 	bl	8004150 <__lshift>
 8003a78:	4606      	mov	r6, r0
 8003a7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003a7c:	b353      	cbz	r3, 8003ad4 <_dtoa_r+0x8cc>
 8003a7e:	4631      	mov	r1, r6
 8003a80:	4658      	mov	r0, fp
 8003a82:	f000 fbb9 	bl	80041f8 <__mcmp>
 8003a86:	2800      	cmp	r0, #0
 8003a88:	da24      	bge.n	8003ad4 <_dtoa_r+0x8cc>
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	4659      	mov	r1, fp
 8003a8e:	220a      	movs	r2, #10
 8003a90:	4620      	mov	r0, r4
 8003a92:	f000 f9e7 	bl	8003e64 <__multadd>
 8003a96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a98:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003a9c:	4683      	mov	fp, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	f000 8144 	beq.w	8003d2c <_dtoa_r+0xb24>
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	4639      	mov	r1, r7
 8003aa8:	220a      	movs	r2, #10
 8003aaa:	4620      	mov	r0, r4
 8003aac:	f000 f9da 	bl	8003e64 <__multadd>
 8003ab0:	9b04      	ldr	r3, [sp, #16]
 8003ab2:	4607      	mov	r7, r0
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	dc4d      	bgt.n	8003b54 <_dtoa_r+0x94c>
 8003ab8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003aba:	2b02      	cmp	r3, #2
 8003abc:	dd4a      	ble.n	8003b54 <_dtoa_r+0x94c>
 8003abe:	e011      	b.n	8003ae4 <_dtoa_r+0x8dc>
 8003ac0:	d0c9      	beq.n	8003a56 <_dtoa_r+0x84e>
 8003ac2:	9a07      	ldr	r2, [sp, #28]
 8003ac4:	331c      	adds	r3, #28
 8003ac6:	441a      	add	r2, r3
 8003ac8:	4499      	add	r9, r3
 8003aca:	441d      	add	r5, r3
 8003acc:	4613      	mov	r3, r2
 8003ace:	e7c1      	b.n	8003a54 <_dtoa_r+0x84c>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	e7f6      	b.n	8003ac2 <_dtoa_r+0x8ba>
 8003ad4:	f1b8 0f00 	cmp.w	r8, #0
 8003ad8:	dc36      	bgt.n	8003b48 <_dtoa_r+0x940>
 8003ada:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003adc:	2b02      	cmp	r3, #2
 8003ade:	dd33      	ble.n	8003b48 <_dtoa_r+0x940>
 8003ae0:	f8cd 8010 	str.w	r8, [sp, #16]
 8003ae4:	9b04      	ldr	r3, [sp, #16]
 8003ae6:	b963      	cbnz	r3, 8003b02 <_dtoa_r+0x8fa>
 8003ae8:	4631      	mov	r1, r6
 8003aea:	2205      	movs	r2, #5
 8003aec:	4620      	mov	r0, r4
 8003aee:	f000 f9b9 	bl	8003e64 <__multadd>
 8003af2:	4601      	mov	r1, r0
 8003af4:	4606      	mov	r6, r0
 8003af6:	4658      	mov	r0, fp
 8003af8:	f000 fb7e 	bl	80041f8 <__mcmp>
 8003afc:	2800      	cmp	r0, #0
 8003afe:	f73f add3 	bgt.w	80036a8 <_dtoa_r+0x4a0>
 8003b02:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003b04:	9d06      	ldr	r5, [sp, #24]
 8003b06:	ea6f 0a03 	mvn.w	sl, r3
 8003b0a:	f04f 0900 	mov.w	r9, #0
 8003b0e:	4631      	mov	r1, r6
 8003b10:	4620      	mov	r0, r4
 8003b12:	f000 f990 	bl	8003e36 <_Bfree>
 8003b16:	2f00      	cmp	r7, #0
 8003b18:	f43f aebd 	beq.w	8003896 <_dtoa_r+0x68e>
 8003b1c:	f1b9 0f00 	cmp.w	r9, #0
 8003b20:	d005      	beq.n	8003b2e <_dtoa_r+0x926>
 8003b22:	45b9      	cmp	r9, r7
 8003b24:	d003      	beq.n	8003b2e <_dtoa_r+0x926>
 8003b26:	4649      	mov	r1, r9
 8003b28:	4620      	mov	r0, r4
 8003b2a:	f000 f984 	bl	8003e36 <_Bfree>
 8003b2e:	4639      	mov	r1, r7
 8003b30:	4620      	mov	r0, r4
 8003b32:	f000 f980 	bl	8003e36 <_Bfree>
 8003b36:	e6ae      	b.n	8003896 <_dtoa_r+0x68e>
 8003b38:	2600      	movs	r6, #0
 8003b3a:	4637      	mov	r7, r6
 8003b3c:	e7e1      	b.n	8003b02 <_dtoa_r+0x8fa>
 8003b3e:	46ba      	mov	sl, r7
 8003b40:	4637      	mov	r7, r6
 8003b42:	e5b1      	b.n	80036a8 <_dtoa_r+0x4a0>
 8003b44:	40240000 	.word	0x40240000
 8003b48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b4a:	f8cd 8010 	str.w	r8, [sp, #16]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	f000 80f3 	beq.w	8003d3a <_dtoa_r+0xb32>
 8003b54:	2d00      	cmp	r5, #0
 8003b56:	dd05      	ble.n	8003b64 <_dtoa_r+0x95c>
 8003b58:	4639      	mov	r1, r7
 8003b5a:	462a      	mov	r2, r5
 8003b5c:	4620      	mov	r0, r4
 8003b5e:	f000 faf7 	bl	8004150 <__lshift>
 8003b62:	4607      	mov	r7, r0
 8003b64:	9b08      	ldr	r3, [sp, #32]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d04c      	beq.n	8003c04 <_dtoa_r+0x9fc>
 8003b6a:	6879      	ldr	r1, [r7, #4]
 8003b6c:	4620      	mov	r0, r4
 8003b6e:	f000 f92e 	bl	8003dce <_Balloc>
 8003b72:	4605      	mov	r5, r0
 8003b74:	693a      	ldr	r2, [r7, #16]
 8003b76:	f107 010c 	add.w	r1, r7, #12
 8003b7a:	3202      	adds	r2, #2
 8003b7c:	0092      	lsls	r2, r2, #2
 8003b7e:	300c      	adds	r0, #12
 8003b80:	f000 f91a 	bl	8003db8 <memcpy>
 8003b84:	2201      	movs	r2, #1
 8003b86:	4629      	mov	r1, r5
 8003b88:	4620      	mov	r0, r4
 8003b8a:	f000 fae1 	bl	8004150 <__lshift>
 8003b8e:	46b9      	mov	r9, r7
 8003b90:	4607      	mov	r7, r0
 8003b92:	9b06      	ldr	r3, [sp, #24]
 8003b94:	9307      	str	r3, [sp, #28]
 8003b96:	9b02      	ldr	r3, [sp, #8]
 8003b98:	f003 0301 	and.w	r3, r3, #1
 8003b9c:	9308      	str	r3, [sp, #32]
 8003b9e:	4631      	mov	r1, r6
 8003ba0:	4658      	mov	r0, fp
 8003ba2:	f7ff faa3 	bl	80030ec <quorem>
 8003ba6:	4649      	mov	r1, r9
 8003ba8:	4605      	mov	r5, r0
 8003baa:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8003bae:	4658      	mov	r0, fp
 8003bb0:	f000 fb22 	bl	80041f8 <__mcmp>
 8003bb4:	463a      	mov	r2, r7
 8003bb6:	9002      	str	r0, [sp, #8]
 8003bb8:	4631      	mov	r1, r6
 8003bba:	4620      	mov	r0, r4
 8003bbc:	f000 fb36 	bl	800422c <__mdiff>
 8003bc0:	68c3      	ldr	r3, [r0, #12]
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	bb03      	cbnz	r3, 8003c08 <_dtoa_r+0xa00>
 8003bc6:	4601      	mov	r1, r0
 8003bc8:	9009      	str	r0, [sp, #36]	; 0x24
 8003bca:	4658      	mov	r0, fp
 8003bcc:	f000 fb14 	bl	80041f8 <__mcmp>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003bd4:	4611      	mov	r1, r2
 8003bd6:	4620      	mov	r0, r4
 8003bd8:	9309      	str	r3, [sp, #36]	; 0x24
 8003bda:	f000 f92c 	bl	8003e36 <_Bfree>
 8003bde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003be0:	b9a3      	cbnz	r3, 8003c0c <_dtoa_r+0xa04>
 8003be2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8003be4:	b992      	cbnz	r2, 8003c0c <_dtoa_r+0xa04>
 8003be6:	9a08      	ldr	r2, [sp, #32]
 8003be8:	b982      	cbnz	r2, 8003c0c <_dtoa_r+0xa04>
 8003bea:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8003bee:	d029      	beq.n	8003c44 <_dtoa_r+0xa3c>
 8003bf0:	9b02      	ldr	r3, [sp, #8]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	dd01      	ble.n	8003bfa <_dtoa_r+0x9f2>
 8003bf6:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8003bfa:	9b07      	ldr	r3, [sp, #28]
 8003bfc:	1c5d      	adds	r5, r3, #1
 8003bfe:	f883 8000 	strb.w	r8, [r3]
 8003c02:	e784      	b.n	8003b0e <_dtoa_r+0x906>
 8003c04:	4638      	mov	r0, r7
 8003c06:	e7c2      	b.n	8003b8e <_dtoa_r+0x986>
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e7e3      	b.n	8003bd4 <_dtoa_r+0x9cc>
 8003c0c:	9a02      	ldr	r2, [sp, #8]
 8003c0e:	2a00      	cmp	r2, #0
 8003c10:	db04      	blt.n	8003c1c <_dtoa_r+0xa14>
 8003c12:	d123      	bne.n	8003c5c <_dtoa_r+0xa54>
 8003c14:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8003c16:	bb0a      	cbnz	r2, 8003c5c <_dtoa_r+0xa54>
 8003c18:	9a08      	ldr	r2, [sp, #32]
 8003c1a:	b9fa      	cbnz	r2, 8003c5c <_dtoa_r+0xa54>
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	ddec      	ble.n	8003bfa <_dtoa_r+0x9f2>
 8003c20:	4659      	mov	r1, fp
 8003c22:	2201      	movs	r2, #1
 8003c24:	4620      	mov	r0, r4
 8003c26:	f000 fa93 	bl	8004150 <__lshift>
 8003c2a:	4631      	mov	r1, r6
 8003c2c:	4683      	mov	fp, r0
 8003c2e:	f000 fae3 	bl	80041f8 <__mcmp>
 8003c32:	2800      	cmp	r0, #0
 8003c34:	dc03      	bgt.n	8003c3e <_dtoa_r+0xa36>
 8003c36:	d1e0      	bne.n	8003bfa <_dtoa_r+0x9f2>
 8003c38:	f018 0f01 	tst.w	r8, #1
 8003c3c:	d0dd      	beq.n	8003bfa <_dtoa_r+0x9f2>
 8003c3e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8003c42:	d1d8      	bne.n	8003bf6 <_dtoa_r+0x9ee>
 8003c44:	9b07      	ldr	r3, [sp, #28]
 8003c46:	9a07      	ldr	r2, [sp, #28]
 8003c48:	1c5d      	adds	r5, r3, #1
 8003c4a:	2339      	movs	r3, #57	; 0x39
 8003c4c:	7013      	strb	r3, [r2, #0]
 8003c4e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003c52:	1e6a      	subs	r2, r5, #1
 8003c54:	2b39      	cmp	r3, #57	; 0x39
 8003c56:	d04d      	beq.n	8003cf4 <_dtoa_r+0xaec>
 8003c58:	3301      	adds	r3, #1
 8003c5a:	e052      	b.n	8003d02 <_dtoa_r+0xafa>
 8003c5c:	9a07      	ldr	r2, [sp, #28]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	f102 0501 	add.w	r5, r2, #1
 8003c64:	dd06      	ble.n	8003c74 <_dtoa_r+0xa6c>
 8003c66:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8003c6a:	d0eb      	beq.n	8003c44 <_dtoa_r+0xa3c>
 8003c6c:	f108 0801 	add.w	r8, r8, #1
 8003c70:	9b07      	ldr	r3, [sp, #28]
 8003c72:	e7c4      	b.n	8003bfe <_dtoa_r+0x9f6>
 8003c74:	9b06      	ldr	r3, [sp, #24]
 8003c76:	9a04      	ldr	r2, [sp, #16]
 8003c78:	1aeb      	subs	r3, r5, r3
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	f805 8c01 	strb.w	r8, [r5, #-1]
 8003c80:	d021      	beq.n	8003cc6 <_dtoa_r+0xabe>
 8003c82:	4659      	mov	r1, fp
 8003c84:	2300      	movs	r3, #0
 8003c86:	220a      	movs	r2, #10
 8003c88:	4620      	mov	r0, r4
 8003c8a:	f000 f8eb 	bl	8003e64 <__multadd>
 8003c8e:	45b9      	cmp	r9, r7
 8003c90:	4683      	mov	fp, r0
 8003c92:	f04f 0300 	mov.w	r3, #0
 8003c96:	f04f 020a 	mov.w	r2, #10
 8003c9a:	4649      	mov	r1, r9
 8003c9c:	4620      	mov	r0, r4
 8003c9e:	d105      	bne.n	8003cac <_dtoa_r+0xaa4>
 8003ca0:	f000 f8e0 	bl	8003e64 <__multadd>
 8003ca4:	4681      	mov	r9, r0
 8003ca6:	4607      	mov	r7, r0
 8003ca8:	9507      	str	r5, [sp, #28]
 8003caa:	e778      	b.n	8003b9e <_dtoa_r+0x996>
 8003cac:	f000 f8da 	bl	8003e64 <__multadd>
 8003cb0:	4639      	mov	r1, r7
 8003cb2:	4681      	mov	r9, r0
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	220a      	movs	r2, #10
 8003cb8:	4620      	mov	r0, r4
 8003cba:	f000 f8d3 	bl	8003e64 <__multadd>
 8003cbe:	4607      	mov	r7, r0
 8003cc0:	e7f2      	b.n	8003ca8 <_dtoa_r+0xaa0>
 8003cc2:	f04f 0900 	mov.w	r9, #0
 8003cc6:	4659      	mov	r1, fp
 8003cc8:	2201      	movs	r2, #1
 8003cca:	4620      	mov	r0, r4
 8003ccc:	f000 fa40 	bl	8004150 <__lshift>
 8003cd0:	4631      	mov	r1, r6
 8003cd2:	4683      	mov	fp, r0
 8003cd4:	f000 fa90 	bl	80041f8 <__mcmp>
 8003cd8:	2800      	cmp	r0, #0
 8003cda:	dcb8      	bgt.n	8003c4e <_dtoa_r+0xa46>
 8003cdc:	d102      	bne.n	8003ce4 <_dtoa_r+0xadc>
 8003cde:	f018 0f01 	tst.w	r8, #1
 8003ce2:	d1b4      	bne.n	8003c4e <_dtoa_r+0xa46>
 8003ce4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003ce8:	1e6a      	subs	r2, r5, #1
 8003cea:	2b30      	cmp	r3, #48	; 0x30
 8003cec:	f47f af0f 	bne.w	8003b0e <_dtoa_r+0x906>
 8003cf0:	4615      	mov	r5, r2
 8003cf2:	e7f7      	b.n	8003ce4 <_dtoa_r+0xadc>
 8003cf4:	9b06      	ldr	r3, [sp, #24]
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d105      	bne.n	8003d06 <_dtoa_r+0xafe>
 8003cfa:	2331      	movs	r3, #49	; 0x31
 8003cfc:	9a06      	ldr	r2, [sp, #24]
 8003cfe:	f10a 0a01 	add.w	sl, sl, #1
 8003d02:	7013      	strb	r3, [r2, #0]
 8003d04:	e703      	b.n	8003b0e <_dtoa_r+0x906>
 8003d06:	4615      	mov	r5, r2
 8003d08:	e7a1      	b.n	8003c4e <_dtoa_r+0xa46>
 8003d0a:	4b17      	ldr	r3, [pc, #92]	; (8003d68 <_dtoa_r+0xb60>)
 8003d0c:	f7ff bae1 	b.w	80032d2 <_dtoa_r+0xca>
 8003d10:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	f47f aabb 	bne.w	800328e <_dtoa_r+0x86>
 8003d18:	4b14      	ldr	r3, [pc, #80]	; (8003d6c <_dtoa_r+0xb64>)
 8003d1a:	f7ff bada 	b.w	80032d2 <_dtoa_r+0xca>
 8003d1e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	f77f ae3f 	ble.w	80039a4 <_dtoa_r+0x79c>
 8003d26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003d28:	9308      	str	r3, [sp, #32]
 8003d2a:	e653      	b.n	80039d4 <_dtoa_r+0x7cc>
 8003d2c:	9b04      	ldr	r3, [sp, #16]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	dc03      	bgt.n	8003d3a <_dtoa_r+0xb32>
 8003d32:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003d34:	2b02      	cmp	r3, #2
 8003d36:	f73f aed5 	bgt.w	8003ae4 <_dtoa_r+0x8dc>
 8003d3a:	9d06      	ldr	r5, [sp, #24]
 8003d3c:	4631      	mov	r1, r6
 8003d3e:	4658      	mov	r0, fp
 8003d40:	f7ff f9d4 	bl	80030ec <quorem>
 8003d44:	9b06      	ldr	r3, [sp, #24]
 8003d46:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8003d4a:	f805 8b01 	strb.w	r8, [r5], #1
 8003d4e:	9a04      	ldr	r2, [sp, #16]
 8003d50:	1aeb      	subs	r3, r5, r3
 8003d52:	429a      	cmp	r2, r3
 8003d54:	ddb5      	ble.n	8003cc2 <_dtoa_r+0xaba>
 8003d56:	4659      	mov	r1, fp
 8003d58:	2300      	movs	r3, #0
 8003d5a:	220a      	movs	r2, #10
 8003d5c:	4620      	mov	r0, r4
 8003d5e:	f000 f881 	bl	8003e64 <__multadd>
 8003d62:	4683      	mov	fp, r0
 8003d64:	e7ea      	b.n	8003d3c <_dtoa_r+0xb34>
 8003d66:	bf00      	nop
 8003d68:	080048f4 	.word	0x080048f4
 8003d6c:	08004918 	.word	0x08004918

08003d70 <_localeconv_r>:
 8003d70:	4b04      	ldr	r3, [pc, #16]	; (8003d84 <_localeconv_r+0x14>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	6a18      	ldr	r0, [r3, #32]
 8003d76:	4b04      	ldr	r3, [pc, #16]	; (8003d88 <_localeconv_r+0x18>)
 8003d78:	2800      	cmp	r0, #0
 8003d7a:	bf08      	it	eq
 8003d7c:	4618      	moveq	r0, r3
 8003d7e:	30f0      	adds	r0, #240	; 0xf0
 8003d80:	4770      	bx	lr
 8003d82:	bf00      	nop
 8003d84:	2000000c 	.word	0x2000000c
 8003d88:	20000070 	.word	0x20000070

08003d8c <malloc>:
 8003d8c:	4b02      	ldr	r3, [pc, #8]	; (8003d98 <malloc+0xc>)
 8003d8e:	4601      	mov	r1, r0
 8003d90:	6818      	ldr	r0, [r3, #0]
 8003d92:	f000 bb53 	b.w	800443c <_malloc_r>
 8003d96:	bf00      	nop
 8003d98:	2000000c 	.word	0x2000000c

08003d9c <memchr>:
 8003d9c:	b510      	push	{r4, lr}
 8003d9e:	b2c9      	uxtb	r1, r1
 8003da0:	4402      	add	r2, r0
 8003da2:	4290      	cmp	r0, r2
 8003da4:	4603      	mov	r3, r0
 8003da6:	d101      	bne.n	8003dac <memchr+0x10>
 8003da8:	2300      	movs	r3, #0
 8003daa:	e003      	b.n	8003db4 <memchr+0x18>
 8003dac:	781c      	ldrb	r4, [r3, #0]
 8003dae:	3001      	adds	r0, #1
 8003db0:	428c      	cmp	r4, r1
 8003db2:	d1f6      	bne.n	8003da2 <memchr+0x6>
 8003db4:	4618      	mov	r0, r3
 8003db6:	bd10      	pop	{r4, pc}

08003db8 <memcpy>:
 8003db8:	b510      	push	{r4, lr}
 8003dba:	1e43      	subs	r3, r0, #1
 8003dbc:	440a      	add	r2, r1
 8003dbe:	4291      	cmp	r1, r2
 8003dc0:	d100      	bne.n	8003dc4 <memcpy+0xc>
 8003dc2:	bd10      	pop	{r4, pc}
 8003dc4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003dc8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003dcc:	e7f7      	b.n	8003dbe <memcpy+0x6>

08003dce <_Balloc>:
 8003dce:	b570      	push	{r4, r5, r6, lr}
 8003dd0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003dd2:	4604      	mov	r4, r0
 8003dd4:	460e      	mov	r6, r1
 8003dd6:	b93d      	cbnz	r5, 8003de8 <_Balloc+0x1a>
 8003dd8:	2010      	movs	r0, #16
 8003dda:	f7ff ffd7 	bl	8003d8c <malloc>
 8003dde:	6260      	str	r0, [r4, #36]	; 0x24
 8003de0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003de4:	6005      	str	r5, [r0, #0]
 8003de6:	60c5      	str	r5, [r0, #12]
 8003de8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8003dea:	68eb      	ldr	r3, [r5, #12]
 8003dec:	b183      	cbz	r3, 8003e10 <_Balloc+0x42>
 8003dee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003df0:	68db      	ldr	r3, [r3, #12]
 8003df2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8003df6:	b9b8      	cbnz	r0, 8003e28 <_Balloc+0x5a>
 8003df8:	2101      	movs	r1, #1
 8003dfa:	fa01 f506 	lsl.w	r5, r1, r6
 8003dfe:	1d6a      	adds	r2, r5, #5
 8003e00:	0092      	lsls	r2, r2, #2
 8003e02:	4620      	mov	r0, r4
 8003e04:	f000 fabf 	bl	8004386 <_calloc_r>
 8003e08:	b160      	cbz	r0, 8003e24 <_Balloc+0x56>
 8003e0a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8003e0e:	e00e      	b.n	8003e2e <_Balloc+0x60>
 8003e10:	2221      	movs	r2, #33	; 0x21
 8003e12:	2104      	movs	r1, #4
 8003e14:	4620      	mov	r0, r4
 8003e16:	f000 fab6 	bl	8004386 <_calloc_r>
 8003e1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003e1c:	60e8      	str	r0, [r5, #12]
 8003e1e:	68db      	ldr	r3, [r3, #12]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d1e4      	bne.n	8003dee <_Balloc+0x20>
 8003e24:	2000      	movs	r0, #0
 8003e26:	bd70      	pop	{r4, r5, r6, pc}
 8003e28:	6802      	ldr	r2, [r0, #0]
 8003e2a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8003e2e:	2300      	movs	r3, #0
 8003e30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003e34:	e7f7      	b.n	8003e26 <_Balloc+0x58>

08003e36 <_Bfree>:
 8003e36:	b570      	push	{r4, r5, r6, lr}
 8003e38:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8003e3a:	4606      	mov	r6, r0
 8003e3c:	460d      	mov	r5, r1
 8003e3e:	b93c      	cbnz	r4, 8003e50 <_Bfree+0x1a>
 8003e40:	2010      	movs	r0, #16
 8003e42:	f7ff ffa3 	bl	8003d8c <malloc>
 8003e46:	6270      	str	r0, [r6, #36]	; 0x24
 8003e48:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8003e4c:	6004      	str	r4, [r0, #0]
 8003e4e:	60c4      	str	r4, [r0, #12]
 8003e50:	b13d      	cbz	r5, 8003e62 <_Bfree+0x2c>
 8003e52:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8003e54:	686a      	ldr	r2, [r5, #4]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003e5c:	6029      	str	r1, [r5, #0]
 8003e5e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8003e62:	bd70      	pop	{r4, r5, r6, pc}

08003e64 <__multadd>:
 8003e64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e68:	461f      	mov	r7, r3
 8003e6a:	4606      	mov	r6, r0
 8003e6c:	460c      	mov	r4, r1
 8003e6e:	2300      	movs	r3, #0
 8003e70:	690d      	ldr	r5, [r1, #16]
 8003e72:	f101 0c14 	add.w	ip, r1, #20
 8003e76:	f8dc 0000 	ldr.w	r0, [ip]
 8003e7a:	3301      	adds	r3, #1
 8003e7c:	b281      	uxth	r1, r0
 8003e7e:	fb02 7101 	mla	r1, r2, r1, r7
 8003e82:	0c00      	lsrs	r0, r0, #16
 8003e84:	0c0f      	lsrs	r7, r1, #16
 8003e86:	fb02 7000 	mla	r0, r2, r0, r7
 8003e8a:	b289      	uxth	r1, r1
 8003e8c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8003e90:	429d      	cmp	r5, r3
 8003e92:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8003e96:	f84c 1b04 	str.w	r1, [ip], #4
 8003e9a:	dcec      	bgt.n	8003e76 <__multadd+0x12>
 8003e9c:	b1d7      	cbz	r7, 8003ed4 <__multadd+0x70>
 8003e9e:	68a3      	ldr	r3, [r4, #8]
 8003ea0:	42ab      	cmp	r3, r5
 8003ea2:	dc12      	bgt.n	8003eca <__multadd+0x66>
 8003ea4:	6861      	ldr	r1, [r4, #4]
 8003ea6:	4630      	mov	r0, r6
 8003ea8:	3101      	adds	r1, #1
 8003eaa:	f7ff ff90 	bl	8003dce <_Balloc>
 8003eae:	4680      	mov	r8, r0
 8003eb0:	6922      	ldr	r2, [r4, #16]
 8003eb2:	f104 010c 	add.w	r1, r4, #12
 8003eb6:	3202      	adds	r2, #2
 8003eb8:	0092      	lsls	r2, r2, #2
 8003eba:	300c      	adds	r0, #12
 8003ebc:	f7ff ff7c 	bl	8003db8 <memcpy>
 8003ec0:	4621      	mov	r1, r4
 8003ec2:	4630      	mov	r0, r6
 8003ec4:	f7ff ffb7 	bl	8003e36 <_Bfree>
 8003ec8:	4644      	mov	r4, r8
 8003eca:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8003ece:	3501      	adds	r5, #1
 8003ed0:	615f      	str	r7, [r3, #20]
 8003ed2:	6125      	str	r5, [r4, #16]
 8003ed4:	4620      	mov	r0, r4
 8003ed6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003eda <__hi0bits>:
 8003eda:	0c02      	lsrs	r2, r0, #16
 8003edc:	0412      	lsls	r2, r2, #16
 8003ede:	4603      	mov	r3, r0
 8003ee0:	b9b2      	cbnz	r2, 8003f10 <__hi0bits+0x36>
 8003ee2:	0403      	lsls	r3, r0, #16
 8003ee4:	2010      	movs	r0, #16
 8003ee6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8003eea:	bf04      	itt	eq
 8003eec:	021b      	lsleq	r3, r3, #8
 8003eee:	3008      	addeq	r0, #8
 8003ef0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8003ef4:	bf04      	itt	eq
 8003ef6:	011b      	lsleq	r3, r3, #4
 8003ef8:	3004      	addeq	r0, #4
 8003efa:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8003efe:	bf04      	itt	eq
 8003f00:	009b      	lsleq	r3, r3, #2
 8003f02:	3002      	addeq	r0, #2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	db06      	blt.n	8003f16 <__hi0bits+0x3c>
 8003f08:	005b      	lsls	r3, r3, #1
 8003f0a:	d503      	bpl.n	8003f14 <__hi0bits+0x3a>
 8003f0c:	3001      	adds	r0, #1
 8003f0e:	4770      	bx	lr
 8003f10:	2000      	movs	r0, #0
 8003f12:	e7e8      	b.n	8003ee6 <__hi0bits+0xc>
 8003f14:	2020      	movs	r0, #32
 8003f16:	4770      	bx	lr

08003f18 <__lo0bits>:
 8003f18:	6803      	ldr	r3, [r0, #0]
 8003f1a:	4601      	mov	r1, r0
 8003f1c:	f013 0207 	ands.w	r2, r3, #7
 8003f20:	d00b      	beq.n	8003f3a <__lo0bits+0x22>
 8003f22:	07da      	lsls	r2, r3, #31
 8003f24:	d423      	bmi.n	8003f6e <__lo0bits+0x56>
 8003f26:	0798      	lsls	r0, r3, #30
 8003f28:	bf49      	itett	mi
 8003f2a:	085b      	lsrmi	r3, r3, #1
 8003f2c:	089b      	lsrpl	r3, r3, #2
 8003f2e:	2001      	movmi	r0, #1
 8003f30:	600b      	strmi	r3, [r1, #0]
 8003f32:	bf5c      	itt	pl
 8003f34:	600b      	strpl	r3, [r1, #0]
 8003f36:	2002      	movpl	r0, #2
 8003f38:	4770      	bx	lr
 8003f3a:	b298      	uxth	r0, r3
 8003f3c:	b9a8      	cbnz	r0, 8003f6a <__lo0bits+0x52>
 8003f3e:	2010      	movs	r0, #16
 8003f40:	0c1b      	lsrs	r3, r3, #16
 8003f42:	f013 0fff 	tst.w	r3, #255	; 0xff
 8003f46:	bf04      	itt	eq
 8003f48:	0a1b      	lsreq	r3, r3, #8
 8003f4a:	3008      	addeq	r0, #8
 8003f4c:	071a      	lsls	r2, r3, #28
 8003f4e:	bf04      	itt	eq
 8003f50:	091b      	lsreq	r3, r3, #4
 8003f52:	3004      	addeq	r0, #4
 8003f54:	079a      	lsls	r2, r3, #30
 8003f56:	bf04      	itt	eq
 8003f58:	089b      	lsreq	r3, r3, #2
 8003f5a:	3002      	addeq	r0, #2
 8003f5c:	07da      	lsls	r2, r3, #31
 8003f5e:	d402      	bmi.n	8003f66 <__lo0bits+0x4e>
 8003f60:	085b      	lsrs	r3, r3, #1
 8003f62:	d006      	beq.n	8003f72 <__lo0bits+0x5a>
 8003f64:	3001      	adds	r0, #1
 8003f66:	600b      	str	r3, [r1, #0]
 8003f68:	4770      	bx	lr
 8003f6a:	4610      	mov	r0, r2
 8003f6c:	e7e9      	b.n	8003f42 <__lo0bits+0x2a>
 8003f6e:	2000      	movs	r0, #0
 8003f70:	4770      	bx	lr
 8003f72:	2020      	movs	r0, #32
 8003f74:	4770      	bx	lr

08003f76 <__i2b>:
 8003f76:	b510      	push	{r4, lr}
 8003f78:	460c      	mov	r4, r1
 8003f7a:	2101      	movs	r1, #1
 8003f7c:	f7ff ff27 	bl	8003dce <_Balloc>
 8003f80:	2201      	movs	r2, #1
 8003f82:	6144      	str	r4, [r0, #20]
 8003f84:	6102      	str	r2, [r0, #16]
 8003f86:	bd10      	pop	{r4, pc}

08003f88 <__multiply>:
 8003f88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f8c:	4614      	mov	r4, r2
 8003f8e:	690a      	ldr	r2, [r1, #16]
 8003f90:	6923      	ldr	r3, [r4, #16]
 8003f92:	4688      	mov	r8, r1
 8003f94:	429a      	cmp	r2, r3
 8003f96:	bfbe      	ittt	lt
 8003f98:	460b      	movlt	r3, r1
 8003f9a:	46a0      	movlt	r8, r4
 8003f9c:	461c      	movlt	r4, r3
 8003f9e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8003fa2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8003fa6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8003faa:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8003fae:	eb07 0609 	add.w	r6, r7, r9
 8003fb2:	42b3      	cmp	r3, r6
 8003fb4:	bfb8      	it	lt
 8003fb6:	3101      	addlt	r1, #1
 8003fb8:	f7ff ff09 	bl	8003dce <_Balloc>
 8003fbc:	f100 0514 	add.w	r5, r0, #20
 8003fc0:	462b      	mov	r3, r5
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8003fc8:	4573      	cmp	r3, lr
 8003fca:	d316      	bcc.n	8003ffa <__multiply+0x72>
 8003fcc:	f104 0214 	add.w	r2, r4, #20
 8003fd0:	f108 0114 	add.w	r1, r8, #20
 8003fd4:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8003fd8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8003fdc:	9300      	str	r3, [sp, #0]
 8003fde:	9b00      	ldr	r3, [sp, #0]
 8003fe0:	9201      	str	r2, [sp, #4]
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d80c      	bhi.n	8004000 <__multiply+0x78>
 8003fe6:	2e00      	cmp	r6, #0
 8003fe8:	dd03      	ble.n	8003ff2 <__multiply+0x6a>
 8003fea:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d05d      	beq.n	80040ae <__multiply+0x126>
 8003ff2:	6106      	str	r6, [r0, #16]
 8003ff4:	b003      	add	sp, #12
 8003ff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ffa:	f843 2b04 	str.w	r2, [r3], #4
 8003ffe:	e7e3      	b.n	8003fc8 <__multiply+0x40>
 8004000:	f8b2 b000 	ldrh.w	fp, [r2]
 8004004:	f1bb 0f00 	cmp.w	fp, #0
 8004008:	d023      	beq.n	8004052 <__multiply+0xca>
 800400a:	4689      	mov	r9, r1
 800400c:	46ac      	mov	ip, r5
 800400e:	f04f 0800 	mov.w	r8, #0
 8004012:	f859 4b04 	ldr.w	r4, [r9], #4
 8004016:	f8dc a000 	ldr.w	sl, [ip]
 800401a:	b2a3      	uxth	r3, r4
 800401c:	fa1f fa8a 	uxth.w	sl, sl
 8004020:	fb0b a303 	mla	r3, fp, r3, sl
 8004024:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8004028:	f8dc 4000 	ldr.w	r4, [ip]
 800402c:	4443      	add	r3, r8
 800402e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8004032:	fb0b 840a 	mla	r4, fp, sl, r8
 8004036:	46e2      	mov	sl, ip
 8004038:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800403c:	b29b      	uxth	r3, r3
 800403e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004042:	454f      	cmp	r7, r9
 8004044:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8004048:	f84a 3b04 	str.w	r3, [sl], #4
 800404c:	d82b      	bhi.n	80040a6 <__multiply+0x11e>
 800404e:	f8cc 8004 	str.w	r8, [ip, #4]
 8004052:	9b01      	ldr	r3, [sp, #4]
 8004054:	3204      	adds	r2, #4
 8004056:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800405a:	f1ba 0f00 	cmp.w	sl, #0
 800405e:	d020      	beq.n	80040a2 <__multiply+0x11a>
 8004060:	4689      	mov	r9, r1
 8004062:	46a8      	mov	r8, r5
 8004064:	f04f 0b00 	mov.w	fp, #0
 8004068:	682b      	ldr	r3, [r5, #0]
 800406a:	f8b9 c000 	ldrh.w	ip, [r9]
 800406e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8004072:	b29b      	uxth	r3, r3
 8004074:	fb0a 440c 	mla	r4, sl, ip, r4
 8004078:	46c4      	mov	ip, r8
 800407a:	445c      	add	r4, fp
 800407c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004080:	f84c 3b04 	str.w	r3, [ip], #4
 8004084:	f859 3b04 	ldr.w	r3, [r9], #4
 8004088:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800408c:	0c1b      	lsrs	r3, r3, #16
 800408e:	fb0a b303 	mla	r3, sl, r3, fp
 8004092:	454f      	cmp	r7, r9
 8004094:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8004098:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800409c:	d805      	bhi.n	80040aa <__multiply+0x122>
 800409e:	f8c8 3004 	str.w	r3, [r8, #4]
 80040a2:	3504      	adds	r5, #4
 80040a4:	e79b      	b.n	8003fde <__multiply+0x56>
 80040a6:	46d4      	mov	ip, sl
 80040a8:	e7b3      	b.n	8004012 <__multiply+0x8a>
 80040aa:	46e0      	mov	r8, ip
 80040ac:	e7dd      	b.n	800406a <__multiply+0xe2>
 80040ae:	3e01      	subs	r6, #1
 80040b0:	e799      	b.n	8003fe6 <__multiply+0x5e>
	...

080040b4 <__pow5mult>:
 80040b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80040b8:	4615      	mov	r5, r2
 80040ba:	f012 0203 	ands.w	r2, r2, #3
 80040be:	4606      	mov	r6, r0
 80040c0:	460f      	mov	r7, r1
 80040c2:	d007      	beq.n	80040d4 <__pow5mult+0x20>
 80040c4:	4c21      	ldr	r4, [pc, #132]	; (800414c <__pow5mult+0x98>)
 80040c6:	3a01      	subs	r2, #1
 80040c8:	2300      	movs	r3, #0
 80040ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80040ce:	f7ff fec9 	bl	8003e64 <__multadd>
 80040d2:	4607      	mov	r7, r0
 80040d4:	10ad      	asrs	r5, r5, #2
 80040d6:	d035      	beq.n	8004144 <__pow5mult+0x90>
 80040d8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80040da:	b93c      	cbnz	r4, 80040ec <__pow5mult+0x38>
 80040dc:	2010      	movs	r0, #16
 80040de:	f7ff fe55 	bl	8003d8c <malloc>
 80040e2:	6270      	str	r0, [r6, #36]	; 0x24
 80040e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80040e8:	6004      	str	r4, [r0, #0]
 80040ea:	60c4      	str	r4, [r0, #12]
 80040ec:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80040f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80040f4:	b94c      	cbnz	r4, 800410a <__pow5mult+0x56>
 80040f6:	f240 2171 	movw	r1, #625	; 0x271
 80040fa:	4630      	mov	r0, r6
 80040fc:	f7ff ff3b 	bl	8003f76 <__i2b>
 8004100:	2300      	movs	r3, #0
 8004102:	4604      	mov	r4, r0
 8004104:	f8c8 0008 	str.w	r0, [r8, #8]
 8004108:	6003      	str	r3, [r0, #0]
 800410a:	f04f 0800 	mov.w	r8, #0
 800410e:	07eb      	lsls	r3, r5, #31
 8004110:	d50a      	bpl.n	8004128 <__pow5mult+0x74>
 8004112:	4639      	mov	r1, r7
 8004114:	4622      	mov	r2, r4
 8004116:	4630      	mov	r0, r6
 8004118:	f7ff ff36 	bl	8003f88 <__multiply>
 800411c:	4681      	mov	r9, r0
 800411e:	4639      	mov	r1, r7
 8004120:	4630      	mov	r0, r6
 8004122:	f7ff fe88 	bl	8003e36 <_Bfree>
 8004126:	464f      	mov	r7, r9
 8004128:	106d      	asrs	r5, r5, #1
 800412a:	d00b      	beq.n	8004144 <__pow5mult+0x90>
 800412c:	6820      	ldr	r0, [r4, #0]
 800412e:	b938      	cbnz	r0, 8004140 <__pow5mult+0x8c>
 8004130:	4622      	mov	r2, r4
 8004132:	4621      	mov	r1, r4
 8004134:	4630      	mov	r0, r6
 8004136:	f7ff ff27 	bl	8003f88 <__multiply>
 800413a:	6020      	str	r0, [r4, #0]
 800413c:	f8c0 8000 	str.w	r8, [r0]
 8004140:	4604      	mov	r4, r0
 8004142:	e7e4      	b.n	800410e <__pow5mult+0x5a>
 8004144:	4638      	mov	r0, r7
 8004146:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800414a:	bf00      	nop
 800414c:	08004a18 	.word	0x08004a18

08004150 <__lshift>:
 8004150:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004154:	460c      	mov	r4, r1
 8004156:	4607      	mov	r7, r0
 8004158:	4616      	mov	r6, r2
 800415a:	6923      	ldr	r3, [r4, #16]
 800415c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004160:	eb0a 0903 	add.w	r9, sl, r3
 8004164:	6849      	ldr	r1, [r1, #4]
 8004166:	68a3      	ldr	r3, [r4, #8]
 8004168:	f109 0501 	add.w	r5, r9, #1
 800416c:	42ab      	cmp	r3, r5
 800416e:	db32      	blt.n	80041d6 <__lshift+0x86>
 8004170:	4638      	mov	r0, r7
 8004172:	f7ff fe2c 	bl	8003dce <_Balloc>
 8004176:	2300      	movs	r3, #0
 8004178:	4680      	mov	r8, r0
 800417a:	461a      	mov	r2, r3
 800417c:	f100 0114 	add.w	r1, r0, #20
 8004180:	4553      	cmp	r3, sl
 8004182:	db2b      	blt.n	80041dc <__lshift+0x8c>
 8004184:	6920      	ldr	r0, [r4, #16]
 8004186:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800418a:	f104 0314 	add.w	r3, r4, #20
 800418e:	f016 021f 	ands.w	r2, r6, #31
 8004192:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004196:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800419a:	d025      	beq.n	80041e8 <__lshift+0x98>
 800419c:	2000      	movs	r0, #0
 800419e:	f1c2 0e20 	rsb	lr, r2, #32
 80041a2:	468a      	mov	sl, r1
 80041a4:	681e      	ldr	r6, [r3, #0]
 80041a6:	4096      	lsls	r6, r2
 80041a8:	4330      	orrs	r0, r6
 80041aa:	f84a 0b04 	str.w	r0, [sl], #4
 80041ae:	f853 0b04 	ldr.w	r0, [r3], #4
 80041b2:	459c      	cmp	ip, r3
 80041b4:	fa20 f00e 	lsr.w	r0, r0, lr
 80041b8:	d814      	bhi.n	80041e4 <__lshift+0x94>
 80041ba:	6048      	str	r0, [r1, #4]
 80041bc:	b108      	cbz	r0, 80041c2 <__lshift+0x72>
 80041be:	f109 0502 	add.w	r5, r9, #2
 80041c2:	3d01      	subs	r5, #1
 80041c4:	4638      	mov	r0, r7
 80041c6:	f8c8 5010 	str.w	r5, [r8, #16]
 80041ca:	4621      	mov	r1, r4
 80041cc:	f7ff fe33 	bl	8003e36 <_Bfree>
 80041d0:	4640      	mov	r0, r8
 80041d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041d6:	3101      	adds	r1, #1
 80041d8:	005b      	lsls	r3, r3, #1
 80041da:	e7c7      	b.n	800416c <__lshift+0x1c>
 80041dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80041e0:	3301      	adds	r3, #1
 80041e2:	e7cd      	b.n	8004180 <__lshift+0x30>
 80041e4:	4651      	mov	r1, sl
 80041e6:	e7dc      	b.n	80041a2 <__lshift+0x52>
 80041e8:	3904      	subs	r1, #4
 80041ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80041ee:	459c      	cmp	ip, r3
 80041f0:	f841 2f04 	str.w	r2, [r1, #4]!
 80041f4:	d8f9      	bhi.n	80041ea <__lshift+0x9a>
 80041f6:	e7e4      	b.n	80041c2 <__lshift+0x72>

080041f8 <__mcmp>:
 80041f8:	6903      	ldr	r3, [r0, #16]
 80041fa:	690a      	ldr	r2, [r1, #16]
 80041fc:	b530      	push	{r4, r5, lr}
 80041fe:	1a9b      	subs	r3, r3, r2
 8004200:	d10c      	bne.n	800421c <__mcmp+0x24>
 8004202:	0092      	lsls	r2, r2, #2
 8004204:	3014      	adds	r0, #20
 8004206:	3114      	adds	r1, #20
 8004208:	1884      	adds	r4, r0, r2
 800420a:	4411      	add	r1, r2
 800420c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004210:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004214:	4295      	cmp	r5, r2
 8004216:	d003      	beq.n	8004220 <__mcmp+0x28>
 8004218:	d305      	bcc.n	8004226 <__mcmp+0x2e>
 800421a:	2301      	movs	r3, #1
 800421c:	4618      	mov	r0, r3
 800421e:	bd30      	pop	{r4, r5, pc}
 8004220:	42a0      	cmp	r0, r4
 8004222:	d3f3      	bcc.n	800420c <__mcmp+0x14>
 8004224:	e7fa      	b.n	800421c <__mcmp+0x24>
 8004226:	f04f 33ff 	mov.w	r3, #4294967295
 800422a:	e7f7      	b.n	800421c <__mcmp+0x24>

0800422c <__mdiff>:
 800422c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004230:	460d      	mov	r5, r1
 8004232:	4607      	mov	r7, r0
 8004234:	4611      	mov	r1, r2
 8004236:	4628      	mov	r0, r5
 8004238:	4614      	mov	r4, r2
 800423a:	f7ff ffdd 	bl	80041f8 <__mcmp>
 800423e:	1e06      	subs	r6, r0, #0
 8004240:	d108      	bne.n	8004254 <__mdiff+0x28>
 8004242:	4631      	mov	r1, r6
 8004244:	4638      	mov	r0, r7
 8004246:	f7ff fdc2 	bl	8003dce <_Balloc>
 800424a:	2301      	movs	r3, #1
 800424c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8004250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004254:	bfa4      	itt	ge
 8004256:	4623      	movge	r3, r4
 8004258:	462c      	movge	r4, r5
 800425a:	4638      	mov	r0, r7
 800425c:	6861      	ldr	r1, [r4, #4]
 800425e:	bfa6      	itte	ge
 8004260:	461d      	movge	r5, r3
 8004262:	2600      	movge	r6, #0
 8004264:	2601      	movlt	r6, #1
 8004266:	f7ff fdb2 	bl	8003dce <_Balloc>
 800426a:	f04f 0e00 	mov.w	lr, #0
 800426e:	60c6      	str	r6, [r0, #12]
 8004270:	692b      	ldr	r3, [r5, #16]
 8004272:	6926      	ldr	r6, [r4, #16]
 8004274:	f104 0214 	add.w	r2, r4, #20
 8004278:	f105 0914 	add.w	r9, r5, #20
 800427c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8004280:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8004284:	f100 0114 	add.w	r1, r0, #20
 8004288:	f852 ab04 	ldr.w	sl, [r2], #4
 800428c:	f859 5b04 	ldr.w	r5, [r9], #4
 8004290:	fa1f f38a 	uxth.w	r3, sl
 8004294:	4473      	add	r3, lr
 8004296:	b2ac      	uxth	r4, r5
 8004298:	1b1b      	subs	r3, r3, r4
 800429a:	0c2c      	lsrs	r4, r5, #16
 800429c:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 80042a0:	eb04 4423 	add.w	r4, r4, r3, asr #16
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	ea4f 4e24 	mov.w	lr, r4, asr #16
 80042aa:	45c8      	cmp	r8, r9
 80042ac:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80042b0:	4694      	mov	ip, r2
 80042b2:	f841 4b04 	str.w	r4, [r1], #4
 80042b6:	d8e7      	bhi.n	8004288 <__mdiff+0x5c>
 80042b8:	45bc      	cmp	ip, r7
 80042ba:	d304      	bcc.n	80042c6 <__mdiff+0x9a>
 80042bc:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80042c0:	b183      	cbz	r3, 80042e4 <__mdiff+0xb8>
 80042c2:	6106      	str	r6, [r0, #16]
 80042c4:	e7c4      	b.n	8004250 <__mdiff+0x24>
 80042c6:	f85c 4b04 	ldr.w	r4, [ip], #4
 80042ca:	b2a2      	uxth	r2, r4
 80042cc:	4472      	add	r2, lr
 80042ce:	1413      	asrs	r3, r2, #16
 80042d0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80042d4:	b292      	uxth	r2, r2
 80042d6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80042da:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80042de:	f841 2b04 	str.w	r2, [r1], #4
 80042e2:	e7e9      	b.n	80042b8 <__mdiff+0x8c>
 80042e4:	3e01      	subs	r6, #1
 80042e6:	e7e9      	b.n	80042bc <__mdiff+0x90>

080042e8 <__d2b>:
 80042e8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80042ec:	461c      	mov	r4, r3
 80042ee:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 80042f2:	2101      	movs	r1, #1
 80042f4:	4690      	mov	r8, r2
 80042f6:	f7ff fd6a 	bl	8003dce <_Balloc>
 80042fa:	f3c4 0213 	ubfx	r2, r4, #0, #20
 80042fe:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8004302:	4607      	mov	r7, r0
 8004304:	bb34      	cbnz	r4, 8004354 <__d2b+0x6c>
 8004306:	9201      	str	r2, [sp, #4]
 8004308:	f1b8 0200 	subs.w	r2, r8, #0
 800430c:	d027      	beq.n	800435e <__d2b+0x76>
 800430e:	a802      	add	r0, sp, #8
 8004310:	f840 2d08 	str.w	r2, [r0, #-8]!
 8004314:	f7ff fe00 	bl	8003f18 <__lo0bits>
 8004318:	9900      	ldr	r1, [sp, #0]
 800431a:	b1f0      	cbz	r0, 800435a <__d2b+0x72>
 800431c:	9a01      	ldr	r2, [sp, #4]
 800431e:	f1c0 0320 	rsb	r3, r0, #32
 8004322:	fa02 f303 	lsl.w	r3, r2, r3
 8004326:	430b      	orrs	r3, r1
 8004328:	40c2      	lsrs	r2, r0
 800432a:	617b      	str	r3, [r7, #20]
 800432c:	9201      	str	r2, [sp, #4]
 800432e:	9b01      	ldr	r3, [sp, #4]
 8004330:	2b00      	cmp	r3, #0
 8004332:	bf14      	ite	ne
 8004334:	2102      	movne	r1, #2
 8004336:	2101      	moveq	r1, #1
 8004338:	61bb      	str	r3, [r7, #24]
 800433a:	6139      	str	r1, [r7, #16]
 800433c:	b1c4      	cbz	r4, 8004370 <__d2b+0x88>
 800433e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8004342:	4404      	add	r4, r0
 8004344:	6034      	str	r4, [r6, #0]
 8004346:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800434a:	6028      	str	r0, [r5, #0]
 800434c:	4638      	mov	r0, r7
 800434e:	b002      	add	sp, #8
 8004350:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004354:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004358:	e7d5      	b.n	8004306 <__d2b+0x1e>
 800435a:	6179      	str	r1, [r7, #20]
 800435c:	e7e7      	b.n	800432e <__d2b+0x46>
 800435e:	a801      	add	r0, sp, #4
 8004360:	f7ff fdda 	bl	8003f18 <__lo0bits>
 8004364:	2101      	movs	r1, #1
 8004366:	9b01      	ldr	r3, [sp, #4]
 8004368:	6139      	str	r1, [r7, #16]
 800436a:	617b      	str	r3, [r7, #20]
 800436c:	3020      	adds	r0, #32
 800436e:	e7e5      	b.n	800433c <__d2b+0x54>
 8004370:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004374:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8004378:	6030      	str	r0, [r6, #0]
 800437a:	6918      	ldr	r0, [r3, #16]
 800437c:	f7ff fdad 	bl	8003eda <__hi0bits>
 8004380:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8004384:	e7e1      	b.n	800434a <__d2b+0x62>

08004386 <_calloc_r>:
 8004386:	b538      	push	{r3, r4, r5, lr}
 8004388:	fb02 f401 	mul.w	r4, r2, r1
 800438c:	4621      	mov	r1, r4
 800438e:	f000 f855 	bl	800443c <_malloc_r>
 8004392:	4605      	mov	r5, r0
 8004394:	b118      	cbz	r0, 800439e <_calloc_r+0x18>
 8004396:	4622      	mov	r2, r4
 8004398:	2100      	movs	r1, #0
 800439a:	f7fe fa2f 	bl	80027fc <memset>
 800439e:	4628      	mov	r0, r5
 80043a0:	bd38      	pop	{r3, r4, r5, pc}
	...

080043a4 <_free_r>:
 80043a4:	b538      	push	{r3, r4, r5, lr}
 80043a6:	4605      	mov	r5, r0
 80043a8:	2900      	cmp	r1, #0
 80043aa:	d043      	beq.n	8004434 <_free_r+0x90>
 80043ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80043b0:	1f0c      	subs	r4, r1, #4
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	bfb8      	it	lt
 80043b6:	18e4      	addlt	r4, r4, r3
 80043b8:	f000 fa27 	bl	800480a <__malloc_lock>
 80043bc:	4a1e      	ldr	r2, [pc, #120]	; (8004438 <_free_r+0x94>)
 80043be:	6813      	ldr	r3, [r2, #0]
 80043c0:	4610      	mov	r0, r2
 80043c2:	b933      	cbnz	r3, 80043d2 <_free_r+0x2e>
 80043c4:	6063      	str	r3, [r4, #4]
 80043c6:	6014      	str	r4, [r2, #0]
 80043c8:	4628      	mov	r0, r5
 80043ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80043ce:	f000 ba1d 	b.w	800480c <__malloc_unlock>
 80043d2:	42a3      	cmp	r3, r4
 80043d4:	d90b      	bls.n	80043ee <_free_r+0x4a>
 80043d6:	6821      	ldr	r1, [r4, #0]
 80043d8:	1862      	adds	r2, r4, r1
 80043da:	4293      	cmp	r3, r2
 80043dc:	bf01      	itttt	eq
 80043de:	681a      	ldreq	r2, [r3, #0]
 80043e0:	685b      	ldreq	r3, [r3, #4]
 80043e2:	1852      	addeq	r2, r2, r1
 80043e4:	6022      	streq	r2, [r4, #0]
 80043e6:	6063      	str	r3, [r4, #4]
 80043e8:	6004      	str	r4, [r0, #0]
 80043ea:	e7ed      	b.n	80043c8 <_free_r+0x24>
 80043ec:	4613      	mov	r3, r2
 80043ee:	685a      	ldr	r2, [r3, #4]
 80043f0:	b10a      	cbz	r2, 80043f6 <_free_r+0x52>
 80043f2:	42a2      	cmp	r2, r4
 80043f4:	d9fa      	bls.n	80043ec <_free_r+0x48>
 80043f6:	6819      	ldr	r1, [r3, #0]
 80043f8:	1858      	adds	r0, r3, r1
 80043fa:	42a0      	cmp	r0, r4
 80043fc:	d10b      	bne.n	8004416 <_free_r+0x72>
 80043fe:	6820      	ldr	r0, [r4, #0]
 8004400:	4401      	add	r1, r0
 8004402:	1858      	adds	r0, r3, r1
 8004404:	4282      	cmp	r2, r0
 8004406:	6019      	str	r1, [r3, #0]
 8004408:	d1de      	bne.n	80043c8 <_free_r+0x24>
 800440a:	6810      	ldr	r0, [r2, #0]
 800440c:	6852      	ldr	r2, [r2, #4]
 800440e:	4401      	add	r1, r0
 8004410:	6019      	str	r1, [r3, #0]
 8004412:	605a      	str	r2, [r3, #4]
 8004414:	e7d8      	b.n	80043c8 <_free_r+0x24>
 8004416:	d902      	bls.n	800441e <_free_r+0x7a>
 8004418:	230c      	movs	r3, #12
 800441a:	602b      	str	r3, [r5, #0]
 800441c:	e7d4      	b.n	80043c8 <_free_r+0x24>
 800441e:	6820      	ldr	r0, [r4, #0]
 8004420:	1821      	adds	r1, r4, r0
 8004422:	428a      	cmp	r2, r1
 8004424:	bf01      	itttt	eq
 8004426:	6811      	ldreq	r1, [r2, #0]
 8004428:	6852      	ldreq	r2, [r2, #4]
 800442a:	1809      	addeq	r1, r1, r0
 800442c:	6021      	streq	r1, [r4, #0]
 800442e:	6062      	str	r2, [r4, #4]
 8004430:	605c      	str	r4, [r3, #4]
 8004432:	e7c9      	b.n	80043c8 <_free_r+0x24>
 8004434:	bd38      	pop	{r3, r4, r5, pc}
 8004436:	bf00      	nop
 8004438:	200001fc 	.word	0x200001fc

0800443c <_malloc_r>:
 800443c:	b570      	push	{r4, r5, r6, lr}
 800443e:	1ccd      	adds	r5, r1, #3
 8004440:	f025 0503 	bic.w	r5, r5, #3
 8004444:	3508      	adds	r5, #8
 8004446:	2d0c      	cmp	r5, #12
 8004448:	bf38      	it	cc
 800444a:	250c      	movcc	r5, #12
 800444c:	2d00      	cmp	r5, #0
 800444e:	4606      	mov	r6, r0
 8004450:	db01      	blt.n	8004456 <_malloc_r+0x1a>
 8004452:	42a9      	cmp	r1, r5
 8004454:	d903      	bls.n	800445e <_malloc_r+0x22>
 8004456:	230c      	movs	r3, #12
 8004458:	6033      	str	r3, [r6, #0]
 800445a:	2000      	movs	r0, #0
 800445c:	bd70      	pop	{r4, r5, r6, pc}
 800445e:	f000 f9d4 	bl	800480a <__malloc_lock>
 8004462:	4a21      	ldr	r2, [pc, #132]	; (80044e8 <_malloc_r+0xac>)
 8004464:	6814      	ldr	r4, [r2, #0]
 8004466:	4621      	mov	r1, r4
 8004468:	b991      	cbnz	r1, 8004490 <_malloc_r+0x54>
 800446a:	4c20      	ldr	r4, [pc, #128]	; (80044ec <_malloc_r+0xb0>)
 800446c:	6823      	ldr	r3, [r4, #0]
 800446e:	b91b      	cbnz	r3, 8004478 <_malloc_r+0x3c>
 8004470:	4630      	mov	r0, r6
 8004472:	f000 f98f 	bl	8004794 <_sbrk_r>
 8004476:	6020      	str	r0, [r4, #0]
 8004478:	4629      	mov	r1, r5
 800447a:	4630      	mov	r0, r6
 800447c:	f000 f98a 	bl	8004794 <_sbrk_r>
 8004480:	1c43      	adds	r3, r0, #1
 8004482:	d124      	bne.n	80044ce <_malloc_r+0x92>
 8004484:	230c      	movs	r3, #12
 8004486:	4630      	mov	r0, r6
 8004488:	6033      	str	r3, [r6, #0]
 800448a:	f000 f9bf 	bl	800480c <__malloc_unlock>
 800448e:	e7e4      	b.n	800445a <_malloc_r+0x1e>
 8004490:	680b      	ldr	r3, [r1, #0]
 8004492:	1b5b      	subs	r3, r3, r5
 8004494:	d418      	bmi.n	80044c8 <_malloc_r+0x8c>
 8004496:	2b0b      	cmp	r3, #11
 8004498:	d90f      	bls.n	80044ba <_malloc_r+0x7e>
 800449a:	600b      	str	r3, [r1, #0]
 800449c:	18cc      	adds	r4, r1, r3
 800449e:	50cd      	str	r5, [r1, r3]
 80044a0:	4630      	mov	r0, r6
 80044a2:	f000 f9b3 	bl	800480c <__malloc_unlock>
 80044a6:	f104 000b 	add.w	r0, r4, #11
 80044aa:	1d23      	adds	r3, r4, #4
 80044ac:	f020 0007 	bic.w	r0, r0, #7
 80044b0:	1ac3      	subs	r3, r0, r3
 80044b2:	d0d3      	beq.n	800445c <_malloc_r+0x20>
 80044b4:	425a      	negs	r2, r3
 80044b6:	50e2      	str	r2, [r4, r3]
 80044b8:	e7d0      	b.n	800445c <_malloc_r+0x20>
 80044ba:	684b      	ldr	r3, [r1, #4]
 80044bc:	428c      	cmp	r4, r1
 80044be:	bf16      	itet	ne
 80044c0:	6063      	strne	r3, [r4, #4]
 80044c2:	6013      	streq	r3, [r2, #0]
 80044c4:	460c      	movne	r4, r1
 80044c6:	e7eb      	b.n	80044a0 <_malloc_r+0x64>
 80044c8:	460c      	mov	r4, r1
 80044ca:	6849      	ldr	r1, [r1, #4]
 80044cc:	e7cc      	b.n	8004468 <_malloc_r+0x2c>
 80044ce:	1cc4      	adds	r4, r0, #3
 80044d0:	f024 0403 	bic.w	r4, r4, #3
 80044d4:	42a0      	cmp	r0, r4
 80044d6:	d005      	beq.n	80044e4 <_malloc_r+0xa8>
 80044d8:	1a21      	subs	r1, r4, r0
 80044da:	4630      	mov	r0, r6
 80044dc:	f000 f95a 	bl	8004794 <_sbrk_r>
 80044e0:	3001      	adds	r0, #1
 80044e2:	d0cf      	beq.n	8004484 <_malloc_r+0x48>
 80044e4:	6025      	str	r5, [r4, #0]
 80044e6:	e7db      	b.n	80044a0 <_malloc_r+0x64>
 80044e8:	200001fc 	.word	0x200001fc
 80044ec:	20000200 	.word	0x20000200

080044f0 <__ssputs_r>:
 80044f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044f4:	688e      	ldr	r6, [r1, #8]
 80044f6:	4682      	mov	sl, r0
 80044f8:	429e      	cmp	r6, r3
 80044fa:	460c      	mov	r4, r1
 80044fc:	4690      	mov	r8, r2
 80044fe:	4699      	mov	r9, r3
 8004500:	d837      	bhi.n	8004572 <__ssputs_r+0x82>
 8004502:	898a      	ldrh	r2, [r1, #12]
 8004504:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004508:	d031      	beq.n	800456e <__ssputs_r+0x7e>
 800450a:	2302      	movs	r3, #2
 800450c:	6825      	ldr	r5, [r4, #0]
 800450e:	6909      	ldr	r1, [r1, #16]
 8004510:	1a6f      	subs	r7, r5, r1
 8004512:	6965      	ldr	r5, [r4, #20]
 8004514:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004518:	fb95 f5f3 	sdiv	r5, r5, r3
 800451c:	f109 0301 	add.w	r3, r9, #1
 8004520:	443b      	add	r3, r7
 8004522:	429d      	cmp	r5, r3
 8004524:	bf38      	it	cc
 8004526:	461d      	movcc	r5, r3
 8004528:	0553      	lsls	r3, r2, #21
 800452a:	d530      	bpl.n	800458e <__ssputs_r+0x9e>
 800452c:	4629      	mov	r1, r5
 800452e:	f7ff ff85 	bl	800443c <_malloc_r>
 8004532:	4606      	mov	r6, r0
 8004534:	b950      	cbnz	r0, 800454c <__ssputs_r+0x5c>
 8004536:	230c      	movs	r3, #12
 8004538:	f04f 30ff 	mov.w	r0, #4294967295
 800453c:	f8ca 3000 	str.w	r3, [sl]
 8004540:	89a3      	ldrh	r3, [r4, #12]
 8004542:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004546:	81a3      	strh	r3, [r4, #12]
 8004548:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800454c:	463a      	mov	r2, r7
 800454e:	6921      	ldr	r1, [r4, #16]
 8004550:	f7ff fc32 	bl	8003db8 <memcpy>
 8004554:	89a3      	ldrh	r3, [r4, #12]
 8004556:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800455a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800455e:	81a3      	strh	r3, [r4, #12]
 8004560:	6126      	str	r6, [r4, #16]
 8004562:	443e      	add	r6, r7
 8004564:	6026      	str	r6, [r4, #0]
 8004566:	464e      	mov	r6, r9
 8004568:	6165      	str	r5, [r4, #20]
 800456a:	1bed      	subs	r5, r5, r7
 800456c:	60a5      	str	r5, [r4, #8]
 800456e:	454e      	cmp	r6, r9
 8004570:	d900      	bls.n	8004574 <__ssputs_r+0x84>
 8004572:	464e      	mov	r6, r9
 8004574:	4632      	mov	r2, r6
 8004576:	4641      	mov	r1, r8
 8004578:	6820      	ldr	r0, [r4, #0]
 800457a:	f000 f92d 	bl	80047d8 <memmove>
 800457e:	68a3      	ldr	r3, [r4, #8]
 8004580:	2000      	movs	r0, #0
 8004582:	1b9b      	subs	r3, r3, r6
 8004584:	60a3      	str	r3, [r4, #8]
 8004586:	6823      	ldr	r3, [r4, #0]
 8004588:	441e      	add	r6, r3
 800458a:	6026      	str	r6, [r4, #0]
 800458c:	e7dc      	b.n	8004548 <__ssputs_r+0x58>
 800458e:	462a      	mov	r2, r5
 8004590:	f000 f93d 	bl	800480e <_realloc_r>
 8004594:	4606      	mov	r6, r0
 8004596:	2800      	cmp	r0, #0
 8004598:	d1e2      	bne.n	8004560 <__ssputs_r+0x70>
 800459a:	6921      	ldr	r1, [r4, #16]
 800459c:	4650      	mov	r0, sl
 800459e:	f7ff ff01 	bl	80043a4 <_free_r>
 80045a2:	e7c8      	b.n	8004536 <__ssputs_r+0x46>

080045a4 <_svfiprintf_r>:
 80045a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045a8:	461d      	mov	r5, r3
 80045aa:	898b      	ldrh	r3, [r1, #12]
 80045ac:	b09d      	sub	sp, #116	; 0x74
 80045ae:	061f      	lsls	r7, r3, #24
 80045b0:	4680      	mov	r8, r0
 80045b2:	460c      	mov	r4, r1
 80045b4:	4616      	mov	r6, r2
 80045b6:	d50f      	bpl.n	80045d8 <_svfiprintf_r+0x34>
 80045b8:	690b      	ldr	r3, [r1, #16]
 80045ba:	b96b      	cbnz	r3, 80045d8 <_svfiprintf_r+0x34>
 80045bc:	2140      	movs	r1, #64	; 0x40
 80045be:	f7ff ff3d 	bl	800443c <_malloc_r>
 80045c2:	6020      	str	r0, [r4, #0]
 80045c4:	6120      	str	r0, [r4, #16]
 80045c6:	b928      	cbnz	r0, 80045d4 <_svfiprintf_r+0x30>
 80045c8:	230c      	movs	r3, #12
 80045ca:	f8c8 3000 	str.w	r3, [r8]
 80045ce:	f04f 30ff 	mov.w	r0, #4294967295
 80045d2:	e0c8      	b.n	8004766 <_svfiprintf_r+0x1c2>
 80045d4:	2340      	movs	r3, #64	; 0x40
 80045d6:	6163      	str	r3, [r4, #20]
 80045d8:	2300      	movs	r3, #0
 80045da:	9309      	str	r3, [sp, #36]	; 0x24
 80045dc:	2320      	movs	r3, #32
 80045de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80045e2:	2330      	movs	r3, #48	; 0x30
 80045e4:	f04f 0b01 	mov.w	fp, #1
 80045e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80045ec:	9503      	str	r5, [sp, #12]
 80045ee:	4637      	mov	r7, r6
 80045f0:	463d      	mov	r5, r7
 80045f2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80045f6:	b10b      	cbz	r3, 80045fc <_svfiprintf_r+0x58>
 80045f8:	2b25      	cmp	r3, #37	; 0x25
 80045fa:	d13e      	bne.n	800467a <_svfiprintf_r+0xd6>
 80045fc:	ebb7 0a06 	subs.w	sl, r7, r6
 8004600:	d00b      	beq.n	800461a <_svfiprintf_r+0x76>
 8004602:	4653      	mov	r3, sl
 8004604:	4632      	mov	r2, r6
 8004606:	4621      	mov	r1, r4
 8004608:	4640      	mov	r0, r8
 800460a:	f7ff ff71 	bl	80044f0 <__ssputs_r>
 800460e:	3001      	adds	r0, #1
 8004610:	f000 80a4 	beq.w	800475c <_svfiprintf_r+0x1b8>
 8004614:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004616:	4453      	add	r3, sl
 8004618:	9309      	str	r3, [sp, #36]	; 0x24
 800461a:	783b      	ldrb	r3, [r7, #0]
 800461c:	2b00      	cmp	r3, #0
 800461e:	f000 809d 	beq.w	800475c <_svfiprintf_r+0x1b8>
 8004622:	2300      	movs	r3, #0
 8004624:	f04f 32ff 	mov.w	r2, #4294967295
 8004628:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800462c:	9304      	str	r3, [sp, #16]
 800462e:	9307      	str	r3, [sp, #28]
 8004630:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004634:	931a      	str	r3, [sp, #104]	; 0x68
 8004636:	462f      	mov	r7, r5
 8004638:	2205      	movs	r2, #5
 800463a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800463e:	4850      	ldr	r0, [pc, #320]	; (8004780 <_svfiprintf_r+0x1dc>)
 8004640:	f7ff fbac 	bl	8003d9c <memchr>
 8004644:	9b04      	ldr	r3, [sp, #16]
 8004646:	b9d0      	cbnz	r0, 800467e <_svfiprintf_r+0xda>
 8004648:	06d9      	lsls	r1, r3, #27
 800464a:	bf44      	itt	mi
 800464c:	2220      	movmi	r2, #32
 800464e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004652:	071a      	lsls	r2, r3, #28
 8004654:	bf44      	itt	mi
 8004656:	222b      	movmi	r2, #43	; 0x2b
 8004658:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800465c:	782a      	ldrb	r2, [r5, #0]
 800465e:	2a2a      	cmp	r2, #42	; 0x2a
 8004660:	d015      	beq.n	800468e <_svfiprintf_r+0xea>
 8004662:	462f      	mov	r7, r5
 8004664:	2000      	movs	r0, #0
 8004666:	250a      	movs	r5, #10
 8004668:	9a07      	ldr	r2, [sp, #28]
 800466a:	4639      	mov	r1, r7
 800466c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004670:	3b30      	subs	r3, #48	; 0x30
 8004672:	2b09      	cmp	r3, #9
 8004674:	d94d      	bls.n	8004712 <_svfiprintf_r+0x16e>
 8004676:	b1b8      	cbz	r0, 80046a8 <_svfiprintf_r+0x104>
 8004678:	e00f      	b.n	800469a <_svfiprintf_r+0xf6>
 800467a:	462f      	mov	r7, r5
 800467c:	e7b8      	b.n	80045f0 <_svfiprintf_r+0x4c>
 800467e:	4a40      	ldr	r2, [pc, #256]	; (8004780 <_svfiprintf_r+0x1dc>)
 8004680:	463d      	mov	r5, r7
 8004682:	1a80      	subs	r0, r0, r2
 8004684:	fa0b f000 	lsl.w	r0, fp, r0
 8004688:	4318      	orrs	r0, r3
 800468a:	9004      	str	r0, [sp, #16]
 800468c:	e7d3      	b.n	8004636 <_svfiprintf_r+0x92>
 800468e:	9a03      	ldr	r2, [sp, #12]
 8004690:	1d11      	adds	r1, r2, #4
 8004692:	6812      	ldr	r2, [r2, #0]
 8004694:	9103      	str	r1, [sp, #12]
 8004696:	2a00      	cmp	r2, #0
 8004698:	db01      	blt.n	800469e <_svfiprintf_r+0xfa>
 800469a:	9207      	str	r2, [sp, #28]
 800469c:	e004      	b.n	80046a8 <_svfiprintf_r+0x104>
 800469e:	4252      	negs	r2, r2
 80046a0:	f043 0302 	orr.w	r3, r3, #2
 80046a4:	9207      	str	r2, [sp, #28]
 80046a6:	9304      	str	r3, [sp, #16]
 80046a8:	783b      	ldrb	r3, [r7, #0]
 80046aa:	2b2e      	cmp	r3, #46	; 0x2e
 80046ac:	d10c      	bne.n	80046c8 <_svfiprintf_r+0x124>
 80046ae:	787b      	ldrb	r3, [r7, #1]
 80046b0:	2b2a      	cmp	r3, #42	; 0x2a
 80046b2:	d133      	bne.n	800471c <_svfiprintf_r+0x178>
 80046b4:	9b03      	ldr	r3, [sp, #12]
 80046b6:	3702      	adds	r7, #2
 80046b8:	1d1a      	adds	r2, r3, #4
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	9203      	str	r2, [sp, #12]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	bfb8      	it	lt
 80046c2:	f04f 33ff 	movlt.w	r3, #4294967295
 80046c6:	9305      	str	r3, [sp, #20]
 80046c8:	4d2e      	ldr	r5, [pc, #184]	; (8004784 <_svfiprintf_r+0x1e0>)
 80046ca:	2203      	movs	r2, #3
 80046cc:	7839      	ldrb	r1, [r7, #0]
 80046ce:	4628      	mov	r0, r5
 80046d0:	f7ff fb64 	bl	8003d9c <memchr>
 80046d4:	b138      	cbz	r0, 80046e6 <_svfiprintf_r+0x142>
 80046d6:	2340      	movs	r3, #64	; 0x40
 80046d8:	1b40      	subs	r0, r0, r5
 80046da:	fa03 f000 	lsl.w	r0, r3, r0
 80046de:	9b04      	ldr	r3, [sp, #16]
 80046e0:	3701      	adds	r7, #1
 80046e2:	4303      	orrs	r3, r0
 80046e4:	9304      	str	r3, [sp, #16]
 80046e6:	7839      	ldrb	r1, [r7, #0]
 80046e8:	2206      	movs	r2, #6
 80046ea:	4827      	ldr	r0, [pc, #156]	; (8004788 <_svfiprintf_r+0x1e4>)
 80046ec:	1c7e      	adds	r6, r7, #1
 80046ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80046f2:	f7ff fb53 	bl	8003d9c <memchr>
 80046f6:	2800      	cmp	r0, #0
 80046f8:	d038      	beq.n	800476c <_svfiprintf_r+0x1c8>
 80046fa:	4b24      	ldr	r3, [pc, #144]	; (800478c <_svfiprintf_r+0x1e8>)
 80046fc:	bb13      	cbnz	r3, 8004744 <_svfiprintf_r+0x1a0>
 80046fe:	9b03      	ldr	r3, [sp, #12]
 8004700:	3307      	adds	r3, #7
 8004702:	f023 0307 	bic.w	r3, r3, #7
 8004706:	3308      	adds	r3, #8
 8004708:	9303      	str	r3, [sp, #12]
 800470a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800470c:	444b      	add	r3, r9
 800470e:	9309      	str	r3, [sp, #36]	; 0x24
 8004710:	e76d      	b.n	80045ee <_svfiprintf_r+0x4a>
 8004712:	fb05 3202 	mla	r2, r5, r2, r3
 8004716:	2001      	movs	r0, #1
 8004718:	460f      	mov	r7, r1
 800471a:	e7a6      	b.n	800466a <_svfiprintf_r+0xc6>
 800471c:	2300      	movs	r3, #0
 800471e:	250a      	movs	r5, #10
 8004720:	4619      	mov	r1, r3
 8004722:	3701      	adds	r7, #1
 8004724:	9305      	str	r3, [sp, #20]
 8004726:	4638      	mov	r0, r7
 8004728:	f810 2b01 	ldrb.w	r2, [r0], #1
 800472c:	3a30      	subs	r2, #48	; 0x30
 800472e:	2a09      	cmp	r2, #9
 8004730:	d903      	bls.n	800473a <_svfiprintf_r+0x196>
 8004732:	2b00      	cmp	r3, #0
 8004734:	d0c8      	beq.n	80046c8 <_svfiprintf_r+0x124>
 8004736:	9105      	str	r1, [sp, #20]
 8004738:	e7c6      	b.n	80046c8 <_svfiprintf_r+0x124>
 800473a:	fb05 2101 	mla	r1, r5, r1, r2
 800473e:	2301      	movs	r3, #1
 8004740:	4607      	mov	r7, r0
 8004742:	e7f0      	b.n	8004726 <_svfiprintf_r+0x182>
 8004744:	ab03      	add	r3, sp, #12
 8004746:	9300      	str	r3, [sp, #0]
 8004748:	4622      	mov	r2, r4
 800474a:	4b11      	ldr	r3, [pc, #68]	; (8004790 <_svfiprintf_r+0x1ec>)
 800474c:	a904      	add	r1, sp, #16
 800474e:	4640      	mov	r0, r8
 8004750:	f7fe f8ee 	bl	8002930 <_printf_float>
 8004754:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004758:	4681      	mov	r9, r0
 800475a:	d1d6      	bne.n	800470a <_svfiprintf_r+0x166>
 800475c:	89a3      	ldrh	r3, [r4, #12]
 800475e:	065b      	lsls	r3, r3, #25
 8004760:	f53f af35 	bmi.w	80045ce <_svfiprintf_r+0x2a>
 8004764:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004766:	b01d      	add	sp, #116	; 0x74
 8004768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800476c:	ab03      	add	r3, sp, #12
 800476e:	9300      	str	r3, [sp, #0]
 8004770:	4622      	mov	r2, r4
 8004772:	4b07      	ldr	r3, [pc, #28]	; (8004790 <_svfiprintf_r+0x1ec>)
 8004774:	a904      	add	r1, sp, #16
 8004776:	4640      	mov	r0, r8
 8004778:	f7fe fb86 	bl	8002e88 <_printf_i>
 800477c:	e7ea      	b.n	8004754 <_svfiprintf_r+0x1b0>
 800477e:	bf00      	nop
 8004780:	08004a24 	.word	0x08004a24
 8004784:	08004a2a 	.word	0x08004a2a
 8004788:	08004a2e 	.word	0x08004a2e
 800478c:	08002931 	.word	0x08002931
 8004790:	080044f1 	.word	0x080044f1

08004794 <_sbrk_r>:
 8004794:	b538      	push	{r3, r4, r5, lr}
 8004796:	2300      	movs	r3, #0
 8004798:	4c05      	ldr	r4, [pc, #20]	; (80047b0 <_sbrk_r+0x1c>)
 800479a:	4605      	mov	r5, r0
 800479c:	4608      	mov	r0, r1
 800479e:	6023      	str	r3, [r4, #0]
 80047a0:	f7fc fe62 	bl	8001468 <_sbrk>
 80047a4:	1c43      	adds	r3, r0, #1
 80047a6:	d102      	bne.n	80047ae <_sbrk_r+0x1a>
 80047a8:	6823      	ldr	r3, [r4, #0]
 80047aa:	b103      	cbz	r3, 80047ae <_sbrk_r+0x1a>
 80047ac:	602b      	str	r3, [r5, #0]
 80047ae:	bd38      	pop	{r3, r4, r5, pc}
 80047b0:	20000248 	.word	0x20000248

080047b4 <__ascii_mbtowc>:
 80047b4:	b082      	sub	sp, #8
 80047b6:	b901      	cbnz	r1, 80047ba <__ascii_mbtowc+0x6>
 80047b8:	a901      	add	r1, sp, #4
 80047ba:	b142      	cbz	r2, 80047ce <__ascii_mbtowc+0x1a>
 80047bc:	b14b      	cbz	r3, 80047d2 <__ascii_mbtowc+0x1e>
 80047be:	7813      	ldrb	r3, [r2, #0]
 80047c0:	600b      	str	r3, [r1, #0]
 80047c2:	7812      	ldrb	r2, [r2, #0]
 80047c4:	1c10      	adds	r0, r2, #0
 80047c6:	bf18      	it	ne
 80047c8:	2001      	movne	r0, #1
 80047ca:	b002      	add	sp, #8
 80047cc:	4770      	bx	lr
 80047ce:	4610      	mov	r0, r2
 80047d0:	e7fb      	b.n	80047ca <__ascii_mbtowc+0x16>
 80047d2:	f06f 0001 	mvn.w	r0, #1
 80047d6:	e7f8      	b.n	80047ca <__ascii_mbtowc+0x16>

080047d8 <memmove>:
 80047d8:	4288      	cmp	r0, r1
 80047da:	b510      	push	{r4, lr}
 80047dc:	eb01 0302 	add.w	r3, r1, r2
 80047e0:	d807      	bhi.n	80047f2 <memmove+0x1a>
 80047e2:	1e42      	subs	r2, r0, #1
 80047e4:	4299      	cmp	r1, r3
 80047e6:	d00a      	beq.n	80047fe <memmove+0x26>
 80047e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80047ec:	f802 4f01 	strb.w	r4, [r2, #1]!
 80047f0:	e7f8      	b.n	80047e4 <memmove+0xc>
 80047f2:	4283      	cmp	r3, r0
 80047f4:	d9f5      	bls.n	80047e2 <memmove+0xa>
 80047f6:	1881      	adds	r1, r0, r2
 80047f8:	1ad2      	subs	r2, r2, r3
 80047fa:	42d3      	cmn	r3, r2
 80047fc:	d100      	bne.n	8004800 <memmove+0x28>
 80047fe:	bd10      	pop	{r4, pc}
 8004800:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004804:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004808:	e7f7      	b.n	80047fa <memmove+0x22>

0800480a <__malloc_lock>:
 800480a:	4770      	bx	lr

0800480c <__malloc_unlock>:
 800480c:	4770      	bx	lr

0800480e <_realloc_r>:
 800480e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004810:	4607      	mov	r7, r0
 8004812:	4614      	mov	r4, r2
 8004814:	460e      	mov	r6, r1
 8004816:	b921      	cbnz	r1, 8004822 <_realloc_r+0x14>
 8004818:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800481c:	4611      	mov	r1, r2
 800481e:	f7ff be0d 	b.w	800443c <_malloc_r>
 8004822:	b922      	cbnz	r2, 800482e <_realloc_r+0x20>
 8004824:	f7ff fdbe 	bl	80043a4 <_free_r>
 8004828:	4625      	mov	r5, r4
 800482a:	4628      	mov	r0, r5
 800482c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800482e:	f000 f821 	bl	8004874 <_malloc_usable_size_r>
 8004832:	42a0      	cmp	r0, r4
 8004834:	d20f      	bcs.n	8004856 <_realloc_r+0x48>
 8004836:	4621      	mov	r1, r4
 8004838:	4638      	mov	r0, r7
 800483a:	f7ff fdff 	bl	800443c <_malloc_r>
 800483e:	4605      	mov	r5, r0
 8004840:	2800      	cmp	r0, #0
 8004842:	d0f2      	beq.n	800482a <_realloc_r+0x1c>
 8004844:	4631      	mov	r1, r6
 8004846:	4622      	mov	r2, r4
 8004848:	f7ff fab6 	bl	8003db8 <memcpy>
 800484c:	4631      	mov	r1, r6
 800484e:	4638      	mov	r0, r7
 8004850:	f7ff fda8 	bl	80043a4 <_free_r>
 8004854:	e7e9      	b.n	800482a <_realloc_r+0x1c>
 8004856:	4635      	mov	r5, r6
 8004858:	e7e7      	b.n	800482a <_realloc_r+0x1c>

0800485a <__ascii_wctomb>:
 800485a:	b149      	cbz	r1, 8004870 <__ascii_wctomb+0x16>
 800485c:	2aff      	cmp	r2, #255	; 0xff
 800485e:	bf8b      	itete	hi
 8004860:	238a      	movhi	r3, #138	; 0x8a
 8004862:	700a      	strbls	r2, [r1, #0]
 8004864:	6003      	strhi	r3, [r0, #0]
 8004866:	2001      	movls	r0, #1
 8004868:	bf88      	it	hi
 800486a:	f04f 30ff 	movhi.w	r0, #4294967295
 800486e:	4770      	bx	lr
 8004870:	4608      	mov	r0, r1
 8004872:	4770      	bx	lr

08004874 <_malloc_usable_size_r>:
 8004874:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004878:	1f18      	subs	r0, r3, #4
 800487a:	2b00      	cmp	r3, #0
 800487c:	bfbc      	itt	lt
 800487e:	580b      	ldrlt	r3, [r1, r0]
 8004880:	18c0      	addlt	r0, r0, r3
 8004882:	4770      	bx	lr

08004884 <_init>:
 8004884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004886:	bf00      	nop
 8004888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800488a:	bc08      	pop	{r3}
 800488c:	469e      	mov	lr, r3
 800488e:	4770      	bx	lr

08004890 <_fini>:
 8004890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004892:	bf00      	nop
 8004894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004896:	bc08      	pop	{r3}
 8004898:	469e      	mov	lr, r3
 800489a:	4770      	bx	lr
