// Seed: 135393093
module module_0 (
    input wire id_0,
    output uwire id_1,
    input tri0 id_2,
    output tri0 id_3,
    output wand id_4,
    output tri0 id_5,
    output supply0 id_6,
    output supply1 id_7
    , id_15,
    input wor id_8,
    input tri0 id_9,
    output tri1 id_10,
    input tri0 id_11,
    input supply0 id_12,
    output wor id_13
);
  assign id_4 = -1;
  assign id_7 = 1;
  logic id_16 = id_11;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wand id_3
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_13 = 0;
  wire id_5 = id_5, id_6;
endmodule
