<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>BitTracker.cpp source code [llvm/llvm/lib/Target/Hexagon/BitTracker.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/BitTracker.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='BitTracker.cpp.html'>BitTracker.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- BitTracker.cpp -----------------------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i>// SSA-based bit propagation.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>// The purpose of this code is, for a given virtual register, to provide</i></td></tr>
<tr><th id="12">12</th><td><i>// information about the value of each bit in the register. The values</i></td></tr>
<tr><th id="13">13</th><td><i>// of bits are represented by the class BitValue, and take one of four</i></td></tr>
<tr><th id="14">14</th><td><i>// cases: 0, 1, "ref" and "bottom". The 0 and 1 are rather clear, the</i></td></tr>
<tr><th id="15">15</th><td><i>// "ref" value means that the bit is a copy of another bit (which itself</i></td></tr>
<tr><th id="16">16</th><td><i>// cannot be a copy of yet another bit---such chains are not allowed).</i></td></tr>
<tr><th id="17">17</th><td><i>// A "ref" value is associated with a BitRef structure, which indicates</i></td></tr>
<tr><th id="18">18</th><td><i>// which virtual register, and which bit in that register is the origin</i></td></tr>
<tr><th id="19">19</th><td><i>// of the value. For example, given an instruction</i></td></tr>
<tr><th id="20">20</th><td><i>//   %2 = ASL %1, 1</i></td></tr>
<tr><th id="21">21</th><td><i>// assuming that nothing is known about bits of %1, bit 1 of %2</i></td></tr>
<tr><th id="22">22</th><td><i>// will be a "ref" to (%1, 0). If there is a subsequent instruction</i></td></tr>
<tr><th id="23">23</th><td><i>//   %3 = ASL %2, 2</i></td></tr>
<tr><th id="24">24</th><td><i>// then bit 3 of %3 will be a "ref" to (%1, 0) as well.</i></td></tr>
<tr><th id="25">25</th><td><i>// The "bottom" case means that the bit's value cannot be determined,</i></td></tr>
<tr><th id="26">26</th><td><i>// and that this virtual register actually defines it. The "bottom" case</i></td></tr>
<tr><th id="27">27</th><td><i>// is discussed in detail in BitTracker.h. In fact, "bottom" is a "ref</i></td></tr>
<tr><th id="28">28</th><td><i>// to self", so for the %1 above, the bit 0 of it will be a "ref" to</i></td></tr>
<tr><th id="29">29</th><td><i>// (%1, 0), bit 1 will be a "ref" to (%1, 1), etc.</i></td></tr>
<tr><th id="30">30</th><td><i>//</i></td></tr>
<tr><th id="31">31</th><td><i>// The tracker implements the Wegman-Zadeck algorithm, originally developed</i></td></tr>
<tr><th id="32">32</th><td><i>// for SSA-based constant propagation. Each register is represented as</i></td></tr>
<tr><th id="33">33</th><td><i>// a sequence of bits, with the convention that bit 0 is the least signi-</i></td></tr>
<tr><th id="34">34</th><td><i>// ficant bit. Each bit is propagated individually. The class RegisterCell</i></td></tr>
<tr><th id="35">35</th><td><i>// implements the register's representation, and is also the subject of</i></td></tr>
<tr><th id="36">36</th><td><i>// the lattice operations in the tracker.</i></td></tr>
<tr><th id="37">37</th><td><i>//</i></td></tr>
<tr><th id="38">38</th><td><i>// The intended usage of the bit tracker is to create a target-specific</i></td></tr>
<tr><th id="39">39</th><td><i>// machine instruction evaluator, pass the evaluator to the BitTracker</i></td></tr>
<tr><th id="40">40</th><td><i>// object, and run the tracker. The tracker will then collect the bit</i></td></tr>
<tr><th id="41">41</th><td><i>// value information for a given machine function. After that, it can be</i></td></tr>
<tr><th id="42">42</th><td><i>// queried for the cells for each virtual register.</i></td></tr>
<tr><th id="43">43</th><td><i>// Sample code:</i></td></tr>
<tr><th id="44">44</th><td><i>//   const TargetSpecificEvaluator TSE(TRI, MRI);</i></td></tr>
<tr><th id="45">45</th><td><i>//   BitTracker BT(TSE, MF);</i></td></tr>
<tr><th id="46">46</th><td><i>//   BT.run();</i></td></tr>
<tr><th id="47">47</th><td><i>//   ...</i></td></tr>
<tr><th id="48">48</th><td><i>//   unsigned Reg = interestingRegister();</i></td></tr>
<tr><th id="49">49</th><td><i>//   RegisterCell RC = BT.get(Reg);</i></td></tr>
<tr><th id="50">50</th><td><i>//   if (RC[3].is(1))</i></td></tr>
<tr><th id="51">51</th><td><i>//      Reg0bit3 = 1;</i></td></tr>
<tr><th id="52">52</th><td><i>//</i></td></tr>
<tr><th id="53">53</th><td><i>// The code below is intended to be fully target-independent.</i></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="BitTracker.h.html">"BitTracker.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../../include/llvm/ADT/APInt.h.html">"llvm/ADT/APInt.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="62">62</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="63">63</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="64">64</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="65">65</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="66">66</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="67">67</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="68">68</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="69">69</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><b>using</b> <dfn class="typedef" id="BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</dfn> = <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>;</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><b>namespace</b> {</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <i  data-doc="(anonymousnamespace)::printv">// Local trickery to pretty print a register (without the whole "%number"</i></td></tr>
<tr><th id="78">78</th><td><i  data-doc="(anonymousnamespace)::printv">  // business).</i></td></tr>
<tr><th id="79">79</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::printv" title='(anonymous namespace)::printv' data-ref="(anonymousnamespace)::printv">printv</dfn> {</td></tr>
<tr><th id="80">80</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_16printvC1Ej" title='(anonymous namespace)::printv::printv' data-type='void (anonymous namespace)::printv::printv(unsigned int r)' data-ref="_ZN12_GLOBAL__N_16printvC1Ej">printv</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="154r" title='r' data-type='unsigned int' data-ref="154r">r</dfn>) : <a class="tu member" href="#(anonymousnamespace)::printv::R" title='(anonymous namespace)::printv::R' data-use='w' data-ref="(anonymousnamespace)::printv::R">R</a>(<a class="local col4 ref" href="#154r" title='r' data-ref="154r">r</a>) {}</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::printv::R" title='(anonymous namespace)::printv::R' data-type='unsigned int' data-ref="(anonymousnamespace)::printv::R">R</dfn>;</td></tr>
<tr><th id="83">83</th><td>  };</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="tu decl def" id="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_6printvE" title='(anonymous namespace)::operator&lt;&lt;' data-type='llvm::raw_ostream &amp; (anonymous namespace)::operator&lt;&lt;(llvm::raw_ostream &amp; OS, const (anonymous namespace)::printv &amp; PV)' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_6printvE"><b>operator</b>&lt;&lt;</dfn> (<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="155OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="155OS">OS</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::printv" title='(anonymous namespace)::printv' data-ref="(anonymousnamespace)::printv">printv</a> &amp;<dfn class="local col6 decl" id="156PV" title='PV' data-type='const (anonymous namespace)::printv &amp;' data-ref="156PV">PV</dfn>) {</td></tr>
<tr><th id="86">86</th><td>    <b>if</b> (<a class="local col6 ref" href="#156PV" title='PV' data-ref="156PV">PV</a>.<a class="tu ref" href="#(anonymousnamespace)::printv::R" title='(anonymous namespace)::printv::R' data-use='r' data-ref="(anonymousnamespace)::printv::R">R</a>)</td></tr>
<tr><th id="87">87</th><td>      <a class="local col5 ref" href="#155OS" title='OS' data-ref="155OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'v'</kbd> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col6 ref" href="#156PV" title='PV' data-ref="156PV">PV</a>.<a class="tu ref" href="#(anonymousnamespace)::printv::R" title='(anonymous namespace)::printv::R' data-use='r' data-ref="(anonymousnamespace)::printv::R">R</a>);</td></tr>
<tr><th id="88">88</th><td>    <b>else</b></td></tr>
<tr><th id="89">89</th><td>      <a class="local col5 ref" href="#155OS" title='OS' data-ref="155OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'s'</kbd>;</td></tr>
<tr><th id="90">90</th><td>    <b>return</b> <a class="local col5 ref" href="#155OS" title='OS' data-ref="155OS">OS</a>;</td></tr>
<tr><th id="91">91</th><td>  }</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="decl def" id="_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker8BitValueE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker8BitValueE"><b>operator</b>&lt;&lt;</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="157OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="157OS">OS</dfn>, <em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col8 decl" id="158BV" title='BV' data-type='const BT::BitValue &amp;' data-ref="158BV">BV</dfn>) {</td></tr>
<tr><th id="98">98</th><td>    <b>switch</b> (<a class="local col8 ref" href="#158BV" title='BV' data-ref="158BV">BV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a>) {</td></tr>
<tr><th id="99">99</th><td>      <b>case</b> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Top" title='llvm::BitTracker::BitValue::ValueType::Top' data-ref="llvm::BitTracker::BitValue::ValueType::Top">Top</a>:</td></tr>
<tr><th id="100">100</th><td>        <a class="local col7 ref" href="#157OS" title='OS' data-ref="157OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'T'</kbd>;</td></tr>
<tr><th id="101">101</th><td>        <b>break</b>;</td></tr>
<tr><th id="102">102</th><td>      <b>case</b> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Zero" title='llvm::BitTracker::BitValue::ValueType::Zero' data-ref="llvm::BitTracker::BitValue::ValueType::Zero">Zero</a>:</td></tr>
<tr><th id="103">103</th><td>        <a class="local col7 ref" href="#157OS" title='OS' data-ref="157OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'0'</kbd>;</td></tr>
<tr><th id="104">104</th><td>        <b>break</b>;</td></tr>
<tr><th id="105">105</th><td>      <b>case</b> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::One" title='llvm::BitTracker::BitValue::ValueType::One' data-ref="llvm::BitTracker::BitValue::ValueType::One">One</a>:</td></tr>
<tr><th id="106">106</th><td>        <a class="local col7 ref" href="#157OS" title='OS' data-ref="157OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'1'</kbd>;</td></tr>
<tr><th id="107">107</th><td>        <b>break</b>;</td></tr>
<tr><th id="108">108</th><td>      <b>case</b> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a>:</td></tr>
<tr><th id="109">109</th><td>        <a class="local col7 ref" href="#157OS" title='OS' data-ref="157OS">OS</a> <a class="tu ref" href="#_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_6printvE" title='(anonymous namespace)::operator&lt;&lt;' data-use='c' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_6printvE">&lt;&lt;</a> <a class="tu type" href="#(anonymousnamespace)::printv" title='(anonymous namespace)::printv' data-ref="(anonymousnamespace)::printv">printv</a><a class="tu ref" href="#_ZN12_GLOBAL__N_16printvC1Ej" title='(anonymous namespace)::printv::printv' data-use='c' data-ref="_ZN12_GLOBAL__N_16printvC1Ej">(</a><a class="local col8 ref" href="#158BV" title='BV' data-ref="158BV">BV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'['</kbd> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col8 ref" href="#158BV" title='BV' data-ref="158BV">BV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>']'</kbd>;</td></tr>
<tr><th id="110">110</th><td>        <b>break</b>;</td></tr>
<tr><th id="111">111</th><td>    }</td></tr>
<tr><th id="112">112</th><td>    <b>return</b> <a class="local col7 ref" href="#157OS" title='OS' data-ref="157OS">OS</a>;</td></tr>
<tr><th id="113">113</th><td>  }</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="decl def" id="_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker12RegisterCellE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker12RegisterCellE"><b>operator</b>&lt;&lt;</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="159OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="159OS">OS</dfn>, <em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col0 decl" id="160RC" title='RC' data-type='const BT::RegisterCell &amp;' data-ref="160RC">RC</dfn>) {</td></tr>
<tr><th id="116">116</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="161n" title='n' data-type='unsigned int' data-ref="161n">n</dfn> = <a class="local col0 ref" href="#160RC" title='RC' data-ref="160RC">RC</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="117">117</th><td>    <a class="local col9 ref" href="#159OS" title='OS' data-ref="159OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"{ w:"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#161n" title='n' data-ref="161n">n</a>;</td></tr>
<tr><th id="118">118</th><td>    <i>// Instead of printing each bit value individually, try to group them</i></td></tr>
<tr><th id="119">119</th><td><i>    // into logical segments, such as sequences of 0 or 1 bits or references</i></td></tr>
<tr><th id="120">120</th><td><i>    // to consecutive bits (e.g. "bits 3-5 are same as bits 7-9 of reg xyz").</i></td></tr>
<tr><th id="121">121</th><td><i>    // "Start" will be the index of the beginning of the most recent segment.</i></td></tr>
<tr><th id="122">122</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="162Start" title='Start' data-type='unsigned int' data-ref="162Start">Start</dfn> = <var>0</var>;</td></tr>
<tr><th id="123">123</th><td>    <em>bool</em> <dfn class="local col3 decl" id="163SeqRef" title='SeqRef' data-type='bool' data-ref="163SeqRef">SeqRef</dfn> = <b>false</b>;    <i>// A sequence of refs to consecutive bits.</i></td></tr>
<tr><th id="124">124</th><td>    <em>bool</em> <dfn class="local col4 decl" id="164ConstRef" title='ConstRef' data-type='bool' data-ref="164ConstRef">ConstRef</dfn> = <b>false</b>;  <i>// A sequence of refs to the same bit.</i></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="165i" title='i' data-type='unsigned int' data-ref="165i">i</dfn> = <var>1</var>, <dfn class="local col6 decl" id="166n" title='n' data-type='unsigned int' data-ref="166n">n</dfn> = <a class="local col0 ref" href="#160RC" title='RC' data-ref="160RC">RC</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col5 ref" href="#165i" title='i' data-ref="165i">i</a> &lt; <a class="local col6 ref" href="#166n" title='n' data-ref="166n">n</a>; ++<a class="local col5 ref" href="#165i" title='i' data-ref="165i">i</a>) {</td></tr>
<tr><th id="127">127</th><td>      <em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col7 decl" id="167V" title='V' data-type='const BT::BitValue &amp;' data-ref="167V">V</dfn> = <a class="local col0 ref" href="#160RC" title='RC' data-ref="160RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col5 ref" href="#165i" title='i' data-ref="165i">i</a>]</a>;</td></tr>
<tr><th id="128">128</th><td>      <em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col8 decl" id="168SV" title='SV' data-type='const BT::BitValue &amp;' data-ref="168SV">SV</dfn> = <a class="local col0 ref" href="#160RC" title='RC' data-ref="160RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col2 ref" href="#162Start" title='Start' data-ref="162Start">Start</a>]</a>;</td></tr>
<tr><th id="129">129</th><td>      <em>bool</em> <dfn class="local col9 decl" id="169IsRef" title='IsRef' data-type='bool' data-ref="169IsRef">IsRef</dfn> = (<a class="local col7 ref" href="#167V" title='V' data-ref="167V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a>);</td></tr>
<tr><th id="130">130</th><td>      <i>// If the current value is the same as Start, skip to the next one.</i></td></tr>
<tr><th id="131">131</th><td>      <b>if</b> (!<a class="local col9 ref" href="#169IsRef" title='IsRef' data-ref="169IsRef">IsRef</a> &amp;&amp; <a class="local col7 ref" href="#167V" title='V' data-ref="167V">V</a> <a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValueeqERKS1_" title='llvm::BitTracker::BitValue::operator==' data-ref="_ZNK4llvm10BitTracker8BitValueeqERKS1_">==</a> <a class="local col8 ref" href="#168SV" title='SV' data-ref="168SV">SV</a>)</td></tr>
<tr><th id="132">132</th><td>        <b>continue</b>;</td></tr>
<tr><th id="133">133</th><td>      <b>if</b> (<a class="local col9 ref" href="#169IsRef" title='IsRef' data-ref="169IsRef">IsRef</a> &amp;&amp; <a class="local col8 ref" href="#168SV" title='SV' data-ref="168SV">SV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a> &amp;&amp; <a class="local col7 ref" href="#167V" title='V' data-ref="167V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> == <a class="local col8 ref" href="#168SV" title='SV' data-ref="168SV">SV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a>) {</td></tr>
<tr><th id="134">134</th><td>        <b>if</b> (<a class="local col2 ref" href="#162Start" title='Start' data-ref="162Start">Start</a>+<var>1</var> == <a class="local col5 ref" href="#165i" title='i' data-ref="165i">i</a>) {</td></tr>
<tr><th id="135">135</th><td>          <a class="local col3 ref" href="#163SeqRef" title='SeqRef' data-ref="163SeqRef">SeqRef</a> = (<a class="local col7 ref" href="#167V" title='V' data-ref="167V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a> == <a class="local col8 ref" href="#168SV" title='SV' data-ref="168SV">SV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a>+<var>1</var>);</td></tr>
<tr><th id="136">136</th><td>          <a class="local col4 ref" href="#164ConstRef" title='ConstRef' data-ref="164ConstRef">ConstRef</a> = (<a class="local col7 ref" href="#167V" title='V' data-ref="167V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a> == <a class="local col8 ref" href="#168SV" title='SV' data-ref="168SV">SV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a>);</td></tr>
<tr><th id="137">137</th><td>        }</td></tr>
<tr><th id="138">138</th><td>        <b>if</b> (<a class="local col3 ref" href="#163SeqRef" title='SeqRef' data-ref="163SeqRef">SeqRef</a> &amp;&amp; <a class="local col7 ref" href="#167V" title='V' data-ref="167V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a> == <a class="local col8 ref" href="#168SV" title='SV' data-ref="168SV">SV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a>+(<a class="local col5 ref" href="#165i" title='i' data-ref="165i">i</a>-<a class="local col2 ref" href="#162Start" title='Start' data-ref="162Start">Start</a>))</td></tr>
<tr><th id="139">139</th><td>          <b>continue</b>;</td></tr>
<tr><th id="140">140</th><td>        <b>if</b> (<a class="local col4 ref" href="#164ConstRef" title='ConstRef' data-ref="164ConstRef">ConstRef</a> &amp;&amp; <a class="local col7 ref" href="#167V" title='V' data-ref="167V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a> == <a class="local col8 ref" href="#168SV" title='SV' data-ref="168SV">SV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a>)</td></tr>
<tr><th id="141">141</th><td>          <b>continue</b>;</td></tr>
<tr><th id="142">142</th><td>      }</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>      <i>// The current value is different. Print the previous one and reset</i></td></tr>
<tr><th id="145">145</th><td><i>      // the Start.</i></td></tr>
<tr><th id="146">146</th><td>      <a class="local col9 ref" href="#159OS" title='OS' data-ref="159OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ["</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#162Start" title='Start' data-ref="162Start">Start</a>;</td></tr>
<tr><th id="147">147</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="170Count" title='Count' data-type='unsigned int' data-ref="170Count">Count</dfn> = <a class="local col5 ref" href="#165i" title='i' data-ref="165i">i</a> - <a class="local col2 ref" href="#162Start" title='Start' data-ref="162Start">Start</a>;</td></tr>
<tr><th id="148">148</th><td>      <b>if</b> (<a class="local col0 ref" href="#170Count" title='Count' data-ref="170Count">Count</a> == <var>1</var>) {</td></tr>
<tr><th id="149">149</th><td>        <a class="local col9 ref" href="#159OS" title='OS' data-ref="159OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"]:"</q> <a class="ref" href="#_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker8BitValueE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker8BitValueE">&lt;&lt;</a> <a class="local col8 ref" href="#168SV" title='SV' data-ref="168SV">SV</a>;</td></tr>
<tr><th id="150">150</th><td>      } <b>else</b> {</td></tr>
<tr><th id="151">151</th><td>        <a class="local col9 ref" href="#159OS" title='OS' data-ref="159OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'-'</kbd> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#165i" title='i' data-ref="165i">i</a>-<var>1</var> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"]:"</q>;</td></tr>
<tr><th id="152">152</th><td>        <b>if</b> (<a class="local col8 ref" href="#168SV" title='SV' data-ref="168SV">SV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a> &amp;&amp; <a class="local col3 ref" href="#163SeqRef" title='SeqRef' data-ref="163SeqRef">SeqRef</a>)</td></tr>
<tr><th id="153">153</th><td>          <a class="local col9 ref" href="#159OS" title='OS' data-ref="159OS">OS</a> <a class="tu ref" href="#_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_6printvE" title='(anonymous namespace)::operator&lt;&lt;' data-use='c' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_6printvE">&lt;&lt;</a> <a class="tu type" href="#(anonymousnamespace)::printv" title='(anonymous namespace)::printv' data-ref="(anonymousnamespace)::printv">printv</a><a class="tu ref" href="#_ZN12_GLOBAL__N_16printvC1Ej" title='(anonymous namespace)::printv::printv' data-use='c' data-ref="_ZN12_GLOBAL__N_16printvC1Ej">(</a><a class="local col8 ref" href="#168SV" title='SV' data-ref="168SV">SV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'['</kbd> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col8 ref" href="#168SV" title='SV' data-ref="168SV">SV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'-'</kbd></td></tr>
<tr><th id="154">154</th><td>             <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#168SV" title='SV' data-ref="168SV">SV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a>+(<a class="local col0 ref" href="#170Count" title='Count' data-ref="170Count">Count</a>-<var>1</var>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>']'</kbd>;</td></tr>
<tr><th id="155">155</th><td>        <b>else</b></td></tr>
<tr><th id="156">156</th><td>          <a class="local col9 ref" href="#159OS" title='OS' data-ref="159OS">OS</a> <a class="ref" href="#_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker8BitValueE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker8BitValueE">&lt;&lt;</a> <a class="local col8 ref" href="#168SV" title='SV' data-ref="168SV">SV</a>;</td></tr>
<tr><th id="157">157</th><td>      }</td></tr>
<tr><th id="158">158</th><td>      <a class="local col2 ref" href="#162Start" title='Start' data-ref="162Start">Start</a> = <a class="local col5 ref" href="#165i" title='i' data-ref="165i">i</a>;</td></tr>
<tr><th id="159">159</th><td>      <a class="local col3 ref" href="#163SeqRef" title='SeqRef' data-ref="163SeqRef">SeqRef</a> = <a class="local col4 ref" href="#164ConstRef" title='ConstRef' data-ref="164ConstRef">ConstRef</a> = <b>false</b>;</td></tr>
<tr><th id="160">160</th><td>    }</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>    <a class="local col9 ref" href="#159OS" title='OS' data-ref="159OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ["</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#162Start" title='Start' data-ref="162Start">Start</a>;</td></tr>
<tr><th id="163">163</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="171Count" title='Count' data-type='unsigned int' data-ref="171Count">Count</dfn> = <a class="local col1 ref" href="#161n" title='n' data-ref="161n">n</a> - <a class="local col2 ref" href="#162Start" title='Start' data-ref="162Start">Start</a>;</td></tr>
<tr><th id="164">164</th><td>    <b>if</b> (<a class="local col1 ref" href="#161n" title='n' data-ref="161n">n</a>-<a class="local col2 ref" href="#162Start" title='Start' data-ref="162Start">Start</a> == <var>1</var>) {</td></tr>
<tr><th id="165">165</th><td>      <a class="local col9 ref" href="#159OS" title='OS' data-ref="159OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"]:"</q> <a class="ref" href="#_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker8BitValueE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker8BitValueE">&lt;&lt;</a> <a class="local col0 ref" href="#160RC" title='RC' data-ref="160RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col2 ref" href="#162Start" title='Start' data-ref="162Start">Start</a>]</a>;</td></tr>
<tr><th id="166">166</th><td>    } <b>else</b> {</td></tr>
<tr><th id="167">167</th><td>      <a class="local col9 ref" href="#159OS" title='OS' data-ref="159OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'-'</kbd> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#161n" title='n' data-ref="161n">n</a>-<var>1</var> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"]:"</q>;</td></tr>
<tr><th id="168">168</th><td>      <em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col2 decl" id="172SV" title='SV' data-type='const BT::BitValue &amp;' data-ref="172SV">SV</dfn> = <a class="local col0 ref" href="#160RC" title='RC' data-ref="160RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col2 ref" href="#162Start" title='Start' data-ref="162Start">Start</a>]</a>;</td></tr>
<tr><th id="169">169</th><td>      <b>if</b> (<a class="local col2 ref" href="#172SV" title='SV' data-ref="172SV">SV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a> &amp;&amp; <a class="local col3 ref" href="#163SeqRef" title='SeqRef' data-ref="163SeqRef">SeqRef</a>)</td></tr>
<tr><th id="170">170</th><td>        <a class="local col9 ref" href="#159OS" title='OS' data-ref="159OS">OS</a> <a class="tu ref" href="#_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_6printvE" title='(anonymous namespace)::operator&lt;&lt;' data-use='c' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_6printvE">&lt;&lt;</a> <a class="tu type" href="#(anonymousnamespace)::printv" title='(anonymous namespace)::printv' data-ref="(anonymousnamespace)::printv">printv</a><a class="tu ref" href="#_ZN12_GLOBAL__N_16printvC1Ej" title='(anonymous namespace)::printv::printv' data-use='c' data-ref="_ZN12_GLOBAL__N_16printvC1Ej">(</a><a class="local col2 ref" href="#172SV" title='SV' data-ref="172SV">SV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'['</kbd> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col2 ref" href="#172SV" title='SV' data-ref="172SV">SV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'-'</kbd></td></tr>
<tr><th id="171">171</th><td>           <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#172SV" title='SV' data-ref="172SV">SV</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a>+(<a class="local col1 ref" href="#171Count" title='Count' data-ref="171Count">Count</a>-<var>1</var>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>']'</kbd>;</td></tr>
<tr><th id="172">172</th><td>      <b>else</b></td></tr>
<tr><th id="173">173</th><td>        <a class="local col9 ref" href="#159OS" title='OS' data-ref="159OS">OS</a> <a class="ref" href="#_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker8BitValueE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker8BitValueE">&lt;&lt;</a> <a class="local col2 ref" href="#172SV" title='SV' data-ref="172SV">SV</a>;</td></tr>
<tr><th id="174">174</th><td>    }</td></tr>
<tr><th id="175">175</th><td>    <a class="local col9 ref" href="#159OS" title='OS' data-ref="159OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" }"</q>;</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>    <b>return</b> <a class="local col9 ref" href="#159OS" title='OS' data-ref="159OS">OS</a>;</td></tr>
<tr><th id="178">178</th><td>  }</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><em>void</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker11print_cellsERNS_11raw_ostreamE" title='llvm::BitTracker::print_cells' data-ref="_ZNK4llvm10BitTracker11print_cellsERNS_11raw_ostreamE">print_cells</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="173OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="173OS">OS</dfn>) <em>const</em> {</td></tr>
<tr><th id="183">183</th><td>  <b>for</b> (<em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>&gt; <dfn class="local col4 decl" id="174P" title='P' data-type='const std::pair&lt;unsigned int, RegisterCell&gt;' data-ref="174P">P</dfn> : <a class="member" href="BitTracker.h.html#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a>)</td></tr>
<tr><th id="184">184</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col4 ref" href="#174P" title='P' data-ref="174P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::BitTracker::RegisterCell&gt;::first' data-ref="std::pair::first">first</a>, &amp;<a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI">TRI</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" -&gt; "</q> <a class="ref" href="#_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker12RegisterCellE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker12RegisterCellE">&lt;&lt;</a> <a class="local col4 ref" href="#174P" title='P' data-ref="174P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::BitTracker::RegisterCell&gt;::second' data-ref="std::pair::second">second</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="185">185</th><td>}</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<dfn class="decl def" id="_ZN4llvm10BitTrackerC1ERKNS0_16MachineEvaluatorERNS_15MachineFunctionE" title='llvm::BitTracker::BitTracker' data-ref="_ZN4llvm10BitTrackerC1ERKNS0_16MachineEvaluatorERNS_15MachineFunctionE">BitTracker</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a> &amp;<dfn class="local col5 decl" id="175E" title='E' data-type='const llvm::BitTracker::MachineEvaluator &amp;' data-ref="175E">E</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="176F" title='F' data-type='llvm::MachineFunction &amp;' data-ref="176F">F</dfn>)</td></tr>
<tr><th id="188">188</th><td>    : <a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>(<a class="local col5 ref" href="#175E" title='E' data-ref="175E">E</a>), <a class="member" href="BitTracker.h.html#llvm::BitTracker::MF" title='llvm::BitTracker::MF' data-ref="llvm::BitTracker::MF">MF</a>(<a class="local col6 ref" href="#176F" title='F' data-ref="176F">F</a>), <a class="member" href="BitTracker.h.html#llvm::BitTracker::MRI" title='llvm::BitTracker::MRI' data-ref="llvm::BitTracker::MRI">MRI</a>(<a class="local col6 ref" href="#176F" title='F' data-ref="176F">F</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>()), <a class="member" href="BitTracker.h.html#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a>(*<b>new</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><a class="typedef" href="BitTracker.h.html#llvm::BitTracker::CellMapType" title='llvm::BitTracker::CellMapType' data-type='std::map&lt;unsigned int, RegisterCell&gt;' data-ref="llvm::BitTracker::CellMapType">CellMapType</a>), <a class="member" href="BitTracker.h.html#llvm::BitTracker::Trace" title='llvm::BitTracker::Trace' data-ref="llvm::BitTracker::Trace">Trace</a>(<b>false</b>) {</td></tr>
<tr><th id="189">189</th><td>}</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<dfn class="decl def" id="_ZN4llvm10BitTrackerD1Ev" title='llvm::BitTracker::~BitTracker' data-ref="_ZN4llvm10BitTrackerD1Ev">~BitTracker</dfn>() {</td></tr>
<tr><th id="192">192</th><td>  <b>delete</b> &amp;<a class="member" href="BitTracker.h.html#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a>;</td></tr>
<tr><th id="193">193</th><td>}</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><i>// If we were allowed to update a cell for a part of a register, the meet</i></td></tr>
<tr><th id="196">196</th><td><i>// operation would need to be parametrized by the register number and the</i></td></tr>
<tr><th id="197">197</th><td><i>// exact part of the register, so that the computer BitRefs correspond to</i></td></tr>
<tr><th id="198">198</th><td><i>// the actual bits of the "self" register.</i></td></tr>
<tr><th id="199">199</th><td><i>// While this cannot happen in the current implementation, I'm not sure</i></td></tr>
<tr><th id="200">200</th><td><i>// if this should be ruled out in the future.</i></td></tr>
<tr><th id="201">201</th><td><em>bool</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<dfn class="decl def" id="_ZN4llvm10BitTracker12RegisterCell4meetERKS1_j" title='llvm::BitTracker::RegisterCell::meet' data-ref="_ZN4llvm10BitTracker12RegisterCell4meetERKS1_j">meet</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col7 decl" id="177RC" title='RC' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="177RC">RC</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="178SelfR" title='SelfR' data-type='unsigned int' data-ref="178SelfR">SelfR</dfn>) {</td></tr>
<tr><th id="202">202</th><td>  <i>// An example when "meet" can be invoked with SelfR == 0 is a phi node</i></td></tr>
<tr><th id="203">203</th><td><i>  // with a physical register as an operand.</i></td></tr>
<tr><th id="204">204</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SelfR == 0 || TargetRegisterInfo::isVirtualRegister(SelfR)) ? void (0) : __assert_fail (&quot;SelfR == 0 || TargetRegisterInfo::isVirtualRegister(SelfR)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 204, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#178SelfR" title='SelfR' data-ref="178SelfR">SelfR</a> == <var>0</var> || <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#178SelfR" title='SelfR' data-ref="178SelfR">SelfR</a>));</td></tr>
<tr><th id="205">205</th><td>  <em>bool</em> <dfn class="local col9 decl" id="179Changed" title='Changed' data-type='bool' data-ref="179Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="206">206</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="180i" title='i' data-type='uint16_t' data-ref="180i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="181n" title='n' data-type='uint16_t' data-ref="181n">n</dfn> = <a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col0 ref" href="#180i" title='i' data-ref="180i">i</a> &lt; <a class="local col1 ref" href="#181n" title='n' data-ref="181n">n</a>; ++<a class="local col0 ref" href="#180i" title='i' data-ref="180i">i</a>) {</td></tr>
<tr><th id="207">207</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col2 decl" id="182RCV" title='RCV' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="182RCV">RCV</dfn> = <a class="local col7 ref" href="#177RC" title='RC' data-ref="177RC">RC</a><a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col0 ref" href="#180i" title='i' data-ref="180i">i</a>]</a>;</td></tr>
<tr><th id="208">208</th><td>    <a class="local col9 ref" href="#179Changed" title='Changed' data-ref="179Changed">Changed</a> |= <a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#180i" title='i' data-ref="180i">i</a>]</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue4meetERKS1_RKNS0_6BitRefE" title='llvm::BitTracker::BitValue::meet' data-ref="_ZN4llvm10BitTracker8BitValue4meetERKS1_RKNS0_6BitRefE">meet</a>(<a class="local col2 ref" href="#182RCV" title='RCV' data-ref="182RCV">RCV</a>, <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitRef" title='llvm::BitTracker::BitRef' data-ref="llvm::BitTracker::BitRef">BitRef</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker6BitRefC1Ejt" title='llvm::BitTracker::BitRef::BitRef' data-ref="_ZN4llvm10BitTracker6BitRefC1Ejt">(</a><a class="local col8 ref" href="#178SelfR" title='SelfR' data-ref="178SelfR">SelfR</a>, <a class="local col0 ref" href="#180i" title='i' data-ref="180i">i</a>));</td></tr>
<tr><th id="209">209</th><td>  }</td></tr>
<tr><th id="210">210</th><td>  <b>return</b> <a class="local col9 ref" href="#179Changed" title='Changed' data-ref="179Changed">Changed</a>;</td></tr>
<tr><th id="211">211</th><td>}</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><i>// Insert the entire cell RC into the current cell at position given by M.</i></td></tr>
<tr><th id="214">214</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<dfn class="decl def" id="_ZN4llvm10BitTracker12RegisterCell6insertERKS1_RKNS0_7BitMaskE" title='llvm::BitTracker::RegisterCell::insert' data-ref="_ZN4llvm10BitTracker12RegisterCell6insertERKS1_RKNS0_7BitMaskE">insert</dfn>(<em>const</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col3 decl" id="183RC" title='RC' data-type='const BT::RegisterCell &amp;' data-ref="183RC">RC</dfn>,</td></tr>
<tr><th id="215">215</th><td>      <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask">BitMask</a> &amp;<dfn class="local col4 decl" id="184M" title='M' data-type='const llvm::BitTracker::BitMask &amp;' data-ref="184M">M</dfn>) {</td></tr>
<tr><th id="216">216</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="185B" title='B' data-type='uint16_t' data-ref="185B">B</dfn> = <a class="local col4 ref" href="#184M" title='M' data-ref="184M">M</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker7BitMask5firstEv" title='llvm::BitTracker::BitMask::first' data-ref="_ZNK4llvm10BitTracker7BitMask5firstEv">first</a>(), <dfn class="local col6 decl" id="186E" title='E' data-type='uint16_t' data-ref="186E">E</dfn> = <a class="local col4 ref" href="#184M" title='M' data-ref="184M">M</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker7BitMask4lastEv" title='llvm::BitTracker::BitMask::last' data-ref="_ZNK4llvm10BitTracker7BitMask4lastEv">last</a>(), <dfn class="local col7 decl" id="187W" title='W' data-type='uint16_t' data-ref="187W">W</dfn> = <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="217">217</th><td>  <i>// Sanity: M must be a valid mask for *this.</i></td></tr>
<tr><th id="218">218</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (B &lt; W &amp;&amp; E &lt; W) ? void (0) : __assert_fail (&quot;B &lt; W &amp;&amp; E &lt; W&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 218, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#185B" title='B' data-ref="185B">B</a> &lt; <a class="local col7 ref" href="#187W" title='W' data-ref="187W">W</a> &amp;&amp; <a class="local col6 ref" href="#186E" title='E' data-ref="186E">E</a> &lt; <a class="local col7 ref" href="#187W" title='W' data-ref="187W">W</a>);</td></tr>
<tr><th id="219">219</th><td>  <i>// Sanity: the masked part of *this must have the same number of bits</i></td></tr>
<tr><th id="220">220</th><td><i>  // as the source.</i></td></tr>
<tr><th id="221">221</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (B &gt; E || E-B+1 == RC.width()) ? void (0) : __assert_fail (&quot;B &gt; E || E-B+1 == RC.width()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 221, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#185B" title='B' data-ref="185B">B</a> &gt; <a class="local col6 ref" href="#186E" title='E' data-ref="186E">E</a> || <a class="local col6 ref" href="#186E" title='E' data-ref="186E">E</a>-<a class="local col5 ref" href="#185B" title='B' data-ref="185B">B</a>+<var>1</var> == <a class="local col3 ref" href="#183RC" title='RC' data-ref="183RC">RC</a>.<a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>());      <i>// B &lt;= E  =&gt;  E-B+1 = |RC|.</i></td></tr>
<tr><th id="222">222</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (B &lt;= E || E+(W-B)+1 == RC.width()) ? void (0) : __assert_fail (&quot;B &lt;= E || E+(W-B)+1 == RC.width()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 222, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#185B" title='B' data-ref="185B">B</a> &lt;= <a class="local col6 ref" href="#186E" title='E' data-ref="186E">E</a> || <a class="local col6 ref" href="#186E" title='E' data-ref="186E">E</a>+(<a class="local col7 ref" href="#187W" title='W' data-ref="187W">W</a>-<a class="local col5 ref" href="#185B" title='B' data-ref="185B">B</a>)+<var>1</var> == <a class="local col3 ref" href="#183RC" title='RC' data-ref="183RC">RC</a>.<a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>()); <i>// E &lt; B   =&gt;  E+(W-B)+1 = |RC|.</i></td></tr>
<tr><th id="223">223</th><td>  <b>if</b> (<a class="local col5 ref" href="#185B" title='B' data-ref="185B">B</a> &lt;= <a class="local col6 ref" href="#186E" title='E' data-ref="186E">E</a>) {</td></tr>
<tr><th id="224">224</th><td>    <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="188i" title='i' data-type='uint16_t' data-ref="188i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#188i" title='i' data-ref="188i">i</a> &lt;= <a class="local col6 ref" href="#186E" title='E' data-ref="186E">E</a>-<a class="local col5 ref" href="#185B" title='B' data-ref="185B">B</a>; ++<a class="local col8 ref" href="#188i" title='i' data-ref="188i">i</a>)</td></tr>
<tr><th id="225">225</th><td>      <a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#188i" title='i' data-ref="188i">i</a>+<a class="local col5 ref" href="#185B" title='B' data-ref="185B">B</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSERKS1_">=</a> <a class="local col3 ref" href="#183RC" title='RC' data-ref="183RC">RC</a><a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col8 ref" href="#188i" title='i' data-ref="188i">i</a>]</a>;</td></tr>
<tr><th id="226">226</th><td>  } <b>else</b> {</td></tr>
<tr><th id="227">227</th><td>    <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="189i" title='i' data-type='uint16_t' data-ref="189i">i</dfn> = <var>0</var>; <a class="local col9 ref" href="#189i" title='i' data-ref="189i">i</a> &lt; <a class="local col7 ref" href="#187W" title='W' data-ref="187W">W</a>-<a class="local col5 ref" href="#185B" title='B' data-ref="185B">B</a>; ++<a class="local col9 ref" href="#189i" title='i' data-ref="189i">i</a>)</td></tr>
<tr><th id="228">228</th><td>      <a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#189i" title='i' data-ref="189i">i</a>+<a class="local col5 ref" href="#185B" title='B' data-ref="185B">B</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSERKS1_">=</a> <a class="local col3 ref" href="#183RC" title='RC' data-ref="183RC">RC</a><a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col9 ref" href="#189i" title='i' data-ref="189i">i</a>]</a>;</td></tr>
<tr><th id="229">229</th><td>    <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="190i" title='i' data-type='uint16_t' data-ref="190i">i</dfn> = <var>0</var>; <a class="local col0 ref" href="#190i" title='i' data-ref="190i">i</a> &lt;= <a class="local col6 ref" href="#186E" title='E' data-ref="186E">E</a>; ++<a class="local col0 ref" href="#190i" title='i' data-ref="190i">i</a>)</td></tr>
<tr><th id="230">230</th><td>      <a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#190i" title='i' data-ref="190i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSERKS1_">=</a> <a class="local col3 ref" href="#183RC" title='RC' data-ref="183RC">RC</a><a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col0 ref" href="#190i" title='i' data-ref="190i">i</a>+(<a class="local col7 ref" href="#187W" title='W' data-ref="187W">W</a>-<a class="local col5 ref" href="#185B" title='B' data-ref="185B">B</a>)]</a>;</td></tr>
<tr><th id="231">231</th><td>  }</td></tr>
<tr><th id="232">232</th><td>  <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="233">233</th><td>}</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker12RegisterCell7extractERKNS0_7BitMaskE" title='llvm::BitTracker::RegisterCell::extract' data-ref="_ZNK4llvm10BitTracker12RegisterCell7extractERKNS0_7BitMaskE">extract</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask">BitMask</a> &amp;<dfn class="local col1 decl" id="191M" title='M' data-type='const llvm::BitTracker::BitMask &amp;' data-ref="191M">M</dfn>) <em>const</em> {</td></tr>
<tr><th id="236">236</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="192B" title='B' data-type='uint16_t' data-ref="192B">B</dfn> = <a class="local col1 ref" href="#191M" title='M' data-ref="191M">M</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker7BitMask5firstEv" title='llvm::BitTracker::BitMask::first' data-ref="_ZNK4llvm10BitTracker7BitMask5firstEv">first</a>(), <dfn class="local col3 decl" id="193E" title='E' data-type='uint16_t' data-ref="193E">E</dfn> = <a class="local col1 ref" href="#191M" title='M' data-ref="191M">M</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker7BitMask4lastEv" title='llvm::BitTracker::BitMask::last' data-ref="_ZNK4llvm10BitTracker7BitMask4lastEv">last</a>(), <dfn class="local col4 decl" id="194W" title='W' data-type='uint16_t' data-ref="194W">W</dfn> = <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="237">237</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (B &lt; W &amp;&amp; E &lt; W) ? void (0) : __assert_fail (&quot;B &lt; W &amp;&amp; E &lt; W&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 237, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#192B" title='B' data-ref="192B">B</a> &lt; <a class="local col4 ref" href="#194W" title='W' data-ref="194W">W</a> &amp;&amp; <a class="local col3 ref" href="#193E" title='E' data-ref="193E">E</a> &lt; <a class="local col4 ref" href="#194W" title='W' data-ref="194W">W</a>);</td></tr>
<tr><th id="238">238</th><td>  <b>if</b> (<a class="local col2 ref" href="#192B" title='B' data-ref="192B">B</a> &lt;= <a class="local col3 ref" href="#193E" title='E' data-ref="193E">E</a>) {</td></tr>
<tr><th id="239">239</th><td>    <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col5 decl" id="195RC" title='RC' data-type='llvm::BitTracker::RegisterCell' data-ref="195RC">RC</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col3 ref" href="#193E" title='E' data-ref="193E">E</a>-<a class="local col2 ref" href="#192B" title='B' data-ref="192B">B</a>+<var>1</var>);</td></tr>
<tr><th id="240">240</th><td>    <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="196i" title='i' data-type='uint16_t' data-ref="196i">i</dfn> = <a class="local col2 ref" href="#192B" title='B' data-ref="192B">B</a>; <a class="local col6 ref" href="#196i" title='i' data-ref="196i">i</a> &lt;= <a class="local col3 ref" href="#193E" title='E' data-ref="193E">E</a>; ++<a class="local col6 ref" href="#196i" title='i' data-ref="196i">i</a>)</td></tr>
<tr><th id="241">241</th><td>      <a class="local col5 ref" href="#195RC" title='RC' data-ref="195RC">RC</a>.<a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#196i" title='i' data-ref="196i">i</a>-<a class="local col2 ref" href="#192B" title='B' data-ref="192B">B</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSERKS1_">=</a> <a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#196i" title='i' data-ref="196i">i</a>]</a>;</td></tr>
<tr><th id="242">242</th><td>    <b>return</b> <a class="local col5 ref" href="#195RC" title='RC' data-ref="195RC">RC</a>;</td></tr>
<tr><th id="243">243</th><td>  }</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col7 decl" id="197RC" title='RC' data-type='llvm::BitTracker::RegisterCell' data-ref="197RC">RC</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col3 ref" href="#193E" title='E' data-ref="193E">E</a>+(<a class="local col4 ref" href="#194W" title='W' data-ref="194W">W</a>-<a class="local col2 ref" href="#192B" title='B' data-ref="192B">B</a>)+<var>1</var>);</td></tr>
<tr><th id="246">246</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="198i" title='i' data-type='uint16_t' data-ref="198i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#198i" title='i' data-ref="198i">i</a> &lt; <a class="local col4 ref" href="#194W" title='W' data-ref="194W">W</a>-<a class="local col2 ref" href="#192B" title='B' data-ref="192B">B</a>; ++<a class="local col8 ref" href="#198i" title='i' data-ref="198i">i</a>)</td></tr>
<tr><th id="247">247</th><td>    <a class="local col7 ref" href="#197RC" title='RC' data-ref="197RC">RC</a>.<a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#198i" title='i' data-ref="198i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSERKS1_">=</a> <a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#198i" title='i' data-ref="198i">i</a>+<a class="local col2 ref" href="#192B" title='B' data-ref="192B">B</a>]</a>;</td></tr>
<tr><th id="248">248</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="199i" title='i' data-type='uint16_t' data-ref="199i">i</dfn> = <var>0</var>; <a class="local col9 ref" href="#199i" title='i' data-ref="199i">i</a> &lt;= <a class="local col3 ref" href="#193E" title='E' data-ref="193E">E</a>; ++<a class="local col9 ref" href="#199i" title='i' data-ref="199i">i</a>)</td></tr>
<tr><th id="249">249</th><td>    <a class="local col7 ref" href="#197RC" title='RC' data-ref="197RC">RC</a>.<a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#199i" title='i' data-ref="199i">i</a>+(<a class="local col4 ref" href="#194W" title='W' data-ref="194W">W</a>-<a class="local col2 ref" href="#192B" title='B' data-ref="192B">B</a>)]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSERKS1_">=</a> <a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#199i" title='i' data-ref="199i">i</a>]</a>;</td></tr>
<tr><th id="250">250</th><td>  <b>return</b> <a class="local col7 ref" href="#197RC" title='RC' data-ref="197RC">RC</a>;</td></tr>
<tr><th id="251">251</th><td>}</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<dfn class="decl def" id="_ZN4llvm10BitTracker12RegisterCell3rolEt" title='llvm::BitTracker::RegisterCell::rol' data-ref="_ZN4llvm10BitTracker12RegisterCell3rolEt">rol</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="200Sh" title='Sh' data-type='uint16_t' data-ref="200Sh">Sh</dfn>) {</td></tr>
<tr><th id="254">254</th><td>  <i>// Rotate left (i.e. towards increasing bit indices).</i></td></tr>
<tr><th id="255">255</th><td><i>  // Swap the two parts:  [0..W-Sh-1] [W-Sh..W-1]</i></td></tr>
<tr><th id="256">256</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="201W" title='W' data-type='uint16_t' data-ref="201W">W</dfn> = <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="257">257</th><td>  <a class="local col0 ref" href="#200Sh" title='Sh' data-ref="200Sh">Sh</a> = <a class="local col0 ref" href="#200Sh" title='Sh' data-ref="200Sh">Sh</a> % <a class="local col1 ref" href="#201W" title='W' data-ref="201W">W</a>;</td></tr>
<tr><th id="258">258</th><td>  <b>if</b> (<a class="local col0 ref" href="#200Sh" title='Sh' data-ref="200Sh">Sh</a> == <var>0</var>)</td></tr>
<tr><th id="259">259</th><td>    <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col2 decl" id="202Tmp" title='Tmp' data-type='llvm::BitTracker::RegisterCell' data-ref="202Tmp">Tmp</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col1 ref" href="#201W" title='W' data-ref="201W">W</a>-<a class="local col0 ref" href="#200Sh" title='Sh' data-ref="200Sh">Sh</a>);</td></tr>
<tr><th id="262">262</th><td>  <i>// Tmp = [0..W-Sh-1].</i></td></tr>
<tr><th id="263">263</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="203i" title='i' data-type='uint16_t' data-ref="203i">i</dfn> = <var>0</var>; <a class="local col3 ref" href="#203i" title='i' data-ref="203i">i</a> &lt; <a class="local col1 ref" href="#201W" title='W' data-ref="201W">W</a>-<a class="local col0 ref" href="#200Sh" title='Sh' data-ref="200Sh">Sh</a>; ++<a class="local col3 ref" href="#203i" title='i' data-ref="203i">i</a>)</td></tr>
<tr><th id="264">264</th><td>    <a class="local col2 ref" href="#202Tmp" title='Tmp' data-ref="202Tmp">Tmp</a><a class="member" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col3 ref" href="#203i" title='i' data-ref="203i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSERKS1_">=</a> <a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#203i" title='i' data-ref="203i">i</a>]</a>;</td></tr>
<tr><th id="265">265</th><td>  <i>// Shift [W-Sh..W-1] to [0..Sh-1].</i></td></tr>
<tr><th id="266">266</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="204i" title='i' data-type='uint16_t' data-ref="204i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#204i" title='i' data-ref="204i">i</a> &lt; <a class="local col0 ref" href="#200Sh" title='Sh' data-ref="200Sh">Sh</a>; ++<a class="local col4 ref" href="#204i" title='i' data-ref="204i">i</a>)</td></tr>
<tr><th id="267">267</th><td>    <a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#204i" title='i' data-ref="204i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSERKS1_">=</a> <a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#201W" title='W' data-ref="201W">W</a>-<a class="local col0 ref" href="#200Sh" title='Sh' data-ref="200Sh">Sh</a>+<a class="local col4 ref" href="#204i" title='i' data-ref="204i">i</a>]</a>;</td></tr>
<tr><th id="268">268</th><td>  <i>// Copy Tmp to [Sh..W-1].</i></td></tr>
<tr><th id="269">269</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="205i" title='i' data-type='uint16_t' data-ref="205i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#205i" title='i' data-ref="205i">i</a> &lt; <a class="local col1 ref" href="#201W" title='W' data-ref="201W">W</a>-<a class="local col0 ref" href="#200Sh" title='Sh' data-ref="200Sh">Sh</a>; ++<a class="local col5 ref" href="#205i" title='i' data-ref="205i">i</a>)</td></tr>
<tr><th id="270">270</th><td>    <a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#205i" title='i' data-ref="205i">i</a>+<a class="local col0 ref" href="#200Sh" title='Sh' data-ref="200Sh">Sh</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSERKS1_">=</a> <a class="local col2 ref" href="#202Tmp" title='Tmp' data-ref="202Tmp">Tmp</a>.<a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#205i" title='i' data-ref="205i">i</a>]</a>;</td></tr>
<tr><th id="271">271</th><td>  <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="272">272</th><td>}</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<dfn class="decl def" id="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="206B" title='B' data-type='uint16_t' data-ref="206B">B</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="207E" title='E' data-type='uint16_t' data-ref="207E">E</dfn>,</td></tr>
<tr><th id="275">275</th><td>      <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col8 decl" id="208V" title='V' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="208V">V</dfn>) {</td></tr>
<tr><th id="276">276</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (B &lt;= E) ? void (0) : __assert_fail (&quot;B &lt;= E&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 276, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#206B" title='B' data-ref="206B">B</a> &lt;= <a class="local col7 ref" href="#207E" title='E' data-ref="207E">E</a>);</td></tr>
<tr><th id="277">277</th><td>  <b>while</b> (<a class="local col6 ref" href="#206B" title='B' data-ref="206B">B</a> &lt; <a class="local col7 ref" href="#207E" title='E' data-ref="207E">E</a>)</td></tr>
<tr><th id="278">278</th><td>    <a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#206B" title='B' data-ref="206B">B</a>++]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSERKS1_">=</a> <a class="local col8 ref" href="#208V" title='V' data-ref="208V">V</a>;</td></tr>
<tr><th id="279">279</th><td>  <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="280">280</th><td>}</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<dfn class="decl def" id="_ZN4llvm10BitTracker12RegisterCell3catERKS1_" title='llvm::BitTracker::RegisterCell::cat' data-ref="_ZN4llvm10BitTracker12RegisterCell3catERKS1_">cat</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col9 decl" id="209RC" title='RC' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="209RC">RC</dfn>) {</td></tr>
<tr><th id="283">283</th><td>  <i>// Append the cell given as the argument to the "this" cell.</i></td></tr>
<tr><th id="284">284</th><td><i>  // Bit 0 of RC becomes bit W of the result, where W is this-&gt;width().</i></td></tr>
<tr><th id="285">285</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="210W" title='W' data-type='uint16_t' data-ref="210W">W</dfn> = <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>(), <dfn class="local col1 decl" id="211WRC" title='WRC' data-type='uint16_t' data-ref="211WRC">WRC</dfn> = <a class="local col9 ref" href="#209RC" title='RC' data-ref="209RC">RC</a>.<a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="286">286</th><td>  <a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<a class="local col0 ref" href="#210W" title='W' data-ref="210W">W</a>+<a class="local col1 ref" href="#211WRC" title='WRC' data-ref="211WRC">WRC</a>);</td></tr>
<tr><th id="287">287</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="212i" title='i' data-type='uint16_t' data-ref="212i">i</dfn> = <var>0</var>; <a class="local col2 ref" href="#212i" title='i' data-ref="212i">i</a> &lt; <a class="local col1 ref" href="#211WRC" title='WRC' data-ref="211WRC">WRC</a>; ++<a class="local col2 ref" href="#212i" title='i' data-ref="212i">i</a>)</td></tr>
<tr><th id="288">288</th><td>    <a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#212i" title='i' data-ref="212i">i</a>+<a class="local col0 ref" href="#210W" title='W' data-ref="210W">W</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSERKS1_">=</a> <a class="local col9 ref" href="#209RC" title='RC' data-ref="209RC">RC</a>.<a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#212i" title='i' data-ref="212i">i</a>]</a>;</td></tr>
<tr><th id="289">289</th><td>  <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="290">290</th><td>}</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker12RegisterCell2ctEb" title='llvm::BitTracker::RegisterCell::ct' data-ref="_ZNK4llvm10BitTracker12RegisterCell2ctEb">ct</dfn>(<em>bool</em> <dfn class="local col3 decl" id="213B" title='B' data-type='bool' data-ref="213B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="293">293</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="214W" title='W' data-type='uint16_t' data-ref="214W">W</dfn> = <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="294">294</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="215C" title='C' data-type='uint16_t' data-ref="215C">C</dfn> = <var>0</var>;</td></tr>
<tr><th id="295">295</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> <dfn class="local col6 decl" id="216V" title='V' data-type='llvm::BitTracker::BitValue' data-ref="216V">V</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1Eb" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1Eb"></a><a class="local col3 ref" href="#213B" title='B' data-ref="213B">B</a>;</td></tr>
<tr><th id="296">296</th><td>  <b>while</b> (<a class="local col5 ref" href="#215C" title='C' data-ref="215C">C</a> &lt; <a class="local col4 ref" href="#214W" title='W' data-ref="214W">W</a> &amp;&amp; <a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#215C" title='C' data-ref="215C">C</a>]</a> <a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValueeqERKS1_" title='llvm::BitTracker::BitValue::operator==' data-ref="_ZNK4llvm10BitTracker8BitValueeqERKS1_">==</a> <a class="local col6 ref" href="#216V" title='V' data-ref="216V">V</a>)</td></tr>
<tr><th id="297">297</th><td>    <a class="local col5 ref" href="#215C" title='C' data-ref="215C">C</a>++;</td></tr>
<tr><th id="298">298</th><td>  <b>return</b> <a class="local col5 ref" href="#215C" title='C' data-ref="215C">C</a>;</td></tr>
<tr><th id="299">299</th><td>}</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker12RegisterCell2clEb" title='llvm::BitTracker::RegisterCell::cl' data-ref="_ZNK4llvm10BitTracker12RegisterCell2clEb">cl</dfn>(<em>bool</em> <dfn class="local col7 decl" id="217B" title='B' data-type='bool' data-ref="217B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="302">302</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="218W" title='W' data-type='uint16_t' data-ref="218W">W</dfn> = <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="303">303</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="219C" title='C' data-type='uint16_t' data-ref="219C">C</dfn> = <var>0</var>;</td></tr>
<tr><th id="304">304</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> <dfn class="local col0 decl" id="220V" title='V' data-type='llvm::BitTracker::BitValue' data-ref="220V">V</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1Eb" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1Eb"></a><a class="local col7 ref" href="#217B" title='B' data-ref="217B">B</a>;</td></tr>
<tr><th id="305">305</th><td>  <b>while</b> (<a class="local col9 ref" href="#219C" title='C' data-ref="219C">C</a> &lt; <a class="local col8 ref" href="#218W" title='W' data-ref="218W">W</a> &amp;&amp; <a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#218W" title='W' data-ref="218W">W</a>-(<a class="local col9 ref" href="#219C" title='C' data-ref="219C">C</a>+<var>1</var>)]</a> <a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValueeqERKS1_" title='llvm::BitTracker::BitValue::operator==' data-ref="_ZNK4llvm10BitTracker8BitValueeqERKS1_">==</a> <a class="local col0 ref" href="#220V" title='V' data-ref="220V">V</a>)</td></tr>
<tr><th id="306">306</th><td>    <a class="local col9 ref" href="#219C" title='C' data-ref="219C">C</a>++;</td></tr>
<tr><th id="307">307</th><td>  <b>return</b> <a class="local col9 ref" href="#219C" title='C' data-ref="219C">C</a>;</td></tr>
<tr><th id="308">308</th><td>}</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><em>bool</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker12RegisterCelleqERKS1_" title='llvm::BitTracker::RegisterCell::operator==' data-ref="_ZNK4llvm10BitTracker12RegisterCelleqERKS1_"><b>operator</b>==</dfn> (<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col1 decl" id="221RC" title='RC' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="221RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="311">311</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="222W" title='W' data-type='uint16_t' data-ref="222W">W</dfn> = <a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="312">312</th><td>  <b>if</b> (<a class="local col1 ref" href="#221RC" title='RC' data-ref="221RC">RC</a>.<a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() != <a class="local col2 ref" href="#222W" title='W' data-ref="222W">W</a>)</td></tr>
<tr><th id="313">313</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="314">314</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="223i" title='i' data-type='uint16_t' data-ref="223i">i</dfn> = <var>0</var>; <a class="local col3 ref" href="#223i" title='i' data-ref="223i">i</a> &lt; <a class="local col2 ref" href="#222W" title='W' data-ref="222W">W</a>; ++<a class="local col3 ref" href="#223i" title='i' data-ref="223i">i</a>)</td></tr>
<tr><th id="315">315</th><td>    <b>if</b> (<a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#223i" title='i' data-ref="223i">i</a>]</a> <a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValueneERKS1_" title='llvm::BitTracker::BitValue::operator!=' data-ref="_ZNK4llvm10BitTracker8BitValueneERKS1_">!=</a> <a class="local col1 ref" href="#221RC" title='RC' data-ref="221RC">RC</a><a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col3 ref" href="#223i" title='i' data-ref="223i">i</a>]</a>)</td></tr>
<tr><th id="316">316</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="317">317</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="318">318</th><td>}</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<dfn class="decl def" id="_ZN4llvm10BitTracker12RegisterCell6regifyEj" title='llvm::BitTracker::RegisterCell::regify' data-ref="_ZN4llvm10BitTracker12RegisterCell6regifyEj">regify</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="224R" title='R' data-type='unsigned int' data-ref="224R">R</dfn>) {</td></tr>
<tr><th id="321">321</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="225i" title='i' data-type='unsigned int' data-ref="225i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="226n" title='n' data-type='unsigned int' data-ref="226n">n</dfn> = <a class="member" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>(); <a class="local col5 ref" href="#225i" title='i' data-ref="225i">i</a> &lt; <a class="local col6 ref" href="#226n" title='n' data-ref="226n">n</a>; ++<a class="local col5 ref" href="#225i" title='i' data-ref="225i">i</a>) {</td></tr>
<tr><th id="322">322</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col7 decl" id="227V" title='V' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="227V">V</dfn> = <a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#225i" title='i' data-ref="225i">i</a>]</a>;</td></tr>
<tr><th id="323">323</th><td>    <b>if</b> (<a class="local col7 ref" href="#227V" title='V' data-ref="227V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a> &amp;&amp; <a class="local col7 ref" href="#227V" title='V' data-ref="227V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> == <var>0</var>)</td></tr>
<tr><th id="324">324</th><td>      <a class="member" href="BitTracker.h.html#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#225i" title='i' data-ref="225i">i</a>]</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a> <a class="ref" href="BitTracker.h.html#126" title='llvm::BitTracker::BitRef::operator=' data-ref="_ZN4llvm10BitTracker6BitRefaSEOS1_">=</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitRef" title='llvm::BitTracker::BitRef' data-ref="llvm::BitTracker::BitRef">BitRef</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker6BitRefC1Ejt" title='llvm::BitTracker::BitRef::BitRef' data-ref="_ZN4llvm10BitTracker6BitRefC1Ejt">(</a><a class="local col4 ref" href="#224R" title='R' data-ref="224R">R</a>, <a class="local col5 ref" href="#225i" title='i' data-ref="225i">i</a>);</td></tr>
<tr><th id="325">325</th><td>  }</td></tr>
<tr><th id="326">326</th><td>  <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="327">327</th><td>}</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" title='llvm::BitTracker::MachineEvaluator::getRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE">getRegBitWidth</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col8 decl" id="228RR" title='RR' data-type='const llvm::BitTracker::RegisterRef &amp;' data-ref="228RR">RR</dfn>) <em>const</em> {</td></tr>
<tr><th id="330">330</th><td>  <i>// The general problem is with finding a register class that corresponds</i></td></tr>
<tr><th id="331">331</th><td><i>  // to a given reference reg:sub. There can be several such classes, and</i></td></tr>
<tr><th id="332">332</th><td><i>  // since we only care about the register size, it does not matter which</i></td></tr>
<tr><th id="333">333</th><td><i>  // such class we would find.</i></td></tr>
<tr><th id="334">334</th><td><i>  // The easiest way to accomplish what we want is to</i></td></tr>
<tr><th id="335">335</th><td><i>  // 1. find a physical register PhysR from the same class as RR.Reg,</i></td></tr>
<tr><th id="336">336</th><td><i>  // 2. find a physical register PhysS that corresponds to PhysR:RR.Sub,</i></td></tr>
<tr><th id="337">337</th><td><i>  // 3. find a register class that contains PhysS.</i></td></tr>
<tr><th id="338">338</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#228RR" title='RR' data-ref="228RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>)) {</td></tr>
<tr><th id="339">339</th><td>    <em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="229VC" title='VC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="229VC">VC</dfn> = <a class="virtual member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator22composeWithSubRegIndexERKNS_19TargetRegisterClassEj" title='llvm::BitTracker::MachineEvaluator::composeWithSubRegIndex' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator22composeWithSubRegIndexERKNS_19TargetRegisterClassEj">composeWithSubRegIndex</a>(*<a class="member" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::MRI" title='llvm::BitTracker::MachineEvaluator::MRI' data-ref="llvm::BitTracker::MachineEvaluator::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col8 ref" href="#228RR" title='RR' data-ref="228RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>), <a class="local col8 ref" href="#228RR" title='RR' data-ref="228RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a>);</td></tr>
<tr><th id="340">340</th><td>    <b>return</b> <a class="member" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(<a class="local col9 ref" href="#229VC" title='VC' data-ref="229VC">VC</a>);</td></tr>
<tr><th id="341">341</th><td>  }</td></tr>
<tr><th id="342">342</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(RR.Reg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(RR.Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 342, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#228RR" title='RR' data-ref="228RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>));</td></tr>
<tr><th id="343">343</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="230PhysR" title='PhysR' data-type='unsigned int' data-ref="230PhysR">PhysR</dfn> = (<a class="local col8 ref" href="#228RR" title='RR' data-ref="228RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a> == <var>0</var>) ? <a class="local col8 ref" href="#228RR" title='RR' data-ref="228RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a> : <a class="member" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegEjj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegEjj">getSubReg</a>(<a class="local col8 ref" href="#228RR" title='RR' data-ref="228RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col8 ref" href="#228RR" title='RR' data-ref="228RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a>);</td></tr>
<tr><th id="344">344</th><td>  <b>return</b> <a class="virtual member" href="#_ZNK4llvm10BitTracker16MachineEvaluator18getPhysRegBitWidthEj" title='llvm::BitTracker::MachineEvaluator::getPhysRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator18getPhysRegBitWidthEj">getPhysRegBitWidth</a>(<a class="local col0 ref" href="#230PhysR" title='PhysR' data-ref="230PhysR">PhysR</a>);</td></tr>
<tr><th id="345">345</th><td>}</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col1 decl" id="231RR" title='RR' data-type='const llvm::BitTracker::RegisterRef &amp;' data-ref="231RR">RR</dfn>,</td></tr>
<tr><th id="348">348</th><td>      <em>const</em> <a class="typedef" href="BitTracker.h.html#llvm::BitTracker::CellMapType" title='llvm::BitTracker::CellMapType' data-type='std::map&lt;unsigned int, RegisterCell&gt;' data-ref="llvm::BitTracker::CellMapType">CellMapType</a> &amp;<dfn class="local col2 decl" id="232M" title='M' data-type='const CellMapType &amp;' data-ref="232M">M</dfn>) <em>const</em> {</td></tr>
<tr><th id="349">349</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="233BW" title='BW' data-type='uint16_t' data-ref="233BW">BW</dfn> = <a class="member" href="#_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" title='llvm::BitTracker::MachineEvaluator::getRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE">getRegBitWidth</a>(<a class="local col1 ref" href="#231RR" title='RR' data-ref="231RR">RR</a>);</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <i>// Physical registers are assumed to be present in the map with an unknown</i></td></tr>
<tr><th id="352">352</th><td><i>  // value. Don't actually insert anything in the map, just return the cell.</i></td></tr>
<tr><th id="353">353</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#231RR" title='RR' data-ref="231RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="354">354</th><td>    <b>return</b> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4selfEjt" title='llvm::BitTracker::RegisterCell::self' data-ref="_ZN4llvm10BitTracker12RegisterCell4selfEjt">self</a>(<var>0</var>, <a class="local col3 ref" href="#233BW" title='BW' data-ref="233BW">BW</a>);</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(RR.Reg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(RR.Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 356, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#231RR" title='RR' data-ref="231RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>));</td></tr>
<tr><th id="357">357</th><td>  <i>// For virtual registers that belong to a class that is not tracked,</i></td></tr>
<tr><th id="358">358</th><td><i>  // generate an "unknown" value as well.</i></td></tr>
<tr><th id="359">359</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="234C" title='C' data-type='const llvm::TargetRegisterClass *' data-ref="234C">C</dfn> = <a class="member" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::MRI" title='llvm::BitTracker::MachineEvaluator::MRI' data-ref="llvm::BitTracker::MachineEvaluator::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#231RR" title='RR' data-ref="231RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="360">360</th><td>  <b>if</b> (!<a class="virtual member" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator5trackEPKNS_19TargetRegisterClassE" title='llvm::BitTracker::MachineEvaluator::track' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator5trackEPKNS_19TargetRegisterClassE">track</a>(<a class="local col4 ref" href="#234C" title='C' data-ref="234C">C</a>))</td></tr>
<tr><th id="361">361</th><td>    <b>return</b> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4selfEjt" title='llvm::BitTracker::RegisterCell::self' data-ref="_ZN4llvm10BitTracker12RegisterCell4selfEjt">self</a>(<var>0</var>, <a class="local col3 ref" href="#233BW" title='BW' data-ref="233BW">BW</a>);</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <a class="typedef" href="BitTracker.h.html#llvm::BitTracker::CellMapType" title='llvm::BitTracker::CellMapType' data-type='std::map&lt;unsigned int, RegisterCell&gt;' data-ref="llvm::BitTracker::CellMapType">CellMapType</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedint,llvm::BitTracker::RegisterCell,std::less{unsignedint},std::allocator{std::pair{constunsignedint,llvm::BitTracker::RegisterCell}}}::const_iterator" title='std::map&lt;unsigned int, llvm::BitTracker::RegisterCell, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, llvm::BitTracker::RegisterCell&gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{unsignedint,llvm::BitTracker::RegisterCell,std::less{unsignedint},std::allocator{std::pair{constunsignedint,llvm::BitTracker::RegisterCell}}}::const_iterator">const_iterator</a> <dfn class="local col5 decl" id="235F" title='F' data-type='CellMapType::const_iterator' data-ref="235F">F</dfn> = <a class="local col2 ref" href="#232M" title='M' data-ref="232M">M</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map4findERKT_" title='std::map::find' data-ref="_ZNKSt3map4findERKT_">find</a>(<a class="local col1 ref" href="#231RR" title='RR' data-ref="231RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="364">364</th><td>  <b>if</b> (<a class="local col5 ref" href="#235F" title='F' data-ref="235F">F</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="local col2 ref" href="#232M" title='M' data-ref="232M">M</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map3endEv" title='std::map::end' data-ref="_ZNKSt3map3endEv">end</a>()) {</td></tr>
<tr><th id="365">365</th><td>    <b>if</b> (!<a class="local col1 ref" href="#231RR" title='RR' data-ref="231RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a>)</td></tr>
<tr><th id="366">366</th><td>      <b>return</b> <a class="ref fake" href="BitTracker.h.html#299" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="local col5 ref" href="#235F" title='F' data-ref="235F">F</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, llvm::BitTracker::RegisterCell&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="367">367</th><td>    <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask">BitMask</a> <dfn class="local col6 decl" id="236M" title='M' data-type='llvm::BitTracker::BitMask' data-ref="236M">M</dfn> = <a class="virtual member" href="#_ZNK4llvm10BitTracker16MachineEvaluator4maskEjj" title='llvm::BitTracker::MachineEvaluator::mask' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4maskEjj">mask</a>(<a class="local col1 ref" href="#231RR" title='RR' data-ref="231RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col1 ref" href="#231RR" title='RR' data-ref="231RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a>);</td></tr>
<tr><th id="368">368</th><td>    <b>return</b> <a class="local col5 ref" href="#235F" title='F' data-ref="235F">F</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, llvm::BitTracker::RegisterCell&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="#_ZNK4llvm10BitTracker12RegisterCell7extractERKNS0_7BitMaskE" title='llvm::BitTracker::RegisterCell::extract' data-ref="_ZNK4llvm10BitTracker12RegisterCell7extractERKNS0_7BitMaskE">extract</a>(<a class="local col6 ref" href="#236M" title='M' data-ref="236M">M</a>);</td></tr>
<tr><th id="369">369</th><td>  }</td></tr>
<tr><th id="370">370</th><td>  <i>// If not found, create a "top" entry, but do not insert it in the map.</i></td></tr>
<tr><th id="371">371</th><td>  <b>return</b> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3topEt" title='llvm::BitTracker::RegisterCell::top' data-ref="_ZN4llvm10BitTracker12RegisterCell3topEt">top</a>(<a class="local col3 ref" href="#233BW" title='BW' data-ref="233BW">BW</a>);</td></tr>
<tr><th id="372">372</th><td>}</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><em>void</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" title='llvm::BitTracker::MachineEvaluator::putCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE">putCell</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col7 decl" id="237RR" title='RR' data-type='const llvm::BitTracker::RegisterRef &amp;' data-ref="237RR">RR</dfn>, <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col8 decl" id="238RC" title='RC' data-type='llvm::BitTracker::RegisterCell' data-ref="238RC">RC</dfn>,</td></tr>
<tr><th id="375">375</th><td>      <a class="typedef" href="BitTracker.h.html#llvm::BitTracker::CellMapType" title='llvm::BitTracker::CellMapType' data-type='std::map&lt;unsigned int, RegisterCell&gt;' data-ref="llvm::BitTracker::CellMapType">CellMapType</a> &amp;<dfn class="local col9 decl" id="239M" title='M' data-type='CellMapType &amp;' data-ref="239M">M</dfn>) <em>const</em> {</td></tr>
<tr><th id="376">376</th><td>  <i>// While updating the cell map can be done in a meaningful way for</i></td></tr>
<tr><th id="377">377</th><td><i>  // a part of a register, it makes little sense to implement it as the</i></td></tr>
<tr><th id="378">378</th><td><i>  // SSA representation would never contain such "partial definitions".</i></td></tr>
<tr><th id="379">379</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#237RR" title='RR' data-ref="237RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="380">380</th><td>    <b>return</b>;</td></tr>
<tr><th id="381">381</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RR.Sub == 0 &amp;&amp; &quot;Unexpected sub-register in definition&quot;) ? void (0) : __assert_fail (&quot;RR.Sub == 0 &amp;&amp; \&quot;Unexpected sub-register in definition\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 381, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#237RR" title='RR' data-ref="237RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a> == <var>0</var> &amp;&amp; <q>"Unexpected sub-register in definition"</q>);</td></tr>
<tr><th id="382">382</th><td>  <i>// Eliminate all ref-to-reg-0 bit values: replace them with "self".</i></td></tr>
<tr><th id="383">383</th><td>  <a class="local col9 ref" href="#239M" title='M' data-ref="239M">M</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col7 ref" href="#237RR" title='RR' data-ref="237RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>]</a> <a class="ref" href="BitTracker.h.html#299" title='llvm::BitTracker::RegisterCell::operator=' data-ref="_ZN4llvm10BitTracker12RegisterCellaSERKS1_">=</a> <a class="local col8 ref" href="#238RC" title='RC' data-ref="238RC">RC</a>.<a class="ref" href="#_ZN4llvm10BitTracker12RegisterCell6regifyEj" title='llvm::BitTracker::RegisterCell::regify' data-ref="_ZN4llvm10BitTracker12RegisterCell6regifyEj">regify</a>(<a class="local col7 ref" href="#237RR" title='RR' data-ref="237RR">RR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="384">384</th><td>}</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><i>// Check if the cell represents a compile-time integer value.</i></td></tr>
<tr><th id="387">387</th><td><em>bool</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator5isIntERKNS0_12RegisterCellE" title='llvm::BitTracker::MachineEvaluator::isInt' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator5isIntERKNS0_12RegisterCellE">isInt</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col0 decl" id="240A" title='A' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="240A">A</dfn>) <em>const</em> {</td></tr>
<tr><th id="388">388</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="241W" title='W' data-type='uint16_t' data-ref="241W">W</dfn> = <a class="local col0 ref" href="#240A" title='A' data-ref="240A">A</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="389">389</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="242i" title='i' data-type='uint16_t' data-ref="242i">i</dfn> = <var>0</var>; <a class="local col2 ref" href="#242i" title='i' data-ref="242i">i</a> &lt; <a class="local col1 ref" href="#241W" title='W' data-ref="241W">W</a>; ++<a class="local col2 ref" href="#242i" title='i' data-ref="242i">i</a>)</td></tr>
<tr><th id="390">390</th><td>    <b>if</b> (!<a class="local col0 ref" href="#240A" title='A' data-ref="240A">A</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col2 ref" href="#242i" title='i' data-ref="242i">i</a>]</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>) &amp;&amp; !<a class="local col0 ref" href="#240A" title='A' data-ref="240A">A</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col2 ref" href="#242i" title='i' data-ref="242i">i</a>]</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>))</td></tr>
<tr><th id="391">391</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="392">392</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="393">393</th><td>}</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><i>// Convert a cell to the integer value. The result must fit in uint64_t.</i></td></tr>
<tr><th id="396">396</th><td><a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator5toIntERKNS0_12RegisterCellE" title='llvm::BitTracker::MachineEvaluator::toInt' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator5toIntERKNS0_12RegisterCellE">toInt</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col3 decl" id="243A" title='A' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="243A">A</dfn>) <em>const</em> {</td></tr>
<tr><th id="397">397</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isInt(A)) ? void (0) : __assert_fail (&quot;isInt(A)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 397, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm10BitTracker16MachineEvaluator5isIntERKNS0_12RegisterCellE" title='llvm::BitTracker::MachineEvaluator::isInt' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator5isIntERKNS0_12RegisterCellE">isInt</a>(<a class="local col3 ref" href="#243A" title='A' data-ref="243A">A</a>));</td></tr>
<tr><th id="398">398</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="244Val" title='Val' data-type='uint64_t' data-ref="244Val">Val</dfn> = <var>0</var>;</td></tr>
<tr><th id="399">399</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="245W" title='W' data-type='uint16_t' data-ref="245W">W</dfn> = <a class="local col3 ref" href="#243A" title='A' data-ref="243A">A</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="400">400</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="246i" title='i' data-type='uint16_t' data-ref="246i">i</dfn> = <var>0</var>; <a class="local col6 ref" href="#246i" title='i' data-ref="246i">i</a> &lt; <a class="local col5 ref" href="#245W" title='W' data-ref="245W">W</a>; ++<a class="local col6 ref" href="#246i" title='i' data-ref="246i">i</a>) {</td></tr>
<tr><th id="401">401</th><td>    <a class="local col4 ref" href="#244Val" title='Val' data-ref="244Val">Val</a> &lt;&lt;= <var>1</var>;</td></tr>
<tr><th id="402">402</th><td>    <a class="local col4 ref" href="#244Val" title='Val' data-ref="244Val">Val</a> |= <a class="local col3 ref" href="#243A" title='A' data-ref="243A">A</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col6 ref" href="#246i" title='i' data-ref="246i">i</a>]</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>);</td></tr>
<tr><th id="403">403</th><td>  }</td></tr>
<tr><th id="404">404</th><td>  <b>return</b> <a class="local col4 ref" href="#244Val" title='Val' data-ref="244Val">Val</a>;</td></tr>
<tr><th id="405">405</th><td>}</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><i>// Evaluator helper functions. These implement some common operation on</i></td></tr>
<tr><th id="408">408</th><td><i>// register cells that can be used to implement target-specific instructions</i></td></tr>
<tr><th id="409">409</th><td><i>// in a target-specific evaluator.</i></td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="247V" title='V' data-type='int64_t' data-ref="247V">V</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="248W" title='W' data-type='uint16_t' data-ref="248W">W</dfn>) <em>const</em> {</td></tr>
<tr><th id="412">412</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col9 decl" id="249Res" title='Res' data-type='llvm::BitTracker::RegisterCell' data-ref="249Res">Res</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col8 ref" href="#248W" title='W' data-ref="248W">W</a>);</td></tr>
<tr><th id="413">413</th><td>  <i>// For bits beyond the 63rd, this will generate the sign bit of V.</i></td></tr>
<tr><th id="414">414</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="250i" title='i' data-type='uint16_t' data-ref="250i">i</dfn> = <var>0</var>; <a class="local col0 ref" href="#250i" title='i' data-ref="250i">i</a> &lt; <a class="local col8 ref" href="#248W" title='W' data-ref="248W">W</a>; ++<a class="local col0 ref" href="#250i" title='i' data-ref="250i">i</a>) {</td></tr>
<tr><th id="415">415</th><td>    <a class="local col9 ref" href="#249Res" title='Res' data-ref="249Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col0 ref" href="#250i" title='i' data-ref="250i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1Eb" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1Eb">(</a><a class="local col7 ref" href="#247V" title='V' data-ref="247V">V</a> &amp; <var>1</var>);</td></tr>
<tr><th id="416">416</th><td>    <a class="local col7 ref" href="#247V" title='V' data-ref="247V">V</a> &gt;&gt;= <var>1</var>;</td></tr>
<tr><th id="417">417</th><td>  }</td></tr>
<tr><th id="418">418</th><td>  <b>return</b> <a class="local col9 ref" href="#249Res" title='Res' data-ref="249Res">Res</a>;</td></tr>
<tr><th id="419">419</th><td>}</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMEPKNS_11ConstantIntE" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMEPKNS_11ConstantIntE">eIMM</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col1 decl" id="251CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="251CI">CI</dfn>) <em>const</em> {</td></tr>
<tr><th id="422">422</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col2 decl" id="252A" title='A' data-type='const llvm::APInt &amp;' data-ref="252A">A</dfn> = <a class="local col1 ref" href="#251CI" title='CI' data-ref="251CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>();</td></tr>
<tr><th id="423">423</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="253BW" title='BW' data-type='uint16_t' data-ref="253BW">BW</dfn> = <a class="local col2 ref" href="#252A" title='A' data-ref="252A">A</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>();</td></tr>
<tr><th id="424">424</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((unsigned)BW == A.getBitWidth() &amp;&amp; &quot;BitWidth overflow&quot;) ? void (0) : __assert_fail (&quot;(unsigned)BW == A.getBitWidth() &amp;&amp; \&quot;BitWidth overflow\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 424, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<em>unsigned</em>)<a class="local col3 ref" href="#253BW" title='BW' data-ref="253BW">BW</a> == <a class="local col2 ref" href="#252A" title='A' data-ref="252A">A</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() &amp;&amp; <q>"BitWidth overflow"</q>);</td></tr>
<tr><th id="425">425</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col4 decl" id="254Res" title='Res' data-type='llvm::BitTracker::RegisterCell' data-ref="254Res">Res</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col3 ref" href="#253BW" title='BW' data-ref="253BW">BW</a>);</td></tr>
<tr><th id="426">426</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="255i" title='i' data-type='uint16_t' data-ref="255i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#255i" title='i' data-ref="255i">i</a> &lt; <a class="local col3 ref" href="#253BW" title='BW' data-ref="253BW">BW</a>; ++<a class="local col5 ref" href="#255i" title='i' data-ref="255i">i</a>)</td></tr>
<tr><th id="427">427</th><td>    <a class="local col4 ref" href="#254Res" title='Res' data-ref="254Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col5 ref" href="#255i" title='i' data-ref="255i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1Eb" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1Eb"></a><a class="local col2 ref" href="#252A" title='A' data-ref="252A">A</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APIntixEj" title='llvm::APInt::operator[]' data-ref="_ZNK4llvm5APIntixEj">[<a class="local col5 ref" href="#255i" title='i' data-ref="255i">i</a>]</a>;</td></tr>
<tr><th id="428">428</th><td>  <b>return</b> <a class="local col4 ref" href="#254Res" title='Res' data-ref="254Res">Res</a>;</td></tr>
<tr><th id="429">429</th><td>}</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col6 decl" id="256A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="256A1">A1</dfn>,</td></tr>
<tr><th id="432">432</th><td>      <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col7 decl" id="257A2" title='A2' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="257A2">A2</dfn>) <em>const</em> {</td></tr>
<tr><th id="433">433</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="258W" title='W' data-type='uint16_t' data-ref="258W">W</dfn> = <a class="local col6 ref" href="#256A1" title='A1' data-ref="256A1">A1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="434">434</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (W == A2.width()) ? void (0) : __assert_fail (&quot;W == A2.width()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 434, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#258W" title='W' data-ref="258W">W</a> == <a class="local col7 ref" href="#257A2" title='A2' data-ref="257A2">A2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>());</td></tr>
<tr><th id="435">435</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col9 decl" id="259Res" title='Res' data-type='llvm::BitTracker::RegisterCell' data-ref="259Res">Res</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col8 ref" href="#258W" title='W' data-ref="258W">W</a>);</td></tr>
<tr><th id="436">436</th><td>  <em>bool</em> <dfn class="local col0 decl" id="260Carry" title='Carry' data-type='bool' data-ref="260Carry">Carry</dfn> = <b>false</b>;</td></tr>
<tr><th id="437">437</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="261I" title='I' data-type='uint16_t' data-ref="261I">I</dfn>;</td></tr>
<tr><th id="438">438</th><td>  <b>for</b> (<a class="local col1 ref" href="#261I" title='I' data-ref="261I">I</a> = <var>0</var>; <a class="local col1 ref" href="#261I" title='I' data-ref="261I">I</a> &lt; <a class="local col8 ref" href="#258W" title='W' data-ref="258W">W</a>; ++<a class="local col1 ref" href="#261I" title='I' data-ref="261I">I</a>) {</td></tr>
<tr><th id="439">439</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col2 decl" id="262V1" title='V1' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="262V1">V1</dfn> = <a class="local col6 ref" href="#256A1" title='A1' data-ref="256A1">A1</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col1 ref" href="#261I" title='I' data-ref="261I">I</a>]</a>;</td></tr>
<tr><th id="440">440</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col3 decl" id="263V2" title='V2' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="263V2">V2</dfn> = <a class="local col7 ref" href="#257A2" title='A2' data-ref="257A2">A2</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col1 ref" href="#261I" title='I' data-ref="261I">I</a>]</a>;</td></tr>
<tr><th id="441">441</th><td>    <b>if</b> (!<a class="local col2 ref" href="#262V1" title='V1' data-ref="262V1">V1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue3numEv" title='llvm::BitTracker::BitValue::num' data-ref="_ZNK4llvm10BitTracker8BitValue3numEv">num</a>() || !<a class="local col3 ref" href="#263V2" title='V2' data-ref="263V2">V2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue3numEv" title='llvm::BitTracker::BitValue::num' data-ref="_ZNK4llvm10BitTracker8BitValue3numEv">num</a>())</td></tr>
<tr><th id="442">442</th><td>      <b>break</b>;</td></tr>
<tr><th id="443">443</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="264S" title='S' data-type='unsigned int' data-ref="264S">S</dfn> = <em>bool</em>(<a class="ref fake" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValuecvbEv" title='llvm::BitTracker::BitValue::operator bool' data-ref="_ZNK4llvm10BitTracker8BitValuecvbEv"></a><a class="local col2 ref" href="#262V1" title='V1' data-ref="262V1">V1</a>) + <em>bool</em>(<a class="ref fake" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValuecvbEv" title='llvm::BitTracker::BitValue::operator bool' data-ref="_ZNK4llvm10BitTracker8BitValuecvbEv"></a><a class="local col3 ref" href="#263V2" title='V2' data-ref="263V2">V2</a>) + <a class="local col0 ref" href="#260Carry" title='Carry' data-ref="260Carry">Carry</a>;</td></tr>
<tr><th id="444">444</th><td>    <a class="local col9 ref" href="#259Res" title='Res' data-ref="259Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col1 ref" href="#261I" title='I' data-ref="261I">I</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1Eb" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1Eb">(</a><a class="local col4 ref" href="#264S" title='S' data-ref="264S">S</a> &amp; <var>1</var>);</td></tr>
<tr><th id="445">445</th><td>    <a class="local col0 ref" href="#260Carry" title='Carry' data-ref="260Carry">Carry</a> = (<a class="local col4 ref" href="#264S" title='S' data-ref="264S">S</a> &gt; <var>1</var>);</td></tr>
<tr><th id="446">446</th><td>  }</td></tr>
<tr><th id="447">447</th><td>  <b>for</b> (; <a class="local col1 ref" href="#261I" title='I' data-ref="261I">I</a> &lt; <a class="local col8 ref" href="#258W" title='W' data-ref="258W">W</a>; ++<a class="local col1 ref" href="#261I" title='I' data-ref="261I">I</a>) {</td></tr>
<tr><th id="448">448</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col5 decl" id="265V1" title='V1' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="265V1">V1</dfn> = <a class="local col6 ref" href="#256A1" title='A1' data-ref="256A1">A1</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col1 ref" href="#261I" title='I' data-ref="261I">I</a>]</a>;</td></tr>
<tr><th id="449">449</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col6 decl" id="266V2" title='V2' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="266V2">V2</dfn> = <a class="local col7 ref" href="#257A2" title='A2' data-ref="257A2">A2</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col1 ref" href="#261I" title='I' data-ref="261I">I</a>]</a>;</td></tr>
<tr><th id="450">450</th><td>    <i>// If the next bit is same as Carry, the result will be 0 plus the</i></td></tr>
<tr><th id="451">451</th><td><i>    // other bit. The Carry bit will remain unchanged.</i></td></tr>
<tr><th id="452">452</th><td>    <b>if</b> (<a class="local col5 ref" href="#265V1" title='V1' data-ref="265V1">V1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<a class="local col0 ref" href="#260Carry" title='Carry' data-ref="260Carry">Carry</a>))</td></tr>
<tr><th id="453">453</th><td>      <a class="local col9 ref" href="#259Res" title='Res' data-ref="259Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col1 ref" href="#261I" title='I' data-ref="261I">I</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue3refERKS1_" title='llvm::BitTracker::BitValue::ref' data-ref="_ZN4llvm10BitTracker8BitValue3refERKS1_">ref</a>(<a class="local col6 ref" href="#266V2" title='V2' data-ref="266V2">V2</a>);</td></tr>
<tr><th id="454">454</th><td>    <b>else</b> <b>if</b> (<a class="local col6 ref" href="#266V2" title='V2' data-ref="266V2">V2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<a class="local col0 ref" href="#260Carry" title='Carry' data-ref="260Carry">Carry</a>))</td></tr>
<tr><th id="455">455</th><td>      <a class="local col9 ref" href="#259Res" title='Res' data-ref="259Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col1 ref" href="#261I" title='I' data-ref="261I">I</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue3refERKS1_" title='llvm::BitTracker::BitValue::ref' data-ref="_ZN4llvm10BitTracker8BitValue3refERKS1_">ref</a>(<a class="local col5 ref" href="#265V1" title='V1' data-ref="265V1">V1</a>);</td></tr>
<tr><th id="456">456</th><td>    <b>else</b></td></tr>
<tr><th id="457">457</th><td>      <b>break</b>;</td></tr>
<tr><th id="458">458</th><td>  }</td></tr>
<tr><th id="459">459</th><td>  <b>for</b> (; <a class="local col1 ref" href="#261I" title='I' data-ref="261I">I</a> &lt; <a class="local col8 ref" href="#258W" title='W' data-ref="258W">W</a>; ++<a class="local col1 ref" href="#261I" title='I' data-ref="261I">I</a>)</td></tr>
<tr><th id="460">460</th><td>    <a class="local col9 ref" href="#259Res" title='Res' data-ref="259Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col1 ref" href="#261I" title='I' data-ref="261I">I</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE" title='llvm::BitTracker::BitValue::self' data-ref="_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE">self</a>();</td></tr>
<tr><th id="461">461</th><td>  <b>return</b> <a class="local col9 ref" href="#259Res" title='Res' data-ref="259Res">Res</a>;</td></tr>
<tr><th id="462">462</th><td>}</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eSUB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_">eSUB</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col7 decl" id="267A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="267A1">A1</dfn>,</td></tr>
<tr><th id="465">465</th><td>      <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col8 decl" id="268A2" title='A2' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="268A2">A2</dfn>) <em>const</em> {</td></tr>
<tr><th id="466">466</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="269W" title='W' data-type='uint16_t' data-ref="269W">W</dfn> = <a class="local col7 ref" href="#267A1" title='A1' data-ref="267A1">A1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="467">467</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (W == A2.width()) ? void (0) : __assert_fail (&quot;W == A2.width()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 467, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#269W" title='W' data-ref="269W">W</a> == <a class="local col8 ref" href="#268A2" title='A2' data-ref="268A2">A2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>());</td></tr>
<tr><th id="468">468</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col0 decl" id="270Res" title='Res' data-type='llvm::BitTracker::RegisterCell' data-ref="270Res">Res</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col9 ref" href="#269W" title='W' data-ref="269W">W</a>);</td></tr>
<tr><th id="469">469</th><td>  <em>bool</em> <dfn class="local col1 decl" id="271Borrow" title='Borrow' data-type='bool' data-ref="271Borrow">Borrow</dfn> = <b>false</b>;</td></tr>
<tr><th id="470">470</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="272I" title='I' data-type='uint16_t' data-ref="272I">I</dfn>;</td></tr>
<tr><th id="471">471</th><td>  <b>for</b> (<a class="local col2 ref" href="#272I" title='I' data-ref="272I">I</a> = <var>0</var>; <a class="local col2 ref" href="#272I" title='I' data-ref="272I">I</a> &lt; <a class="local col9 ref" href="#269W" title='W' data-ref="269W">W</a>; ++<a class="local col2 ref" href="#272I" title='I' data-ref="272I">I</a>) {</td></tr>
<tr><th id="472">472</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col3 decl" id="273V1" title='V1' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="273V1">V1</dfn> = <a class="local col7 ref" href="#267A1" title='A1' data-ref="267A1">A1</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col2 ref" href="#272I" title='I' data-ref="272I">I</a>]</a>;</td></tr>
<tr><th id="473">473</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col4 decl" id="274V2" title='V2' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="274V2">V2</dfn> = <a class="local col8 ref" href="#268A2" title='A2' data-ref="268A2">A2</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col2 ref" href="#272I" title='I' data-ref="272I">I</a>]</a>;</td></tr>
<tr><th id="474">474</th><td>    <b>if</b> (!<a class="local col3 ref" href="#273V1" title='V1' data-ref="273V1">V1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue3numEv" title='llvm::BitTracker::BitValue::num' data-ref="_ZNK4llvm10BitTracker8BitValue3numEv">num</a>() || !<a class="local col4 ref" href="#274V2" title='V2' data-ref="274V2">V2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue3numEv" title='llvm::BitTracker::BitValue::num' data-ref="_ZNK4llvm10BitTracker8BitValue3numEv">num</a>())</td></tr>
<tr><th id="475">475</th><td>      <b>break</b>;</td></tr>
<tr><th id="476">476</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="275S" title='S' data-type='unsigned int' data-ref="275S">S</dfn> = <em>bool</em>(<a class="ref fake" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValuecvbEv" title='llvm::BitTracker::BitValue::operator bool' data-ref="_ZNK4llvm10BitTracker8BitValuecvbEv"></a><a class="local col3 ref" href="#273V1" title='V1' data-ref="273V1">V1</a>) - <em>bool</em>(<a class="ref fake" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValuecvbEv" title='llvm::BitTracker::BitValue::operator bool' data-ref="_ZNK4llvm10BitTracker8BitValuecvbEv"></a><a class="local col4 ref" href="#274V2" title='V2' data-ref="274V2">V2</a>) - <a class="local col1 ref" href="#271Borrow" title='Borrow' data-ref="271Borrow">Borrow</a>;</td></tr>
<tr><th id="477">477</th><td>    <a class="local col0 ref" href="#270Res" title='Res' data-ref="270Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col2 ref" href="#272I" title='I' data-ref="272I">I</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1Eb" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1Eb">(</a><a class="local col5 ref" href="#275S" title='S' data-ref="275S">S</a> &amp; <var>1</var>);</td></tr>
<tr><th id="478">478</th><td>    <a class="local col1 ref" href="#271Borrow" title='Borrow' data-ref="271Borrow">Borrow</a> = (<a class="local col5 ref" href="#275S" title='S' data-ref="275S">S</a> &gt; <var>1</var>);</td></tr>
<tr><th id="479">479</th><td>  }</td></tr>
<tr><th id="480">480</th><td>  <b>for</b> (; <a class="local col2 ref" href="#272I" title='I' data-ref="272I">I</a> &lt; <a class="local col9 ref" href="#269W" title='W' data-ref="269W">W</a>; ++<a class="local col2 ref" href="#272I" title='I' data-ref="272I">I</a>) {</td></tr>
<tr><th id="481">481</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col6 decl" id="276V1" title='V1' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="276V1">V1</dfn> = <a class="local col7 ref" href="#267A1" title='A1' data-ref="267A1">A1</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col2 ref" href="#272I" title='I' data-ref="272I">I</a>]</a>;</td></tr>
<tr><th id="482">482</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col7 decl" id="277V2" title='V2' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="277V2">V2</dfn> = <a class="local col8 ref" href="#268A2" title='A2' data-ref="268A2">A2</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col2 ref" href="#272I" title='I' data-ref="272I">I</a>]</a>;</td></tr>
<tr><th id="483">483</th><td>    <b>if</b> (<a class="local col6 ref" href="#276V1" title='V1' data-ref="276V1">V1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<a class="local col1 ref" href="#271Borrow" title='Borrow' data-ref="271Borrow">Borrow</a>)) {</td></tr>
<tr><th id="484">484</th><td>      <a class="local col0 ref" href="#270Res" title='Res' data-ref="270Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col2 ref" href="#272I" title='I' data-ref="272I">I</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue3refERKS1_" title='llvm::BitTracker::BitValue::ref' data-ref="_ZN4llvm10BitTracker8BitValue3refERKS1_">ref</a>(<a class="local col7 ref" href="#277V2" title='V2' data-ref="277V2">V2</a>);</td></tr>
<tr><th id="485">485</th><td>      <b>break</b>;</td></tr>
<tr><th id="486">486</th><td>    }</td></tr>
<tr><th id="487">487</th><td>    <b>if</b> (<a class="local col7 ref" href="#277V2" title='V2' data-ref="277V2">V2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<a class="local col1 ref" href="#271Borrow" title='Borrow' data-ref="271Borrow">Borrow</a>))</td></tr>
<tr><th id="488">488</th><td>      <a class="local col0 ref" href="#270Res" title='Res' data-ref="270Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col2 ref" href="#272I" title='I' data-ref="272I">I</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue3refERKS1_" title='llvm::BitTracker::BitValue::ref' data-ref="_ZN4llvm10BitTracker8BitValue3refERKS1_">ref</a>(<a class="local col6 ref" href="#276V1" title='V1' data-ref="276V1">V1</a>);</td></tr>
<tr><th id="489">489</th><td>    <b>else</b></td></tr>
<tr><th id="490">490</th><td>      <b>break</b>;</td></tr>
<tr><th id="491">491</th><td>  }</td></tr>
<tr><th id="492">492</th><td>  <b>for</b> (; <a class="local col2 ref" href="#272I" title='I' data-ref="272I">I</a> &lt; <a class="local col9 ref" href="#269W" title='W' data-ref="269W">W</a>; ++<a class="local col2 ref" href="#272I" title='I' data-ref="272I">I</a>)</td></tr>
<tr><th id="493">493</th><td>    <a class="local col0 ref" href="#270Res" title='Res' data-ref="270Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col2 ref" href="#272I" title='I' data-ref="272I">I</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE" title='llvm::BitTracker::BitValue::self' data-ref="_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE">self</a>();</td></tr>
<tr><th id="494">494</th><td>  <b>return</b> <a class="local col0 ref" href="#270Res" title='Res' data-ref="270Res">Res</a>;</td></tr>
<tr><th id="495">495</th><td>}</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_">eMLS</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col8 decl" id="278A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="278A1">A1</dfn>,</td></tr>
<tr><th id="498">498</th><td>      <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col9 decl" id="279A2" title='A2' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="279A2">A2</dfn>) <em>const</em> {</td></tr>
<tr><th id="499">499</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="280W" title='W' data-type='uint16_t' data-ref="280W">W</dfn> = <a class="local col8 ref" href="#278A1" title='A1' data-ref="278A1">A1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>() + <a class="local col9 ref" href="#279A2" title='A2' data-ref="279A2">A2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="500">500</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="281Z" title='Z' data-type='uint16_t' data-ref="281Z">Z</dfn> = <a class="local col8 ref" href="#278A1" title='A1' data-ref="278A1">A1</a>.<a class="ref" href="#_ZNK4llvm10BitTracker12RegisterCell2ctEb" title='llvm::BitTracker::RegisterCell::ct' data-ref="_ZNK4llvm10BitTracker12RegisterCell2ctEb">ct</a>(<b>false</b>) + <a class="local col9 ref" href="#279A2" title='A2' data-ref="279A2">A2</a>.<a class="ref" href="#_ZNK4llvm10BitTracker12RegisterCell2ctEb" title='llvm::BitTracker::RegisterCell::ct' data-ref="_ZNK4llvm10BitTracker12RegisterCell2ctEb">ct</a>(<b>false</b>);</td></tr>
<tr><th id="501">501</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col2 decl" id="282Res" title='Res' data-type='llvm::BitTracker::RegisterCell' data-ref="282Res">Res</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col0 ref" href="#280W" title='W' data-ref="280W">W</a>);</td></tr>
<tr><th id="502">502</th><td>  <a class="local col2 ref" href="#282Res" title='Res' data-ref="282Res">Res</a>.<a class="ref" href="#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<var>0</var>, <a class="local col1 ref" href="#281Z" title='Z' data-ref="281Z">Z</a>, <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Zero" title='llvm::BitTracker::BitValue::ValueType::Zero' data-ref="llvm::BitTracker::BitValue::ValueType::Zero">Zero</a>);</td></tr>
<tr><th id="503">503</th><td>  <a class="local col2 ref" href="#282Res" title='Res' data-ref="282Res">Res</a>.<a class="ref" href="#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<a class="local col1 ref" href="#281Z" title='Z' data-ref="281Z">Z</a>, <a class="local col0 ref" href="#280W" title='W' data-ref="280W">W</a>, <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE" title='llvm::BitTracker::BitValue::self' data-ref="_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE">self</a>());</td></tr>
<tr><th id="504">504</th><td>  <b>return</b> <a class="local col2 ref" href="#282Res" title='Res' data-ref="282Res">Res</a>;</td></tr>
<tr><th id="505">505</th><td>}</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator4eMLUERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLU' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLUERKNS0_12RegisterCellES4_">eMLU</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col3 decl" id="283A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="283A1">A1</dfn>,</td></tr>
<tr><th id="508">508</th><td>      <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col4 decl" id="284A2" title='A2' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="284A2">A2</dfn>) <em>const</em> {</td></tr>
<tr><th id="509">509</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="285W" title='W' data-type='uint16_t' data-ref="285W">W</dfn> = <a class="local col3 ref" href="#283A1" title='A1' data-ref="283A1">A1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>() + <a class="local col4 ref" href="#284A2" title='A2' data-ref="284A2">A2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="510">510</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="286Z" title='Z' data-type='uint16_t' data-ref="286Z">Z</dfn> = <a class="local col3 ref" href="#283A1" title='A1' data-ref="283A1">A1</a>.<a class="ref" href="#_ZNK4llvm10BitTracker12RegisterCell2ctEb" title='llvm::BitTracker::RegisterCell::ct' data-ref="_ZNK4llvm10BitTracker12RegisterCell2ctEb">ct</a>(<b>false</b>) + <a class="local col4 ref" href="#284A2" title='A2' data-ref="284A2">A2</a>.<a class="ref" href="#_ZNK4llvm10BitTracker12RegisterCell2ctEb" title='llvm::BitTracker::RegisterCell::ct' data-ref="_ZNK4llvm10BitTracker12RegisterCell2ctEb">ct</a>(<b>false</b>);</td></tr>
<tr><th id="511">511</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col7 decl" id="287Res" title='Res' data-type='llvm::BitTracker::RegisterCell' data-ref="287Res">Res</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col5 ref" href="#285W" title='W' data-ref="285W">W</a>);</td></tr>
<tr><th id="512">512</th><td>  <a class="local col7 ref" href="#287Res" title='Res' data-ref="287Res">Res</a>.<a class="ref" href="#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<var>0</var>, <a class="local col6 ref" href="#286Z" title='Z' data-ref="286Z">Z</a>, <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Zero" title='llvm::BitTracker::BitValue::ValueType::Zero' data-ref="llvm::BitTracker::BitValue::ValueType::Zero">Zero</a>);</td></tr>
<tr><th id="513">513</th><td>  <a class="local col7 ref" href="#287Res" title='Res' data-ref="287Res">Res</a>.<a class="ref" href="#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<a class="local col6 ref" href="#286Z" title='Z' data-ref="286Z">Z</a>, <a class="local col5 ref" href="#285W" title='W' data-ref="285W">W</a>, <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE" title='llvm::BitTracker::BitValue::self' data-ref="_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE">self</a>());</td></tr>
<tr><th id="514">514</th><td>  <b>return</b> <a class="local col7 ref" href="#287Res" title='Res' data-ref="287Res">Res</a>;</td></tr>
<tr><th id="515">515</th><td>}</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt">eASL</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col8 decl" id="288A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="288A1">A1</dfn>,</td></tr>
<tr><th id="518">518</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="289Sh" title='Sh' data-type='uint16_t' data-ref="289Sh">Sh</dfn>) <em>const</em> {</td></tr>
<tr><th id="519">519</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Sh &lt;= A1.width()) ? void (0) : __assert_fail (&quot;Sh &lt;= A1.width()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 519, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#289Sh" title='Sh' data-ref="289Sh">Sh</a> &lt;= <a class="local col8 ref" href="#288A1" title='A1' data-ref="288A1">A1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>());</td></tr>
<tr><th id="520">520</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col0 decl" id="290Res" title='Res' data-type='llvm::BitTracker::RegisterCell' data-ref="290Res">Res</dfn> = <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3refERKS1_" title='llvm::BitTracker::RegisterCell::ref' data-ref="_ZN4llvm10BitTracker12RegisterCell3refERKS1_">ref</a>(<a class="local col8 ref" href="#288A1" title='A1' data-ref="288A1">A1</a>);</td></tr>
<tr><th id="521">521</th><td>  <a class="local col0 ref" href="#290Res" title='Res' data-ref="290Res">Res</a>.<a class="ref" href="#_ZN4llvm10BitTracker12RegisterCell3rolEt" title='llvm::BitTracker::RegisterCell::rol' data-ref="_ZN4llvm10BitTracker12RegisterCell3rolEt">rol</a>(<a class="local col9 ref" href="#289Sh" title='Sh' data-ref="289Sh">Sh</a>);</td></tr>
<tr><th id="522">522</th><td>  <a class="local col0 ref" href="#290Res" title='Res' data-ref="290Res">Res</a>.<a class="ref" href="#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<var>0</var>, <a class="local col9 ref" href="#289Sh" title='Sh' data-ref="289Sh">Sh</a>, <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Zero" title='llvm::BitTracker::BitValue::ValueType::Zero' data-ref="llvm::BitTracker::BitValue::ValueType::Zero">Zero</a>);</td></tr>
<tr><th id="523">523</th><td>  <b>return</b> <a class="local col0 ref" href="#290Res" title='Res' data-ref="290Res">Res</a>;</td></tr>
<tr><th id="524">524</th><td>}</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eLSR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt">eLSR</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col1 decl" id="291A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="291A1">A1</dfn>,</td></tr>
<tr><th id="527">527</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="292Sh" title='Sh' data-type='uint16_t' data-ref="292Sh">Sh</dfn>) <em>const</em> {</td></tr>
<tr><th id="528">528</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="293W" title='W' data-type='uint16_t' data-ref="293W">W</dfn> = <a class="local col1 ref" href="#291A1" title='A1' data-ref="291A1">A1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="529">529</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Sh &lt;= W) ? void (0) : __assert_fail (&quot;Sh &lt;= W&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 529, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#292Sh" title='Sh' data-ref="292Sh">Sh</a> &lt;= <a class="local col3 ref" href="#293W" title='W' data-ref="293W">W</a>);</td></tr>
<tr><th id="530">530</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col4 decl" id="294Res" title='Res' data-type='llvm::BitTracker::RegisterCell' data-ref="294Res">Res</dfn> = <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3refERKS1_" title='llvm::BitTracker::RegisterCell::ref' data-ref="_ZN4llvm10BitTracker12RegisterCell3refERKS1_">ref</a>(<a class="local col1 ref" href="#291A1" title='A1' data-ref="291A1">A1</a>);</td></tr>
<tr><th id="531">531</th><td>  <a class="local col4 ref" href="#294Res" title='Res' data-ref="294Res">Res</a>.<a class="ref" href="#_ZN4llvm10BitTracker12RegisterCell3rolEt" title='llvm::BitTracker::RegisterCell::rol' data-ref="_ZN4llvm10BitTracker12RegisterCell3rolEt">rol</a>(<a class="local col3 ref" href="#293W" title='W' data-ref="293W">W</a>-<a class="local col2 ref" href="#292Sh" title='Sh' data-ref="292Sh">Sh</a>);</td></tr>
<tr><th id="532">532</th><td>  <a class="local col4 ref" href="#294Res" title='Res' data-ref="294Res">Res</a>.<a class="ref" href="#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<a class="local col3 ref" href="#293W" title='W' data-ref="293W">W</a>-<a class="local col2 ref" href="#292Sh" title='Sh' data-ref="292Sh">Sh</a>, <a class="local col3 ref" href="#293W" title='W' data-ref="293W">W</a>, <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Zero" title='llvm::BitTracker::BitValue::ValueType::Zero' data-ref="llvm::BitTracker::BitValue::ValueType::Zero">Zero</a>);</td></tr>
<tr><th id="533">533</th><td>  <b>return</b> <a class="local col4 ref" href="#294Res" title='Res' data-ref="294Res">Res</a>;</td></tr>
<tr><th id="534">534</th><td>}</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt">eASR</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col5 decl" id="295A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="295A1">A1</dfn>,</td></tr>
<tr><th id="537">537</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="296Sh" title='Sh' data-type='uint16_t' data-ref="296Sh">Sh</dfn>) <em>const</em> {</td></tr>
<tr><th id="538">538</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="297W" title='W' data-type='uint16_t' data-ref="297W">W</dfn> = <a class="local col5 ref" href="#295A1" title='A1' data-ref="295A1">A1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="539">539</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Sh &lt;= W) ? void (0) : __assert_fail (&quot;Sh &lt;= W&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 539, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#296Sh" title='Sh' data-ref="296Sh">Sh</a> &lt;= <a class="local col7 ref" href="#297W" title='W' data-ref="297W">W</a>);</td></tr>
<tr><th id="540">540</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col8 decl" id="298Res" title='Res' data-type='llvm::BitTracker::RegisterCell' data-ref="298Res">Res</dfn> = <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3refERKS1_" title='llvm::BitTracker::RegisterCell::ref' data-ref="_ZN4llvm10BitTracker12RegisterCell3refERKS1_">ref</a>(<a class="local col5 ref" href="#295A1" title='A1' data-ref="295A1">A1</a>);</td></tr>
<tr><th id="541">541</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> <dfn class="local col9 decl" id="299Sign" title='Sign' data-type='llvm::BitTracker::BitValue' data-ref="299Sign">Sign</dfn> = <a class="ref fake" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ERKS1_"></a><a class="local col8 ref" href="#298Res" title='Res' data-ref="298Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col7 ref" href="#297W" title='W' data-ref="297W">W</a>-<var>1</var>]</a>;</td></tr>
<tr><th id="542">542</th><td>  <a class="local col8 ref" href="#298Res" title='Res' data-ref="298Res">Res</a>.<a class="ref" href="#_ZN4llvm10BitTracker12RegisterCell3rolEt" title='llvm::BitTracker::RegisterCell::rol' data-ref="_ZN4llvm10BitTracker12RegisterCell3rolEt">rol</a>(<a class="local col7 ref" href="#297W" title='W' data-ref="297W">W</a>-<a class="local col6 ref" href="#296Sh" title='Sh' data-ref="296Sh">Sh</a>);</td></tr>
<tr><th id="543">543</th><td>  <a class="local col8 ref" href="#298Res" title='Res' data-ref="298Res">Res</a>.<a class="ref" href="#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<a class="local col7 ref" href="#297W" title='W' data-ref="297W">W</a>-<a class="local col6 ref" href="#296Sh" title='Sh' data-ref="296Sh">Sh</a>, <a class="local col7 ref" href="#297W" title='W' data-ref="297W">W</a>, <a class="local col9 ref" href="#299Sign" title='Sign' data-ref="299Sign">Sign</a>);</td></tr>
<tr><th id="544">544</th><td>  <b>return</b> <a class="local col8 ref" href="#298Res" title='Res' data-ref="298Res">Res</a>;</td></tr>
<tr><th id="545">545</th><td>}</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col0 decl" id="300A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="300A1">A1</dfn>,</td></tr>
<tr><th id="548">548</th><td>      <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col1 decl" id="301A2" title='A2' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="301A2">A2</dfn>) <em>const</em> {</td></tr>
<tr><th id="549">549</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="302W" title='W' data-type='uint16_t' data-ref="302W">W</dfn> = <a class="local col0 ref" href="#300A1" title='A1' data-ref="300A1">A1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="550">550</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (W == A2.width()) ? void (0) : __assert_fail (&quot;W == A2.width()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 550, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#302W" title='W' data-ref="302W">W</a> == <a class="local col1 ref" href="#301A2" title='A2' data-ref="301A2">A2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>());</td></tr>
<tr><th id="551">551</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col3 decl" id="303Res" title='Res' data-type='llvm::BitTracker::RegisterCell' data-ref="303Res">Res</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col2 ref" href="#302W" title='W' data-ref="302W">W</a>);</td></tr>
<tr><th id="552">552</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="304i" title='i' data-type='uint16_t' data-ref="304i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#304i" title='i' data-ref="304i">i</a> &lt; <a class="local col2 ref" href="#302W" title='W' data-ref="302W">W</a>; ++<a class="local col4 ref" href="#304i" title='i' data-ref="304i">i</a>) {</td></tr>
<tr><th id="553">553</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col5 decl" id="305V1" title='V1' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="305V1">V1</dfn> = <a class="local col0 ref" href="#300A1" title='A1' data-ref="300A1">A1</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col4 ref" href="#304i" title='i' data-ref="304i">i</a>]</a>;</td></tr>
<tr><th id="554">554</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col6 decl" id="306V2" title='V2' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="306V2">V2</dfn> = <a class="local col1 ref" href="#301A2" title='A2' data-ref="301A2">A2</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col4 ref" href="#304i" title='i' data-ref="304i">i</a>]</a>;</td></tr>
<tr><th id="555">555</th><td>    <b>if</b> (<a class="local col5 ref" href="#305V1" title='V1' data-ref="305V1">V1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>))</td></tr>
<tr><th id="556">556</th><td>      <a class="local col3 ref" href="#303Res" title='Res' data-ref="303Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col4 ref" href="#304i" title='i' data-ref="304i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue3refERKS1_" title='llvm::BitTracker::BitValue::ref' data-ref="_ZN4llvm10BitTracker8BitValue3refERKS1_">ref</a>(<a class="local col6 ref" href="#306V2" title='V2' data-ref="306V2">V2</a>);</td></tr>
<tr><th id="557">557</th><td>    <b>else</b> <b>if</b> (<a class="local col6 ref" href="#306V2" title='V2' data-ref="306V2">V2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>))</td></tr>
<tr><th id="558">558</th><td>      <a class="local col3 ref" href="#303Res" title='Res' data-ref="303Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col4 ref" href="#304i" title='i' data-ref="304i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue3refERKS1_" title='llvm::BitTracker::BitValue::ref' data-ref="_ZN4llvm10BitTracker8BitValue3refERKS1_">ref</a>(<a class="local col5 ref" href="#305V1" title='V1' data-ref="305V1">V1</a>);</td></tr>
<tr><th id="559">559</th><td>    <b>else</b> <b>if</b> (<a class="local col5 ref" href="#305V1" title='V1' data-ref="305V1">V1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>) || <a class="local col6 ref" href="#306V2" title='V2' data-ref="306V2">V2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>))</td></tr>
<tr><th id="560">560</th><td>      <a class="local col3 ref" href="#303Res" title='Res' data-ref="303Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col4 ref" href="#304i" title='i' data-ref="304i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Zero" title='llvm::BitTracker::BitValue::ValueType::Zero' data-ref="llvm::BitTracker::BitValue::ValueType::Zero">Zero</a>;</td></tr>
<tr><th id="561">561</th><td>    <b>else</b> <b>if</b> (<a class="local col5 ref" href="#305V1" title='V1' data-ref="305V1">V1</a> <a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValueeqERKS1_" title='llvm::BitTracker::BitValue::operator==' data-ref="_ZNK4llvm10BitTracker8BitValueeqERKS1_">==</a> <a class="local col6 ref" href="#306V2" title='V2' data-ref="306V2">V2</a>)</td></tr>
<tr><th id="562">562</th><td>      <a class="local col3 ref" href="#303Res" title='Res' data-ref="303Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col4 ref" href="#304i" title='i' data-ref="304i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSERKS1_">=</a> <a class="local col5 ref" href="#305V1" title='V1' data-ref="305V1">V1</a>;</td></tr>
<tr><th id="563">563</th><td>    <b>else</b></td></tr>
<tr><th id="564">564</th><td>      <a class="local col3 ref" href="#303Res" title='Res' data-ref="303Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col4 ref" href="#304i" title='i' data-ref="304i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE" title='llvm::BitTracker::BitValue::self' data-ref="_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE">self</a>();</td></tr>
<tr><th id="565">565</th><td>  }</td></tr>
<tr><th id="566">566</th><td>  <b>return</b> <a class="local col3 ref" href="#303Res" title='Res' data-ref="303Res">Res</a>;</td></tr>
<tr><th id="567">567</th><td>}</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col7 decl" id="307A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="307A1">A1</dfn>,</td></tr>
<tr><th id="570">570</th><td>      <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col8 decl" id="308A2" title='A2' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="308A2">A2</dfn>) <em>const</em> {</td></tr>
<tr><th id="571">571</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="309W" title='W' data-type='uint16_t' data-ref="309W">W</dfn> = <a class="local col7 ref" href="#307A1" title='A1' data-ref="307A1">A1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="572">572</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (W == A2.width()) ? void (0) : __assert_fail (&quot;W == A2.width()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 572, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#309W" title='W' data-ref="309W">W</a> == <a class="local col8 ref" href="#308A2" title='A2' data-ref="308A2">A2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>());</td></tr>
<tr><th id="573">573</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col0 decl" id="310Res" title='Res' data-type='llvm::BitTracker::RegisterCell' data-ref="310Res">Res</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col9 ref" href="#309W" title='W' data-ref="309W">W</a>);</td></tr>
<tr><th id="574">574</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="311i" title='i' data-type='uint16_t' data-ref="311i">i</dfn> = <var>0</var>; <a class="local col1 ref" href="#311i" title='i' data-ref="311i">i</a> &lt; <a class="local col9 ref" href="#309W" title='W' data-ref="309W">W</a>; ++<a class="local col1 ref" href="#311i" title='i' data-ref="311i">i</a>) {</td></tr>
<tr><th id="575">575</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col2 decl" id="312V1" title='V1' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="312V1">V1</dfn> = <a class="local col7 ref" href="#307A1" title='A1' data-ref="307A1">A1</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col1 ref" href="#311i" title='i' data-ref="311i">i</a>]</a>;</td></tr>
<tr><th id="576">576</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col3 decl" id="313V2" title='V2' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="313V2">V2</dfn> = <a class="local col8 ref" href="#308A2" title='A2' data-ref="308A2">A2</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col1 ref" href="#311i" title='i' data-ref="311i">i</a>]</a>;</td></tr>
<tr><th id="577">577</th><td>    <b>if</b> (<a class="local col2 ref" href="#312V1" title='V1' data-ref="312V1">V1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>) || <a class="local col3 ref" href="#313V2" title='V2' data-ref="313V2">V2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>))</td></tr>
<tr><th id="578">578</th><td>      <a class="local col0 ref" href="#310Res" title='Res' data-ref="310Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col1 ref" href="#311i" title='i' data-ref="311i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::One" title='llvm::BitTracker::BitValue::ValueType::One' data-ref="llvm::BitTracker::BitValue::ValueType::One">One</a>;</td></tr>
<tr><th id="579">579</th><td>    <b>else</b> <b>if</b> (<a class="local col2 ref" href="#312V1" title='V1' data-ref="312V1">V1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>))</td></tr>
<tr><th id="580">580</th><td>      <a class="local col0 ref" href="#310Res" title='Res' data-ref="310Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col1 ref" href="#311i" title='i' data-ref="311i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue3refERKS1_" title='llvm::BitTracker::BitValue::ref' data-ref="_ZN4llvm10BitTracker8BitValue3refERKS1_">ref</a>(<a class="local col3 ref" href="#313V2" title='V2' data-ref="313V2">V2</a>);</td></tr>
<tr><th id="581">581</th><td>    <b>else</b> <b>if</b> (<a class="local col3 ref" href="#313V2" title='V2' data-ref="313V2">V2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>))</td></tr>
<tr><th id="582">582</th><td>      <a class="local col0 ref" href="#310Res" title='Res' data-ref="310Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col1 ref" href="#311i" title='i' data-ref="311i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue3refERKS1_" title='llvm::BitTracker::BitValue::ref' data-ref="_ZN4llvm10BitTracker8BitValue3refERKS1_">ref</a>(<a class="local col2 ref" href="#312V1" title='V1' data-ref="312V1">V1</a>);</td></tr>
<tr><th id="583">583</th><td>    <b>else</b> <b>if</b> (<a class="local col2 ref" href="#312V1" title='V1' data-ref="312V1">V1</a> <a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValueeqERKS1_" title='llvm::BitTracker::BitValue::operator==' data-ref="_ZNK4llvm10BitTracker8BitValueeqERKS1_">==</a> <a class="local col3 ref" href="#313V2" title='V2' data-ref="313V2">V2</a>)</td></tr>
<tr><th id="584">584</th><td>      <a class="local col0 ref" href="#310Res" title='Res' data-ref="310Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col1 ref" href="#311i" title='i' data-ref="311i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSERKS1_">=</a> <a class="local col2 ref" href="#312V1" title='V1' data-ref="312V1">V1</a>;</td></tr>
<tr><th id="585">585</th><td>    <b>else</b></td></tr>
<tr><th id="586">586</th><td>      <a class="local col0 ref" href="#310Res" title='Res' data-ref="310Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col1 ref" href="#311i" title='i' data-ref="311i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE" title='llvm::BitTracker::BitValue::self' data-ref="_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE">self</a>();</td></tr>
<tr><th id="587">587</th><td>  }</td></tr>
<tr><th id="588">588</th><td>  <b>return</b> <a class="local col0 ref" href="#310Res" title='Res' data-ref="310Res">Res</a>;</td></tr>
<tr><th id="589">589</th><td>}</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eXOR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_">eXOR</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col4 decl" id="314A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="314A1">A1</dfn>,</td></tr>
<tr><th id="592">592</th><td>      <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col5 decl" id="315A2" title='A2' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="315A2">A2</dfn>) <em>const</em> {</td></tr>
<tr><th id="593">593</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="316W" title='W' data-type='uint16_t' data-ref="316W">W</dfn> = <a class="local col4 ref" href="#314A1" title='A1' data-ref="314A1">A1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="594">594</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (W == A2.width()) ? void (0) : __assert_fail (&quot;W == A2.width()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 594, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#316W" title='W' data-ref="316W">W</a> == <a class="local col5 ref" href="#315A2" title='A2' data-ref="315A2">A2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>());</td></tr>
<tr><th id="595">595</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col7 decl" id="317Res" title='Res' data-type='llvm::BitTracker::RegisterCell' data-ref="317Res">Res</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col6 ref" href="#316W" title='W' data-ref="316W">W</a>);</td></tr>
<tr><th id="596">596</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="318i" title='i' data-type='uint16_t' data-ref="318i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#318i" title='i' data-ref="318i">i</a> &lt; <a class="local col6 ref" href="#316W" title='W' data-ref="316W">W</a>; ++<a class="local col8 ref" href="#318i" title='i' data-ref="318i">i</a>) {</td></tr>
<tr><th id="597">597</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col9 decl" id="319V1" title='V1' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="319V1">V1</dfn> = <a class="local col4 ref" href="#314A1" title='A1' data-ref="314A1">A1</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col8 ref" href="#318i" title='i' data-ref="318i">i</a>]</a>;</td></tr>
<tr><th id="598">598</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col0 decl" id="320V2" title='V2' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="320V2">V2</dfn> = <a class="local col5 ref" href="#315A2" title='A2' data-ref="315A2">A2</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col8 ref" href="#318i" title='i' data-ref="318i">i</a>]</a>;</td></tr>
<tr><th id="599">599</th><td>    <b>if</b> (<a class="local col9 ref" href="#319V1" title='V1' data-ref="319V1">V1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>))</td></tr>
<tr><th id="600">600</th><td>      <a class="local col7 ref" href="#317Res" title='Res' data-ref="317Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col8 ref" href="#318i" title='i' data-ref="318i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue3refERKS1_" title='llvm::BitTracker::BitValue::ref' data-ref="_ZN4llvm10BitTracker8BitValue3refERKS1_">ref</a>(<a class="local col0 ref" href="#320V2" title='V2' data-ref="320V2">V2</a>);</td></tr>
<tr><th id="601">601</th><td>    <b>else</b> <b>if</b> (<a class="local col0 ref" href="#320V2" title='V2' data-ref="320V2">V2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>))</td></tr>
<tr><th id="602">602</th><td>      <a class="local col7 ref" href="#317Res" title='Res' data-ref="317Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col8 ref" href="#318i" title='i' data-ref="318i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue3refERKS1_" title='llvm::BitTracker::BitValue::ref' data-ref="_ZN4llvm10BitTracker8BitValue3refERKS1_">ref</a>(<a class="local col9 ref" href="#319V1" title='V1' data-ref="319V1">V1</a>);</td></tr>
<tr><th id="603">603</th><td>    <b>else</b> <b>if</b> (<a class="local col9 ref" href="#319V1" title='V1' data-ref="319V1">V1</a> <a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValueeqERKS1_" title='llvm::BitTracker::BitValue::operator==' data-ref="_ZNK4llvm10BitTracker8BitValueeqERKS1_">==</a> <a class="local col0 ref" href="#320V2" title='V2' data-ref="320V2">V2</a>)</td></tr>
<tr><th id="604">604</th><td>      <a class="local col7 ref" href="#317Res" title='Res' data-ref="317Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col8 ref" href="#318i" title='i' data-ref="318i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Zero" title='llvm::BitTracker::BitValue::ValueType::Zero' data-ref="llvm::BitTracker::BitValue::ValueType::Zero">Zero</a>;</td></tr>
<tr><th id="605">605</th><td>    <b>else</b></td></tr>
<tr><th id="606">606</th><td>      <a class="local col7 ref" href="#317Res" title='Res' data-ref="317Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col8 ref" href="#318i" title='i' data-ref="318i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE" title='llvm::BitTracker::BitValue::self' data-ref="_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE">self</a>();</td></tr>
<tr><th id="607">607</th><td>  }</td></tr>
<tr><th id="608">608</th><td>  <b>return</b> <a class="local col7 ref" href="#317Res" title='Res' data-ref="317Res">Res</a>;</td></tr>
<tr><th id="609">609</th><td>}</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" title='llvm::BitTracker::MachineEvaluator::eNOT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE">eNOT</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col1 decl" id="321A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="321A1">A1</dfn>) <em>const</em> {</td></tr>
<tr><th id="612">612</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="322W" title='W' data-type='uint16_t' data-ref="322W">W</dfn> = <a class="local col1 ref" href="#321A1" title='A1' data-ref="321A1">A1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="613">613</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col3 decl" id="323Res" title='Res' data-type='llvm::BitTracker::RegisterCell' data-ref="323Res">Res</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col2 ref" href="#322W" title='W' data-ref="322W">W</a>);</td></tr>
<tr><th id="614">614</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="324i" title='i' data-type='uint16_t' data-ref="324i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#324i" title='i' data-ref="324i">i</a> &lt; <a class="local col2 ref" href="#322W" title='W' data-ref="322W">W</a>; ++<a class="local col4 ref" href="#324i" title='i' data-ref="324i">i</a>) {</td></tr>
<tr><th id="615">615</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col5 decl" id="325V" title='V' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="325V">V</dfn> = <a class="local col1 ref" href="#321A1" title='A1' data-ref="321A1">A1</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col4 ref" href="#324i" title='i' data-ref="324i">i</a>]</a>;</td></tr>
<tr><th id="616">616</th><td>    <b>if</b> (<a class="local col5 ref" href="#325V" title='V' data-ref="325V">V</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>))</td></tr>
<tr><th id="617">617</th><td>      <a class="local col3 ref" href="#323Res" title='Res' data-ref="323Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col4 ref" href="#324i" title='i' data-ref="324i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::One" title='llvm::BitTracker::BitValue::ValueType::One' data-ref="llvm::BitTracker::BitValue::ValueType::One">One</a>;</td></tr>
<tr><th id="618">618</th><td>    <b>else</b> <b>if</b> (<a class="local col5 ref" href="#325V" title='V' data-ref="325V">V</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>))</td></tr>
<tr><th id="619">619</th><td>      <a class="local col3 ref" href="#323Res" title='Res' data-ref="323Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col4 ref" href="#324i" title='i' data-ref="324i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Zero" title='llvm::BitTracker::BitValue::ValueType::Zero' data-ref="llvm::BitTracker::BitValue::ValueType::Zero">Zero</a>;</td></tr>
<tr><th id="620">620</th><td>    <b>else</b></td></tr>
<tr><th id="621">621</th><td>      <a class="local col3 ref" href="#323Res" title='Res' data-ref="323Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col4 ref" href="#324i" title='i' data-ref="324i">i</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE" title='llvm::BitTracker::BitValue::self' data-ref="_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE">self</a>();</td></tr>
<tr><th id="622">622</th><td>  }</td></tr>
<tr><th id="623">623</th><td>  <b>return</b> <a class="local col3 ref" href="#323Res" title='Res' data-ref="323Res">Res</a>;</td></tr>
<tr><th id="624">624</th><td>}</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator4eSETERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eSET' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSETERKNS0_12RegisterCellEt">eSET</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col6 decl" id="326A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="326A1">A1</dfn>,</td></tr>
<tr><th id="627">627</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="327BitN" title='BitN' data-type='uint16_t' data-ref="327BitN">BitN</dfn>) <em>const</em> {</td></tr>
<tr><th id="628">628</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BitN &lt; A1.width()) ? void (0) : __assert_fail (&quot;BitN &lt; A1.width()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 628, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#327BitN" title='BitN' data-ref="327BitN">BitN</a> &lt; <a class="local col6 ref" href="#326A1" title='A1' data-ref="326A1">A1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>());</td></tr>
<tr><th id="629">629</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col8 decl" id="328Res" title='Res' data-type='llvm::BitTracker::RegisterCell' data-ref="328Res">Res</dfn> = <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3refERKS1_" title='llvm::BitTracker::RegisterCell::ref' data-ref="_ZN4llvm10BitTracker12RegisterCell3refERKS1_">ref</a>(<a class="local col6 ref" href="#326A1" title='A1' data-ref="326A1">A1</a>);</td></tr>
<tr><th id="630">630</th><td>  <a class="local col8 ref" href="#328Res" title='Res' data-ref="328Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col7 ref" href="#327BitN" title='BitN' data-ref="327BitN">BitN</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::One" title='llvm::BitTracker::BitValue::ValueType::One' data-ref="llvm::BitTracker::BitValue::ValueType::One">One</a>;</td></tr>
<tr><th id="631">631</th><td>  <b>return</b> <a class="local col8 ref" href="#328Res" title='Res' data-ref="328Res">Res</a>;</td></tr>
<tr><th id="632">632</th><td>}</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator4eCLRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eCLR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eCLRERKNS0_12RegisterCellEt">eCLR</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col9 decl" id="329A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="329A1">A1</dfn>,</td></tr>
<tr><th id="635">635</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="330BitN" title='BitN' data-type='uint16_t' data-ref="330BitN">BitN</dfn>) <em>const</em> {</td></tr>
<tr><th id="636">636</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BitN &lt; A1.width()) ? void (0) : __assert_fail (&quot;BitN &lt; A1.width()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 636, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#330BitN" title='BitN' data-ref="330BitN">BitN</a> &lt; <a class="local col9 ref" href="#329A1" title='A1' data-ref="329A1">A1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>());</td></tr>
<tr><th id="637">637</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col1 decl" id="331Res" title='Res' data-type='llvm::BitTracker::RegisterCell' data-ref="331Res">Res</dfn> = <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3refERKS1_" title='llvm::BitTracker::RegisterCell::ref' data-ref="_ZN4llvm10BitTracker12RegisterCell3refERKS1_">ref</a>(<a class="local col9 ref" href="#329A1" title='A1' data-ref="329A1">A1</a>);</td></tr>
<tr><th id="638">638</th><td>  <a class="local col1 ref" href="#331Res" title='Res' data-ref="331Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col0 ref" href="#330BitN" title='BitN' data-ref="330BitN">BitN</a>]</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Zero" title='llvm::BitTracker::BitValue::ValueType::Zero' data-ref="llvm::BitTracker::BitValue::ValueType::Zero">Zero</a>;</td></tr>
<tr><th id="639">639</th><td>  <b>return</b> <a class="local col1 ref" href="#331Res" title='Res' data-ref="331Res">Res</a>;</td></tr>
<tr><th id="640">640</th><td>}</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator4eCLBERKNS0_12RegisterCellEbt" title='llvm::BitTracker::MachineEvaluator::eCLB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eCLBERKNS0_12RegisterCellEbt">eCLB</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col2 decl" id="332A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="332A1">A1</dfn>, <em>bool</em> <dfn class="local col3 decl" id="333B" title='B' data-type='bool' data-ref="333B">B</dfn>,</td></tr>
<tr><th id="643">643</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="334W" title='W' data-type='uint16_t' data-ref="334W">W</dfn>) <em>const</em> {</td></tr>
<tr><th id="644">644</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="335C" title='C' data-type='uint16_t' data-ref="335C">C</dfn> = <a class="local col2 ref" href="#332A1" title='A1' data-ref="332A1">A1</a>.<a class="ref" href="#_ZNK4llvm10BitTracker12RegisterCell2clEb" title='llvm::BitTracker::RegisterCell::cl' data-ref="_ZNK4llvm10BitTracker12RegisterCell2clEb">cl</a>(<a class="local col3 ref" href="#333B" title='B' data-ref="333B">B</a>), <dfn class="local col6 decl" id="336AW" title='AW' data-type='uint16_t' data-ref="336AW">AW</dfn> = <a class="local col2 ref" href="#332A1" title='A1' data-ref="332A1">A1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="645">645</th><td>  <i>// If the last leading non-B bit is not a constant, then we don't know</i></td></tr>
<tr><th id="646">646</th><td><i>  // the real count.</i></td></tr>
<tr><th id="647">647</th><td>  <b>if</b> ((<a class="local col5 ref" href="#335C" title='C' data-ref="335C">C</a> &lt; <a class="local col6 ref" href="#336AW" title='AW' data-ref="336AW">AW</a> &amp;&amp; <a class="local col2 ref" href="#332A1" title='A1' data-ref="332A1">A1</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col6 ref" href="#336AW" title='AW' data-ref="336AW">AW</a>-<var>1</var>-<a class="local col5 ref" href="#335C" title='C' data-ref="335C">C</a>]</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue3numEv" title='llvm::BitTracker::BitValue::num' data-ref="_ZNK4llvm10BitTracker8BitValue3numEv">num</a>()) || <a class="local col5 ref" href="#335C" title='C' data-ref="335C">C</a> == <a class="local col6 ref" href="#336AW" title='AW' data-ref="336AW">AW</a>)</td></tr>
<tr><th id="648">648</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="local col5 ref" href="#335C" title='C' data-ref="335C">C</a>, <a class="local col4 ref" href="#334W" title='W' data-ref="334W">W</a>);</td></tr>
<tr><th id="649">649</th><td>  <b>return</b> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4selfEjt" title='llvm::BitTracker::RegisterCell::self' data-ref="_ZN4llvm10BitTracker12RegisterCell4selfEjt">self</a>(<var>0</var>, <a class="local col4 ref" href="#334W" title='W' data-ref="334W">W</a>);</td></tr>
<tr><th id="650">650</th><td>}</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator4eCTBERKNS0_12RegisterCellEbt" title='llvm::BitTracker::MachineEvaluator::eCTB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eCTBERKNS0_12RegisterCellEbt">eCTB</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col7 decl" id="337A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="337A1">A1</dfn>, <em>bool</em> <dfn class="local col8 decl" id="338B" title='B' data-type='bool' data-ref="338B">B</dfn>,</td></tr>
<tr><th id="653">653</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="339W" title='W' data-type='uint16_t' data-ref="339W">W</dfn>) <em>const</em> {</td></tr>
<tr><th id="654">654</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="340C" title='C' data-type='uint16_t' data-ref="340C">C</dfn> = <a class="local col7 ref" href="#337A1" title='A1' data-ref="337A1">A1</a>.<a class="ref" href="#_ZNK4llvm10BitTracker12RegisterCell2ctEb" title='llvm::BitTracker::RegisterCell::ct' data-ref="_ZNK4llvm10BitTracker12RegisterCell2ctEb">ct</a>(<a class="local col8 ref" href="#338B" title='B' data-ref="338B">B</a>), <dfn class="local col1 decl" id="341AW" title='AW' data-type='uint16_t' data-ref="341AW">AW</dfn> = <a class="local col7 ref" href="#337A1" title='A1' data-ref="337A1">A1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="655">655</th><td>  <i>// If the last trailing non-B bit is not a constant, then we don't know</i></td></tr>
<tr><th id="656">656</th><td><i>  // the real count.</i></td></tr>
<tr><th id="657">657</th><td>  <b>if</b> ((<a class="local col0 ref" href="#340C" title='C' data-ref="340C">C</a> &lt; <a class="local col1 ref" href="#341AW" title='AW' data-ref="341AW">AW</a> &amp;&amp; <a class="local col7 ref" href="#337A1" title='A1' data-ref="337A1">A1</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col0 ref" href="#340C" title='C' data-ref="340C">C</a>]</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue3numEv" title='llvm::BitTracker::BitValue::num' data-ref="_ZNK4llvm10BitTracker8BitValue3numEv">num</a>()) || <a class="local col0 ref" href="#340C" title='C' data-ref="340C">C</a> == <a class="local col1 ref" href="#341AW" title='AW' data-ref="341AW">AW</a>)</td></tr>
<tr><th id="658">658</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="local col0 ref" href="#340C" title='C' data-ref="340C">C</a>, <a class="local col9 ref" href="#339W" title='W' data-ref="339W">W</a>);</td></tr>
<tr><th id="659">659</th><td>  <b>return</b> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4selfEjt" title='llvm::BitTracker::RegisterCell::self' data-ref="_ZN4llvm10BitTracker12RegisterCell4selfEjt">self</a>(<var>0</var>, <a class="local col9 ref" href="#339W" title='W' data-ref="339W">W</a>);</td></tr>
<tr><th id="660">660</th><td>}</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eSXT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt">eSXT</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col2 decl" id="342A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="342A1">A1</dfn>,</td></tr>
<tr><th id="663">663</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="343FromN" title='FromN' data-type='uint16_t' data-ref="343FromN">FromN</dfn>) <em>const</em> {</td></tr>
<tr><th id="664">664</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="344W" title='W' data-type='uint16_t' data-ref="344W">W</dfn> = <a class="local col2 ref" href="#342A1" title='A1' data-ref="342A1">A1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="665">665</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FromN &lt;= W) ? void (0) : __assert_fail (&quot;FromN &lt;= W&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 665, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#343FromN" title='FromN' data-ref="343FromN">FromN</a> &lt;= <a class="local col4 ref" href="#344W" title='W' data-ref="344W">W</a>);</td></tr>
<tr><th id="666">666</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col5 decl" id="345Res" title='Res' data-type='llvm::BitTracker::RegisterCell' data-ref="345Res">Res</dfn> = <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3refERKS1_" title='llvm::BitTracker::RegisterCell::ref' data-ref="_ZN4llvm10BitTracker12RegisterCell3refERKS1_">ref</a>(<a class="local col2 ref" href="#342A1" title='A1' data-ref="342A1">A1</a>);</td></tr>
<tr><th id="667">667</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> <dfn class="local col6 decl" id="346Sign" title='Sign' data-type='llvm::BitTracker::BitValue' data-ref="346Sign">Sign</dfn> = <a class="ref fake" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ERKS1_"></a><a class="local col5 ref" href="#345Res" title='Res' data-ref="345Res">Res</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col3 ref" href="#343FromN" title='FromN' data-ref="343FromN">FromN</a>-<var>1</var>]</a>;</td></tr>
<tr><th id="668">668</th><td>  <i>// Sign-extend "inreg".</i></td></tr>
<tr><th id="669">669</th><td>  <a class="local col5 ref" href="#345Res" title='Res' data-ref="345Res">Res</a>.<a class="ref" href="#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<a class="local col3 ref" href="#343FromN" title='FromN' data-ref="343FromN">FromN</a>, <a class="local col4 ref" href="#344W" title='W' data-ref="344W">W</a>, <a class="local col6 ref" href="#346Sign" title='Sign' data-ref="346Sign">Sign</a>);</td></tr>
<tr><th id="670">670</th><td>  <b>return</b> <a class="local col5 ref" href="#345Res" title='Res' data-ref="345Res">Res</a>;</td></tr>
<tr><th id="671">671</th><td>}</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eZXT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt">eZXT</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col7 decl" id="347A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="347A1">A1</dfn>,</td></tr>
<tr><th id="674">674</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="348FromN" title='FromN' data-type='uint16_t' data-ref="348FromN">FromN</dfn>) <em>const</em> {</td></tr>
<tr><th id="675">675</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="349W" title='W' data-type='uint16_t' data-ref="349W">W</dfn> = <a class="local col7 ref" href="#347A1" title='A1' data-ref="347A1">A1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="676">676</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FromN &lt;= W) ? void (0) : __assert_fail (&quot;FromN &lt;= W&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 676, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#348FromN" title='FromN' data-ref="348FromN">FromN</a> &lt;= <a class="local col9 ref" href="#349W" title='W' data-ref="349W">W</a>);</td></tr>
<tr><th id="677">677</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col0 decl" id="350Res" title='Res' data-type='llvm::BitTracker::RegisterCell' data-ref="350Res">Res</dfn> = <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3refERKS1_" title='llvm::BitTracker::RegisterCell::ref' data-ref="_ZN4llvm10BitTracker12RegisterCell3refERKS1_">ref</a>(<a class="local col7 ref" href="#347A1" title='A1' data-ref="347A1">A1</a>);</td></tr>
<tr><th id="678">678</th><td>  <a class="local col0 ref" href="#350Res" title='Res' data-ref="350Res">Res</a>.<a class="ref" href="#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<a class="local col8 ref" href="#348FromN" title='FromN' data-ref="348FromN">FromN</a>, <a class="local col9 ref" href="#349W" title='W' data-ref="349W">W</a>, <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Zero" title='llvm::BitTracker::BitValue::ValueType::Zero' data-ref="llvm::BitTracker::BitValue::ValueType::Zero">Zero</a>);</td></tr>
<tr><th id="679">679</th><td>  <b>return</b> <a class="local col0 ref" href="#350Res" title='Res' data-ref="350Res">Res</a>;</td></tr>
<tr><th id="680">680</th><td>}</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col1 decl" id="351A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="351A1">A1</dfn>,</td></tr>
<tr><th id="683">683</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="352B" title='B' data-type='uint16_t' data-ref="352B">B</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="353E" title='E' data-type='uint16_t' data-ref="353E">E</dfn>) <em>const</em> {</td></tr>
<tr><th id="684">684</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="354W" title='W' data-type='uint16_t' data-ref="354W">W</dfn> = <a class="local col1 ref" href="#351A1" title='A1' data-ref="351A1">A1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="685">685</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (B &lt; W &amp;&amp; E &lt;= W) ? void (0) : __assert_fail (&quot;B &lt; W &amp;&amp; E &lt;= W&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 685, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#352B" title='B' data-ref="352B">B</a> &lt; <a class="local col4 ref" href="#354W" title='W' data-ref="354W">W</a> &amp;&amp; <a class="local col3 ref" href="#353E" title='E' data-ref="353E">E</a> &lt;= <a class="local col4 ref" href="#354W" title='W' data-ref="354W">W</a>);</td></tr>
<tr><th id="686">686</th><td>  <b>if</b> (<a class="local col2 ref" href="#352B" title='B' data-ref="352B">B</a> == <a class="local col3 ref" href="#353E" title='E' data-ref="353E">E</a>)</td></tr>
<tr><th id="687">687</th><td>    <b>return</b> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><var>0</var>);</td></tr>
<tr><th id="688">688</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="355Last" title='Last' data-type='uint16_t' data-ref="355Last">Last</dfn> = (<a class="local col3 ref" href="#353E" title='E' data-ref="353E">E</a> &gt; <var>0</var>) ? <a class="local col3 ref" href="#353E" title='E' data-ref="353E">E</a>-<var>1</var> : <a class="local col4 ref" href="#354W" title='W' data-ref="354W">W</a>-<var>1</var>;</td></tr>
<tr><th id="689">689</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col6 decl" id="356Res" title='Res' data-type='llvm::BitTracker::RegisterCell' data-ref="356Res">Res</dfn> = <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3refERKS1_" title='llvm::BitTracker::RegisterCell::ref' data-ref="_ZN4llvm10BitTracker12RegisterCell3refERKS1_">ref</a>(<a class="local col1 ref" href="#351A1" title='A1' data-ref="351A1">A1</a>).<a class="ref" href="#_ZNK4llvm10BitTracker12RegisterCell7extractERKNS0_7BitMaskE" title='llvm::BitTracker::RegisterCell::extract' data-ref="_ZNK4llvm10BitTracker12RegisterCell7extractERKNS0_7BitMaskE">extract</a>(<a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask">BitMask</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker7BitMaskC1Ett" title='llvm::BitTracker::BitMask::BitMask' data-ref="_ZN4llvm10BitTracker7BitMaskC1Ett">(</a><a class="local col2 ref" href="#352B" title='B' data-ref="352B">B</a>, <a class="local col5 ref" href="#355Last" title='Last' data-ref="355Last">Last</a>));</td></tr>
<tr><th id="690">690</th><td>  <i>// Return shorter cell.</i></td></tr>
<tr><th id="691">691</th><td>  <b>return</b> <a class="local col6 ref" href="#356Res" title='Res' data-ref="356Res">Res</a>;</td></tr>
<tr><th id="692">692</th><td>}</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator4eINSERKNS0_12RegisterCellES4_t" title='llvm::BitTracker::MachineEvaluator::eINS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eINSERKNS0_12RegisterCellES4_t">eINS</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col7 decl" id="357A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="357A1">A1</dfn>,</td></tr>
<tr><th id="695">695</th><td>      <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col8 decl" id="358A2" title='A2' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="358A2">A2</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="359AtN" title='AtN' data-type='uint16_t' data-ref="359AtN">AtN</dfn>) <em>const</em> {</td></tr>
<tr><th id="696">696</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="360W1" title='W1' data-type='uint16_t' data-ref="360W1">W1</dfn> = <a class="local col7 ref" href="#357A1" title='A1' data-ref="357A1">A1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>(), <dfn class="local col1 decl" id="361W2" title='W2' data-type='uint16_t' data-ref="361W2">W2</dfn> = <a class="local col8 ref" href="#358A2" title='A2' data-ref="358A2">A2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="697">697</th><td>  (<em>void</em>)<a class="local col0 ref" href="#360W1" title='W1' data-ref="360W1">W1</a>;</td></tr>
<tr><th id="698">698</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AtN &lt; W1 &amp;&amp; AtN+W2 &lt;= W1) ? void (0) : __assert_fail (&quot;AtN &lt; W1 &amp;&amp; AtN+W2 &lt;= W1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 698, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#359AtN" title='AtN' data-ref="359AtN">AtN</a> &lt; <a class="local col0 ref" href="#360W1" title='W1' data-ref="360W1">W1</a> &amp;&amp; <a class="local col9 ref" href="#359AtN" title='AtN' data-ref="359AtN">AtN</a>+<a class="local col1 ref" href="#361W2" title='W2' data-ref="361W2">W2</a> &lt;= <a class="local col0 ref" href="#360W1" title='W1' data-ref="360W1">W1</a>);</td></tr>
<tr><th id="699">699</th><td>  <i>// Copy bits from A1, insert A2 at position AtN.</i></td></tr>
<tr><th id="700">700</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col2 decl" id="362Res" title='Res' data-type='llvm::BitTracker::RegisterCell' data-ref="362Res">Res</dfn> = <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3refERKS1_" title='llvm::BitTracker::RegisterCell::ref' data-ref="_ZN4llvm10BitTracker12RegisterCell3refERKS1_">ref</a>(<a class="local col7 ref" href="#357A1" title='A1' data-ref="357A1">A1</a>);</td></tr>
<tr><th id="701">701</th><td>  <b>if</b> (<a class="local col1 ref" href="#361W2" title='W2' data-ref="361W2">W2</a> &gt; <var>0</var>)</td></tr>
<tr><th id="702">702</th><td>    <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res">Res</a>.<a class="ref" href="#_ZN4llvm10BitTracker12RegisterCell6insertERKS1_RKNS0_7BitMaskE" title='llvm::BitTracker::RegisterCell::insert' data-ref="_ZN4llvm10BitTracker12RegisterCell6insertERKS1_RKNS0_7BitMaskE">insert</a>(<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3refERKS1_" title='llvm::BitTracker::RegisterCell::ref' data-ref="_ZN4llvm10BitTracker12RegisterCell3refERKS1_">ref</a>(<a class="local col8 ref" href="#358A2" title='A2' data-ref="358A2">A2</a>), <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask">BitMask</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker7BitMaskC1Ett" title='llvm::BitTracker::BitMask::BitMask' data-ref="_ZN4llvm10BitTracker7BitMaskC1Ett">(</a><a class="local col9 ref" href="#359AtN" title='AtN' data-ref="359AtN">AtN</a>, <a class="local col9 ref" href="#359AtN" title='AtN' data-ref="359AtN">AtN</a>+<a class="local col1 ref" href="#361W2" title='W2' data-ref="361W2">W2</a>-<var>1</var>));</td></tr>
<tr><th id="703">703</th><td>  <b>return</b> <a class="local col2 ref" href="#362Res" title='Res' data-ref="362Res">Res</a>;</td></tr>
<tr><th id="704">704</th><td>}</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask">BitMask</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="virtual decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator4maskEjj" title='llvm::BitTracker::MachineEvaluator::mask' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4maskEjj">mask</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="363Reg" title='Reg' data-type='unsigned int' data-ref="363Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="364Sub" title='Sub' data-type='unsigned int' data-ref="364Sub">Sub</dfn>) <em>const</em> {</td></tr>
<tr><th id="707">707</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Sub == 0 &amp;&amp; &quot;Generic BitTracker::mask called for Sub != 0&quot;) ? void (0) : __assert_fail (&quot;Sub == 0 &amp;&amp; \&quot;Generic BitTracker::mask called for Sub != 0\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 707, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#364Sub" title='Sub' data-ref="364Sub">Sub</a> == <var>0</var> &amp;&amp; <q>"Generic BitTracker::mask called for Sub != 0"</q>);</td></tr>
<tr><th id="708">708</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="365W" title='W' data-type='uint16_t' data-ref="365W">W</dfn> = <a class="member" href="#_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" title='llvm::BitTracker::MachineEvaluator::getRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE">getRegBitWidth</a>(<a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj"></a><a class="local col3 ref" href="#363Reg" title='Reg' data-ref="363Reg">Reg</a>);</td></tr>
<tr><th id="709">709</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (W &gt; 0 &amp;&amp; &quot;Cannot generate mask for empty register&quot;) ? void (0) : __assert_fail (&quot;W &gt; 0 &amp;&amp; \&quot;Cannot generate mask for empty register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 709, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#365W" title='W' data-ref="365W">W</a> &gt; <var>0</var> &amp;&amp; <q>"Cannot generate mask for empty register"</q>);</td></tr>
<tr><th id="710">710</th><td>  <b>return</b> <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask">BitMask</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker7BitMaskC1Ett" title='llvm::BitTracker::BitMask::BitMask' data-ref="_ZN4llvm10BitTracker7BitMaskC1Ett">(</a><var>0</var>, <a class="local col5 ref" href="#365W" title='W' data-ref="365W">W</a>-<var>1</var>);</td></tr>
<tr><th id="711">711</th><td>}</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td><a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="virtual decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator18getPhysRegBitWidthEj" title='llvm::BitTracker::MachineEvaluator::getPhysRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator18getPhysRegBitWidthEj">getPhysRegBitWidth</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="366Reg" title='Reg' data-type='unsigned int' data-ref="366Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="714">714</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(Reg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 714, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#366Reg" title='Reg' data-ref="366Reg">Reg</a>));</td></tr>
<tr><th id="715">715</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col7 decl" id="367PC" title='PC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="367PC">PC</dfn> = *<a class="member" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE">getMinimalPhysRegClass</a>(<a class="local col6 ref" href="#366Reg" title='Reg' data-ref="366Reg">Reg</a>);</td></tr>
<tr><th id="716">716</th><td>  <b>return</b> <a class="member" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(<a class="local col7 ref" href="#367PC" title='PC' data-ref="367PC">PC</a>);</td></tr>
<tr><th id="717">717</th><td>}</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td><em>bool</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>::<dfn class="virtual decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" title='llvm::BitTracker::MachineEvaluator::evaluate' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_">evaluate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="368MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="368MI">MI</dfn>,</td></tr>
<tr><th id="720">720</th><td>                                    <em>const</em> <a class="typedef" href="BitTracker.h.html#llvm::BitTracker::CellMapType" title='llvm::BitTracker::CellMapType' data-type='std::map&lt;unsigned int, RegisterCell&gt;' data-ref="llvm::BitTracker::CellMapType">CellMapType</a> &amp;<dfn class="local col9 decl" id="369Inputs" title='Inputs' data-type='const CellMapType &amp;' data-ref="369Inputs">Inputs</dfn>,</td></tr>
<tr><th id="721">721</th><td>                                    <a class="typedef" href="BitTracker.h.html#llvm::BitTracker::CellMapType" title='llvm::BitTracker::CellMapType' data-type='std::map&lt;unsigned int, RegisterCell&gt;' data-ref="llvm::BitTracker::CellMapType">CellMapType</a> &amp;<dfn class="local col0 decl" id="370Outputs" title='Outputs' data-type='CellMapType &amp;' data-ref="370Outputs">Outputs</dfn>) <em>const</em> {</td></tr>
<tr><th id="722">722</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="371Opc" title='Opc' data-type='unsigned int' data-ref="371Opc">Opc</dfn> = <a class="local col8 ref" href="#368MI" title='MI' data-ref="368MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="723">723</th><td>  <b>switch</b> (<a class="local col1 ref" href="#371Opc" title='Opc' data-ref="371Opc">Opc</a>) {</td></tr>
<tr><th id="724">724</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>: {</td></tr>
<tr><th id="725">725</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col2 decl" id="372RD" title='RD' data-type='llvm::BitTracker::RegisterRef' data-ref="372RD">RD</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col8 ref" href="#368MI" title='MI' data-ref="368MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="726">726</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RD.Sub == 0) ? void (0) : __assert_fail (&quot;RD.Sub == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 726, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#372RD" title='RD' data-ref="372RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a> == <var>0</var>);</td></tr>
<tr><th id="727">727</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col3 decl" id="373RS" title='RS' data-type='llvm::BitTracker::RegisterRef' data-ref="373RS">RS</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col8 ref" href="#368MI" title='MI' data-ref="368MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="728">728</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="374SS" title='SS' data-type='unsigned int' data-ref="374SS">SS</dfn> = <a class="local col8 ref" href="#368MI" title='MI' data-ref="368MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="729">729</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col5 decl" id="375RT" title='RT' data-type='llvm::BitTracker::RegisterRef' data-ref="375RT">RT</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col8 ref" href="#368MI" title='MI' data-ref="368MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="730">730</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="376ST" title='ST' data-type='unsigned int' data-ref="376ST">ST</dfn> = <a class="local col8 ref" href="#368MI" title='MI' data-ref="368MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="731">731</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SS != ST) ? void (0) : __assert_fail (&quot;SS != ST&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 731, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#374SS" title='SS' data-ref="374SS">SS</a> != <a class="local col6 ref" href="#376ST" title='ST' data-ref="376ST">ST</a>);</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="377W" title='W' data-type='uint16_t' data-ref="377W">W</dfn> = <a class="member" href="#_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" title='llvm::BitTracker::MachineEvaluator::getRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE">getRegBitWidth</a>(<a class="local col2 ref" href="#372RD" title='RD' data-ref="372RD">RD</a>);</td></tr>
<tr><th id="734">734</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col8 decl" id="378Res" title='Res' data-type='llvm::BitTracker::RegisterCell' data-ref="378Res">Res</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col7 ref" href="#377W" title='W' data-ref="377W">W</a>);</td></tr>
<tr><th id="735">735</th><td>      <a class="local col8 ref" href="#378Res" title='Res' data-ref="378Res">Res</a>.<a class="ref" href="#_ZN4llvm10BitTracker12RegisterCell6insertERKS1_RKNS0_7BitMaskE" title='llvm::BitTracker::RegisterCell::insert' data-ref="_ZN4llvm10BitTracker12RegisterCell6insertERKS1_RKNS0_7BitMaskE">insert</a>(<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3refERKS1_" title='llvm::BitTracker::RegisterCell::ref' data-ref="_ZN4llvm10BitTracker12RegisterCell3refERKS1_">ref</a>(<a class="member" href="#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="local col3 ref" href="#373RS" title='RS' data-ref="373RS">RS</a>, <a class="local col9 ref" href="#369Inputs" title='Inputs' data-ref="369Inputs">Inputs</a>)), <a class="virtual member" href="#_ZNK4llvm10BitTracker16MachineEvaluator4maskEjj" title='llvm::BitTracker::MachineEvaluator::mask' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4maskEjj">mask</a>(<a class="local col2 ref" href="#372RD" title='RD' data-ref="372RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col4 ref" href="#374SS" title='SS' data-ref="374SS">SS</a>));</td></tr>
<tr><th id="736">736</th><td>      <a class="local col8 ref" href="#378Res" title='Res' data-ref="378Res">Res</a>.<a class="ref" href="#_ZN4llvm10BitTracker12RegisterCell6insertERKS1_RKNS0_7BitMaskE" title='llvm::BitTracker::RegisterCell::insert' data-ref="_ZN4llvm10BitTracker12RegisterCell6insertERKS1_RKNS0_7BitMaskE">insert</a>(<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell3refERKS1_" title='llvm::BitTracker::RegisterCell::ref' data-ref="_ZN4llvm10BitTracker12RegisterCell3refERKS1_">ref</a>(<a class="member" href="#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="local col5 ref" href="#375RT" title='RT' data-ref="375RT">RT</a>, <a class="local col9 ref" href="#369Inputs" title='Inputs' data-ref="369Inputs">Inputs</a>)), <a class="virtual member" href="#_ZNK4llvm10BitTracker16MachineEvaluator4maskEjj" title='llvm::BitTracker::MachineEvaluator::mask' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4maskEjj">mask</a>(<a class="local col2 ref" href="#372RD" title='RD' data-ref="372RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col6 ref" href="#376ST" title='ST' data-ref="376ST">ST</a>));</td></tr>
<tr><th id="737">737</th><td>      <a class="member" href="#_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" title='llvm::BitTracker::MachineEvaluator::putCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE">putCell</a>(<a class="local col2 ref" href="#372RD" title='RD' data-ref="372RD">RD</a>, <a class="ref fake" href="BitTracker.h.html#299" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="local col8 ref" href="#378Res" title='Res' data-ref="378Res">Res</a>, <span class='refarg'><a class="local col0 ref" href="#370Outputs" title='Outputs' data-ref="370Outputs">Outputs</a></span>);</td></tr>
<tr><th id="738">738</th><td>      <b>break</b>;</td></tr>
<tr><th id="739">739</th><td>    }</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>: {</td></tr>
<tr><th id="742">742</th><td>      <i>// COPY can transfer a smaller register into a wider one.</i></td></tr>
<tr><th id="743">743</th><td><i>      // If that is the case, fill the remaining high bits with 0.</i></td></tr>
<tr><th id="744">744</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col9 decl" id="379RD" title='RD' data-type='llvm::BitTracker::RegisterRef' data-ref="379RD">RD</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col8 ref" href="#368MI" title='MI' data-ref="368MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="745">745</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col0 decl" id="380RS" title='RS' data-type='llvm::BitTracker::RegisterRef' data-ref="380RS">RS</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col8 ref" href="#368MI" title='MI' data-ref="368MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="746">746</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RD.Sub == 0) ? void (0) : __assert_fail (&quot;RD.Sub == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 746, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#379RD" title='RD' data-ref="379RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a> == <var>0</var>);</td></tr>
<tr><th id="747">747</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="381WD" title='WD' data-type='uint16_t' data-ref="381WD">WD</dfn> = <a class="member" href="#_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" title='llvm::BitTracker::MachineEvaluator::getRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE">getRegBitWidth</a>(<a class="local col9 ref" href="#379RD" title='RD' data-ref="379RD">RD</a>);</td></tr>
<tr><th id="748">748</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="382WS" title='WS' data-type='uint16_t' data-ref="382WS">WS</dfn> = <a class="member" href="#_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" title='llvm::BitTracker::MachineEvaluator::getRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE">getRegBitWidth</a>(<a class="local col0 ref" href="#380RS" title='RS' data-ref="380RS">RS</a>);</td></tr>
<tr><th id="749">749</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (WD &gt;= WS) ? void (0) : __assert_fail (&quot;WD &gt;= WS&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 749, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#381WD" title='WD' data-ref="381WD">WD</a> &gt;= <a class="local col2 ref" href="#382WS" title='WS' data-ref="382WS">WS</a>);</td></tr>
<tr><th id="750">750</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col3 decl" id="383Src" title='Src' data-type='llvm::BitTracker::RegisterCell' data-ref="383Src">Src</dfn> = <a class="member" href="#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="local col0 ref" href="#380RS" title='RS' data-ref="380RS">RS</a>, <a class="local col9 ref" href="#369Inputs" title='Inputs' data-ref="369Inputs">Inputs</a>);</td></tr>
<tr><th id="751">751</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col4 decl" id="384Res" title='Res' data-type='llvm::BitTracker::RegisterCell' data-ref="384Res">Res</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col1 ref" href="#381WD" title='WD' data-ref="381WD">WD</a>);</td></tr>
<tr><th id="752">752</th><td>      <a class="local col4 ref" href="#384Res" title='Res' data-ref="384Res">Res</a>.<a class="ref" href="#_ZN4llvm10BitTracker12RegisterCell6insertERKS1_RKNS0_7BitMaskE" title='llvm::BitTracker::RegisterCell::insert' data-ref="_ZN4llvm10BitTracker12RegisterCell6insertERKS1_RKNS0_7BitMaskE">insert</a>(<a class="local col3 ref" href="#383Src" title='Src' data-ref="383Src">Src</a>, <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask">BitMask</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker7BitMaskC1Ett" title='llvm::BitTracker::BitMask::BitMask' data-ref="_ZN4llvm10BitTracker7BitMaskC1Ett">(</a><var>0</var>, <a class="local col2 ref" href="#382WS" title='WS' data-ref="382WS">WS</a>-<var>1</var>));</td></tr>
<tr><th id="753">753</th><td>      <a class="local col4 ref" href="#384Res" title='Res' data-ref="384Res">Res</a>.<a class="ref" href="#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<a class="local col2 ref" href="#382WS" title='WS' data-ref="382WS">WS</a>, <a class="local col1 ref" href="#381WD" title='WD' data-ref="381WD">WD</a>, <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE"></a><a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Zero" title='llvm::BitTracker::BitValue::ValueType::Zero' data-ref="llvm::BitTracker::BitValue::ValueType::Zero">Zero</a>);</td></tr>
<tr><th id="754">754</th><td>      <a class="member" href="#_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" title='llvm::BitTracker::MachineEvaluator::putCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE">putCell</a>(<a class="local col9 ref" href="#379RD" title='RD' data-ref="379RD">RD</a>, <a class="ref fake" href="BitTracker.h.html#299" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="local col4 ref" href="#384Res" title='Res' data-ref="384Res">Res</a>, <span class='refarg'><a class="local col0 ref" href="#370Outputs" title='Outputs' data-ref="370Outputs">Outputs</a></span>);</td></tr>
<tr><th id="755">755</th><td>      <b>break</b>;</td></tr>
<tr><th id="756">756</th><td>    }</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td>    <b>default</b>:</td></tr>
<tr><th id="759">759</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="760">760</th><td>  }</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="763">763</th><td>}</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td><em>bool</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::UseQueueType" title='llvm::BitTracker::UseQueueType' data-ref="llvm::BitTracker::UseQueueType">UseQueueType</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::UseQueueType::Cmp" title='llvm::BitTracker::UseQueueType::Cmp' data-ref="llvm::BitTracker::UseQueueType::Cmp">Cmp</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker12UseQueueType3CmpclEPKNS_12MachineInstrES5_" title='llvm::BitTracker::UseQueueType::Cmp::operator()' data-ref="_ZNK4llvm10BitTracker12UseQueueType3CmpclEPKNS_12MachineInstrES5_"><b>operator</b>()</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="385InstA" title='InstA' data-type='const llvm::MachineInstr *' data-ref="385InstA">InstA</dfn>,</td></tr>
<tr><th id="766">766</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="386InstB" title='InstB' data-type='const llvm::MachineInstr *' data-ref="386InstB">InstB</dfn>) <em>const</em> {</td></tr>
<tr><th id="767">767</th><td>  <i>// This is a comparison function for a priority queue: give higher priority</i></td></tr>
<tr><th id="768">768</th><td><i>  // to earlier instructions.</i></td></tr>
<tr><th id="769">769</th><td><i>  // This operator is used as "less", so returning "true" gives InstB higher</i></td></tr>
<tr><th id="770">770</th><td><i>  // priority (because then InstA &lt; InstB).</i></td></tr>
<tr><th id="771">771</th><td>  <b>if</b> (<a class="local col5 ref" href="#385InstA" title='InstA' data-ref="385InstA">InstA</a> == <a class="local col6 ref" href="#386InstB" title='InstB' data-ref="386InstB">InstB</a>)</td></tr>
<tr><th id="772">772</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="773">773</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="387BA" title='BA' data-type='const llvm::MachineBasicBlock *' data-ref="387BA">BA</dfn> = <a class="local col5 ref" href="#385InstA" title='InstA' data-ref="385InstA">InstA</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="774">774</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="388BB" title='BB' data-type='const llvm::MachineBasicBlock *' data-ref="388BB">BB</dfn> = <a class="local col6 ref" href="#386InstB" title='InstB' data-ref="386InstB">InstB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="775">775</th><td>  <b>if</b> (<a class="local col7 ref" href="#387BA" title='BA' data-ref="387BA">BA</a> != <a class="local col8 ref" href="#388BB" title='BB' data-ref="388BB">BB</a>) {</td></tr>
<tr><th id="776">776</th><td>    <i>// If the blocks are different, ideally the dominating block would</i></td></tr>
<tr><th id="777">777</th><td><i>    // have a higher priority, but it may be too expensive to check.</i></td></tr>
<tr><th id="778">778</th><td>    <b>return</b> <a class="local col7 ref" href="#387BA" title='BA' data-ref="387BA">BA</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>() &gt; <a class="local col8 ref" href="#388BB" title='BB' data-ref="388BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="779">779</th><td>  }</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td>  <em>auto</em> <dfn class="local col9 decl" id="389getDist" title='getDist' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp:781:18)' data-ref="389getDist">getDist</dfn> = [<b>this</b>] (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="390MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="390MI">MI</dfn>) {</td></tr>
<tr><th id="782">782</th><td>    <em>auto</em> <dfn class="local col1 decl" id="391F" title='F' data-type='llvm::DenseMapIterator&lt;const llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;const llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;const llvm::MachineInstr *, unsigned int&gt;, false&gt;' data-ref="391F">F</dfn> = <a class="member" href="BitTracker.h.html#llvm::BitTracker::UseQueueType::Cmp::Dist" title='llvm::BitTracker::UseQueueType::Cmp::Dist' data-ref="llvm::BitTracker::UseQueueType::Cmp::Dist">Dist</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col0 ref" href="#390MI" title='MI' data-ref="390MI">MI</a>);</td></tr>
<tr><th id="783">783</th><td>    <b>if</b> (<a class="local col1 ref" href="#391F" title='F' data-ref="391F">F</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="member" href="BitTracker.h.html#llvm::BitTracker::UseQueueType::Cmp::Dist" title='llvm::BitTracker::UseQueueType::Cmp::Dist' data-ref="llvm::BitTracker::UseQueueType::Cmp::Dist">Dist</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="784">784</th><td>      <b>return</b> <a class="local col1 ref" href="#391F" title='F' data-ref="391F">F</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::MachineInstr *, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="785">785</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col2 decl" id="392I" title='I' data-type='MachineBasicBlock::const_iterator' data-ref="392I">I</dfn> = <a class="local col0 ref" href="#390MI" title='MI' data-ref="390MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZNK4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="786">786</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col3 decl" id="393E" title='E' data-type='MachineBasicBlock::const_iterator' data-ref="393E">E</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col0 ref" href="#390MI" title='MI' data-ref="390MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="787">787</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="394D" title='D' data-type='unsigned int' data-ref="394D">D</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt8distanceT_S_" title='std::distance' data-ref="_ZSt8distanceT_S_">distance</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="local col2 ref" href="#392I" title='I' data-ref="392I">I</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="local col3 ref" href="#393E" title='E' data-ref="393E">E</a>);</td></tr>
<tr><th id="788">788</th><td>    <a class="member" href="BitTracker.h.html#llvm::BitTracker::UseQueueType::Cmp::Dist" title='llvm::BitTracker::UseQueueType::Cmp::Dist' data-ref="llvm::BitTracker::UseQueueType::Cmp::Dist">Dist</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col0 ref" href="#390MI" title='MI' data-ref="390MI">MI</a></span>, <span class='refarg'><a class="local col4 ref" href="#394D" title='D' data-ref="394D">D</a></span>));</td></tr>
<tr><th id="789">789</th><td>    <b>return</b> <a class="local col4 ref" href="#394D" title='D' data-ref="394D">D</a>;</td></tr>
<tr><th id="790">790</th><td>  };</td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td>  <b>return</b> <a class="local col9 ref" href="#389getDist" title='getDist' data-ref="389getDist">getDist</a>(<a class="local col5 ref" href="#385InstA" title='InstA' data-ref="385InstA">InstA</a>) &gt; <a class="local col9 ref" href="#389getDist" title='getDist' data-ref="389getDist">getDist</a>(<a class="local col6 ref" href="#386InstB" title='InstB' data-ref="386InstB">InstB</a>);</td></tr>
<tr><th id="793">793</th><td>}</td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td><i>// Main W-Z implementation.</i></td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td><em>void</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<dfn class="decl def" id="_ZN4llvm10BitTracker8visitPHIERKNS_12MachineInstrE" title='llvm::BitTracker::visitPHI' data-ref="_ZN4llvm10BitTracker8visitPHIERKNS_12MachineInstrE">visitPHI</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="395PI" title='PI' data-type='const llvm::MachineInstr &amp;' data-ref="395PI">PI</dfn>) {</td></tr>
<tr><th id="798">798</th><td>  <em>int</em> <dfn class="local col6 decl" id="396ThisN" title='ThisN' data-type='int' data-ref="396ThisN">ThisN</dfn> = <a class="local col5 ref" href="#395PI" title='PI' data-ref="395PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="799">799</th><td>  <b>if</b> (<a class="member" href="BitTracker.h.html#llvm::BitTracker::Trace" title='llvm::BitTracker::Trace' data-ref="llvm::BitTracker::Trace">Trace</a>)</td></tr>
<tr><th id="800">800</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Visit FI("</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col5 ref" href="#395PI" title='PI' data-ref="395PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"): "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col5 ref" href="#395PI" title='PI' data-ref="395PI">PI</a>;</td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="397MD" title='MD' data-type='const llvm::MachineOperand &amp;' data-ref="397MD">MD</dfn> = <a class="local col5 ref" href="#395PI" title='PI' data-ref="395PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="803">803</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MD.getSubReg() == 0 &amp;&amp; &quot;Unexpected sub-register in definition&quot;) ? void (0) : __assert_fail (&quot;MD.getSubReg() == 0 &amp;&amp; \&quot;Unexpected sub-register in definition\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 803, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#397MD" title='MD' data-ref="397MD">MD</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> &amp;&amp; <q>"Unexpected sub-register in definition"</q>);</td></tr>
<tr><th id="804">804</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col8 decl" id="398DefRR" title='DefRR' data-type='llvm::BitTracker::RegisterRef' data-ref="398DefRR">DefRR</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE">(</a><a class="local col7 ref" href="#397MD" title='MD' data-ref="397MD">MD</a>);</td></tr>
<tr><th id="805">805</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="399DefBW" title='DefBW' data-type='uint16_t' data-ref="399DefBW">DefBW</dfn> = <a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="ref" href="#_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" title='llvm::BitTracker::MachineEvaluator::getRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE">getRegBitWidth</a>(<a class="local col8 ref" href="#398DefRR" title='DefRR' data-ref="398DefRR">DefRR</a>);</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col0 decl" id="400DefC" title='DefC' data-type='llvm::BitTracker::RegisterCell' data-ref="400DefC">DefC</dfn> = <a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="ref" href="#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="local col8 ref" href="#398DefRR" title='DefRR' data-ref="398DefRR">DefRR</a>, <a class="member" href="BitTracker.h.html#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a>);</td></tr>
<tr><th id="808">808</th><td>  <b>if</b> (<a class="local col0 ref" href="#400DefC" title='DefC' data-ref="400DefC">DefC</a> <a class="ref" href="#_ZNK4llvm10BitTracker12RegisterCelleqERKS1_" title='llvm::BitTracker::RegisterCell::operator==' data-ref="_ZNK4llvm10BitTracker12RegisterCelleqERKS1_">==</a> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4selfEjt" title='llvm::BitTracker::RegisterCell::self' data-ref="_ZN4llvm10BitTracker12RegisterCell4selfEjt">self</a>(<a class="local col8 ref" href="#398DefRR" title='DefRR' data-ref="398DefRR">DefRR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col9 ref" href="#399DefBW" title='DefBW' data-ref="399DefBW">DefBW</a>))    <i>// XXX slow</i></td></tr>
<tr><th id="809">809</th><td>    <b>return</b>;</td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td>  <em>bool</em> <dfn class="local col1 decl" id="401Changed" title='Changed' data-type='bool' data-ref="401Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="402i" title='i' data-type='unsigned int' data-ref="402i">i</dfn> = <var>1</var>, <dfn class="local col3 decl" id="403n" title='n' data-type='unsigned int' data-ref="403n">n</dfn> = <a class="local col5 ref" href="#395PI" title='PI' data-ref="395PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#402i" title='i' data-ref="402i">i</a> &lt; <a class="local col3 ref" href="#403n" title='n' data-ref="403n">n</a>; <a class="local col2 ref" href="#402i" title='i' data-ref="402i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="814">814</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="404PB" title='PB' data-type='const llvm::MachineBasicBlock *' data-ref="404PB">PB</dfn> = <a class="local col5 ref" href="#395PI" title='PI' data-ref="395PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#402i" title='i' data-ref="402i">i</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="815">815</th><td>    <em>int</em> <dfn class="local col5 decl" id="405PredN" title='PredN' data-type='int' data-ref="405PredN">PredN</dfn> = <a class="local col4 ref" href="#404PB" title='PB' data-ref="404PB">PB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="816">816</th><td>    <b>if</b> (<a class="member" href="BitTracker.h.html#llvm::BitTracker::Trace" title='llvm::BitTracker::Trace' data-ref="llvm::BitTracker::Trace">Trace</a>)</td></tr>
<tr><th id="817">817</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  edge "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col4 ref" href="#404PB" title='PB' data-ref="404PB">PB</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"-&gt;"</q></td></tr>
<tr><th id="818">818</th><td>             <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col5 ref" href="#395PI" title='PI' data-ref="395PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="819">819</th><td>    <b>if</b> (!<a class="member" href="BitTracker.h.html#llvm::BitTracker::EdgeExec" title='llvm::BitTracker::EdgeExec' data-ref="llvm::BitTracker::EdgeExec">EdgeExec</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5countERKT_" title='std::set::count' data-ref="_ZNKSt3set5countERKT_">count</a>(<a class="typedef" href="BitTracker.h.html#llvm::BitTracker::CFGEdge" title='llvm::BitTracker::CFGEdge' data-type='std::pair&lt;int, int&gt;' data-ref="llvm::BitTracker::CFGEdge">CFGEdge</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">(</a><a class="local col5 ref" href="#405PredN" title='PredN' data-ref="405PredN">PredN</a>, <a class="local col6 ref" href="#396ThisN" title='ThisN' data-ref="396ThisN">ThisN</a>))) {</td></tr>
<tr><th id="820">820</th><td>      <b>if</b> (<a class="member" href="BitTracker.h.html#llvm::BitTracker::Trace" title='llvm::BitTracker::Trace' data-ref="llvm::BitTracker::Trace">Trace</a>)</td></tr>
<tr><th id="821">821</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" not executable\n"</q>;</td></tr>
<tr><th id="822">822</th><td>      <b>continue</b>;</td></tr>
<tr><th id="823">823</th><td>    }</td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td>    <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col6 decl" id="406RU" title='RU' data-type='llvm::BitTracker::RegisterRef' data-ref="406RU">RU</dfn> = <a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE"></a><a class="local col5 ref" href="#395PI" title='PI' data-ref="395PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#402i" title='i' data-ref="402i">i</a>);</td></tr>
<tr><th id="826">826</th><td>    <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col7 decl" id="407ResC" title='ResC' data-type='llvm::BitTracker::RegisterCell' data-ref="407ResC">ResC</dfn> = <a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="ref" href="#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="local col6 ref" href="#406RU" title='RU' data-ref="406RU">RU</a>, <a class="member" href="BitTracker.h.html#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a>);</td></tr>
<tr><th id="827">827</th><td>    <b>if</b> (<a class="member" href="BitTracker.h.html#llvm::BitTracker::Trace" title='llvm::BitTracker::Trace' data-ref="llvm::BitTracker::Trace">Trace</a>)</td></tr>
<tr><th id="828">828</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" input reg: "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col6 ref" href="#406RU" title='RU' data-ref="406RU">RU</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, &amp;<a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI">TRI</a>, <a class="local col6 ref" href="#406RU" title='RU' data-ref="406RU">RU</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a>)</td></tr>
<tr><th id="829">829</th><td>             <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" cell: "</q> <a class="ref" href="#_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker12RegisterCellE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker12RegisterCellE">&lt;&lt;</a> <a class="local col7 ref" href="#407ResC" title='ResC' data-ref="407ResC">ResC</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="830">830</th><td>    <a class="local col1 ref" href="#401Changed" title='Changed' data-ref="401Changed">Changed</a> |= <a class="local col0 ref" href="#400DefC" title='DefC' data-ref="400DefC">DefC</a>.<a class="ref" href="#_ZN4llvm10BitTracker12RegisterCell4meetERKS1_j" title='llvm::BitTracker::RegisterCell::meet' data-ref="_ZN4llvm10BitTracker12RegisterCell4meetERKS1_j">meet</a>(<a class="local col7 ref" href="#407ResC" title='ResC' data-ref="407ResC">ResC</a>, <a class="local col8 ref" href="#398DefRR" title='DefRR' data-ref="398DefRR">DefRR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="831">831</th><td>  }</td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td>  <b>if</b> (<a class="local col1 ref" href="#401Changed" title='Changed' data-ref="401Changed">Changed</a>) {</td></tr>
<tr><th id="834">834</th><td>    <b>if</b> (<a class="member" href="BitTracker.h.html#llvm::BitTracker::Trace" title='llvm::BitTracker::Trace' data-ref="llvm::BitTracker::Trace">Trace</a>)</td></tr>
<tr><th id="835">835</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Output: "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col8 ref" href="#398DefRR" title='DefRR' data-ref="398DefRR">DefRR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, &amp;<a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI">TRI</a>, <a class="local col8 ref" href="#398DefRR" title='DefRR' data-ref="398DefRR">DefRR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a>)</td></tr>
<tr><th id="836">836</th><td>             <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" cell: "</q> <a class="ref" href="#_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker12RegisterCellE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker12RegisterCellE">&lt;&lt;</a> <a class="local col0 ref" href="#400DefC" title='DefC' data-ref="400DefC">DefC</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="837">837</th><td>    <a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="ref" href="#_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" title='llvm::BitTracker::MachineEvaluator::putCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE">putCell</a>(<a class="local col8 ref" href="#398DefRR" title='DefRR' data-ref="398DefRR">DefRR</a>, <a class="ref fake" href="BitTracker.h.html#299" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="local col0 ref" href="#400DefC" title='DefC' data-ref="400DefC">DefC</a>, <span class='refarg'><a class="member" href="BitTracker.h.html#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a></span>);</td></tr>
<tr><th id="838">838</th><td>    <a class="member" href="#_ZN4llvm10BitTracker11visitUsesOfEj" title='llvm::BitTracker::visitUsesOf' data-ref="_ZN4llvm10BitTracker11visitUsesOfEj">visitUsesOf</a>(<a class="local col8 ref" href="#398DefRR" title='DefRR' data-ref="398DefRR">DefRR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="839">839</th><td>  }</td></tr>
<tr><th id="840">840</th><td>}</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td><em>void</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<dfn class="decl def" id="_ZN4llvm10BitTracker14visitNonBranchERKNS_12MachineInstrE" title='llvm::BitTracker::visitNonBranch' data-ref="_ZN4llvm10BitTracker14visitNonBranchERKNS_12MachineInstrE">visitNonBranch</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="408MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="408MI">MI</dfn>) {</td></tr>
<tr><th id="843">843</th><td>  <b>if</b> (<a class="member" href="BitTracker.h.html#llvm::BitTracker::Trace" title='llvm::BitTracker::Trace' data-ref="llvm::BitTracker::Trace">Trace</a>)</td></tr>
<tr><th id="844">844</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Visit MI("</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col8 ref" href="#408MI" title='MI' data-ref="408MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"): "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col8 ref" href="#408MI" title='MI' data-ref="408MI">MI</a>;</td></tr>
<tr><th id="845">845</th><td>  <b>if</b> (<a class="local col8 ref" href="#408MI" title='MI' data-ref="408MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="846">846</th><td>    <b>return</b>;</td></tr>
<tr><th id="847">847</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI.isBranch() &amp;&amp; &quot;Unexpected branch instruction&quot;) ? void (0) : __assert_fail (&quot;!MI.isBranch() &amp;&amp; \&quot;Unexpected branch instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 847, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col8 ref" href="#408MI" title='MI' data-ref="408MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() &amp;&amp; <q>"Unexpected branch instruction"</q>);</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>  <a class="typedef" href="BitTracker.h.html#llvm::BitTracker::CellMapType" title='llvm::BitTracker::CellMapType' data-type='std::map&lt;unsigned int, RegisterCell&gt;' data-ref="llvm::BitTracker::CellMapType">CellMapType</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col9 decl" id="409ResMap" title='ResMap' data-type='CellMapType' data-ref="409ResMap">ResMap</dfn>;</td></tr>
<tr><th id="850">850</th><td>  <em>bool</em> <dfn class="local col0 decl" id="410Eval" title='Eval' data-type='bool' data-ref="410Eval">Eval</dfn> = <a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="virtual ref" href="#_ZNK4llvm10BitTracker16MachineEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" title='llvm::BitTracker::MachineEvaluator::evaluate' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_">evaluate</a>(<a class="local col8 ref" href="#408MI" title='MI' data-ref="408MI">MI</a>, <a class="member" href="BitTracker.h.html#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a>, <span class='refarg'><a class="local col9 ref" href="#409ResMap" title='ResMap' data-ref="409ResMap">ResMap</a></span>);</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>  <b>if</b> (<a class="member" href="BitTracker.h.html#llvm::BitTracker::Trace" title='llvm::BitTracker::Trace' data-ref="llvm::BitTracker::Trace">Trace</a> &amp;&amp; <a class="local col0 ref" href="#410Eval" title='Eval' data-ref="410Eval">Eval</a>) {</td></tr>
<tr><th id="853">853</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="411i" title='i' data-type='unsigned int' data-ref="411i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="412n" title='n' data-type='unsigned int' data-ref="412n">n</dfn> = <a class="local col8 ref" href="#408MI" title='MI' data-ref="408MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#411i" title='i' data-ref="411i">i</a> &lt; <a class="local col2 ref" href="#412n" title='n' data-ref="412n">n</a>; ++<a class="local col1 ref" href="#411i" title='i' data-ref="411i">i</a>) {</td></tr>
<tr><th id="854">854</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="413MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="413MO">MO</dfn> = <a class="local col8 ref" href="#408MI" title='MI' data-ref="408MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#411i" title='i' data-ref="411i">i</a>);</td></tr>
<tr><th id="855">855</th><td>      <b>if</b> (!<a class="local col3 ref" href="#413MO" title='MO' data-ref="413MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col3 ref" href="#413MO" title='MO' data-ref="413MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="856">856</th><td>        <b>continue</b>;</td></tr>
<tr><th id="857">857</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col4 decl" id="414RU" title='RU' data-type='llvm::BitTracker::RegisterRef' data-ref="414RU">RU</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE">(</a><a class="local col3 ref" href="#413MO" title='MO' data-ref="413MO">MO</a>);</td></tr>
<tr><th id="858">858</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  input reg: "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col4 ref" href="#414RU" title='RU' data-ref="414RU">RU</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, &amp;<a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI">TRI</a>, <a class="local col4 ref" href="#414RU" title='RU' data-ref="414RU">RU</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a>)</td></tr>
<tr><th id="859">859</th><td>             <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" cell: "</q> <a class="ref" href="#_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker12RegisterCellE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker12RegisterCellE">&lt;&lt;</a> <a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="ref" href="#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="local col4 ref" href="#414RU" title='RU' data-ref="414RU">RU</a>, <a class="member" href="BitTracker.h.html#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="860">860</th><td>    }</td></tr>
<tr><th id="861">861</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Outputs:\n"</q>;</td></tr>
<tr><th id="862">862</th><td>    <b>for</b> (<em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>&gt; &amp;<dfn class="local col5 decl" id="415P" title='P' data-type='const std::pair&lt;unsigned int, RegisterCell&gt; &amp;' data-ref="415P">P</dfn> : <a class="local col9 ref" href="#409ResMap" title='ResMap' data-ref="409ResMap">ResMap</a>) {</td></tr>
<tr><th id="863">863</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col6 decl" id="416RD" title='RD' data-type='llvm::BitTracker::RegisterRef' data-ref="416RD">RD</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj">(</a><a class="local col5 ref" href="#415P" title='P' data-ref="415P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::BitTracker::RegisterCell&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="864">864</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col5 ref" href="#415P" title='P' data-ref="415P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::BitTracker::RegisterCell&gt;::first' data-ref="std::pair::first">first</a>, &amp;<a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI">TRI</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" cell: "</q></td></tr>
<tr><th id="865">865</th><td>             <a class="ref" href="#_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker12RegisterCellE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker12RegisterCellE">&lt;&lt;</a> <a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="ref" href="#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="local col6 ref" href="#416RD" title='RD' data-ref="416RD">RD</a>, <a class="local col9 ref" href="#409ResMap" title='ResMap' data-ref="409ResMap">ResMap</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="866">866</th><td>    }</td></tr>
<tr><th id="867">867</th><td>  }</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>  <i>// Iterate over all definitions of the instruction, and update the</i></td></tr>
<tr><th id="870">870</th><td><i>  // cells accordingly.</i></td></tr>
<tr><th id="871">871</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="417MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="417MO">MO</dfn> : <a class="local col8 ref" href="#408MI" title='MI' data-ref="408MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="872">872</th><td>    <i>// Visit register defs only.</i></td></tr>
<tr><th id="873">873</th><td>    <b>if</b> (!<a class="local col7 ref" href="#417MO" title='MO' data-ref="417MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col7 ref" href="#417MO" title='MO' data-ref="417MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="874">874</th><td>      <b>continue</b>;</td></tr>
<tr><th id="875">875</th><td>    <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col8 decl" id="418RD" title='RD' data-type='llvm::BitTracker::RegisterRef' data-ref="418RD">RD</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE">(</a><a class="local col7 ref" href="#417MO" title='MO' data-ref="417MO">MO</a>);</td></tr>
<tr><th id="876">876</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RD.Sub == 0 &amp;&amp; &quot;Unexpected sub-register in definition&quot;) ? void (0) : __assert_fail (&quot;RD.Sub == 0 &amp;&amp; \&quot;Unexpected sub-register in definition\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 876, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#418RD" title='RD' data-ref="418RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a> == <var>0</var> &amp;&amp; <q>"Unexpected sub-register in definition"</q>);</td></tr>
<tr><th id="877">877</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#418RD" title='RD' data-ref="418RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="878">878</th><td>      <b>continue</b>;</td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td>    <em>bool</em> <dfn class="local col9 decl" id="419Changed" title='Changed' data-type='bool' data-ref="419Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="881">881</th><td>    <b>if</b> (!<a class="local col0 ref" href="#410Eval" title='Eval' data-ref="410Eval">Eval</a> || <a class="local col9 ref" href="#409ResMap" title='ResMap' data-ref="409ResMap">ResMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map5countERKT_" title='std::map::count' data-ref="_ZNKSt3map5countERKT_">count</a>(<a class="local col8 ref" href="#418RD" title='RD' data-ref="418RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>) == <var>0</var>) {</td></tr>
<tr><th id="882">882</th><td>      <i>// Set to "ref" (aka "bottom").</i></td></tr>
<tr><th id="883">883</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="420DefBW" title='DefBW' data-type='uint16_t' data-ref="420DefBW">DefBW</dfn> = <a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="ref" href="#_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" title='llvm::BitTracker::MachineEvaluator::getRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE">getRegBitWidth</a>(<a class="local col8 ref" href="#418RD" title='RD' data-ref="418RD">RD</a>);</td></tr>
<tr><th id="884">884</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col1 decl" id="421RefC" title='RefC' data-type='llvm::BitTracker::RegisterCell' data-ref="421RefC">RefC</dfn> = <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCell4selfEjt" title='llvm::BitTracker::RegisterCell::self' data-ref="_ZN4llvm10BitTracker12RegisterCell4selfEjt">self</a>(<a class="local col8 ref" href="#418RD" title='RD' data-ref="418RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col0 ref" href="#420DefBW" title='DefBW' data-ref="420DefBW">DefBW</a>);</td></tr>
<tr><th id="885">885</th><td>      <b>if</b> (<a class="local col1 ref" href="#421RefC" title='RefC' data-ref="421RefC">RefC</a> <a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellneERKS1_" title='llvm::BitTracker::RegisterCell::operator!=' data-ref="_ZNK4llvm10BitTracker12RegisterCellneERKS1_">!=</a> <a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="ref" href="#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="local col8 ref" href="#418RD" title='RD' data-ref="418RD">RD</a>, <a class="member" href="BitTracker.h.html#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a>)) {</td></tr>
<tr><th id="886">886</th><td>        <a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="ref" href="#_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" title='llvm::BitTracker::MachineEvaluator::putCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE">putCell</a>(<a class="local col8 ref" href="#418RD" title='RD' data-ref="418RD">RD</a>, <a class="ref fake" href="BitTracker.h.html#299" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="local col1 ref" href="#421RefC" title='RefC' data-ref="421RefC">RefC</a>, <span class='refarg'><a class="member" href="BitTracker.h.html#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a></span>);</td></tr>
<tr><th id="887">887</th><td>        <a class="local col9 ref" href="#419Changed" title='Changed' data-ref="419Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="888">888</th><td>      }</td></tr>
<tr><th id="889">889</th><td>    } <b>else</b> {</td></tr>
<tr><th id="890">890</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col2 decl" id="422DefC" title='DefC' data-type='llvm::BitTracker::RegisterCell' data-ref="422DefC">DefC</dfn> = <a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="ref" href="#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="local col8 ref" href="#418RD" title='RD' data-ref="418RD">RD</a>, <a class="member" href="BitTracker.h.html#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a>);</td></tr>
<tr><th id="891">891</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col3 decl" id="423ResC" title='ResC' data-type='llvm::BitTracker::RegisterCell' data-ref="423ResC">ResC</dfn> = <a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="ref" href="#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="local col8 ref" href="#418RD" title='RD' data-ref="418RD">RD</a>, <a class="local col9 ref" href="#409ResMap" title='ResMap' data-ref="409ResMap">ResMap</a>);</td></tr>
<tr><th id="892">892</th><td>      <i>// This is a non-phi instruction, so the values of the inputs come</i></td></tr>
<tr><th id="893">893</th><td><i>      // from the same registers each time this instruction is evaluated.</i></td></tr>
<tr><th id="894">894</th><td><i>      // During the propagation, the values of the inputs can become lowered</i></td></tr>
<tr><th id="895">895</th><td><i>      // in the sense of the lattice operation, which may cause different</i></td></tr>
<tr><th id="896">896</th><td><i>      // results to be calculated in subsequent evaluations. This should</i></td></tr>
<tr><th id="897">897</th><td><i>      // not cause the bottoming of the result in the map, since the new</i></td></tr>
<tr><th id="898">898</th><td><i>      // result is already reflecting the lowered inputs.</i></td></tr>
<tr><th id="899">899</th><td>      <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="424i" title='i' data-type='uint16_t' data-ref="424i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="425w" title='w' data-type='uint16_t' data-ref="425w">w</dfn> = <a class="local col2 ref" href="#422DefC" title='DefC' data-ref="422DefC">DefC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>(); <a class="local col4 ref" href="#424i" title='i' data-ref="424i">i</a> &lt; <a class="local col5 ref" href="#425w" title='w' data-ref="425w">w</a>; ++<a class="local col4 ref" href="#424i" title='i' data-ref="424i">i</a>) {</td></tr>
<tr><th id="900">900</th><td>        <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col6 decl" id="426V" title='V' data-type='llvm::BitTracker::BitValue &amp;' data-ref="426V">V</dfn> = <a class="local col2 ref" href="#422DefC" title='DefC' data-ref="422DefC">DefC</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col4 ref" href="#424i" title='i' data-ref="424i">i</a>]</a>;</td></tr>
<tr><th id="901">901</th><td>        <i>// Bits that are already "bottom" should not be updated.</i></td></tr>
<tr><th id="902">902</th><td>        <b>if</b> (<a class="local col6 ref" href="#426V" title='V' data-ref="426V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a> &amp;&amp; <a class="local col6 ref" href="#426V" title='V' data-ref="426V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> == <a class="local col8 ref" href="#418RD" title='RD' data-ref="418RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>)</td></tr>
<tr><th id="903">903</th><td>          <b>continue</b>;</td></tr>
<tr><th id="904">904</th><td>        <i>// Same for those that are identical in DefC and ResC.</i></td></tr>
<tr><th id="905">905</th><td>        <b>if</b> (<a class="local col6 ref" href="#426V" title='V' data-ref="426V">V</a> <a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValueeqERKS1_" title='llvm::BitTracker::BitValue::operator==' data-ref="_ZNK4llvm10BitTracker8BitValueeqERKS1_">==</a> <a class="local col3 ref" href="#423ResC" title='ResC' data-ref="423ResC">ResC</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col4 ref" href="#424i" title='i' data-ref="424i">i</a>]</a>)</td></tr>
<tr><th id="906">906</th><td>          <b>continue</b>;</td></tr>
<tr><th id="907">907</th><td>        <a class="local col6 ref" href="#426V" title='V' data-ref="426V">V</a> <a class="ref" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSERKS1_">=</a> <a class="local col3 ref" href="#423ResC" title='ResC' data-ref="423ResC">ResC</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col4 ref" href="#424i" title='i' data-ref="424i">i</a>]</a>;</td></tr>
<tr><th id="908">908</th><td>        <a class="local col9 ref" href="#419Changed" title='Changed' data-ref="419Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="909">909</th><td>      }</td></tr>
<tr><th id="910">910</th><td>      <b>if</b> (<a class="local col9 ref" href="#419Changed" title='Changed' data-ref="419Changed">Changed</a>)</td></tr>
<tr><th id="911">911</th><td>        <a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="ref" href="#_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" title='llvm::BitTracker::MachineEvaluator::putCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE">putCell</a>(<a class="local col8 ref" href="#418RD" title='RD' data-ref="418RD">RD</a>, <a class="ref fake" href="BitTracker.h.html#299" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="local col2 ref" href="#422DefC" title='DefC' data-ref="422DefC">DefC</a>, <span class='refarg'><a class="member" href="BitTracker.h.html#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a></span>);</td></tr>
<tr><th id="912">912</th><td>    }</td></tr>
<tr><th id="913">913</th><td>    <b>if</b> (<a class="local col9 ref" href="#419Changed" title='Changed' data-ref="419Changed">Changed</a>)</td></tr>
<tr><th id="914">914</th><td>      <a class="member" href="#_ZN4llvm10BitTracker11visitUsesOfEj" title='llvm::BitTracker::visitUsesOf' data-ref="_ZN4llvm10BitTracker11visitUsesOfEj">visitUsesOf</a>(<a class="local col8 ref" href="#418RD" title='RD' data-ref="418RD">RD</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="915">915</th><td>  }</td></tr>
<tr><th id="916">916</th><td>}</td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td><em>void</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<dfn class="decl def" id="_ZN4llvm10BitTracker17visitBranchesFromERKNS_12MachineInstrE" title='llvm::BitTracker::visitBranchesFrom' data-ref="_ZN4llvm10BitTracker17visitBranchesFromERKNS_12MachineInstrE">visitBranchesFrom</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="427BI" title='BI' data-type='const llvm::MachineInstr &amp;' data-ref="427BI">BI</dfn>) {</td></tr>
<tr><th id="919">919</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="428B" title='B' data-type='const llvm::MachineBasicBlock &amp;' data-ref="428B">B</dfn> = *<a class="local col7 ref" href="#427BI" title='BI' data-ref="427BI">BI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="920">920</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col9 decl" id="429It" title='It' data-type='MachineBasicBlock::const_iterator' data-ref="429It">It</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#427BI" title='BI' data-ref="427BI">BI</a>, <dfn class="local col0 decl" id="430End" title='End' data-type='MachineBasicBlock::const_iterator' data-ref="430End">End</dfn> = <a class="local col8 ref" href="#428B" title='B' data-ref="428B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="921">921</th><td>  <a class="typedef" href="BitTracker.h.html#llvm::BitTracker::BranchTargetList" title='llvm::BitTracker::BranchTargetList' data-type='SetVector&lt;const llvm::MachineBasicBlock *&gt;' data-ref="llvm::BitTracker::BranchTargetList">BranchTargetList</a> <a class="ref fake" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVectorC1Ev" title='llvm::SetVector::SetVector&lt;T, Vector, Set&gt;' data-ref="_ZN4llvm9SetVectorC1Ev"></a><dfn class="local col1 decl" id="431Targets" title='Targets' data-type='BranchTargetList' data-ref="431Targets">Targets</dfn>, <a class="ref fake" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVectorC1Ev" title='llvm::SetVector::SetVector&lt;T, Vector, Set&gt;' data-ref="_ZN4llvm9SetVectorC1Ev"></a><dfn class="local col2 decl" id="432BTs" title='BTs' data-type='BranchTargetList' data-ref="432BTs">BTs</dfn>;</td></tr>
<tr><th id="922">922</th><td>  <em>bool</em> <dfn class="local col3 decl" id="433FallsThrough" title='FallsThrough' data-type='bool' data-ref="433FallsThrough">FallsThrough</dfn> = <b>true</b>, <dfn class="local col4 decl" id="434DefaultToAll" title='DefaultToAll' data-type='bool' data-ref="434DefaultToAll">DefaultToAll</dfn> = <b>false</b>;</td></tr>
<tr><th id="923">923</th><td>  <em>int</em> <dfn class="local col5 decl" id="435ThisN" title='ThisN' data-type='int' data-ref="435ThisN">ThisN</dfn> = <a class="local col8 ref" href="#428B" title='B' data-ref="428B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td>  <b>do</b> {</td></tr>
<tr><th id="926">926</th><td>    <a class="local col2 ref" href="#432BTs" title='BTs' data-ref="432BTs">BTs</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5clearEv" title='llvm::SetVector::clear' data-ref="_ZN4llvm9SetVector5clearEv">clear</a>();</td></tr>
<tr><th id="927">927</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="436MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="436MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#429It" title='It' data-ref="429It">It</a>;</td></tr>
<tr><th id="928">928</th><td>    <b>if</b> (<a class="member" href="BitTracker.h.html#llvm::BitTracker::Trace" title='llvm::BitTracker::Trace' data-ref="llvm::BitTracker::Trace">Trace</a>)</td></tr>
<tr><th id="929">929</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Visit BR("</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(<a class="local col8 ref" href="#428B" title='B' data-ref="428B">B</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"): "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col6 ref" href="#436MI" title='MI' data-ref="436MI">MI</a>;</td></tr>
<tr><th id="930">930</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isBranch() &amp;&amp; &quot;Expecting branch instruction&quot;) ? void (0) : __assert_fail (&quot;MI.isBranch() &amp;&amp; \&quot;Expecting branch instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 930, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#436MI" title='MI' data-ref="436MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() &amp;&amp; <q>"Expecting branch instruction"</q>);</td></tr>
<tr><th id="931">931</th><td>    <a class="member" href="BitTracker.h.html#llvm::BitTracker::InstrExec" title='llvm::BitTracker::InstrExec' data-ref="llvm::BitTracker::InstrExec">InstrExec</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(&amp;<a class="local col6 ref" href="#436MI" title='MI' data-ref="436MI">MI</a>);</td></tr>
<tr><th id="932">932</th><td>    <em>bool</em> <dfn class="local col7 decl" id="437Eval" title='Eval' data-type='bool' data-ref="437Eval">Eval</dfn> = <a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="virtual ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker16MachineEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERNS_9SetVectorIPKNS_17M14317601" title='llvm::BitTracker::MachineEvaluator::evaluate' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERNS_9SetVectorIPKNS_17M14317601">evaluate</a>(<a class="local col6 ref" href="#436MI" title='MI' data-ref="436MI">MI</a>, <a class="member" href="BitTracker.h.html#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a>, <span class='refarg'><a class="local col2 ref" href="#432BTs" title='BTs' data-ref="432BTs">BTs</a></span>, <span class='refarg'><a class="local col3 ref" href="#433FallsThrough" title='FallsThrough' data-ref="433FallsThrough">FallsThrough</a></span>);</td></tr>
<tr><th id="933">933</th><td>    <b>if</b> (!<a class="local col7 ref" href="#437Eval" title='Eval' data-ref="437Eval">Eval</a>) {</td></tr>
<tr><th id="934">934</th><td>      <i>// If the evaluation failed, we will add all targets. Keep going in</i></td></tr>
<tr><th id="935">935</th><td><i>      // the loop to mark all executable branches as such.</i></td></tr>
<tr><th id="936">936</th><td>      <a class="local col4 ref" href="#434DefaultToAll" title='DefaultToAll' data-ref="434DefaultToAll">DefaultToAll</a> = <b>true</b>;</td></tr>
<tr><th id="937">937</th><td>      <a class="local col3 ref" href="#433FallsThrough" title='FallsThrough' data-ref="433FallsThrough">FallsThrough</a> = <b>true</b>;</td></tr>
<tr><th id="938">938</th><td>      <b>if</b> (<a class="member" href="BitTracker.h.html#llvm::BitTracker::Trace" title='llvm::BitTracker::Trace' data-ref="llvm::BitTracker::Trace">Trace</a>)</td></tr>
<tr><th id="939">939</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  failed to evaluate: will add all CFG successors\n"</q>;</td></tr>
<tr><th id="940">940</th><td>    } <b>else</b> <b>if</b> (!<a class="local col4 ref" href="#434DefaultToAll" title='DefaultToAll' data-ref="434DefaultToAll">DefaultToAll</a>) {</td></tr>
<tr><th id="941">941</th><td>      <i>// If evaluated successfully add the targets to the cumulative list.</i></td></tr>
<tr><th id="942">942</th><td>      <b>if</b> (<a class="member" href="BitTracker.h.html#llvm::BitTracker::Trace" title='llvm::BitTracker::Trace' data-ref="llvm::BitTracker::Trace">Trace</a>) {</td></tr>
<tr><th id="943">943</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  adding targets:"</q>;</td></tr>
<tr><th id="944">944</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="438i" title='i' data-type='unsigned int' data-ref="438i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="439n" title='n' data-type='unsigned int' data-ref="439n">n</dfn> = <a class="local col2 ref" href="#432BTs" title='BTs' data-ref="432BTs">BTs</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector4sizeEv" title='llvm::SetVector::size' data-ref="_ZNK4llvm9SetVector4sizeEv">size</a>(); <a class="local col8 ref" href="#438i" title='i' data-ref="438i">i</a> &lt; <a class="local col9 ref" href="#439n" title='n' data-ref="439n">n</a>; ++<a class="local col8 ref" href="#438i" title='i' data-ref="438i">i</a>)</td></tr>
<tr><th id="945">945</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col2 ref" href="#432BTs" title='BTs' data-ref="432BTs">BTs</a><a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVectorixENT0_9size_typeE" title='llvm::SetVector::operator[]' data-ref="_ZNK4llvm9SetVectorixENT0_9size_typeE">[<a class="local col8 ref" href="#438i" title='i' data-ref="438i">i</a>]</a>);</td></tr>
<tr><th id="946">946</th><td>        <b>if</b> (<a class="local col3 ref" href="#433FallsThrough" title='FallsThrough' data-ref="433FallsThrough">FallsThrough</a>)</td></tr>
<tr><th id="947">947</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n  falls through\n"</q>;</td></tr>
<tr><th id="948">948</th><td>        <b>else</b></td></tr>
<tr><th id="949">949</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n  does not fall through\n"</q>;</td></tr>
<tr><th id="950">950</th><td>      }</td></tr>
<tr><th id="951">951</th><td>      <a class="local col1 ref" href="#431Targets" title='Targets' data-ref="431Targets">Targets</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertET_S1_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertET_S1_">insert</a>(<a class="local col2 ref" href="#432BTs" title='BTs' data-ref="432BTs">BTs</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5beginEv" title='llvm::SetVector::begin' data-ref="_ZN4llvm9SetVector5beginEv">begin</a>(), <a class="local col2 ref" href="#432BTs" title='BTs' data-ref="432BTs">BTs</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector3endEv" title='llvm::SetVector::end' data-ref="_ZN4llvm9SetVector3endEv">end</a>());</td></tr>
<tr><th id="952">952</th><td>    }</td></tr>
<tr><th id="953">953</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col9 ref" href="#429It" title='It' data-ref="429It">It</a>;</td></tr>
<tr><th id="954">954</th><td>  } <b>while</b> (<a class="local col3 ref" href="#433FallsThrough" title='FallsThrough' data-ref="433FallsThrough">FallsThrough</a> &amp;&amp; <a class="local col9 ref" href="#429It" title='It' data-ref="429It">It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#430End" title='End' data-ref="430End">End</a>);</td></tr>
<tr><th id="955">955</th><td></td></tr>
<tr><th id="956">956</th><td>  <b>if</b> (!<a class="local col4 ref" href="#434DefaultToAll" title='DefaultToAll' data-ref="434DefaultToAll">DefaultToAll</a>) {</td></tr>
<tr><th id="957">957</th><td>    <i>// Need to add all CFG successors that lead to EH landing pads.</i></td></tr>
<tr><th id="958">958</th><td><i>    // There won't be explicit branches to these blocks, but they must</i></td></tr>
<tr><th id="959">959</th><td><i>    // be processed.</i></td></tr>
<tr><th id="960">960</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="440SB" title='SB' data-type='const llvm::MachineBasicBlock *' data-ref="440SB">SB</dfn> : <a class="local col8 ref" href="#428B" title='B' data-ref="428B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZNK4llvm17MachineBasicBlock10successorsEv">successors</a>()) {</td></tr>
<tr><th id="961">961</th><td>      <b>if</b> (<a class="local col0 ref" href="#440SB" title='SB' data-ref="440SB">SB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7isEHPadEv" title='llvm::MachineBasicBlock::isEHPad' data-ref="_ZNK4llvm17MachineBasicBlock7isEHPadEv">isEHPad</a>())</td></tr>
<tr><th id="962">962</th><td>        <a class="local col1 ref" href="#431Targets" title='Targets' data-ref="431Targets">Targets</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col0 ref" href="#440SB" title='SB' data-ref="440SB">SB</a>);</td></tr>
<tr><th id="963">963</th><td>    }</td></tr>
<tr><th id="964">964</th><td>    <b>if</b> (<a class="local col3 ref" href="#433FallsThrough" title='FallsThrough' data-ref="433FallsThrough">FallsThrough</a>) {</td></tr>
<tr><th id="965">965</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::const_iterator" title='llvm::MachineFunction::const_iterator' data-type='BasicBlockListType::const_iterator' data-ref="llvm::MachineFunction::const_iterator">const_iterator</a> <dfn class="local col1 decl" id="441BIt" title='BIt' data-type='MachineFunction::const_iterator' data-ref="441BIt">BIt</dfn> = <a class="local col8 ref" href="#428B" title='B' data-ref="428B">B</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="966">966</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::const_iterator" title='llvm::MachineFunction::const_iterator' data-type='BasicBlockListType::const_iterator' data-ref="llvm::MachineFunction::const_iterator">const_iterator</a> <dfn class="local col2 decl" id="442Next" title='Next' data-type='MachineFunction::const_iterator' data-ref="442Next">Next</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, true&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb1EEC1ERKS5_"></a><a class="local col1 ref" href="#441BIt" title='BIt' data-ref="441BIt">BIt</a>);</td></tr>
<tr><th id="967">967</th><td>      <b>if</b> (<a class="local col2 ref" href="#442Next" title='Next' data-ref="442Next">Next</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ERKNS_14ilist_iteratorIT_XT0_EXT_EEENSt9enable_ifIXooT1_ntT_EPvE4typeE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ERKNS_14ilist_iteratorIT_XT0_EXT_EEENSt9enable_ifIXooT1_ntT_EPvE4typeE"></a><a class="member" href="BitTracker.h.html#llvm::BitTracker::MF" title='llvm::BitTracker::MF' data-ref="llvm::BitTracker::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>())</td></tr>
<tr><th id="968">968</th><td>        <a class="local col1 ref" href="#431Targets" title='Targets' data-ref="431Targets">Targets</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col2 ref" href="#442Next" title='Next' data-ref="442Next">Next</a>);</td></tr>
<tr><th id="969">969</th><td>    }</td></tr>
<tr><th id="970">970</th><td>  } <b>else</b> {</td></tr>
<tr><th id="971">971</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="443SB" title='SB' data-type='const llvm::MachineBasicBlock *' data-ref="443SB">SB</dfn> : <a class="local col8 ref" href="#428B" title='B' data-ref="428B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZNK4llvm17MachineBasicBlock10successorsEv">successors</a>())</td></tr>
<tr><th id="972">972</th><td>      <a class="local col1 ref" href="#431Targets" title='Targets' data-ref="431Targets">Targets</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col3 ref" href="#443SB" title='SB' data-ref="443SB">SB</a>);</td></tr>
<tr><th id="973">973</th><td>  }</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="444TB" title='TB' data-type='const llvm::MachineBasicBlock *' data-ref="444TB">TB</dfn> : <a class="local col1 ref" href="#431Targets" title='Targets' data-ref="431Targets">Targets</a>)</td></tr>
<tr><th id="976">976</th><td>    <a class="member" href="BitTracker.h.html#llvm::BitTracker::FlowQ" title='llvm::BitTracker::FlowQ' data-ref="llvm::BitTracker::FlowQ">FlowQ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue4pushEONT0_10value_typeE" title='std::queue::push' data-ref="_ZNSt5queue4pushEONT0_10value_typeE">push</a>(<a class="typedef" href="BitTracker.h.html#llvm::BitTracker::CFGEdge" title='llvm::BitTracker::CFGEdge' data-type='std::pair&lt;int, int&gt;' data-ref="llvm::BitTracker::CFGEdge">CFGEdge</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">(</a><a class="local col5 ref" href="#435ThisN" title='ThisN' data-ref="435ThisN">ThisN</a>, <a class="local col4 ref" href="#444TB" title='TB' data-ref="444TB">TB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()));</td></tr>
<tr><th id="977">977</th><td>}</td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td><em>void</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<dfn class="decl def" id="_ZN4llvm10BitTracker11visitUsesOfEj" title='llvm::BitTracker::visitUsesOf' data-ref="_ZN4llvm10BitTracker11visitUsesOfEj">visitUsesOf</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="445Reg" title='Reg' data-type='unsigned int' data-ref="445Reg">Reg</dfn>) {</td></tr>
<tr><th id="980">980</th><td>  <b>if</b> (<a class="member" href="BitTracker.h.html#llvm::BitTracker::Trace" title='llvm::BitTracker::Trace' data-ref="llvm::BitTracker::Trace">Trace</a>)</td></tr>
<tr><th id="981">981</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"queuing uses of modified reg "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col5 ref" href="#445Reg" title='Reg' data-ref="445Reg">Reg</a>, &amp;<a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI">TRI</a>)</td></tr>
<tr><th id="982">982</th><td>           <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" cell: "</q> <a class="ref" href="#_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker12RegisterCellE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker12RegisterCellE">&lt;&lt;</a> <a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="ref" href="#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="ref fake" href="BitTracker.h.html#_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj"></a><a class="local col5 ref" href="#445Reg" title='Reg' data-ref="445Reg">Reg</a>, <a class="member" href="BitTracker.h.html#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="983">983</th><td></td></tr>
<tr><th id="984">984</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="446UseI" title='UseI' data-type='llvm::MachineInstr &amp;' data-ref="446UseI">UseI</dfn> : <a class="member" href="BitTracker.h.html#llvm::BitTracker::MRI" title='llvm::BitTracker::MRI' data-ref="llvm::BitTracker::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj">use_nodbg_instructions</a>(<a class="local col5 ref" href="#445Reg" title='Reg' data-ref="445Reg">Reg</a>))</td></tr>
<tr><th id="985">985</th><td>    <a class="member" href="BitTracker.h.html#llvm::BitTracker::UseQ" title='llvm::BitTracker::UseQ' data-ref="llvm::BitTracker::UseQ">UseQ</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12UseQueueType4pushEPNS_12MachineInstrE" title='llvm::BitTracker::UseQueueType::push' data-ref="_ZN4llvm10BitTracker12UseQueueType4pushEPNS_12MachineInstrE">push</a>(&amp;<a class="local col6 ref" href="#446UseI" title='UseI' data-ref="446UseI">UseI</a>);</td></tr>
<tr><th id="986">986</th><td>}</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td><a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker3getENS0_11RegisterRefE" title='llvm::BitTracker::get' data-ref="_ZNK4llvm10BitTracker3getENS0_11RegisterRefE">get</dfn>(<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col7 decl" id="447RR" title='RR' data-type='llvm::BitTracker::RegisterRef' data-ref="447RR">RR</dfn>) <em>const</em> {</td></tr>
<tr><th id="989">989</th><td>  <b>return</b> <a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="ref" href="#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="local col7 ref" href="#447RR" title='RR' data-ref="447RR">RR</a>, <a class="member" href="BitTracker.h.html#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a>);</td></tr>
<tr><th id="990">990</th><td>}</td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td><em>void</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<dfn class="decl def" id="_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE" title='llvm::BitTracker::put' data-ref="_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE">put</dfn>(<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col8 decl" id="448RR" title='RR' data-type='llvm::BitTracker::RegisterRef' data-ref="448RR">RR</dfn>, <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col9 decl" id="449RC" title='RC' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="449RC">RC</dfn>) {</td></tr>
<tr><th id="993">993</th><td>  <a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="ref" href="#_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" title='llvm::BitTracker::MachineEvaluator::putCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE">putCell</a>(<a class="local col8 ref" href="#448RR" title='RR' data-ref="448RR">RR</a>, <a class="ref fake" href="BitTracker.h.html#299" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="local col9 ref" href="#449RC" title='RC' data-ref="449RC">RC</a>, <span class='refarg'><a class="member" href="BitTracker.h.html#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a></span>);</td></tr>
<tr><th id="994">994</th><td>}</td></tr>
<tr><th id="995">995</th><td></td></tr>
<tr><th id="996">996</th><td><i>// Replace all references to bits from OldRR with the corresponding bits</i></td></tr>
<tr><th id="997">997</th><td><i>// in NewRR.</i></td></tr>
<tr><th id="998">998</th><td><em>void</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<dfn class="decl def" id="_ZN4llvm10BitTracker5substENS0_11RegisterRefES1_" title='llvm::BitTracker::subst' data-ref="_ZN4llvm10BitTracker5substENS0_11RegisterRefES1_">subst</dfn>(<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col0 decl" id="450OldRR" title='OldRR' data-type='llvm::BitTracker::RegisterRef' data-ref="450OldRR">OldRR</dfn>, <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col1 decl" id="451NewRR" title='NewRR' data-type='llvm::BitTracker::RegisterRef' data-ref="451NewRR">NewRR</dfn>) {</td></tr>
<tr><th id="999">999</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Map.count(OldRR.Reg) &gt; 0 &amp;&amp; &quot;OldRR not present in map&quot;) ? void (0) : __assert_fail (&quot;Map.count(OldRR.Reg) &gt; 0 &amp;&amp; \&quot;OldRR not present in map\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 999, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="BitTracker.h.html#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map5countERKT_" title='std::map::count' data-ref="_ZNKSt3map5countERKT_">count</a>(<a class="local col0 ref" href="#450OldRR" title='OldRR' data-ref="450OldRR">OldRR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>) &gt; <var>0</var> &amp;&amp; <q>"OldRR not present in map"</q>);</td></tr>
<tr><th id="1000">1000</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask">BitMask</a> <dfn class="local col2 decl" id="452OM" title='OM' data-type='llvm::BitTracker::BitMask' data-ref="452OM">OM</dfn> = <a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="virtual ref" href="#_ZNK4llvm10BitTracker16MachineEvaluator4maskEjj" title='llvm::BitTracker::MachineEvaluator::mask' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4maskEjj">mask</a>(<a class="local col0 ref" href="#450OldRR" title='OldRR' data-ref="450OldRR">OldRR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col0 ref" href="#450OldRR" title='OldRR' data-ref="450OldRR">OldRR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a>);</td></tr>
<tr><th id="1001">1001</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask">BitMask</a> <dfn class="local col3 decl" id="453NM" title='NM' data-type='llvm::BitTracker::BitMask' data-ref="453NM">NM</dfn> = <a class="member" href="BitTracker.h.html#llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</a>.<a class="virtual ref" href="#_ZNK4llvm10BitTracker16MachineEvaluator4maskEjj" title='llvm::BitTracker::MachineEvaluator::mask' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4maskEjj">mask</a>(<a class="local col1 ref" href="#451NewRR" title='NewRR' data-ref="451NewRR">NewRR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>, <a class="local col1 ref" href="#451NewRR" title='NewRR' data-ref="451NewRR">NewRR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a>);</td></tr>
<tr><th id="1002">1002</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="454OMB" title='OMB' data-type='uint16_t' data-ref="454OMB">OMB</dfn> = <a class="local col2 ref" href="#452OM" title='OM' data-ref="452OM">OM</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker7BitMask5firstEv" title='llvm::BitTracker::BitMask::first' data-ref="_ZNK4llvm10BitTracker7BitMask5firstEv">first</a>(), <dfn class="local col5 decl" id="455OME" title='OME' data-type='uint16_t' data-ref="455OME">OME</dfn> = <a class="local col2 ref" href="#452OM" title='OM' data-ref="452OM">OM</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker7BitMask4lastEv" title='llvm::BitTracker::BitMask::last' data-ref="_ZNK4llvm10BitTracker7BitMask4lastEv">last</a>();</td></tr>
<tr><th id="1003">1003</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="456NMB" title='NMB' data-type='uint16_t' data-ref="456NMB">NMB</dfn> = <a class="local col3 ref" href="#453NM" title='NM' data-ref="453NM">NM</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker7BitMask5firstEv" title='llvm::BitTracker::BitMask::first' data-ref="_ZNK4llvm10BitTracker7BitMask5firstEv">first</a>(), <dfn class="local col7 decl" id="457NME" title='NME' data-type='uint16_t' data-ref="457NME">NME</dfn> = <a class="local col3 ref" href="#453NM" title='NM' data-ref="453NM">NM</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker7BitMask4lastEv" title='llvm::BitTracker::BitMask::last' data-ref="_ZNK4llvm10BitTracker7BitMask4lastEv">last</a>();</td></tr>
<tr><th id="1004">1004</th><td>  (<em>void</em>)<a class="local col7 ref" href="#457NME" title='NME' data-ref="457NME">NME</a>;</td></tr>
<tr><th id="1005">1005</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((OME-OMB == NME-NMB) &amp;&amp; &quot;Substituting registers of different lengths&quot;) ? void (0) : __assert_fail (&quot;(OME-OMB == NME-NMB) &amp;&amp; \&quot;Substituting registers of different lengths\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 1006, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col5 ref" href="#455OME" title='OME' data-ref="455OME">OME</a>-<a class="local col4 ref" href="#454OMB" title='OMB' data-ref="454OMB">OMB</a> == <a class="local col7 ref" href="#457NME" title='NME' data-ref="457NME">NME</a>-<a class="local col6 ref" href="#456NMB" title='NMB' data-ref="456NMB">NMB</a>) &amp;&amp;</td></tr>
<tr><th id="1006">1006</th><td>         <q>"Substituting registers of different lengths"</q>);</td></tr>
<tr><th id="1007">1007</th><td>  <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>const</em> <em>unsigned</em>, <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>&gt; &amp;<dfn class="local col8 decl" id="458P" title='P' data-type='std::pair&lt;const unsigned int, RegisterCell&gt; &amp;' data-ref="458P">P</dfn> : <a class="member" href="BitTracker.h.html#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a>) {</td></tr>
<tr><th id="1008">1008</th><td>    <a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col9 decl" id="459RC" title='RC' data-type='llvm::BitTracker::RegisterCell &amp;' data-ref="459RC">RC</dfn> = <a class="local col8 ref" href="#458P" title='P' data-ref="458P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, llvm::BitTracker::RegisterCell&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1009">1009</th><td>    <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="460i" title='i' data-type='uint16_t' data-ref="460i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="461w" title='w' data-type='uint16_t' data-ref="461w">w</dfn> = <a class="local col9 ref" href="#459RC" title='RC' data-ref="459RC">RC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>(); <a class="local col0 ref" href="#460i" title='i' data-ref="460i">i</a> &lt; <a class="local col1 ref" href="#461w" title='w' data-ref="461w">w</a>; ++<a class="local col0 ref" href="#460i" title='i' data-ref="460i">i</a>) {</td></tr>
<tr><th id="1010">1010</th><td>      <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col2 decl" id="462V" title='V' data-type='llvm::BitTracker::BitValue &amp;' data-ref="462V">V</dfn> = <a class="local col9 ref" href="#459RC" title='RC' data-ref="459RC">RC</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col0 ref" href="#460i" title='i' data-ref="460i">i</a>]</a>;</td></tr>
<tr><th id="1011">1011</th><td>      <b>if</b> (<a class="local col2 ref" href="#462V" title='V' data-ref="462V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> != <a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a> || <a class="local col2 ref" href="#462V" title='V' data-ref="462V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> != <a class="local col0 ref" href="#450OldRR" title='OldRR' data-ref="450OldRR">OldRR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>)</td></tr>
<tr><th id="1012">1012</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1013">1013</th><td>      <b>if</b> (<a class="local col2 ref" href="#462V" title='V' data-ref="462V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a> &lt; <a class="local col4 ref" href="#454OMB" title='OMB' data-ref="454OMB">OMB</a> || <a class="local col2 ref" href="#462V" title='V' data-ref="462V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a> &gt; <a class="local col5 ref" href="#455OME" title='OME' data-ref="455OME">OME</a>)</td></tr>
<tr><th id="1014">1014</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1015">1015</th><td>      <a class="local col2 ref" href="#462V" title='V' data-ref="462V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> = <a class="local col1 ref" href="#451NewRR" title='NewRR' data-ref="451NewRR">NewRR</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>;</td></tr>
<tr><th id="1016">1016</th><td>      <a class="local col2 ref" href="#462V" title='V' data-ref="462V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a> += <a class="local col6 ref" href="#456NMB" title='NMB' data-ref="456NMB">NMB</a>-<a class="local col4 ref" href="#454OMB" title='OMB' data-ref="454OMB">OMB</a>;</td></tr>
<tr><th id="1017">1017</th><td>    }</td></tr>
<tr><th id="1018">1018</th><td>  }</td></tr>
<tr><th id="1019">1019</th><td>}</td></tr>
<tr><th id="1020">1020</th><td></td></tr>
<tr><th id="1021">1021</th><td><i>// Check if the block has been "executed" during propagation. (If not, the</i></td></tr>
<tr><th id="1022">1022</th><td><i>// block is dead, but it may still appear to be reachable.)</i></td></tr>
<tr><th id="1023">1023</th><td><em>bool</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker7reachedEPKNS_17MachineBasicBlockE" title='llvm::BitTracker::reached' data-ref="_ZNK4llvm10BitTracker7reachedEPKNS_17MachineBasicBlockE">reached</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="463B" title='B' data-type='const llvm::MachineBasicBlock *' data-ref="463B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="1024">1024</th><td>  <em>int</em> <dfn class="local col4 decl" id="464BN" title='BN' data-type='int' data-ref="464BN">BN</dfn> = <a class="local col3 ref" href="#463B" title='B' data-ref="463B">B</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="1025">1025</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BN &gt;= 0) ? void (0) : __assert_fail (&quot;BN &gt;= 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 1025, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#464BN" title='BN' data-ref="464BN">BN</a> &gt;= <var>0</var>);</td></tr>
<tr><th id="1026">1026</th><td>  <b>return</b> <a class="member" href="BitTracker.h.html#llvm::BitTracker::ReachedBB" title='llvm::BitTracker::ReachedBB' data-ref="llvm::BitTracker::ReachedBB">ReachedBB</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col4 ref" href="#464BN" title='BN' data-ref="464BN">BN</a>);</td></tr>
<tr><th id="1027">1027</th><td>}</td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td><i>// Visit an individual instruction. This could be a newly added instruction,</i></td></tr>
<tr><th id="1030">1030</th><td><i>// or one that has been modified by an optimization.</i></td></tr>
<tr><th id="1031">1031</th><td><em>void</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<dfn class="decl def" id="_ZN4llvm10BitTracker5visitERKNS_12MachineInstrE" title='llvm::BitTracker::visit' data-ref="_ZN4llvm10BitTracker5visitERKNS_12MachineInstrE">visit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="465MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="465MI">MI</dfn>) {</td></tr>
<tr><th id="1032">1032</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI.isBranch() &amp;&amp; &quot;Only non-branches are allowed&quot;) ? void (0) : __assert_fail (&quot;!MI.isBranch() &amp;&amp; \&quot;Only non-branches are allowed\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 1032, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() &amp;&amp; <q>"Only non-branches are allowed"</q>);</td></tr>
<tr><th id="1033">1033</th><td>  <a class="member" href="BitTracker.h.html#llvm::BitTracker::InstrExec" title='llvm::BitTracker::InstrExec' data-ref="llvm::BitTracker::InstrExec">InstrExec</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(&amp;<a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a>);</td></tr>
<tr><th id="1034">1034</th><td>  <a class="member" href="#_ZN4llvm10BitTracker14visitNonBranchERKNS_12MachineInstrE" title='llvm::BitTracker::visitNonBranch' data-ref="_ZN4llvm10BitTracker14visitNonBranchERKNS_12MachineInstrE">visitNonBranch</a>(<a class="local col5 ref" href="#465MI" title='MI' data-ref="465MI">MI</a>);</td></tr>
<tr><th id="1035">1035</th><td>  <i>// Make sure to flush all the pending use updates.</i></td></tr>
<tr><th id="1036">1036</th><td>  <a class="member" href="#_ZN4llvm10BitTracker11runUseQueueEv" title='llvm::BitTracker::runUseQueue' data-ref="_ZN4llvm10BitTracker11runUseQueueEv">runUseQueue</a>();</td></tr>
<tr><th id="1037">1037</th><td>  <i>// The call to visitNonBranch could propagate the changes until a branch</i></td></tr>
<tr><th id="1038">1038</th><td><i>  // is actually visited. This could result in adding CFG edges to the flow</i></td></tr>
<tr><th id="1039">1039</th><td><i>  // queue. Since the queue won't be processed, clear it.</i></td></tr>
<tr><th id="1040">1040</th><td>  <b>while</b> (!<a class="member" href="BitTracker.h.html#llvm::BitTracker::FlowQ" title='llvm::BitTracker::FlowQ' data-ref="llvm::BitTracker::FlowQ">FlowQ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNKSt5queue5emptyEv" title='std::queue::empty' data-ref="_ZNKSt5queue5emptyEv">empty</a>())</td></tr>
<tr><th id="1041">1041</th><td>    <a class="member" href="BitTracker.h.html#llvm::BitTracker::FlowQ" title='llvm::BitTracker::FlowQ' data-ref="llvm::BitTracker::FlowQ">FlowQ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue3popEv" title='std::queue::pop' data-ref="_ZNSt5queue3popEv">pop</a>();</td></tr>
<tr><th id="1042">1042</th><td>}</td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td><em>void</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<dfn class="decl def" id="_ZN4llvm10BitTracker5resetEv" title='llvm::BitTracker::reset' data-ref="_ZN4llvm10BitTracker5resetEv">reset</dfn>() {</td></tr>
<tr><th id="1045">1045</th><td>  <a class="member" href="BitTracker.h.html#llvm::BitTracker::EdgeExec" title='llvm::BitTracker::EdgeExec' data-ref="llvm::BitTracker::EdgeExec">EdgeExec</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set5clearEv" title='std::set::clear' data-ref="_ZNSt3set5clearEv">clear</a>();</td></tr>
<tr><th id="1046">1046</th><td>  <a class="member" href="BitTracker.h.html#llvm::BitTracker::InstrExec" title='llvm::BitTracker::InstrExec' data-ref="llvm::BitTracker::InstrExec">InstrExec</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set5clearEv" title='std::set::clear' data-ref="_ZNSt3set5clearEv">clear</a>();</td></tr>
<tr><th id="1047">1047</th><td>  <a class="member" href="BitTracker.h.html#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map5clearEv" title='std::map::clear' data-ref="_ZNSt3map5clearEv">clear</a>();</td></tr>
<tr><th id="1048">1048</th><td>  <a class="member" href="BitTracker.h.html#llvm::BitTracker::ReachedBB" title='llvm::BitTracker::ReachedBB' data-ref="llvm::BitTracker::ReachedBB">ReachedBB</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5clearEv" title='llvm::detail::DenseSetImpl::clear' data-ref="_ZN4llvm6detail12DenseSetImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1049">1049</th><td>  <a class="member" href="BitTracker.h.html#llvm::BitTracker::ReachedBB" title='llvm::BitTracker::ReachedBB' data-ref="llvm::BitTracker::ReachedBB">ReachedBB</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl7reserveEm" title='llvm::detail::DenseSetImpl::reserve' data-ref="_ZN4llvm6detail12DenseSetImpl7reserveEm">reserve</a>(<a class="member" href="BitTracker.h.html#llvm::BitTracker::MF" title='llvm::BitTracker::MF' data-ref="llvm::BitTracker::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction4sizeEv" title='llvm::MachineFunction::size' data-ref="_ZNK4llvm15MachineFunction4sizeEv">size</a>());</td></tr>
<tr><th id="1050">1050</th><td>}</td></tr>
<tr><th id="1051">1051</th><td></td></tr>
<tr><th id="1052">1052</th><td><em>void</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<dfn class="decl def" id="_ZN4llvm10BitTracker12runEdgeQueueERNS_9BitVectorE" title='llvm::BitTracker::runEdgeQueue' data-ref="_ZN4llvm10BitTracker12runEdgeQueueERNS_9BitVectorE">runEdgeQueue</dfn>(<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col6 decl" id="466BlockScanned" title='BlockScanned' data-type='llvm::BitVector &amp;' data-ref="466BlockScanned">BlockScanned</dfn>) {</td></tr>
<tr><th id="1053">1053</th><td>  <b>while</b> (!<a class="member" href="BitTracker.h.html#llvm::BitTracker::FlowQ" title='llvm::BitTracker::FlowQ' data-ref="llvm::BitTracker::FlowQ">FlowQ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNKSt5queue5emptyEv" title='std::queue::empty' data-ref="_ZNKSt5queue5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1054">1054</th><td>    <a class="typedef" href="BitTracker.h.html#llvm::BitTracker::CFGEdge" title='llvm::BitTracker::CFGEdge' data-type='std::pair&lt;int, int&gt;' data-ref="llvm::BitTracker::CFGEdge">CFGEdge</a> <dfn class="local col7 decl" id="467Edge" title='Edge' data-type='CFGEdge' data-ref="467Edge">Edge</dfn> = <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1ERKSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKSt4pairIT_T0_E"></a><a class="member" href="BitTracker.h.html#llvm::BitTracker::FlowQ" title='llvm::BitTracker::FlowQ' data-ref="llvm::BitTracker::FlowQ">FlowQ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue5frontEv" title='std::queue::front' data-ref="_ZNSt5queue5frontEv">front</a>();</td></tr>
<tr><th id="1055">1055</th><td>    <a class="member" href="BitTracker.h.html#llvm::BitTracker::FlowQ" title='llvm::BitTracker::FlowQ' data-ref="llvm::BitTracker::FlowQ">FlowQ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue3popEv" title='std::queue::pop' data-ref="_ZNSt5queue3popEv">pop</a>();</td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td>    <b>if</b> (<a class="member" href="BitTracker.h.html#llvm::BitTracker::EdgeExec" title='llvm::BitTracker::EdgeExec' data-ref="llvm::BitTracker::EdgeExec">EdgeExec</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5countERKT_" title='std::set::count' data-ref="_ZNKSt3set5countERKT_">count</a>(<a class="local col7 ref" href="#467Edge" title='Edge' data-ref="467Edge">Edge</a>))</td></tr>
<tr><th id="1058">1058</th><td>      <b>return</b>;</td></tr>
<tr><th id="1059">1059</th><td>    <a class="member" href="BitTracker.h.html#llvm::BitTracker::EdgeExec" title='llvm::BitTracker::EdgeExec' data-ref="llvm::BitTracker::EdgeExec">EdgeExec</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col7 ref" href="#467Edge" title='Edge' data-ref="467Edge">Edge</a>);</td></tr>
<tr><th id="1060">1060</th><td>    <a class="member" href="BitTracker.h.html#llvm::BitTracker::ReachedBB" title='llvm::BitTracker::ReachedBB' data-ref="llvm::BitTracker::ReachedBB">ReachedBB</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="local col7 ref" href="#467Edge" title='Edge' data-ref="467Edge">Edge</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, int&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="1061">1061</th><td></td></tr>
<tr><th id="1062">1062</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="468B" title='B' data-type='const llvm::MachineBasicBlock &amp;' data-ref="468B">B</dfn> = *<a class="member" href="BitTracker.h.html#llvm::BitTracker::MF" title='llvm::BitTracker::MF' data-ref="llvm::BitTracker::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction16getBlockNumberedEj" title='llvm::MachineFunction::getBlockNumbered' data-ref="_ZNK4llvm15MachineFunction16getBlockNumberedEj">getBlockNumbered</a>(<a class="local col7 ref" href="#467Edge" title='Edge' data-ref="467Edge">Edge</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, int&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="1063">1063</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col9 decl" id="469It" title='It' data-type='MachineBasicBlock::const_iterator' data-ref="469It">It</dfn> = <a class="local col8 ref" href="#468B" title='B' data-ref="468B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZNK4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col0 decl" id="470End" title='End' data-type='MachineBasicBlock::const_iterator' data-ref="470End">End</dfn> = <a class="local col8 ref" href="#468B" title='B' data-ref="468B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1064">1064</th><td>    <i>// Visit PHI nodes first.</i></td></tr>
<tr><th id="1065">1065</th><td>    <b>while</b> (<a class="local col9 ref" href="#469It" title='It' data-ref="469It">It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#470End" title='End' data-ref="470End">End</a> &amp;&amp; <a class="local col9 ref" href="#469It" title='It' data-ref="469It">It</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="1066">1066</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="471PI" title='PI' data-type='const llvm::MachineInstr &amp;' data-ref="471PI">PI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#469It" title='It' data-ref="469It">It</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="1067">1067</th><td>      <a class="member" href="BitTracker.h.html#llvm::BitTracker::InstrExec" title='llvm::BitTracker::InstrExec' data-ref="llvm::BitTracker::InstrExec">InstrExec</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(&amp;<a class="local col1 ref" href="#471PI" title='PI' data-ref="471PI">PI</a>);</td></tr>
<tr><th id="1068">1068</th><td>      <a class="member" href="#_ZN4llvm10BitTracker8visitPHIERKNS_12MachineInstrE" title='llvm::BitTracker::visitPHI' data-ref="_ZN4llvm10BitTracker8visitPHIERKNS_12MachineInstrE">visitPHI</a>(<a class="local col1 ref" href="#471PI" title='PI' data-ref="471PI">PI</a>);</td></tr>
<tr><th id="1069">1069</th><td>    }</td></tr>
<tr><th id="1070">1070</th><td></td></tr>
<tr><th id="1071">1071</th><td>    <i>// If this block has already been visited through a flow graph edge,</i></td></tr>
<tr><th id="1072">1072</th><td><i>    // then the instructions have already been processed. Any updates to</i></td></tr>
<tr><th id="1073">1073</th><td><i>    // the cells would now only happen through visitUsesOf...</i></td></tr>
<tr><th id="1074">1074</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9referencecvbEv" title='llvm::BitVector::reference::operator bool' data-ref="_ZNK4llvm9BitVector9referencecvbEv"></a><a class="local col6 ref" href="#466BlockScanned" title='BlockScanned' data-ref="466BlockScanned">BlockScanned</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj">[<a class="local col7 ref" href="#467Edge" title='Edge' data-ref="467Edge">Edge</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, int&gt;::second' data-ref="std::pair::second">second</a>]</a>)</td></tr>
<tr><th id="1075">1075</th><td>      <b>return</b>;</td></tr>
<tr><th id="1076">1076</th><td>    <a class="local col6 ref" href="#466BlockScanned" title='BlockScanned' data-ref="466BlockScanned">BlockScanned</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj">[<a class="local col7 ref" href="#467Edge" title='Edge' data-ref="467Edge">Edge</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;int, int&gt;::second' data-ref="std::pair::second">second</a>]</a> <a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector9referenceaSEb" title='llvm::BitVector::reference::operator=' data-ref="_ZN4llvm9BitVector9referenceaSEb">=</a> <b>true</b>;</td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td>    <i>// Visit non-branch instructions.</i></td></tr>
<tr><th id="1079">1079</th><td>    <b>while</b> (<a class="local col9 ref" href="#469It" title='It' data-ref="469It">It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#470End" title='End' data-ref="470End">End</a> &amp;&amp; !<a class="local col9 ref" href="#469It" title='It' data-ref="469It">It</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>()) {</td></tr>
<tr><th id="1080">1080</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="472MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="472MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#469It" title='It' data-ref="469It">It</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="1081">1081</th><td>      <a class="member" href="BitTracker.h.html#llvm::BitTracker::InstrExec" title='llvm::BitTracker::InstrExec' data-ref="llvm::BitTracker::InstrExec">InstrExec</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(&amp;<a class="local col2 ref" href="#472MI" title='MI' data-ref="472MI">MI</a>);</td></tr>
<tr><th id="1082">1082</th><td>      <a class="member" href="#_ZN4llvm10BitTracker14visitNonBranchERKNS_12MachineInstrE" title='llvm::BitTracker::visitNonBranch' data-ref="_ZN4llvm10BitTracker14visitNonBranchERKNS_12MachineInstrE">visitNonBranch</a>(<a class="local col2 ref" href="#472MI" title='MI' data-ref="472MI">MI</a>);</td></tr>
<tr><th id="1083">1083</th><td>    }</td></tr>
<tr><th id="1084">1084</th><td>    <i>// If block end has been reached, add the fall-through edge to the queue.</i></td></tr>
<tr><th id="1085">1085</th><td>    <b>if</b> (<a class="local col9 ref" href="#469It" title='It' data-ref="469It">It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col0 ref" href="#470End" title='End' data-ref="470End">End</a>) {</td></tr>
<tr><th id="1086">1086</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::const_iterator" title='llvm::MachineFunction::const_iterator' data-type='BasicBlockListType::const_iterator' data-ref="llvm::MachineFunction::const_iterator">const_iterator</a> <dfn class="local col3 decl" id="473BIt" title='BIt' data-type='MachineFunction::const_iterator' data-ref="473BIt">BIt</dfn> = <a class="local col8 ref" href="#468B" title='B' data-ref="468B">B</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="1087">1087</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::const_iterator" title='llvm::MachineFunction::const_iterator' data-type='BasicBlockListType::const_iterator' data-ref="llvm::MachineFunction::const_iterator">const_iterator</a> <dfn class="local col4 decl" id="474Next" title='Next' data-type='MachineFunction::const_iterator' data-ref="474Next">Next</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, true&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb1EEC1ERKS5_"></a><a class="local col3 ref" href="#473BIt" title='BIt' data-ref="473BIt">BIt</a>);</td></tr>
<tr><th id="1088">1088</th><td>      <b>if</b> (<a class="local col4 ref" href="#474Next" title='Next' data-ref="474Next">Next</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ERKNS_14ilist_iteratorIT_XT0_EXT_EEENSt9enable_ifIXooT1_ntT_EPvE4typeE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ERKNS_14ilist_iteratorIT_XT0_EXT_EEENSt9enable_ifIXooT1_ntT_EPvE4typeE"></a><a class="member" href="BitTracker.h.html#llvm::BitTracker::MF" title='llvm::BitTracker::MF' data-ref="llvm::BitTracker::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>() &amp;&amp; <a class="local col8 ref" href="#468B" title='B' data-ref="468B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" title='llvm::MachineBasicBlock::isSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_">isSuccessor</a>(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col4 ref" href="#474Next" title='Next' data-ref="474Next">Next</a>)) {</td></tr>
<tr><th id="1089">1089</th><td>        <em>int</em> <dfn class="local col5 decl" id="475ThisN" title='ThisN' data-type='int' data-ref="475ThisN">ThisN</dfn> = <a class="local col8 ref" href="#468B" title='B' data-ref="468B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="1090">1090</th><td>        <em>int</em> <dfn class="local col6 decl" id="476NextN" title='NextN' data-type='int' data-ref="476NextN">NextN</dfn> = <a class="local col4 ref" href="#474Next" title='Next' data-ref="474Next">Next</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="1091">1091</th><td>        <a class="member" href="BitTracker.h.html#llvm::BitTracker::FlowQ" title='llvm::BitTracker::FlowQ' data-ref="llvm::BitTracker::FlowQ">FlowQ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue4pushEONT0_10value_typeE" title='std::queue::push' data-ref="_ZNSt5queue4pushEONT0_10value_typeE">push</a>(<a class="typedef" href="BitTracker.h.html#llvm::BitTracker::CFGEdge" title='llvm::BitTracker::CFGEdge' data-type='std::pair&lt;int, int&gt;' data-ref="llvm::BitTracker::CFGEdge">CFGEdge</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">(</a><a class="local col5 ref" href="#475ThisN" title='ThisN' data-ref="475ThisN">ThisN</a>, <a class="local col6 ref" href="#476NextN" title='NextN' data-ref="476NextN">NextN</a>));</td></tr>
<tr><th id="1092">1092</th><td>      }</td></tr>
<tr><th id="1093">1093</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1094">1094</th><td>      <i>// Handle the remaining sequence of branches. This function will update</i></td></tr>
<tr><th id="1095">1095</th><td><i>      // the work queue.</i></td></tr>
<tr><th id="1096">1096</th><td>      <a class="member" href="#_ZN4llvm10BitTracker17visitBranchesFromERKNS_12MachineInstrE" title='llvm::BitTracker::visitBranchesFrom' data-ref="_ZN4llvm10BitTracker17visitBranchesFromERKNS_12MachineInstrE">visitBranchesFrom</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#469It" title='It' data-ref="469It">It</a>);</td></tr>
<tr><th id="1097">1097</th><td>    }</td></tr>
<tr><th id="1098">1098</th><td>  } <i>// while (!FlowQ-&gt;empty())</i></td></tr>
<tr><th id="1099">1099</th><td>}</td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td><em>void</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<dfn class="decl def" id="_ZN4llvm10BitTracker11runUseQueueEv" title='llvm::BitTracker::runUseQueue' data-ref="_ZN4llvm10BitTracker11runUseQueueEv">runUseQueue</dfn>() {</td></tr>
<tr><th id="1102">1102</th><td>  <b>while</b> (!<a class="member" href="BitTracker.h.html#llvm::BitTracker::UseQ" title='llvm::BitTracker::UseQ' data-ref="llvm::BitTracker::UseQ">UseQ</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12UseQueueType5emptyEv" title='llvm::BitTracker::UseQueueType::empty' data-ref="_ZNK4llvm10BitTracker12UseQueueType5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1103">1103</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="477UseI" title='UseI' data-type='llvm::MachineInstr &amp;' data-ref="477UseI">UseI</dfn> = *<a class="member" href="BitTracker.h.html#llvm::BitTracker::UseQ" title='llvm::BitTracker::UseQ' data-ref="llvm::BitTracker::UseQ">UseQ</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12UseQueueType5frontEv" title='llvm::BitTracker::UseQueueType::front' data-ref="_ZNK4llvm10BitTracker12UseQueueType5frontEv">front</a>();</td></tr>
<tr><th id="1104">1104</th><td>    <a class="member" href="BitTracker.h.html#llvm::BitTracker::UseQ" title='llvm::BitTracker::UseQ' data-ref="llvm::BitTracker::UseQ">UseQ</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12UseQueueType3popEv" title='llvm::BitTracker::UseQueueType::pop' data-ref="_ZN4llvm10BitTracker12UseQueueType3popEv">pop</a>();</td></tr>
<tr><th id="1105">1105</th><td></td></tr>
<tr><th id="1106">1106</th><td>    <b>if</b> (!<a class="member" href="BitTracker.h.html#llvm::BitTracker::InstrExec" title='llvm::BitTracker::InstrExec' data-ref="llvm::BitTracker::InstrExec">InstrExec</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set5countERKT_" title='std::set::count' data-ref="_ZNKSt3set5countERKT_">count</a>(&amp;<a class="local col7 ref" href="#477UseI" title='UseI' data-ref="477UseI">UseI</a>))</td></tr>
<tr><th id="1107">1107</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1108">1108</th><td>    <b>if</b> (<a class="local col7 ref" href="#477UseI" title='UseI' data-ref="477UseI">UseI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="1109">1109</th><td>      <a class="member" href="#_ZN4llvm10BitTracker8visitPHIERKNS_12MachineInstrE" title='llvm::BitTracker::visitPHI' data-ref="_ZN4llvm10BitTracker8visitPHIERKNS_12MachineInstrE">visitPHI</a>(<a class="local col7 ref" href="#477UseI" title='UseI' data-ref="477UseI">UseI</a>);</td></tr>
<tr><th id="1110">1110</th><td>    <b>else</b> <b>if</b> (!<a class="local col7 ref" href="#477UseI" title='UseI' data-ref="477UseI">UseI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>())</td></tr>
<tr><th id="1111">1111</th><td>      <a class="member" href="#_ZN4llvm10BitTracker14visitNonBranchERKNS_12MachineInstrE" title='llvm::BitTracker::visitNonBranch' data-ref="_ZN4llvm10BitTracker14visitNonBranchERKNS_12MachineInstrE">visitNonBranch</a>(<a class="local col7 ref" href="#477UseI" title='UseI' data-ref="477UseI">UseI</a>);</td></tr>
<tr><th id="1112">1112</th><td>    <b>else</b></td></tr>
<tr><th id="1113">1113</th><td>      <a class="member" href="#_ZN4llvm10BitTracker17visitBranchesFromERKNS_12MachineInstrE" title='llvm::BitTracker::visitBranchesFrom' data-ref="_ZN4llvm10BitTracker17visitBranchesFromERKNS_12MachineInstrE">visitBranchesFrom</a>(<a class="local col7 ref" href="#477UseI" title='UseI' data-ref="477UseI">UseI</a>);</td></tr>
<tr><th id="1114">1114</th><td>  }</td></tr>
<tr><th id="1115">1115</th><td>}</td></tr>
<tr><th id="1116">1116</th><td></td></tr>
<tr><th id="1117">1117</th><td><em>void</em> <a class="typedef" href="#BT" title='BT' data-type='llvm::BitTracker' data-ref="BT">BT</a>::<dfn class="decl def" id="_ZN4llvm10BitTracker3runEv" title='llvm::BitTracker::run' data-ref="_ZN4llvm10BitTracker3runEv">run</dfn>() {</td></tr>
<tr><th id="1118">1118</th><td>  <a class="member" href="#_ZN4llvm10BitTracker5resetEv" title='llvm::BitTracker::reset' data-ref="_ZN4llvm10BitTracker5resetEv">reset</a>();</td></tr>
<tr><th id="1119">1119</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FlowQ.empty()) ? void (0) : __assert_fail (&quot;FlowQ.empty()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 1119, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="BitTracker.h.html#llvm::BitTracker::FlowQ" title='llvm::BitTracker::FlowQ' data-ref="llvm::BitTracker::FlowQ">FlowQ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNKSt5queue5emptyEv" title='std::queue::empty' data-ref="_ZNKSt5queue5emptyEv">empty</a>());</td></tr>
<tr><th id="1120">1120</th><td></td></tr>
<tr><th id="1121">1121</th><td>  <b>using</b> <dfn class="local col8 typedef" id="478MachineFlowGraphTraits" title='MachineFlowGraphTraits' data-type='GraphTraits&lt;const llvm::MachineFunction *&gt;' data-ref="478MachineFlowGraphTraits">MachineFlowGraphTraits</dfn> = <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::GraphTraits" title='llvm::GraphTraits' data-ref="llvm::GraphTraits">GraphTraits</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>*&gt;;</td></tr>
<tr><th id="1122">1122</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="479Entry" title='Entry' data-type='const llvm::MachineBasicBlock *' data-ref="479Entry">Entry</dfn> = <a class="local col8 typedef" href="#478MachineFlowGraphTraits" title='MachineFlowGraphTraits' data-type='GraphTraits&lt;const llvm::MachineFunction *&gt;' data-ref="478MachineFlowGraphTraits">MachineFlowGraphTraits</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm11GraphTraitsIPKNS_15MachineFunctionEE12getEntryNodeES3_" title='llvm::GraphTraits&lt;const llvm::MachineFunction *&gt;::getEntryNode' data-ref="_ZN4llvm11GraphTraitsIPKNS_15MachineFunctionEE12getEntryNodeES3_">getEntryNode</a>(&amp;<a class="member" href="BitTracker.h.html#llvm::BitTracker::MF" title='llvm::BitTracker::MF' data-ref="llvm::BitTracker::MF">MF</a>);</td></tr>
<tr><th id="1123">1123</th><td></td></tr>
<tr><th id="1124">1124</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="480MaxBN" title='MaxBN' data-type='unsigned int' data-ref="480MaxBN">MaxBN</dfn> = <var>0</var>;</td></tr>
<tr><th id="1125">1125</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="481B" title='B' data-type='const llvm::MachineBasicBlock &amp;' data-ref="481B">B</dfn> : <a class="member" href="BitTracker.h.html#llvm::BitTracker::MF" title='llvm::BitTracker::MF' data-ref="llvm::BitTracker::MF">MF</a>) {</td></tr>
<tr><th id="1126">1126</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (B.getNumber() &gt;= 0 &amp;&amp; &quot;Disconnected block&quot;) ? void (0) : __assert_fail (&quot;B.getNumber() &gt;= 0 &amp;&amp; \&quot;Disconnected block\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.cpp&quot;, 1126, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#481B" title='B' data-ref="481B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>() &gt;= <var>0</var> &amp;&amp; <q>"Disconnected block"</q>);</td></tr>
<tr><th id="1127">1127</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="482BN" title='BN' data-type='unsigned int' data-ref="482BN">BN</dfn> = <a class="local col1 ref" href="#481B" title='B' data-ref="481B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="1128">1128</th><td>    <b>if</b> (<a class="local col2 ref" href="#482BN" title='BN' data-ref="482BN">BN</a> &gt; <a class="local col0 ref" href="#480MaxBN" title='MaxBN' data-ref="480MaxBN">MaxBN</a>)</td></tr>
<tr><th id="1129">1129</th><td>      <a class="local col0 ref" href="#480MaxBN" title='MaxBN' data-ref="480MaxBN">MaxBN</a> = <a class="local col2 ref" href="#482BN" title='BN' data-ref="482BN">BN</a>;</td></tr>
<tr><th id="1130">1130</th><td>  }</td></tr>
<tr><th id="1131">1131</th><td></td></tr>
<tr><th id="1132">1132</th><td>  <i>// Keep track of visited blocks.</i></td></tr>
<tr><th id="1133">1133</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col3 decl" id="483BlockScanned" title='BlockScanned' data-type='llvm::BitVector' data-ref="483BlockScanned">BlockScanned</dfn><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col0 ref" href="#480MaxBN" title='MaxBN' data-ref="480MaxBN">MaxBN</a>+<var>1</var>);</td></tr>
<tr><th id="1134">1134</th><td></td></tr>
<tr><th id="1135">1135</th><td>  <em>int</em> <dfn class="local col4 decl" id="484EntryN" title='EntryN' data-type='int' data-ref="484EntryN">EntryN</dfn> = <a class="local col9 ref" href="#479Entry" title='Entry' data-ref="479Entry">Entry</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="1136">1136</th><td>  <i>// Generate a fake edge to get something to start with.</i></td></tr>
<tr><th id="1137">1137</th><td>  <a class="member" href="BitTracker.h.html#llvm::BitTracker::FlowQ" title='llvm::BitTracker::FlowQ' data-ref="llvm::BitTracker::FlowQ">FlowQ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue4pushEONT0_10value_typeE" title='std::queue::push' data-ref="_ZNSt5queue4pushEONT0_10value_typeE">push</a>(<a class="typedef" href="BitTracker.h.html#llvm::BitTracker::CFGEdge" title='llvm::BitTracker::CFGEdge' data-type='std::pair&lt;int, int&gt;' data-ref="llvm::BitTracker::CFGEdge">CFGEdge</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">(</a>-<var>1</var>, <a class="local col4 ref" href="#484EntryN" title='EntryN' data-ref="484EntryN">EntryN</a>));</td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td>  <b>while</b> (!<a class="member" href="BitTracker.h.html#llvm::BitTracker::FlowQ" title='llvm::BitTracker::FlowQ' data-ref="llvm::BitTracker::FlowQ">FlowQ</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNKSt5queue5emptyEv" title='std::queue::empty' data-ref="_ZNKSt5queue5emptyEv">empty</a>() || !<a class="member" href="BitTracker.h.html#llvm::BitTracker::UseQ" title='llvm::BitTracker::UseQ' data-ref="llvm::BitTracker::UseQ">UseQ</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12UseQueueType5emptyEv" title='llvm::BitTracker::UseQueueType::empty' data-ref="_ZNK4llvm10BitTracker12UseQueueType5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1140">1140</th><td>    <a class="member" href="#_ZN4llvm10BitTracker12runEdgeQueueERNS_9BitVectorE" title='llvm::BitTracker::runEdgeQueue' data-ref="_ZN4llvm10BitTracker12runEdgeQueueERNS_9BitVectorE">runEdgeQueue</a>(<span class='refarg'><a class="local col3 ref" href="#483BlockScanned" title='BlockScanned' data-ref="483BlockScanned">BlockScanned</a></span>);</td></tr>
<tr><th id="1141">1141</th><td>    <a class="member" href="#_ZN4llvm10BitTracker11runUseQueueEv" title='llvm::BitTracker::runUseQueue' data-ref="_ZN4llvm10BitTracker11runUseQueueEv">runUseQueue</a>();</td></tr>
<tr><th id="1142">1142</th><td>  }</td></tr>
<tr><th id="1143">1143</th><td>  <a class="member" href="BitTracker.h.html#llvm::BitTracker::UseQ" title='llvm::BitTracker::UseQ' data-ref="llvm::BitTracker::UseQ">UseQ</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12UseQueueType5resetEv" title='llvm::BitTracker::UseQueueType::reset' data-ref="_ZN4llvm10BitTracker12UseQueueType5resetEv">reset</a>();</td></tr>
<tr><th id="1144">1144</th><td></td></tr>
<tr><th id="1145">1145</th><td>  <b>if</b> (<a class="member" href="BitTracker.h.html#llvm::BitTracker::Trace" title='llvm::BitTracker::Trace' data-ref="llvm::BitTracker::Trace">Trace</a>)</td></tr>
<tr><th id="1146">1146</th><td>    <a class="member" href="#_ZNK4llvm10BitTracker11print_cellsERNS_11raw_ostreamE" title='llvm::BitTracker::print_cells' data-ref="_ZNK4llvm10BitTracker11print_cellsERNS_11raw_ostreamE">print_cells</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Cells after propagation:\n"</q></span>);</td></tr>
<tr><th id="1147">1147</th><td>}</td></tr>
<tr><th id="1148">1148</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
