Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/tb_CPU_isim_beh.exe" -prj "C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/tb_CPU_beh.prj" "work.tb_CPU" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/registerFile.v" into library work
Analyzing Verilog file "C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/programCounter.v" into library work
Analyzing Verilog file "C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/instructionRegister.v" into library work
Analyzing Verilog file "C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/functionalUnit.v" into library work
Analyzing Verilog file "C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/cpuControlLogic.v" into library work
WARNING:HDLCompiler:327 - "C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/cpuControlLogic.v" Line 111: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/cpuDatapath.v" into library work
Analyzing Verilog file "C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/cpuController.v" into library work
Analyzing Verilog file "C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/CPU.v" into library work
Analyzing Verilog file "C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/tb_CPU.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/CPU.v" Line 65: Size mismatch in connection of port <PC>. Formal port size is 6-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:327 - "C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/cpuControlLogic.v" Line 111: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Compiling module instructionRegister
Compiling module cpuControlLogic
Compiling module programCounter
Compiling module cpuController
Compiling module registerFile_default
Compiling module functionalUnit
Compiling module cpuDatapath
Compiling module CPU
Compiling module tb_CPU
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable C:/Users/sosav/Downloads/ECE414_Project_Files_2020/FinalProject/tb_CPU_isim_beh.exe
Fuse Memory Usage: 28460 KB
Fuse CPU Usage: 406 ms
