
STMF103C8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000831c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  08008430  08008430  00018430  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008834  08008834  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  08008834  08008834  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008834  08008834  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008834  08008834  00018834  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008838  08008838  00018838  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800883c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000033c  200001d4  08008a10  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000510  08008a10  00020510  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013a5b  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003479  00000000  00000000  00033c9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001238  00000000  00000000  00037118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e1f  00000000  00000000  00038350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004ddb  00000000  00000000  0003916f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000186c6  00000000  00000000  0003df4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f4ce  00000000  00000000  00056610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005a18  00000000  00000000  000e5ae0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003b  00000000  00000000  000eb4f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08008414 	.word	0x08008414

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08008414 	.word	0x08008414

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b088      	sub	sp, #32
 8000ce8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cea:	f107 0310 	add.w	r3, r7, #16
 8000cee:	2200      	movs	r2, #0
 8000cf0:	601a      	str	r2, [r3, #0]
 8000cf2:	605a      	str	r2, [r3, #4]
 8000cf4:	609a      	str	r2, [r3, #8]
 8000cf6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cf8:	4b2e      	ldr	r3, [pc, #184]	; (8000db4 <MX_GPIO_Init+0xd0>)
 8000cfa:	699b      	ldr	r3, [r3, #24]
 8000cfc:	4a2d      	ldr	r2, [pc, #180]	; (8000db4 <MX_GPIO_Init+0xd0>)
 8000cfe:	f043 0310 	orr.w	r3, r3, #16
 8000d02:	6193      	str	r3, [r2, #24]
 8000d04:	4b2b      	ldr	r3, [pc, #172]	; (8000db4 <MX_GPIO_Init+0xd0>)
 8000d06:	699b      	ldr	r3, [r3, #24]
 8000d08:	f003 0310 	and.w	r3, r3, #16
 8000d0c:	60fb      	str	r3, [r7, #12]
 8000d0e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d10:	4b28      	ldr	r3, [pc, #160]	; (8000db4 <MX_GPIO_Init+0xd0>)
 8000d12:	699b      	ldr	r3, [r3, #24]
 8000d14:	4a27      	ldr	r2, [pc, #156]	; (8000db4 <MX_GPIO_Init+0xd0>)
 8000d16:	f043 0304 	orr.w	r3, r3, #4
 8000d1a:	6193      	str	r3, [r2, #24]
 8000d1c:	4b25      	ldr	r3, [pc, #148]	; (8000db4 <MX_GPIO_Init+0xd0>)
 8000d1e:	699b      	ldr	r3, [r3, #24]
 8000d20:	f003 0304 	and.w	r3, r3, #4
 8000d24:	60bb      	str	r3, [r7, #8]
 8000d26:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d28:	4b22      	ldr	r3, [pc, #136]	; (8000db4 <MX_GPIO_Init+0xd0>)
 8000d2a:	699b      	ldr	r3, [r3, #24]
 8000d2c:	4a21      	ldr	r2, [pc, #132]	; (8000db4 <MX_GPIO_Init+0xd0>)
 8000d2e:	f043 0308 	orr.w	r3, r3, #8
 8000d32:	6193      	str	r3, [r2, #24]
 8000d34:	4b1f      	ldr	r3, [pc, #124]	; (8000db4 <MX_GPIO_Init+0xd0>)
 8000d36:	699b      	ldr	r3, [r3, #24]
 8000d38:	f003 0308 	and.w	r3, r3, #8
 8000d3c:	607b      	str	r3, [r7, #4]
 8000d3e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000d40:	2200      	movs	r2, #0
 8000d42:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d46:	481c      	ldr	r0, [pc, #112]	; (8000db8 <MX_GPIO_Init+0xd4>)
 8000d48:	f001 fd0e 	bl	8002768 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|LED_YELLOW_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	21e0      	movs	r1, #224	; 0xe0
 8000d50:	481a      	ldr	r0, [pc, #104]	; (8000dbc <MX_GPIO_Init+0xd8>)
 8000d52:	f001 fd09 	bl	8002768 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000d56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d60:	2300      	movs	r3, #0
 8000d62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d64:	2302      	movs	r3, #2
 8000d66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d68:	f107 0310 	add.w	r3, r7, #16
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	4812      	ldr	r0, [pc, #72]	; (8000db8 <MX_GPIO_Init+0xd4>)
 8000d70:	f001 fb76 	bl	8002460 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_YELLOW_Pin|LED_GREEN_Pin;
 8000d74:	23e0      	movs	r3, #224	; 0xe0
 8000d76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d80:	2302      	movs	r3, #2
 8000d82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d84:	f107 0310 	add.w	r3, r7, #16
 8000d88:	4619      	mov	r1, r3
 8000d8a:	480c      	ldr	r0, [pc, #48]	; (8000dbc <MX_GPIO_Init+0xd8>)
 8000d8c:	f001 fb68 	bl	8002460 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8000d90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d94:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d96:	2300      	movs	r3, #0
 8000d98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000d9e:	f107 0310 	add.w	r3, r7, #16
 8000da2:	4619      	mov	r1, r3
 8000da4:	4806      	ldr	r0, [pc, #24]	; (8000dc0 <MX_GPIO_Init+0xdc>)
 8000da6:	f001 fb5b 	bl	8002460 <HAL_GPIO_Init>

}
 8000daa:	bf00      	nop
 8000dac:	3720      	adds	r7, #32
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40021000 	.word	0x40021000
 8000db8:	40011000 	.word	0x40011000
 8000dbc:	40010800 	.word	0x40010800
 8000dc0:	40010c00 	.word	0x40010c00

08000dc4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000dc8:	4b12      	ldr	r3, [pc, #72]	; (8000e14 <MX_I2C1_Init+0x50>)
 8000dca:	4a13      	ldr	r2, [pc, #76]	; (8000e18 <MX_I2C1_Init+0x54>)
 8000dcc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000dce:	4b11      	ldr	r3, [pc, #68]	; (8000e14 <MX_I2C1_Init+0x50>)
 8000dd0:	4a12      	ldr	r2, [pc, #72]	; (8000e1c <MX_I2C1_Init+0x58>)
 8000dd2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000dd4:	4b0f      	ldr	r3, [pc, #60]	; (8000e14 <MX_I2C1_Init+0x50>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000dda:	4b0e      	ldr	r3, [pc, #56]	; (8000e14 <MX_I2C1_Init+0x50>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000de0:	4b0c      	ldr	r3, [pc, #48]	; (8000e14 <MX_I2C1_Init+0x50>)
 8000de2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000de6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000de8:	4b0a      	ldr	r3, [pc, #40]	; (8000e14 <MX_I2C1_Init+0x50>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000dee:	4b09      	ldr	r3, [pc, #36]	; (8000e14 <MX_I2C1_Init+0x50>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000df4:	4b07      	ldr	r3, [pc, #28]	; (8000e14 <MX_I2C1_Init+0x50>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000dfa:	4b06      	ldr	r3, [pc, #24]	; (8000e14 <MX_I2C1_Init+0x50>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e00:	4804      	ldr	r0, [pc, #16]	; (8000e14 <MX_I2C1_Init+0x50>)
 8000e02:	f001 fcc9 	bl	8002798 <HAL_I2C_Init>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d001      	beq.n	8000e10 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e0c:	f000 f8e7 	bl	8000fde <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e10:	bf00      	nop
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	200001f0 	.word	0x200001f0
 8000e18:	40005400 	.word	0x40005400
 8000e1c:	000186a0 	.word	0x000186a0

08000e20 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b08a      	sub	sp, #40	; 0x28
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e28:	f107 0314 	add.w	r3, r7, #20
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	605a      	str	r2, [r3, #4]
 8000e32:	609a      	str	r2, [r3, #8]
 8000e34:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4a1d      	ldr	r2, [pc, #116]	; (8000eb0 <HAL_I2C_MspInit+0x90>)
 8000e3c:	4293      	cmp	r3, r2
 8000e3e:	d132      	bne.n	8000ea6 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e40:	4b1c      	ldr	r3, [pc, #112]	; (8000eb4 <HAL_I2C_MspInit+0x94>)
 8000e42:	699b      	ldr	r3, [r3, #24]
 8000e44:	4a1b      	ldr	r2, [pc, #108]	; (8000eb4 <HAL_I2C_MspInit+0x94>)
 8000e46:	f043 0308 	orr.w	r3, r3, #8
 8000e4a:	6193      	str	r3, [r2, #24]
 8000e4c:	4b19      	ldr	r3, [pc, #100]	; (8000eb4 <HAL_I2C_MspInit+0x94>)
 8000e4e:	699b      	ldr	r3, [r3, #24]
 8000e50:	f003 0308 	and.w	r3, r3, #8
 8000e54:	613b      	str	r3, [r7, #16]
 8000e56:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e58:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e5e:	2312      	movs	r3, #18
 8000e60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e62:	2303      	movs	r3, #3
 8000e64:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e66:	f107 0314 	add.w	r3, r7, #20
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	4812      	ldr	r0, [pc, #72]	; (8000eb8 <HAL_I2C_MspInit+0x98>)
 8000e6e:	f001 faf7 	bl	8002460 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8000e72:	4b12      	ldr	r3, [pc, #72]	; (8000ebc <HAL_I2C_MspInit+0x9c>)
 8000e74:	685b      	ldr	r3, [r3, #4]
 8000e76:	627b      	str	r3, [r7, #36]	; 0x24
 8000e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e7a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000e7e:	627b      	str	r3, [r7, #36]	; 0x24
 8000e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e82:	f043 0302 	orr.w	r3, r3, #2
 8000e86:	627b      	str	r3, [r7, #36]	; 0x24
 8000e88:	4a0c      	ldr	r2, [pc, #48]	; (8000ebc <HAL_I2C_MspInit+0x9c>)
 8000e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e8c:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e8e:	4b09      	ldr	r3, [pc, #36]	; (8000eb4 <HAL_I2C_MspInit+0x94>)
 8000e90:	69db      	ldr	r3, [r3, #28]
 8000e92:	4a08      	ldr	r2, [pc, #32]	; (8000eb4 <HAL_I2C_MspInit+0x94>)
 8000e94:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e98:	61d3      	str	r3, [r2, #28]
 8000e9a:	4b06      	ldr	r3, [pc, #24]	; (8000eb4 <HAL_I2C_MspInit+0x94>)
 8000e9c:	69db      	ldr	r3, [r3, #28]
 8000e9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ea2:	60fb      	str	r3, [r7, #12]
 8000ea4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000ea6:	bf00      	nop
 8000ea8:	3728      	adds	r7, #40	; 0x28
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	40005400 	.word	0x40005400
 8000eb4:	40021000 	.word	0x40021000
 8000eb8:	40010c00 	.word	0x40010c00
 8000ebc:	40010000 	.word	0x40010000

08000ec0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ec4:	f001 f886 	bl	8001fd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ec8:	f000 f84e 	bl	8000f68 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ecc:	f7ff ff0a 	bl	8000ce4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000ed0:	f000 fcbc 	bl	800184c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000ed4:	f000 fba8 	bl	8001628 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000ed8:	f7ff ff74 	bl	8000dc4 <MX_I2C1_Init>
  MX_TIM1_Init();
 8000edc:	f000 faec 	bl	80014b8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 8000ee0:	481c      	ldr	r0, [pc, #112]	; (8000f54 <main+0x94>)
 8000ee2:	f003 f90f 	bl	8004104 <HAL_TIM_Base_Start_IT>
  InitPhysics(&hi2c1, &htim1);
 8000ee6:	491c      	ldr	r1, [pc, #112]	; (8000f58 <main+0x98>)
 8000ee8:	481c      	ldr	r0, [pc, #112]	; (8000f5c <main+0x9c>)
 8000eea:	f000 f87d 	bl	8000fe8 <InitPhysics>
  init_ledRGB(&htim1);
 8000eee:	481a      	ldr	r0, [pc, #104]	; (8000f58 <main+0x98>)
 8000ef0:	f000 ffd2 	bl	8001e98 <init_ledRGB>
  BMP180_Init(&hi2c1, &BMP180_Sensor);
 8000ef4:	491a      	ldr	r1, [pc, #104]	; (8000f60 <main+0xa0>)
 8000ef6:	4819      	ldr	r0, [pc, #100]	; (8000f5c <main+0x9c>)
 8000ef8:	f000 fd73 	bl	80019e2 <BMP180_Init>
  BH1750_Init(&hi2c1, &BH1750_Sensor);
 8000efc:	4919      	ldr	r1, [pc, #100]	; (8000f64 <main+0xa4>)
 8000efe:	4817      	ldr	r0, [pc, #92]	; (8000f5c <main+0x9c>)
 8000f00:	f000 fd55 	bl	80019ae <BH1750_Init>

  LCD_DisplayPage1();
 8000f04:	f000 f8bc 	bl	8001080 <LCD_DisplayPage1>
  HAL_Delay(1000);
 8000f08:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f0c:	f001 f8c4 	bl	8002098 <HAL_Delay>
  LCD_DisplayConnectEsp(0);
 8000f10:	2000      	movs	r0, #0
 8000f12:	f000 f8d5 	bl	80010c0 <LCD_DisplayConnectEsp>
  HAL_Delay(1000);
 8000f16:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f1a:	f001 f8bd 	bl	8002098 <HAL_Delay>
  LCD_DisplayConnectEsp(1);
 8000f1e:	2001      	movs	r0, #1
 8000f20:	f000 f8ce 	bl	80010c0 <LCD_DisplayConnectEsp>

  turnOnBlue();
 8000f24:	f000 f892 	bl	800104c <turnOnBlue>
  HAL_Delay(1000);
 8000f28:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f2c:	f001 f8b4 	bl	8002098 <HAL_Delay>
  turnOnGreen();
 8000f30:	f000 f87e 	bl	8001030 <turnOnGreen>
  HAL_Delay(1000);
 8000f34:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f38:	f001 f8ae 	bl	8002098 <HAL_Delay>
  turnOnRed();
 8000f3c:	f000 f892 	bl	8001064 <turnOnRed>
  HAL_Delay(1000);
 8000f40:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f44:	f001 f8a8 	bl	8002098 <HAL_Delay>
  turnOffLED();
 8000f48:	f000 f866 	bl	8001018 <turnOffLED>

  BMP180_Get_Calibration_Values(&BMP180_Sensor);
 8000f4c:	4804      	ldr	r0, [pc, #16]	; (8000f60 <main+0xa0>)
 8000f4e:	f000 fd69 	bl	8001a24 <BMP180_Get_Calibration_Values>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f52:	e7fe      	b.n	8000f52 <main+0x92>
 8000f54:	200002d4 	.word	0x200002d4
 8000f58:	2000028c 	.word	0x2000028c
 8000f5c:	200001f0 	.word	0x200001f0
 8000f60:	20000244 	.word	0x20000244
 8000f64:	20000254 	.word	0x20000254

08000f68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b090      	sub	sp, #64	; 0x40
 8000f6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f6e:	f107 0318 	add.w	r3, r7, #24
 8000f72:	2228      	movs	r2, #40	; 0x28
 8000f74:	2100      	movs	r1, #0
 8000f76:	4618      	mov	r0, r3
 8000f78:	f005 fbbd 	bl	80066f6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f7c:	1d3b      	adds	r3, r7, #4
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	605a      	str	r2, [r3, #4]
 8000f84:	609a      	str	r2, [r3, #8]
 8000f86:	60da      	str	r2, [r3, #12]
 8000f88:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f8a:	2302      	movs	r3, #2
 8000f8c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f92:	2310      	movs	r3, #16
 8000f94:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f96:	2300      	movs	r3, #0
 8000f98:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f9a:	f107 0318 	add.w	r3, r7, #24
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f002 fc50 	bl	8003844 <HAL_RCC_OscConfig>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000faa:	f000 f818 	bl	8000fde <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fae:	230f      	movs	r3, #15
 8000fb0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fc2:	1d3b      	adds	r3, r7, #4
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f002 febe 	bl	8003d48 <HAL_RCC_ClockConfig>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d001      	beq.n	8000fd6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000fd2:	f000 f804 	bl	8000fde <Error_Handler>
  }
}
 8000fd6:	bf00      	nop
 8000fd8:	3740      	adds	r7, #64	; 0x40
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fde:	b480      	push	{r7}
 8000fe0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fe2:	b672      	cpsid	i
}
 8000fe4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fe6:	e7fe      	b.n	8000fe6 <Error_Handler+0x8>

08000fe8 <InitPhysics>:
#include "physics.h"

CLCD_I2C_Name LCD_t;
LED_RGB led_t;

void InitPhysics(I2C_HandleTypeDef* i2c, TIM_HandleTypeDef* tim_rgb){
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	6039      	str	r1, [r7, #0]
	led_t.tim = tim_rgb;
 8000ff2:	4a07      	ldr	r2, [pc, #28]	; (8001010 <InitPhysics+0x28>)
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	6053      	str	r3, [r2, #4]

	CLCD_I2C_Init(&LCD_t, i2c, 0x4e, 20, 4);
 8000ff8:	2304      	movs	r3, #4
 8000ffa:	9300      	str	r3, [sp, #0]
 8000ffc:	2314      	movs	r3, #20
 8000ffe:	224e      	movs	r2, #78	; 0x4e
 8001000:	6879      	ldr	r1, [r7, #4]
 8001002:	4804      	ldr	r0, [pc, #16]	; (8001014 <InitPhysics+0x2c>)
 8001004:	f000 fe5e 	bl	8001cc4 <CLCD_I2C_Init>

}
 8001008:	bf00      	nop
 800100a:	3708      	adds	r7, #8
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	2000026c 	.word	0x2000026c
 8001014:	20000260 	.word	0x20000260

08001018 <turnOffLED>:

void turnOffLED(void){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	set_codeRGB(led_t.tim, 0x000000);
 800101c:	4b03      	ldr	r3, [pc, #12]	; (800102c <turnOffLED+0x14>)
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	2100      	movs	r1, #0
 8001022:	4618      	mov	r0, r3
 8001024:	f000 ff5c 	bl	8001ee0 <set_codeRGB>
}
 8001028:	bf00      	nop
 800102a:	bd80      	pop	{r7, pc}
 800102c:	2000026c 	.word	0x2000026c

08001030 <turnOnGreen>:

void turnOnGreen(void){
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
	set_codeRGB(led_t.tim, 0x00FF00);
 8001034:	4b04      	ldr	r3, [pc, #16]	; (8001048 <turnOnGreen+0x18>)
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 800103c:	4618      	mov	r0, r3
 800103e:	f000 ff4f 	bl	8001ee0 <set_codeRGB>
}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	2000026c 	.word	0x2000026c

0800104c <turnOnBlue>:

void turnOnBlue(void){
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
	set_codeRGB(led_t.tim, 0x0000FF);
 8001050:	4b03      	ldr	r3, [pc, #12]	; (8001060 <turnOnBlue+0x14>)
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	21ff      	movs	r1, #255	; 0xff
 8001056:	4618      	mov	r0, r3
 8001058:	f000 ff42 	bl	8001ee0 <set_codeRGB>
}
 800105c:	bf00      	nop
 800105e:	bd80      	pop	{r7, pc}
 8001060:	2000026c 	.word	0x2000026c

08001064 <turnOnRed>:

void turnOnRed(void){
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
	set_codeRGB(led_t.tim, 0xFF0000);
 8001068:	4b04      	ldr	r3, [pc, #16]	; (800107c <turnOnRed+0x18>)
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
 8001070:	4618      	mov	r0, r3
 8001072:	f000 ff35 	bl	8001ee0 <set_codeRGB>
}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	2000026c 	.word	0x2000026c

08001080 <LCD_DisplayPage1>:

void LCD_DisplayPage1(){
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
	CLCD_I2C_Clear(&LCD_t);
 8001084:	480b      	ldr	r0, [pc, #44]	; (80010b4 <LCD_DisplayPage1+0x34>)
 8001086:	f000 fef7 	bl	8001e78 <CLCD_I2C_Clear>
	CLCD_I2C_SetCursor(&LCD_t, 4, 0);
 800108a:	2200      	movs	r2, #0
 800108c:	2104      	movs	r1, #4
 800108e:	4809      	ldr	r0, [pc, #36]	; (80010b4 <LCD_DisplayPage1+0x34>)
 8001090:	f000 fe88 	bl	8001da4 <CLCD_I2C_SetCursor>
	CLCD_I2C_WriteString(&LCD_t, "WEATHER");
 8001094:	4908      	ldr	r1, [pc, #32]	; (80010b8 <LCD_DisplayPage1+0x38>)
 8001096:	4807      	ldr	r0, [pc, #28]	; (80010b4 <LCD_DisplayPage1+0x34>)
 8001098:	f000 fed7 	bl	8001e4a <CLCD_I2C_WriteString>
	CLCD_I2C_SetCursor(&LCD_t, 4, 1);
 800109c:	2201      	movs	r2, #1
 800109e:	2104      	movs	r1, #4
 80010a0:	4804      	ldr	r0, [pc, #16]	; (80010b4 <LCD_DisplayPage1+0x34>)
 80010a2:	f000 fe7f 	bl	8001da4 <CLCD_I2C_SetCursor>
	CLCD_I2C_WriteString(&LCD_t, "STATION");
 80010a6:	4905      	ldr	r1, [pc, #20]	; (80010bc <LCD_DisplayPage1+0x3c>)
 80010a8:	4802      	ldr	r0, [pc, #8]	; (80010b4 <LCD_DisplayPage1+0x34>)
 80010aa:	f000 fece 	bl	8001e4a <CLCD_I2C_WriteString>
}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	20000260 	.word	0x20000260
 80010b8:	08008430 	.word	0x08008430
 80010bc:	08008438 	.word	0x08008438

080010c0 <LCD_DisplayConnectEsp>:
	sprintf(buff, "LightIts:%0.1f", lightins);
	CLCD_I2C_SetCursor(&LCD_t, 0, 1);
	CLCD_I2C_WriteString(&LCD_t, buff);
}

void LCD_DisplayConnectEsp(uint8_t state){
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	71fb      	strb	r3, [r7, #7]
	switch (state) {
 80010ca:	79fb      	ldrb	r3, [r7, #7]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d002      	beq.n	80010d6 <LCD_DisplayConnectEsp+0x16>
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d016      	beq.n	8001102 <LCD_DisplayConnectEsp+0x42>

			break;
	}


}
 80010d4:	e02b      	b.n	800112e <LCD_DisplayConnectEsp+0x6e>
			CLCD_I2C_Clear(&LCD_t);
 80010d6:	4818      	ldr	r0, [pc, #96]	; (8001138 <LCD_DisplayConnectEsp+0x78>)
 80010d8:	f000 fece 	bl	8001e78 <CLCD_I2C_Clear>
			CLCD_I2C_SetCursor(&LCD_t, 0, 0);
 80010dc:	2200      	movs	r2, #0
 80010de:	2100      	movs	r1, #0
 80010e0:	4815      	ldr	r0, [pc, #84]	; (8001138 <LCD_DisplayConnectEsp+0x78>)
 80010e2:	f000 fe5f 	bl	8001da4 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(&LCD_t, "Esp");
 80010e6:	4915      	ldr	r1, [pc, #84]	; (800113c <LCD_DisplayConnectEsp+0x7c>)
 80010e8:	4813      	ldr	r0, [pc, #76]	; (8001138 <LCD_DisplayConnectEsp+0x78>)
 80010ea:	f000 feae 	bl	8001e4a <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(&LCD_t, 0, 1);
 80010ee:	2201      	movs	r2, #1
 80010f0:	2100      	movs	r1, #0
 80010f2:	4811      	ldr	r0, [pc, #68]	; (8001138 <LCD_DisplayConnectEsp+0x78>)
 80010f4:	f000 fe56 	bl	8001da4 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(&LCD_t, "Connecting...");
 80010f8:	4911      	ldr	r1, [pc, #68]	; (8001140 <LCD_DisplayConnectEsp+0x80>)
 80010fa:	480f      	ldr	r0, [pc, #60]	; (8001138 <LCD_DisplayConnectEsp+0x78>)
 80010fc:	f000 fea5 	bl	8001e4a <CLCD_I2C_WriteString>
			break;
 8001100:	e015      	b.n	800112e <LCD_DisplayConnectEsp+0x6e>
			CLCD_I2C_Clear(&LCD_t);
 8001102:	480d      	ldr	r0, [pc, #52]	; (8001138 <LCD_DisplayConnectEsp+0x78>)
 8001104:	f000 feb8 	bl	8001e78 <CLCD_I2C_Clear>
			CLCD_I2C_SetCursor(&LCD_t, 0, 0);
 8001108:	2200      	movs	r2, #0
 800110a:	2100      	movs	r1, #0
 800110c:	480a      	ldr	r0, [pc, #40]	; (8001138 <LCD_DisplayConnectEsp+0x78>)
 800110e:	f000 fe49 	bl	8001da4 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(&LCD_t, "Esp");
 8001112:	490a      	ldr	r1, [pc, #40]	; (800113c <LCD_DisplayConnectEsp+0x7c>)
 8001114:	4808      	ldr	r0, [pc, #32]	; (8001138 <LCD_DisplayConnectEsp+0x78>)
 8001116:	f000 fe98 	bl	8001e4a <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(&LCD_t, 0, 1);
 800111a:	2201      	movs	r2, #1
 800111c:	2100      	movs	r1, #0
 800111e:	4806      	ldr	r0, [pc, #24]	; (8001138 <LCD_DisplayConnectEsp+0x78>)
 8001120:	f000 fe40 	bl	8001da4 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(&LCD_t, "Connected");
 8001124:	4907      	ldr	r1, [pc, #28]	; (8001144 <LCD_DisplayConnectEsp+0x84>)
 8001126:	4804      	ldr	r0, [pc, #16]	; (8001138 <LCD_DisplayConnectEsp+0x78>)
 8001128:	f000 fe8f 	bl	8001e4a <CLCD_I2C_WriteString>
			break;
 800112c:	bf00      	nop
}
 800112e:	bf00      	nop
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20000260 	.word	0x20000260
 800113c:	08008478 	.word	0x08008478
 8001140:	0800847c 	.word	0x0800847c
 8001144:	0800848c 	.word	0x0800848c

08001148 <SCH_Update_Task>:
	container->tail->next->pTask = NULL;
	container->tail = container->tail->next;
	container->emptySlot++;
}

void SCH_Update_Task(void){
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
	if(container != NULL && container->tail != NULL){
 800114c:	4b0d      	ldr	r3, [pc, #52]	; (8001184 <SCH_Update_Task+0x3c>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d012      	beq.n	800117a <SCH_Update_Task+0x32>
 8001154:	4b0b      	ldr	r3, [pc, #44]	; (8001184 <SCH_Update_Task+0x3c>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d00d      	beq.n	800117a <SCH_Update_Task+0x32>
		if(container->tail->next->Delay > 0){
 800115e:	4b09      	ldr	r3, [pc, #36]	; (8001184 <SCH_Update_Task+0x3c>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	68db      	ldr	r3, [r3, #12]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	2b00      	cmp	r3, #0
 800116a:	dd06      	ble.n	800117a <SCH_Update_Task+0x32>
			container->tail->next->Delay--;
 800116c:	4b05      	ldr	r3, [pc, #20]	; (8001184 <SCH_Update_Task+0x3c>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	3a01      	subs	r2, #1
 8001178:	601a      	str	r2, [r3, #0]
		}
	}

}
 800117a:	bf00      	nop
 800117c:	46bd      	mov	sp, r7
 800117e:	bc80      	pop	{r7}
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	20000274 	.word	0x20000274

08001188 <timer1Run>:
	timer3_counter = timer3_mul;
	timer3_flag = 0;
}


void timer1Run(void){
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
	 if(timer1_counter > 0){
 800118c:	4b09      	ldr	r3, [pc, #36]	; (80011b4 <timer1Run+0x2c>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	2b00      	cmp	r3, #0
 8001192:	dd0b      	ble.n	80011ac <timer1Run+0x24>
		 timer1_counter--;
 8001194:	4b07      	ldr	r3, [pc, #28]	; (80011b4 <timer1Run+0x2c>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	3b01      	subs	r3, #1
 800119a:	4a06      	ldr	r2, [pc, #24]	; (80011b4 <timer1Run+0x2c>)
 800119c:	6013      	str	r3, [r2, #0]
		 if(timer1_counter <= 0){
 800119e:	4b05      	ldr	r3, [pc, #20]	; (80011b4 <timer1Run+0x2c>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	dc02      	bgt.n	80011ac <timer1Run+0x24>
			timer1_flag = 1;
 80011a6:	4b04      	ldr	r3, [pc, #16]	; (80011b8 <timer1Run+0x30>)
 80011a8:	2201      	movs	r2, #1
 80011aa:	701a      	strb	r2, [r3, #0]
		 }
	 }
}
 80011ac:	bf00      	nop
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bc80      	pop	{r7}
 80011b2:	4770      	bx	lr
 80011b4:	2000027c 	.word	0x2000027c
 80011b8:	20000278 	.word	0x20000278

080011bc <timer2Run>:

void timer2Run(void){
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
	 if(timer2_counter > 0){
 80011c0:	4b09      	ldr	r3, [pc, #36]	; (80011e8 <timer2Run+0x2c>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	dd0b      	ble.n	80011e0 <timer2Run+0x24>
		 timer2_counter--;
 80011c8:	4b07      	ldr	r3, [pc, #28]	; (80011e8 <timer2Run+0x2c>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	3b01      	subs	r3, #1
 80011ce:	4a06      	ldr	r2, [pc, #24]	; (80011e8 <timer2Run+0x2c>)
 80011d0:	6013      	str	r3, [r2, #0]
		 if(timer2_counter <= 0){
 80011d2:	4b05      	ldr	r3, [pc, #20]	; (80011e8 <timer2Run+0x2c>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	dc02      	bgt.n	80011e0 <timer2Run+0x24>
			timer2_flag = 1;
 80011da:	4b04      	ldr	r3, [pc, #16]	; (80011ec <timer2Run+0x30>)
 80011dc:	2201      	movs	r2, #1
 80011de:	701a      	strb	r2, [r3, #0]
		 }
	 }
}
 80011e0:	bf00      	nop
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bc80      	pop	{r7}
 80011e6:	4770      	bx	lr
 80011e8:	20000280 	.word	0x20000280
 80011ec:	20000279 	.word	0x20000279

080011f0 <timer3Run>:

void timer3Run(void){
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
	 if(timer3_counter > 0){
 80011f4:	4b09      	ldr	r3, [pc, #36]	; (800121c <timer3Run+0x2c>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	dd0b      	ble.n	8001214 <timer3Run+0x24>
		 timer3_counter--;
 80011fc:	4b07      	ldr	r3, [pc, #28]	; (800121c <timer3Run+0x2c>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	3b01      	subs	r3, #1
 8001202:	4a06      	ldr	r2, [pc, #24]	; (800121c <timer3Run+0x2c>)
 8001204:	6013      	str	r3, [r2, #0]
		 if(timer3_counter <= 0){
 8001206:	4b05      	ldr	r3, [pc, #20]	; (800121c <timer3Run+0x2c>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	2b00      	cmp	r3, #0
 800120c:	dc02      	bgt.n	8001214 <timer3Run+0x24>
			timer3_flag = 1;
 800120e:	4b04      	ldr	r3, [pc, #16]	; (8001220 <timer3Run+0x30>)
 8001210:	2201      	movs	r2, #1
 8001212:	701a      	strb	r2, [r3, #0]
		 }
	 }
}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr
 800121c:	20000284 	.word	0x20000284
 8001220:	2000027a 	.word	0x2000027a

08001224 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001234:	d107      	bne.n	8001246 <HAL_TIM_PeriodElapsedCallback+0x22>
		timer1Run();
 8001236:	f7ff ffa7 	bl	8001188 <timer1Run>
		timer2Run();
 800123a:	f7ff ffbf 	bl	80011bc <timer2Run>
		timer3Run();
 800123e:	f7ff ffd7 	bl	80011f0 <timer3Run>
		SCH_Update_Task();
 8001242:	f7ff ff81 	bl	8001148 <SCH_Update_Task>
	}
}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
	...

08001250 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001250:	b480      	push	{r7}
 8001252:	b085      	sub	sp, #20
 8001254:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001256:	4b15      	ldr	r3, [pc, #84]	; (80012ac <HAL_MspInit+0x5c>)
 8001258:	699b      	ldr	r3, [r3, #24]
 800125a:	4a14      	ldr	r2, [pc, #80]	; (80012ac <HAL_MspInit+0x5c>)
 800125c:	f043 0301 	orr.w	r3, r3, #1
 8001260:	6193      	str	r3, [r2, #24]
 8001262:	4b12      	ldr	r3, [pc, #72]	; (80012ac <HAL_MspInit+0x5c>)
 8001264:	699b      	ldr	r3, [r3, #24]
 8001266:	f003 0301 	and.w	r3, r3, #1
 800126a:	60bb      	str	r3, [r7, #8]
 800126c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800126e:	4b0f      	ldr	r3, [pc, #60]	; (80012ac <HAL_MspInit+0x5c>)
 8001270:	69db      	ldr	r3, [r3, #28]
 8001272:	4a0e      	ldr	r2, [pc, #56]	; (80012ac <HAL_MspInit+0x5c>)
 8001274:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001278:	61d3      	str	r3, [r2, #28]
 800127a:	4b0c      	ldr	r3, [pc, #48]	; (80012ac <HAL_MspInit+0x5c>)
 800127c:	69db      	ldr	r3, [r3, #28]
 800127e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001282:	607b      	str	r3, [r7, #4]
 8001284:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001286:	4b0a      	ldr	r3, [pc, #40]	; (80012b0 <HAL_MspInit+0x60>)
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	60fb      	str	r3, [r7, #12]
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001292:	60fb      	str	r3, [r7, #12]
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800129a:	60fb      	str	r3, [r7, #12]
 800129c:	4a04      	ldr	r2, [pc, #16]	; (80012b0 <HAL_MspInit+0x60>)
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012a2:	bf00      	nop
 80012a4:	3714      	adds	r7, #20
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bc80      	pop	{r7}
 80012aa:	4770      	bx	lr
 80012ac:	40021000 	.word	0x40021000
 80012b0:	40010000 	.word	0x40010000

080012b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012b8:	e7fe      	b.n	80012b8 <NMI_Handler+0x4>

080012ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012ba:	b480      	push	{r7}
 80012bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012be:	e7fe      	b.n	80012be <HardFault_Handler+0x4>

080012c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012c4:	e7fe      	b.n	80012c4 <MemManage_Handler+0x4>

080012c6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012c6:	b480      	push	{r7}
 80012c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012ca:	e7fe      	b.n	80012ca <BusFault_Handler+0x4>

080012cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012d0:	e7fe      	b.n	80012d0 <UsageFault_Handler+0x4>

080012d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012d2:	b480      	push	{r7}
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012d6:	bf00      	nop
 80012d8:	46bd      	mov	sp, r7
 80012da:	bc80      	pop	{r7}
 80012dc:	4770      	bx	lr

080012de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012de:	b480      	push	{r7}
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012e2:	bf00      	nop
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bc80      	pop	{r7}
 80012e8:	4770      	bx	lr

080012ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012ea:	b480      	push	{r7}
 80012ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012ee:	bf00      	nop
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bc80      	pop	{r7}
 80012f4:	4770      	bx	lr

080012f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012fa:	f000 feb1 	bl	8002060 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012fe:	bf00      	nop
 8001300:	bd80      	pop	{r7, pc}
	...

08001304 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001308:	4802      	ldr	r0, [pc, #8]	; (8001314 <TIM2_IRQHandler+0x10>)
 800130a:	f003 f847 	bl	800439c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	200002d4 	.word	0x200002d4

08001318 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800131c:	4802      	ldr	r0, [pc, #8]	; (8001328 <USART1_IRQHandler+0x10>)
 800131e:	f003 fec1 	bl	80050a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001322:	bf00      	nop
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	20000360 	.word	0x20000360

0800132c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  return 1;
 8001330:	2301      	movs	r3, #1
}
 8001332:	4618      	mov	r0, r3
 8001334:	46bd      	mov	sp, r7
 8001336:	bc80      	pop	{r7}
 8001338:	4770      	bx	lr

0800133a <_kill>:

int _kill(int pid, int sig)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	b082      	sub	sp, #8
 800133e:	af00      	add	r7, sp, #0
 8001340:	6078      	str	r0, [r7, #4]
 8001342:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001344:	f005 fa3a 	bl	80067bc <__errno>
 8001348:	4603      	mov	r3, r0
 800134a:	2216      	movs	r2, #22
 800134c:	601a      	str	r2, [r3, #0]
  return -1;
 800134e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001352:	4618      	mov	r0, r3
 8001354:	3708      	adds	r7, #8
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}

0800135a <_exit>:

void _exit (int status)
{
 800135a:	b580      	push	{r7, lr}
 800135c:	b082      	sub	sp, #8
 800135e:	af00      	add	r7, sp, #0
 8001360:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001362:	f04f 31ff 	mov.w	r1, #4294967295
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f7ff ffe7 	bl	800133a <_kill>
  while (1) {}    /* Make sure we hang here */
 800136c:	e7fe      	b.n	800136c <_exit+0x12>

0800136e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800136e:	b580      	push	{r7, lr}
 8001370:	b086      	sub	sp, #24
 8001372:	af00      	add	r7, sp, #0
 8001374:	60f8      	str	r0, [r7, #12]
 8001376:	60b9      	str	r1, [r7, #8]
 8001378:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800137a:	2300      	movs	r3, #0
 800137c:	617b      	str	r3, [r7, #20]
 800137e:	e00a      	b.n	8001396 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001380:	f3af 8000 	nop.w
 8001384:	4601      	mov	r1, r0
 8001386:	68bb      	ldr	r3, [r7, #8]
 8001388:	1c5a      	adds	r2, r3, #1
 800138a:	60ba      	str	r2, [r7, #8]
 800138c:	b2ca      	uxtb	r2, r1
 800138e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	3301      	adds	r3, #1
 8001394:	617b      	str	r3, [r7, #20]
 8001396:	697a      	ldr	r2, [r7, #20]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	429a      	cmp	r2, r3
 800139c:	dbf0      	blt.n	8001380 <_read+0x12>
  }

  return len;
 800139e:	687b      	ldr	r3, [r7, #4]
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3718      	adds	r7, #24
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	60f8      	str	r0, [r7, #12]
 80013b0:	60b9      	str	r1, [r7, #8]
 80013b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013b4:	2300      	movs	r3, #0
 80013b6:	617b      	str	r3, [r7, #20]
 80013b8:	e009      	b.n	80013ce <_write+0x26>
  {
    __io_putchar(*ptr++);
 80013ba:	68bb      	ldr	r3, [r7, #8]
 80013bc:	1c5a      	adds	r2, r3, #1
 80013be:	60ba      	str	r2, [r7, #8]
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	4618      	mov	r0, r3
 80013c4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	3301      	adds	r3, #1
 80013cc:	617b      	str	r3, [r7, #20]
 80013ce:	697a      	ldr	r2, [r7, #20]
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	429a      	cmp	r2, r3
 80013d4:	dbf1      	blt.n	80013ba <_write+0x12>
  }
  return len;
 80013d6:	687b      	ldr	r3, [r7, #4]
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3718      	adds	r7, #24
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}

080013e0 <_close>:

int _close(int file)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80013e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	370c      	adds	r7, #12
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bc80      	pop	{r7}
 80013f4:	4770      	bx	lr

080013f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013f6:	b480      	push	{r7}
 80013f8:	b083      	sub	sp, #12
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	6078      	str	r0, [r7, #4]
 80013fe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001406:	605a      	str	r2, [r3, #4]
  return 0;
 8001408:	2300      	movs	r3, #0
}
 800140a:	4618      	mov	r0, r3
 800140c:	370c      	adds	r7, #12
 800140e:	46bd      	mov	sp, r7
 8001410:	bc80      	pop	{r7}
 8001412:	4770      	bx	lr

08001414 <_isatty>:

int _isatty(int file)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800141c:	2301      	movs	r3, #1
}
 800141e:	4618      	mov	r0, r3
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	bc80      	pop	{r7}
 8001426:	4770      	bx	lr

08001428 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001428:	b480      	push	{r7}
 800142a:	b085      	sub	sp, #20
 800142c:	af00      	add	r7, sp, #0
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	60b9      	str	r1, [r7, #8]
 8001432:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001434:	2300      	movs	r3, #0
}
 8001436:	4618      	mov	r0, r3
 8001438:	3714      	adds	r7, #20
 800143a:	46bd      	mov	sp, r7
 800143c:	bc80      	pop	{r7}
 800143e:	4770      	bx	lr

08001440 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001448:	4a14      	ldr	r2, [pc, #80]	; (800149c <_sbrk+0x5c>)
 800144a:	4b15      	ldr	r3, [pc, #84]	; (80014a0 <_sbrk+0x60>)
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001454:	4b13      	ldr	r3, [pc, #76]	; (80014a4 <_sbrk+0x64>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d102      	bne.n	8001462 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800145c:	4b11      	ldr	r3, [pc, #68]	; (80014a4 <_sbrk+0x64>)
 800145e:	4a12      	ldr	r2, [pc, #72]	; (80014a8 <_sbrk+0x68>)
 8001460:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001462:	4b10      	ldr	r3, [pc, #64]	; (80014a4 <_sbrk+0x64>)
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4413      	add	r3, r2
 800146a:	693a      	ldr	r2, [r7, #16]
 800146c:	429a      	cmp	r2, r3
 800146e:	d207      	bcs.n	8001480 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001470:	f005 f9a4 	bl	80067bc <__errno>
 8001474:	4603      	mov	r3, r0
 8001476:	220c      	movs	r2, #12
 8001478:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800147a:	f04f 33ff 	mov.w	r3, #4294967295
 800147e:	e009      	b.n	8001494 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001480:	4b08      	ldr	r3, [pc, #32]	; (80014a4 <_sbrk+0x64>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001486:	4b07      	ldr	r3, [pc, #28]	; (80014a4 <_sbrk+0x64>)
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4413      	add	r3, r2
 800148e:	4a05      	ldr	r2, [pc, #20]	; (80014a4 <_sbrk+0x64>)
 8001490:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001492:	68fb      	ldr	r3, [r7, #12]
}
 8001494:	4618      	mov	r0, r3
 8001496:	3718      	adds	r7, #24
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	20005000 	.word	0x20005000
 80014a0:	00000400 	.word	0x00000400
 80014a4:	20000288 	.word	0x20000288
 80014a8:	20000510 	.word	0x20000510

080014ac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014b0:	bf00      	nop
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bc80      	pop	{r7}
 80014b6:	4770      	bx	lr

080014b8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b096      	sub	sp, #88	; 0x58
 80014bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014be:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]
 80014c6:	605a      	str	r2, [r3, #4]
 80014c8:	609a      	str	r2, [r3, #8]
 80014ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014cc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014da:	2200      	movs	r2, #0
 80014dc:	601a      	str	r2, [r3, #0]
 80014de:	605a      	str	r2, [r3, #4]
 80014e0:	609a      	str	r2, [r3, #8]
 80014e2:	60da      	str	r2, [r3, #12]
 80014e4:	611a      	str	r2, [r3, #16]
 80014e6:	615a      	str	r2, [r3, #20]
 80014e8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80014ea:	1d3b      	adds	r3, r7, #4
 80014ec:	2220      	movs	r2, #32
 80014ee:	2100      	movs	r1, #0
 80014f0:	4618      	mov	r0, r3
 80014f2:	f005 f900 	bl	80066f6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80014f6:	4b4a      	ldr	r3, [pc, #296]	; (8001620 <MX_TIM1_Init+0x168>)
 80014f8:	4a4a      	ldr	r2, [pc, #296]	; (8001624 <MX_TIM1_Init+0x16c>)
 80014fa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 799;
 80014fc:	4b48      	ldr	r3, [pc, #288]	; (8001620 <MX_TIM1_Init+0x168>)
 80014fe:	f240 321f 	movw	r2, #799	; 0x31f
 8001502:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001504:	4b46      	ldr	r3, [pc, #280]	; (8001620 <MX_TIM1_Init+0x168>)
 8001506:	2200      	movs	r2, #0
 8001508:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9;
 800150a:	4b45      	ldr	r3, [pc, #276]	; (8001620 <MX_TIM1_Init+0x168>)
 800150c:	2209      	movs	r2, #9
 800150e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001510:	4b43      	ldr	r3, [pc, #268]	; (8001620 <MX_TIM1_Init+0x168>)
 8001512:	2200      	movs	r2, #0
 8001514:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001516:	4b42      	ldr	r3, [pc, #264]	; (8001620 <MX_TIM1_Init+0x168>)
 8001518:	2200      	movs	r2, #0
 800151a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800151c:	4b40      	ldr	r3, [pc, #256]	; (8001620 <MX_TIM1_Init+0x168>)
 800151e:	2200      	movs	r2, #0
 8001520:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001522:	483f      	ldr	r0, [pc, #252]	; (8001620 <MX_TIM1_Init+0x168>)
 8001524:	f002 fd9e 	bl	8004064 <HAL_TIM_Base_Init>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800152e:	f7ff fd56 	bl	8000fde <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001532:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001536:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001538:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800153c:	4619      	mov	r1, r3
 800153e:	4838      	ldr	r0, [pc, #224]	; (8001620 <MX_TIM1_Init+0x168>)
 8001540:	f003 f8de 	bl	8004700 <HAL_TIM_ConfigClockSource>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800154a:	f7ff fd48 	bl	8000fde <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800154e:	4834      	ldr	r0, [pc, #208]	; (8001620 <MX_TIM1_Init+0x168>)
 8001550:	f002 fe2a 	bl	80041a8 <HAL_TIM_PWM_Init>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800155a:	f7ff fd40 	bl	8000fde <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800155e:	2300      	movs	r3, #0
 8001560:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001562:	2300      	movs	r3, #0
 8001564:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001566:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800156a:	4619      	mov	r1, r3
 800156c:	482c      	ldr	r0, [pc, #176]	; (8001620 <MX_TIM1_Init+0x168>)
 800156e:	f003 fc63 	bl	8004e38 <HAL_TIMEx_MasterConfigSynchronization>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001578:	f7ff fd31 	bl	8000fde <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800157c:	2360      	movs	r3, #96	; 0x60
 800157e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001580:	2300      	movs	r3, #0
 8001582:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001584:	2300      	movs	r3, #0
 8001586:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001588:	2300      	movs	r3, #0
 800158a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800158c:	2300      	movs	r3, #0
 800158e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001590:	2300      	movs	r3, #0
 8001592:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001594:	2300      	movs	r3, #0
 8001596:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001598:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800159c:	2200      	movs	r2, #0
 800159e:	4619      	mov	r1, r3
 80015a0:	481f      	ldr	r0, [pc, #124]	; (8001620 <MX_TIM1_Init+0x168>)
 80015a2:	f002 ffeb 	bl	800457c <HAL_TIM_PWM_ConfigChannel>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80015ac:	f7ff fd17 	bl	8000fde <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80015b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015b4:	2204      	movs	r2, #4
 80015b6:	4619      	mov	r1, r3
 80015b8:	4819      	ldr	r0, [pc, #100]	; (8001620 <MX_TIM1_Init+0x168>)
 80015ba:	f002 ffdf 	bl	800457c <HAL_TIM_PWM_ConfigChannel>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80015c4:	f7ff fd0b 	bl	8000fde <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80015c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015cc:	2208      	movs	r2, #8
 80015ce:	4619      	mov	r1, r3
 80015d0:	4813      	ldr	r0, [pc, #76]	; (8001620 <MX_TIM1_Init+0x168>)
 80015d2:	f002 ffd3 	bl	800457c <HAL_TIM_PWM_ConfigChannel>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80015dc:	f7ff fcff 	bl	8000fde <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80015e0:	2300      	movs	r3, #0
 80015e2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80015e4:	2300      	movs	r3, #0
 80015e6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80015e8:	2300      	movs	r3, #0
 80015ea:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80015ec:	2300      	movs	r3, #0
 80015ee:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80015f0:	2300      	movs	r3, #0
 80015f2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80015f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015f8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80015fa:	2300      	movs	r3, #0
 80015fc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	4619      	mov	r1, r3
 8001602:	4807      	ldr	r0, [pc, #28]	; (8001620 <MX_TIM1_Init+0x168>)
 8001604:	f003 fc76 	bl	8004ef4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 800160e:	f7ff fce6 	bl	8000fde <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001612:	4803      	ldr	r0, [pc, #12]	; (8001620 <MX_TIM1_Init+0x168>)
 8001614:	f000 f88c 	bl	8001730 <HAL_TIM_MspPostInit>

}
 8001618:	bf00      	nop
 800161a:	3758      	adds	r7, #88	; 0x58
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	2000028c 	.word	0x2000028c
 8001624:	40012c00 	.word	0x40012c00

08001628 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800162e:	f107 0308 	add.w	r3, r7, #8
 8001632:	2200      	movs	r2, #0
 8001634:	601a      	str	r2, [r3, #0]
 8001636:	605a      	str	r2, [r3, #4]
 8001638:	609a      	str	r2, [r3, #8]
 800163a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800163c:	463b      	mov	r3, r7
 800163e:	2200      	movs	r2, #0
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001644:	4b1d      	ldr	r3, [pc, #116]	; (80016bc <MX_TIM2_Init+0x94>)
 8001646:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800164a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800164c:	4b1b      	ldr	r3, [pc, #108]	; (80016bc <MX_TIM2_Init+0x94>)
 800164e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001652:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001654:	4b19      	ldr	r3, [pc, #100]	; (80016bc <MX_TIM2_Init+0x94>)
 8001656:	2200      	movs	r2, #0
 8001658:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800165a:	4b18      	ldr	r3, [pc, #96]	; (80016bc <MX_TIM2_Init+0x94>)
 800165c:	2209      	movs	r2, #9
 800165e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001660:	4b16      	ldr	r3, [pc, #88]	; (80016bc <MX_TIM2_Init+0x94>)
 8001662:	2200      	movs	r2, #0
 8001664:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001666:	4b15      	ldr	r3, [pc, #84]	; (80016bc <MX_TIM2_Init+0x94>)
 8001668:	2200      	movs	r2, #0
 800166a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800166c:	4813      	ldr	r0, [pc, #76]	; (80016bc <MX_TIM2_Init+0x94>)
 800166e:	f002 fcf9 	bl	8004064 <HAL_TIM_Base_Init>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001678:	f7ff fcb1 	bl	8000fde <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800167c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001680:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001682:	f107 0308 	add.w	r3, r7, #8
 8001686:	4619      	mov	r1, r3
 8001688:	480c      	ldr	r0, [pc, #48]	; (80016bc <MX_TIM2_Init+0x94>)
 800168a:	f003 f839 	bl	8004700 <HAL_TIM_ConfigClockSource>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d001      	beq.n	8001698 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001694:	f7ff fca3 	bl	8000fde <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001698:	2300      	movs	r3, #0
 800169a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800169c:	2300      	movs	r3, #0
 800169e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016a0:	463b      	mov	r3, r7
 80016a2:	4619      	mov	r1, r3
 80016a4:	4805      	ldr	r0, [pc, #20]	; (80016bc <MX_TIM2_Init+0x94>)
 80016a6:	f003 fbc7 	bl	8004e38 <HAL_TIMEx_MasterConfigSynchronization>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80016b0:	f7ff fc95 	bl	8000fde <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80016b4:	bf00      	nop
 80016b6:	3718      	adds	r7, #24
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	200002d4 	.word	0x200002d4

080016c0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a16      	ldr	r2, [pc, #88]	; (8001728 <HAL_TIM_Base_MspInit+0x68>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d10c      	bne.n	80016ec <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016d2:	4b16      	ldr	r3, [pc, #88]	; (800172c <HAL_TIM_Base_MspInit+0x6c>)
 80016d4:	699b      	ldr	r3, [r3, #24]
 80016d6:	4a15      	ldr	r2, [pc, #84]	; (800172c <HAL_TIM_Base_MspInit+0x6c>)
 80016d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80016dc:	6193      	str	r3, [r2, #24]
 80016de:	4b13      	ldr	r3, [pc, #76]	; (800172c <HAL_TIM_Base_MspInit+0x6c>)
 80016e0:	699b      	ldr	r3, [r3, #24]
 80016e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80016e6:	60fb      	str	r3, [r7, #12]
 80016e8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80016ea:	e018      	b.n	800171e <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM2)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016f4:	d113      	bne.n	800171e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016f6:	4b0d      	ldr	r3, [pc, #52]	; (800172c <HAL_TIM_Base_MspInit+0x6c>)
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	4a0c      	ldr	r2, [pc, #48]	; (800172c <HAL_TIM_Base_MspInit+0x6c>)
 80016fc:	f043 0301 	orr.w	r3, r3, #1
 8001700:	61d3      	str	r3, [r2, #28]
 8001702:	4b0a      	ldr	r3, [pc, #40]	; (800172c <HAL_TIM_Base_MspInit+0x6c>)
 8001704:	69db      	ldr	r3, [r3, #28]
 8001706:	f003 0301 	and.w	r3, r3, #1
 800170a:	60bb      	str	r3, [r7, #8]
 800170c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800170e:	2200      	movs	r2, #0
 8001710:	2100      	movs	r1, #0
 8001712:	201c      	movs	r0, #28
 8001714:	f000 fdbb 	bl	800228e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001718:	201c      	movs	r0, #28
 800171a:	f000 fdd4 	bl	80022c6 <HAL_NVIC_EnableIRQ>
}
 800171e:	bf00      	nop
 8001720:	3710      	adds	r7, #16
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	40012c00 	.word	0x40012c00
 800172c:	40021000 	.word	0x40021000

08001730 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b088      	sub	sp, #32
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001738:	f107 0310 	add.w	r3, r7, #16
 800173c:	2200      	movs	r2, #0
 800173e:	601a      	str	r2, [r3, #0]
 8001740:	605a      	str	r2, [r3, #4]
 8001742:	609a      	str	r2, [r3, #8]
 8001744:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a10      	ldr	r2, [pc, #64]	; (800178c <HAL_TIM_MspPostInit+0x5c>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d118      	bne.n	8001782 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001750:	4b0f      	ldr	r3, [pc, #60]	; (8001790 <HAL_TIM_MspPostInit+0x60>)
 8001752:	699b      	ldr	r3, [r3, #24]
 8001754:	4a0e      	ldr	r2, [pc, #56]	; (8001790 <HAL_TIM_MspPostInit+0x60>)
 8001756:	f043 0304 	orr.w	r3, r3, #4
 800175a:	6193      	str	r3, [r2, #24]
 800175c:	4b0c      	ldr	r3, [pc, #48]	; (8001790 <HAL_TIM_MspPostInit+0x60>)
 800175e:	699b      	ldr	r3, [r3, #24]
 8001760:	f003 0304 	and.w	r3, r3, #4
 8001764:	60fb      	str	r3, [r7, #12]
 8001766:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001768:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800176c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800176e:	2302      	movs	r3, #2
 8001770:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001772:	2302      	movs	r3, #2
 8001774:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001776:	f107 0310 	add.w	r3, r7, #16
 800177a:	4619      	mov	r1, r3
 800177c:	4805      	ldr	r0, [pc, #20]	; (8001794 <HAL_TIM_MspPostInit+0x64>)
 800177e:	f000 fe6f 	bl	8002460 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001782:	bf00      	nop
 8001784:	3720      	adds	r7, #32
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40012c00 	.word	0x40012c00
 8001790:	40021000 	.word	0x40021000
 8001794:	40010800 	.word	0x40010800

08001798 <HAL_UART_RxCpltCallback>:
	Uart_ESPSendByte(str, sizeof(str));
}

// call back

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart){
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a1f      	ldr	r2, [pc, #124]	; (8001824 <HAL_UART_RxCpltCallback+0x8c>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d119      	bne.n	80017de <HAL_UART_RxCpltCallback+0x46>
		buffer1_flag = 1;
 80017aa:	4b1f      	ldr	r3, [pc, #124]	; (8001828 <HAL_UART_RxCpltCallback+0x90>)
 80017ac:	2201      	movs	r2, #1
 80017ae:	701a      	strb	r2, [r3, #0]
		buffer1[index_buffer1++] = receive_buffer1;
 80017b0:	4b1e      	ldr	r3, [pc, #120]	; (800182c <HAL_UART_RxCpltCallback+0x94>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	1c5a      	adds	r2, r3, #1
 80017b6:	b2d1      	uxtb	r1, r2
 80017b8:	4a1c      	ldr	r2, [pc, #112]	; (800182c <HAL_UART_RxCpltCallback+0x94>)
 80017ba:	7011      	strb	r1, [r2, #0]
 80017bc:	461a      	mov	r2, r3
 80017be:	4b1c      	ldr	r3, [pc, #112]	; (8001830 <HAL_UART_RxCpltCallback+0x98>)
 80017c0:	7819      	ldrb	r1, [r3, #0]
 80017c2:	4b1c      	ldr	r3, [pc, #112]	; (8001834 <HAL_UART_RxCpltCallback+0x9c>)
 80017c4:	5499      	strb	r1, [r3, r2]
		if(index_buffer1 > (BUFFER_SIZE - 1)) index_buffer1 = 0;
 80017c6:	4b19      	ldr	r3, [pc, #100]	; (800182c <HAL_UART_RxCpltCallback+0x94>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	2b1d      	cmp	r3, #29
 80017cc:	d902      	bls.n	80017d4 <HAL_UART_RxCpltCallback+0x3c>
 80017ce:	4b17      	ldr	r3, [pc, #92]	; (800182c <HAL_UART_RxCpltCallback+0x94>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(huart, &receive_buffer1, 1);
 80017d4:	2201      	movs	r2, #1
 80017d6:	4916      	ldr	r1, [pc, #88]	; (8001830 <HAL_UART_RxCpltCallback+0x98>)
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	f003 fc3e 	bl	800505a <HAL_UART_Receive_IT>
	}

	if(huart->Instance == USART2){
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a15      	ldr	r2, [pc, #84]	; (8001838 <HAL_UART_RxCpltCallback+0xa0>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d119      	bne.n	800181c <HAL_UART_RxCpltCallback+0x84>
		buffer2_flag = 1;
 80017e8:	4b14      	ldr	r3, [pc, #80]	; (800183c <HAL_UART_RxCpltCallback+0xa4>)
 80017ea:	2201      	movs	r2, #1
 80017ec:	701a      	strb	r2, [r3, #0]
		buffer2[index_buffer2++] = receive_buffer2;
 80017ee:	4b14      	ldr	r3, [pc, #80]	; (8001840 <HAL_UART_RxCpltCallback+0xa8>)
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	1c5a      	adds	r2, r3, #1
 80017f4:	b2d1      	uxtb	r1, r2
 80017f6:	4a12      	ldr	r2, [pc, #72]	; (8001840 <HAL_UART_RxCpltCallback+0xa8>)
 80017f8:	7011      	strb	r1, [r2, #0]
 80017fa:	461a      	mov	r2, r3
 80017fc:	4b11      	ldr	r3, [pc, #68]	; (8001844 <HAL_UART_RxCpltCallback+0xac>)
 80017fe:	7819      	ldrb	r1, [r3, #0]
 8001800:	4b11      	ldr	r3, [pc, #68]	; (8001848 <HAL_UART_RxCpltCallback+0xb0>)
 8001802:	5499      	strb	r1, [r3, r2]
		if(index_buffer2 > (BUFFER_SIZE - 1)) index_buffer2 = 0;
 8001804:	4b0e      	ldr	r3, [pc, #56]	; (8001840 <HAL_UART_RxCpltCallback+0xa8>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	2b1d      	cmp	r3, #29
 800180a:	d902      	bls.n	8001812 <HAL_UART_RxCpltCallback+0x7a>
 800180c:	4b0c      	ldr	r3, [pc, #48]	; (8001840 <HAL_UART_RxCpltCallback+0xa8>)
 800180e:	2200      	movs	r2, #0
 8001810:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(huart, &receive_buffer2, 1);
 8001812:	2201      	movs	r2, #1
 8001814:	490b      	ldr	r1, [pc, #44]	; (8001844 <HAL_UART_RxCpltCallback+0xac>)
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f003 fc1f 	bl	800505a <HAL_UART_Receive_IT>

	}
}
 800181c:	bf00      	nop
 800181e:	3708      	adds	r7, #8
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	40013800 	.word	0x40013800
 8001828:	2000031e 	.word	0x2000031e
 800182c:	2000035e 	.word	0x2000035e
 8001830:	2000031c 	.word	0x2000031c
 8001834:	20000320 	.word	0x20000320
 8001838:	40004400 	.word	0x40004400
 800183c:	2000031f 	.word	0x2000031f
 8001840:	2000035f 	.word	0x2000035f
 8001844:	2000031d 	.word	0x2000031d
 8001848:	20000340 	.word	0x20000340

0800184c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001850:	4b11      	ldr	r3, [pc, #68]	; (8001898 <MX_USART1_UART_Init+0x4c>)
 8001852:	4a12      	ldr	r2, [pc, #72]	; (800189c <MX_USART1_UART_Init+0x50>)
 8001854:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001856:	4b10      	ldr	r3, [pc, #64]	; (8001898 <MX_USART1_UART_Init+0x4c>)
 8001858:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800185c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800185e:	4b0e      	ldr	r3, [pc, #56]	; (8001898 <MX_USART1_UART_Init+0x4c>)
 8001860:	2200      	movs	r2, #0
 8001862:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001864:	4b0c      	ldr	r3, [pc, #48]	; (8001898 <MX_USART1_UART_Init+0x4c>)
 8001866:	2200      	movs	r2, #0
 8001868:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800186a:	4b0b      	ldr	r3, [pc, #44]	; (8001898 <MX_USART1_UART_Init+0x4c>)
 800186c:	2200      	movs	r2, #0
 800186e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001870:	4b09      	ldr	r3, [pc, #36]	; (8001898 <MX_USART1_UART_Init+0x4c>)
 8001872:	220c      	movs	r2, #12
 8001874:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001876:	4b08      	ldr	r3, [pc, #32]	; (8001898 <MX_USART1_UART_Init+0x4c>)
 8001878:	2200      	movs	r2, #0
 800187a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800187c:	4b06      	ldr	r3, [pc, #24]	; (8001898 <MX_USART1_UART_Init+0x4c>)
 800187e:	2200      	movs	r2, #0
 8001880:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001882:	4805      	ldr	r0, [pc, #20]	; (8001898 <MX_USART1_UART_Init+0x4c>)
 8001884:	f003 fb99 	bl	8004fba <HAL_UART_Init>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d001      	beq.n	8001892 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800188e:	f7ff fba6 	bl	8000fde <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001892:	bf00      	nop
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	20000360 	.word	0x20000360
 800189c:	40013800 	.word	0x40013800

080018a0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b08a      	sub	sp, #40	; 0x28
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a8:	f107 0314 	add.w	r3, r7, #20
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
 80018b0:	605a      	str	r2, [r3, #4]
 80018b2:	609a      	str	r2, [r3, #8]
 80018b4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a26      	ldr	r2, [pc, #152]	; (8001954 <HAL_UART_MspInit+0xb4>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d145      	bne.n	800194c <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018c0:	4b25      	ldr	r3, [pc, #148]	; (8001958 <HAL_UART_MspInit+0xb8>)
 80018c2:	699b      	ldr	r3, [r3, #24]
 80018c4:	4a24      	ldr	r2, [pc, #144]	; (8001958 <HAL_UART_MspInit+0xb8>)
 80018c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018ca:	6193      	str	r3, [r2, #24]
 80018cc:	4b22      	ldr	r3, [pc, #136]	; (8001958 <HAL_UART_MspInit+0xb8>)
 80018ce:	699b      	ldr	r3, [r3, #24]
 80018d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018d4:	613b      	str	r3, [r7, #16]
 80018d6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018d8:	4b1f      	ldr	r3, [pc, #124]	; (8001958 <HAL_UART_MspInit+0xb8>)
 80018da:	699b      	ldr	r3, [r3, #24]
 80018dc:	4a1e      	ldr	r2, [pc, #120]	; (8001958 <HAL_UART_MspInit+0xb8>)
 80018de:	f043 0308 	orr.w	r3, r3, #8
 80018e2:	6193      	str	r3, [r2, #24]
 80018e4:	4b1c      	ldr	r3, [pc, #112]	; (8001958 <HAL_UART_MspInit+0xb8>)
 80018e6:	699b      	ldr	r3, [r3, #24]
 80018e8:	f003 0308 	and.w	r3, r3, #8
 80018ec:	60fb      	str	r3, [r7, #12]
 80018ee:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80018f0:	2340      	movs	r3, #64	; 0x40
 80018f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f4:	2302      	movs	r3, #2
 80018f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018f8:	2303      	movs	r3, #3
 80018fa:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018fc:	f107 0314 	add.w	r3, r7, #20
 8001900:	4619      	mov	r1, r3
 8001902:	4816      	ldr	r0, [pc, #88]	; (800195c <HAL_UART_MspInit+0xbc>)
 8001904:	f000 fdac 	bl	8002460 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001908:	2380      	movs	r3, #128	; 0x80
 800190a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800190c:	2300      	movs	r3, #0
 800190e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001910:	2300      	movs	r3, #0
 8001912:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001914:	f107 0314 	add.w	r3, r7, #20
 8001918:	4619      	mov	r1, r3
 800191a:	4810      	ldr	r0, [pc, #64]	; (800195c <HAL_UART_MspInit+0xbc>)
 800191c:	f000 fda0 	bl	8002460 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001920:	4b0f      	ldr	r3, [pc, #60]	; (8001960 <HAL_UART_MspInit+0xc0>)
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	627b      	str	r3, [r7, #36]	; 0x24
 8001926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001928:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800192c:	627b      	str	r3, [r7, #36]	; 0x24
 800192e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001930:	f043 0304 	orr.w	r3, r3, #4
 8001934:	627b      	str	r3, [r7, #36]	; 0x24
 8001936:	4a0a      	ldr	r2, [pc, #40]	; (8001960 <HAL_UART_MspInit+0xc0>)
 8001938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800193a:	6053      	str	r3, [r2, #4]

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800193c:	2200      	movs	r2, #0
 800193e:	2100      	movs	r1, #0
 8001940:	2025      	movs	r0, #37	; 0x25
 8001942:	f000 fca4 	bl	800228e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001946:	2025      	movs	r0, #37	; 0x25
 8001948:	f000 fcbd 	bl	80022c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800194c:	bf00      	nop
 800194e:	3728      	adds	r7, #40	; 0x28
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	40013800 	.word	0x40013800
 8001958:	40021000 	.word	0x40021000
 800195c:	40010c00 	.word	0x40010c00
 8001960:	40010000 	.word	0x40010000

08001964 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001964:	f7ff fda2 	bl	80014ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001968:	480b      	ldr	r0, [pc, #44]	; (8001998 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800196a:	490c      	ldr	r1, [pc, #48]	; (800199c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800196c:	4a0c      	ldr	r2, [pc, #48]	; (80019a0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800196e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001970:	e002      	b.n	8001978 <LoopCopyDataInit>

08001972 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001972:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001974:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001976:	3304      	adds	r3, #4

08001978 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001978:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800197a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800197c:	d3f9      	bcc.n	8001972 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800197e:	4a09      	ldr	r2, [pc, #36]	; (80019a4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001980:	4c09      	ldr	r4, [pc, #36]	; (80019a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001982:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001984:	e001      	b.n	800198a <LoopFillZerobss>

08001986 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001986:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001988:	3204      	adds	r2, #4

0800198a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800198a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800198c:	d3fb      	bcc.n	8001986 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800198e:	f004 ff1b 	bl	80067c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001992:	f7ff fa95 	bl	8000ec0 <main>
  bx lr
 8001996:	4770      	bx	lr
  ldr r0, =_sdata
 8001998:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800199c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80019a0:	0800883c 	.word	0x0800883c
  ldr r2, =_sbss
 80019a4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80019a8:	20000510 	.word	0x20000510

080019ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019ac:	e7fe      	b.n	80019ac <ADC1_2_IRQHandler>

080019ae <BH1750_Init>:

#include "BH1750.h"

uint8_t buffer[2];

HAL_StatusTypeDef BH1750_Init(I2C_HandleTypeDef* I2C_Name, BH1750_Typedef* BH1750_Name){
 80019ae:	b480      	push	{r7}
 80019b0:	b083      	sub	sp, #12
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	6078      	str	r0, [r7, #4]
 80019b6:	6039      	str	r1, [r7, #0]
	BH1750_Name->I2C_Name = I2C_Name;
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	609a      	str	r2, [r3, #8]
	BH1750_Name->Address_r = BH1750_GROUND_ADDR_READ;
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	2247      	movs	r2, #71	; 0x47
 80019c2:	709a      	strb	r2, [r3, #2]
	BH1750_Name->Address_w = BH1750_GROUND_ADDR_WRITE;
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	2246      	movs	r2, #70	; 0x46
 80019c8:	70da      	strb	r2, [r3, #3]
	BH1750_Name->Mode = CMD_H_RES_MODE2;
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	2211      	movs	r2, #17
 80019ce:	711a      	strb	r2, [r3, #4]
	BH1750_Name->Value = 0;
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	2200      	movs	r2, #0
 80019d4:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 80019d6:	2300      	movs	r3, #0
}
 80019d8:	4618      	mov	r0, r3
 80019da:	370c      	adds	r7, #12
 80019dc:	46bd      	mov	sp, r7
 80019de:	bc80      	pop	{r7}
 80019e0:	4770      	bx	lr

080019e2 <BMP180_Init>:
int16_t unCompTemp; // raw data
uint32_t unCompPresure; // raw data
float presureATM;
//------------------------------------------------------------

HAL_StatusTypeDef BMP180_Init(I2C_HandleTypeDef* I2C_Name, BMP180_Typedef* BMP180_Name){
 80019e2:	b580      	push	{r7, lr}
 80019e4:	b082      	sub	sp, #8
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
 80019ea:	6039      	str	r1, [r7, #0]
	BMP180_Name->Pressure = 0;
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	f04f 0200 	mov.w	r2, #0
 80019f2:	605a      	str	r2, [r3, #4]
	BMP180_Name->PressureATM = 0;
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	f04f 0200 	mov.w	r2, #0
 80019fa:	609a      	str	r2, [r3, #8]
	BMP180_Name->Temperature = 0;
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	f04f 0200 	mov.w	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
	BMP180_Name->I2C_Name = I2C_Name;
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	60da      	str	r2, [r3, #12]

	if(BMP180_Get_Calibration_Values(BMP180_Name) != HAL_OK){
 8001a0a:	6838      	ldr	r0, [r7, #0]
 8001a0c:	f000 f80a 	bl	8001a24 <BMP180_Get_Calibration_Values>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <BMP180_Init+0x38>
		return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e000      	b.n	8001a1c <BMP180_Init+0x3a>
	}


	return HAL_OK;
 8001a1a:	2300      	movs	r3, #0
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3708      	adds	r7, #8
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <BMP180_Get_Calibration_Values>:

HAL_StatusTypeDef BMP180_Get_Calibration_Values(BMP180_Typedef* BMP180_Name){
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b08c      	sub	sp, #48	; 0x30
 8001a28:	af04      	add	r7, sp, #16
 8001a2a:	6078      	str	r0, [r7, #4]
	uint8_t calibrationBuff[BMP180_CALIBRATION_VALUE_LENGTH] = {0};
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	60bb      	str	r3, [r7, #8]
 8001a30:	f107 030c 	add.w	r3, r7, #12
 8001a34:	2200      	movs	r2, #0
 8001a36:	601a      	str	r2, [r3, #0]
 8001a38:	605a      	str	r2, [r3, #4]
 8001a3a:	609a      	str	r2, [r3, #8]
 8001a3c:	60da      	str	r2, [r3, #12]
 8001a3e:	821a      	strh	r2, [r3, #16]
	uint8_t status = HAL_OK;
 8001a40:	2300      	movs	r3, #0
 8001a42:	77fb      	strb	r3, [r7, #31]
	status = HAL_I2C_Mem_Read(BMP180_Name->I2C_Name, BMP180_DEVICE_READ_REGISTER_ADDRESS, BMP180_CALIBRATION_START_ADDRESS, 1, calibrationBuff, BMP180_CALIBRATION_VALUE_LENGTH, 10000);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	68d8      	ldr	r0, [r3, #12]
 8001a48:	f242 7310 	movw	r3, #10000	; 0x2710
 8001a4c:	9302      	str	r3, [sp, #8]
 8001a4e:	2316      	movs	r3, #22
 8001a50:	9301      	str	r3, [sp, #4]
 8001a52:	f107 0308 	add.w	r3, r7, #8
 8001a56:	9300      	str	r3, [sp, #0]
 8001a58:	2301      	movs	r3, #1
 8001a5a:	22aa      	movs	r2, #170	; 0xaa
 8001a5c:	21ef      	movs	r1, #239	; 0xef
 8001a5e:	f001 f8dd 	bl	8002c1c <HAL_I2C_Mem_Read>
 8001a62:	4603      	mov	r3, r0
 8001a64:	77fb      	strb	r3, [r7, #31]

	/*shifting operations*/
	AC1 = calibrationBuff[0]<<8 | calibrationBuff[1]; //8 bit MSB shifting left(15,14,13..), 8 bit LSB stay(7,6,5,..0)
 8001a66:	7a3b      	ldrb	r3, [r7, #8]
 8001a68:	021b      	lsls	r3, r3, #8
 8001a6a:	b21a      	sxth	r2, r3
 8001a6c:	7a7b      	ldrb	r3, [r7, #9]
 8001a6e:	b21b      	sxth	r3, r3
 8001a70:	4313      	orrs	r3, r2
 8001a72:	b21a      	sxth	r2, r3
 8001a74:	4b56      	ldr	r3, [pc, #344]	; (8001bd0 <BMP180_Get_Calibration_Values+0x1ac>)
 8001a76:	801a      	strh	r2, [r3, #0]
	AC2 = calibrationBuff[2]<<8 | calibrationBuff[3];
 8001a78:	7abb      	ldrb	r3, [r7, #10]
 8001a7a:	021b      	lsls	r3, r3, #8
 8001a7c:	b21a      	sxth	r2, r3
 8001a7e:	7afb      	ldrb	r3, [r7, #11]
 8001a80:	b21b      	sxth	r3, r3
 8001a82:	4313      	orrs	r3, r2
 8001a84:	b21a      	sxth	r2, r3
 8001a86:	4b53      	ldr	r3, [pc, #332]	; (8001bd4 <BMP180_Get_Calibration_Values+0x1b0>)
 8001a88:	801a      	strh	r2, [r3, #0]
	AC3 = calibrationBuff[4]<<8 | calibrationBuff[5];
 8001a8a:	7b3b      	ldrb	r3, [r7, #12]
 8001a8c:	021b      	lsls	r3, r3, #8
 8001a8e:	b21a      	sxth	r2, r3
 8001a90:	7b7b      	ldrb	r3, [r7, #13]
 8001a92:	b21b      	sxth	r3, r3
 8001a94:	4313      	orrs	r3, r2
 8001a96:	b21a      	sxth	r2, r3
 8001a98:	4b4f      	ldr	r3, [pc, #316]	; (8001bd8 <BMP180_Get_Calibration_Values+0x1b4>)
 8001a9a:	801a      	strh	r2, [r3, #0]
	AC4 = calibrationBuff[6]<<8 | calibrationBuff[7];
 8001a9c:	7bbb      	ldrb	r3, [r7, #14]
 8001a9e:	021b      	lsls	r3, r3, #8
 8001aa0:	b21a      	sxth	r2, r3
 8001aa2:	7bfb      	ldrb	r3, [r7, #15]
 8001aa4:	b21b      	sxth	r3, r3
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	b21a      	sxth	r2, r3
 8001aaa:	4b4c      	ldr	r3, [pc, #304]	; (8001bdc <BMP180_Get_Calibration_Values+0x1b8>)
 8001aac:	801a      	strh	r2, [r3, #0]
	AC5 = calibrationBuff[8]<<8 | calibrationBuff[9];
 8001aae:	7c3b      	ldrb	r3, [r7, #16]
 8001ab0:	021b      	lsls	r3, r3, #8
 8001ab2:	b21a      	sxth	r2, r3
 8001ab4:	7c7b      	ldrb	r3, [r7, #17]
 8001ab6:	b21b      	sxth	r3, r3
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	b21a      	sxth	r2, r3
 8001abc:	4b48      	ldr	r3, [pc, #288]	; (8001be0 <BMP180_Get_Calibration_Values+0x1bc>)
 8001abe:	801a      	strh	r2, [r3, #0]
	AC6 =calibrationBuff[10]<<8 | calibrationBuff[11];
 8001ac0:	7cbb      	ldrb	r3, [r7, #18]
 8001ac2:	021b      	lsls	r3, r3, #8
 8001ac4:	b21a      	sxth	r2, r3
 8001ac6:	7cfb      	ldrb	r3, [r7, #19]
 8001ac8:	b21b      	sxth	r3, r3
 8001aca:	4313      	orrs	r3, r2
 8001acc:	b21a      	sxth	r2, r3
 8001ace:	4b45      	ldr	r3, [pc, #276]	; (8001be4 <BMP180_Get_Calibration_Values+0x1c0>)
 8001ad0:	801a      	strh	r2, [r3, #0]
	B1 = calibrationBuff[12]<<8 | calibrationBuff[13];
 8001ad2:	7d3b      	ldrb	r3, [r7, #20]
 8001ad4:	021b      	lsls	r3, r3, #8
 8001ad6:	b21a      	sxth	r2, r3
 8001ad8:	7d7b      	ldrb	r3, [r7, #21]
 8001ada:	b21b      	sxth	r3, r3
 8001adc:	4313      	orrs	r3, r2
 8001ade:	b21a      	sxth	r2, r3
 8001ae0:	4b41      	ldr	r3, [pc, #260]	; (8001be8 <BMP180_Get_Calibration_Values+0x1c4>)
 8001ae2:	801a      	strh	r2, [r3, #0]
	B2 = calibrationBuff[14]<<8 | calibrationBuff[15];
 8001ae4:	7dbb      	ldrb	r3, [r7, #22]
 8001ae6:	021b      	lsls	r3, r3, #8
 8001ae8:	b21a      	sxth	r2, r3
 8001aea:	7dfb      	ldrb	r3, [r7, #23]
 8001aec:	b21b      	sxth	r3, r3
 8001aee:	4313      	orrs	r3, r2
 8001af0:	b21a      	sxth	r2, r3
 8001af2:	4b3e      	ldr	r3, [pc, #248]	; (8001bec <BMP180_Get_Calibration_Values+0x1c8>)
 8001af4:	801a      	strh	r2, [r3, #0]
	MB = calibrationBuff[16]<<8 | calibrationBuff[17];
 8001af6:	7e3b      	ldrb	r3, [r7, #24]
 8001af8:	021b      	lsls	r3, r3, #8
 8001afa:	b21a      	sxth	r2, r3
 8001afc:	7e7b      	ldrb	r3, [r7, #25]
 8001afe:	b21b      	sxth	r3, r3
 8001b00:	4313      	orrs	r3, r2
 8001b02:	b21a      	sxth	r2, r3
 8001b04:	4b3a      	ldr	r3, [pc, #232]	; (8001bf0 <BMP180_Get_Calibration_Values+0x1cc>)
 8001b06:	801a      	strh	r2, [r3, #0]
	MC = calibrationBuff[18]<<8 | calibrationBuff[19];
 8001b08:	7ebb      	ldrb	r3, [r7, #26]
 8001b0a:	021b      	lsls	r3, r3, #8
 8001b0c:	b21a      	sxth	r2, r3
 8001b0e:	7efb      	ldrb	r3, [r7, #27]
 8001b10:	b21b      	sxth	r3, r3
 8001b12:	4313      	orrs	r3, r2
 8001b14:	b21a      	sxth	r2, r3
 8001b16:	4b37      	ldr	r3, [pc, #220]	; (8001bf4 <BMP180_Get_Calibration_Values+0x1d0>)
 8001b18:	801a      	strh	r2, [r3, #0]
	MD = calibrationBuff[20]<<8 | calibrationBuff[21];
 8001b1a:	7f3b      	ldrb	r3, [r7, #28]
 8001b1c:	021b      	lsls	r3, r3, #8
 8001b1e:	b21a      	sxth	r2, r3
 8001b20:	7f7b      	ldrb	r3, [r7, #29]
 8001b22:	b21b      	sxth	r3, r3
 8001b24:	4313      	orrs	r3, r2
 8001b26:	b21a      	sxth	r2, r3
 8001b28:	4b33      	ldr	r3, [pc, #204]	; (8001bf8 <BMP180_Get_Calibration_Values+0x1d4>)
 8001b2a:	801a      	strh	r2, [r3, #0]

	/*CONTROL CALIBRATION VALUEs COMING FROM to EEPROM, IF THERE IS A PROBLEM, ORANGE LED WILL TURN ON*/
	/*IF ORANGE LED DOESN'T WORK, EVERYTHINK IS OK*/

	if(AC1 == 0x0000 || AC1 == 0xFFFF)
 8001b2c:	4b28      	ldr	r3, [pc, #160]	; (8001bd0 <BMP180_Get_Calibration_Values+0x1ac>)
 8001b2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d101      	bne.n	8001b3a <BMP180_Get_Calibration_Values+0x116>
	{
		return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e046      	b.n	8001bc8 <BMP180_Get_Calibration_Values+0x1a4>
	}

	if(AC2 == 0x0000 || AC2 == 0xFFFF)
 8001b3a:	4b26      	ldr	r3, [pc, #152]	; (8001bd4 <BMP180_Get_Calibration_Values+0x1b0>)
 8001b3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d101      	bne.n	8001b48 <BMP180_Get_Calibration_Values+0x124>
	{
		return HAL_ERROR;
 8001b44:	2301      	movs	r3, #1
 8001b46:	e03f      	b.n	8001bc8 <BMP180_Get_Calibration_Values+0x1a4>
	}
	if(AC3 == 0x0000 || AC3 == 0xFFFF)
 8001b48:	4b23      	ldr	r3, [pc, #140]	; (8001bd8 <BMP180_Get_Calibration_Values+0x1b4>)
 8001b4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d101      	bne.n	8001b56 <BMP180_Get_Calibration_Values+0x132>
	{
		return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e038      	b.n	8001bc8 <BMP180_Get_Calibration_Values+0x1a4>
	}
	if(AC4 == 0x0000 || AC4 == 0xFFFF)
 8001b56:	4b21      	ldr	r3, [pc, #132]	; (8001bdc <BMP180_Get_Calibration_Values+0x1b8>)
 8001b58:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d101      	bne.n	8001b64 <BMP180_Get_Calibration_Values+0x140>
	{
		return HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e031      	b.n	8001bc8 <BMP180_Get_Calibration_Values+0x1a4>
	}
	if(AC5 == 0x0000 || AC5 == 0xFFFF)
 8001b64:	4b1e      	ldr	r3, [pc, #120]	; (8001be0 <BMP180_Get_Calibration_Values+0x1bc>)
 8001b66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d101      	bne.n	8001b72 <BMP180_Get_Calibration_Values+0x14e>
	{
		return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e02a      	b.n	8001bc8 <BMP180_Get_Calibration_Values+0x1a4>
	}
	if(AC6 == 0x0000 || AC6 == 0xFFFF)
 8001b72:	4b1c      	ldr	r3, [pc, #112]	; (8001be4 <BMP180_Get_Calibration_Values+0x1c0>)
 8001b74:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d101      	bne.n	8001b80 <BMP180_Get_Calibration_Values+0x15c>
	{
		return HAL_ERROR;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	e023      	b.n	8001bc8 <BMP180_Get_Calibration_Values+0x1a4>
	}
	if(B1 == 0x0000 || B1 == 0xFFFF)
 8001b80:	4b19      	ldr	r3, [pc, #100]	; (8001be8 <BMP180_Get_Calibration_Values+0x1c4>)
 8001b82:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d101      	bne.n	8001b8e <BMP180_Get_Calibration_Values+0x16a>
	{
		return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e01c      	b.n	8001bc8 <BMP180_Get_Calibration_Values+0x1a4>
	}
	if(B2 == 0x0000 || B2 == 0xFFFF)
 8001b8e:	4b17      	ldr	r3, [pc, #92]	; (8001bec <BMP180_Get_Calibration_Values+0x1c8>)
 8001b90:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d101      	bne.n	8001b9c <BMP180_Get_Calibration_Values+0x178>
	{
		return HAL_ERROR;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	e015      	b.n	8001bc8 <BMP180_Get_Calibration_Values+0x1a4>
	}
	if(MB == 0x0000 || MB == 0xFFFF)
 8001b9c:	4b14      	ldr	r3, [pc, #80]	; (8001bf0 <BMP180_Get_Calibration_Values+0x1cc>)
 8001b9e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d101      	bne.n	8001baa <BMP180_Get_Calibration_Values+0x186>
	{
		return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e00e      	b.n	8001bc8 <BMP180_Get_Calibration_Values+0x1a4>
	}
	if(MC == 0x0000 || MC == 0xFFFF)
 8001baa:	4b12      	ldr	r3, [pc, #72]	; (8001bf4 <BMP180_Get_Calibration_Values+0x1d0>)
 8001bac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d101      	bne.n	8001bb8 <BMP180_Get_Calibration_Values+0x194>
	{
		return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e007      	b.n	8001bc8 <BMP180_Get_Calibration_Values+0x1a4>
	}
	if(MD == 0x0000 || MD == 0xFFFF)
 8001bb8:	4b0f      	ldr	r3, [pc, #60]	; (8001bf8 <BMP180_Get_Calibration_Values+0x1d4>)
 8001bba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d101      	bne.n	8001bc6 <BMP180_Get_Calibration_Values+0x1a2>
	{
		return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e000      	b.n	8001bc8 <BMP180_Get_Calibration_Values+0x1a4>
	}

	return status;
 8001bc6:	7ffb      	ldrb	r3, [r7, #31]

}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3720      	adds	r7, #32
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	200003a8 	.word	0x200003a8
 8001bd4:	200003aa 	.word	0x200003aa
 8001bd8:	200003ac 	.word	0x200003ac
 8001bdc:	200003ae 	.word	0x200003ae
 8001be0:	200003b0 	.word	0x200003b0
 8001be4:	200003b2 	.word	0x200003b2
 8001be8:	200003b4 	.word	0x200003b4
 8001bec:	200003b6 	.word	0x200003b6
 8001bf0:	200003b8 	.word	0x200003b8
 8001bf4:	200003ba 	.word	0x200003ba
 8001bf8:	200003bc 	.word	0x200003bc

08001bfc <CLCD_Delay>:
******************************************************************************************************************/
#include "CLCD_I2C.h"

//************************** Low Level Function ****************************************************************//
static void CLCD_Delay(uint16_t Time)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	4603      	mov	r3, r0
 8001c04:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(Time);
 8001c06:	88fb      	ldrh	r3, [r7, #6]
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f000 fa45 	bl	8002098 <HAL_Delay>
}
 8001c0e:	bf00      	nop
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}

08001c16 <CLCD_WriteI2C>:
static void CLCD_WriteI2C(CLCD_I2C_Name* LCD, uint8_t Data, uint8_t Mode)
{
 8001c16:	b580      	push	{r7, lr}
 8001c18:	b086      	sub	sp, #24
 8001c1a:	af02      	add	r7, sp, #8
 8001c1c:	6078      	str	r0, [r7, #4]
 8001c1e:	460b      	mov	r3, r1
 8001c20:	70fb      	strb	r3, [r7, #3]
 8001c22:	4613      	mov	r3, r2
 8001c24:	70bb      	strb	r3, [r7, #2]
	char Data_H;
	char Data_L;
	uint8_t Data_I2C[4];
	Data_H = Data&0xF0;
 8001c26:	78fb      	ldrb	r3, [r7, #3]
 8001c28:	f023 030f 	bic.w	r3, r3, #15
 8001c2c:	73fb      	strb	r3, [r7, #15]
	Data_L = (Data<<4)&0xF0;
 8001c2e:	78fb      	ldrb	r3, [r7, #3]
 8001c30:	011b      	lsls	r3, r3, #4
 8001c32:	73bb      	strb	r3, [r7, #14]
	if(LCD->BACKLIGHT)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	7adb      	ldrb	r3, [r3, #11]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d007      	beq.n	8001c4c <CLCD_WriteI2C+0x36>
	{
		Data_H |= LCD_BACKLIGHT; 
 8001c3c:	7bfb      	ldrb	r3, [r7, #15]
 8001c3e:	f043 0308 	orr.w	r3, r3, #8
 8001c42:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_BACKLIGHT; 
 8001c44:	7bbb      	ldrb	r3, [r7, #14]
 8001c46:	f043 0308 	orr.w	r3, r3, #8
 8001c4a:	73bb      	strb	r3, [r7, #14]
	}
	if(Mode == CLCD_DATA)
 8001c4c:	78bb      	ldrb	r3, [r7, #2]
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d108      	bne.n	8001c64 <CLCD_WriteI2C+0x4e>
	{
		Data_H |= LCD_RS;
 8001c52:	7bfb      	ldrb	r3, [r7, #15]
 8001c54:	f043 0301 	orr.w	r3, r3, #1
 8001c58:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_RS;
 8001c5a:	7bbb      	ldrb	r3, [r7, #14]
 8001c5c:	f043 0301 	orr.w	r3, r3, #1
 8001c60:	73bb      	strb	r3, [r7, #14]
 8001c62:	e00a      	b.n	8001c7a <CLCD_WriteI2C+0x64>
	}
	else if(Mode == CLCD_COMMAND)
 8001c64:	78bb      	ldrb	r3, [r7, #2]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d107      	bne.n	8001c7a <CLCD_WriteI2C+0x64>
	{
		Data_H &= ~LCD_RS;
 8001c6a:	7bfb      	ldrb	r3, [r7, #15]
 8001c6c:	f023 0301 	bic.w	r3, r3, #1
 8001c70:	73fb      	strb	r3, [r7, #15]
		Data_L &= ~LCD_RS;
 8001c72:	7bbb      	ldrb	r3, [r7, #14]
 8001c74:	f023 0301 	bic.w	r3, r3, #1
 8001c78:	73bb      	strb	r3, [r7, #14]
	}
	Data_I2C[0] = Data_H|LCD_EN;
 8001c7a:	7bfb      	ldrb	r3, [r7, #15]
 8001c7c:	f043 0304 	orr.w	r3, r3, #4
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	723b      	strb	r3, [r7, #8]
	CLCD_Delay(1);
 8001c84:	2001      	movs	r0, #1
 8001c86:	f7ff ffb9 	bl	8001bfc <CLCD_Delay>
	Data_I2C[1] = Data_H;
 8001c8a:	7bfb      	ldrb	r3, [r7, #15]
 8001c8c:	727b      	strb	r3, [r7, #9]
	Data_I2C[2] = Data_L|LCD_EN;
 8001c8e:	7bbb      	ldrb	r3, [r7, #14]
 8001c90:	f043 0304 	orr.w	r3, r3, #4
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	72bb      	strb	r3, [r7, #10]
	CLCD_Delay(1);
 8001c98:	2001      	movs	r0, #1
 8001c9a:	f7ff ffaf 	bl	8001bfc <CLCD_Delay>
	Data_I2C[3] = Data_L;
 8001c9e:	7bbb      	ldrb	r3, [r7, #14]
 8001ca0:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(LCD->I2C, LCD->ADDRESS, (uint8_t *)Data_I2C, sizeof(Data_I2C), 1000);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6818      	ldr	r0, [r3, #0]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	791b      	ldrb	r3, [r3, #4]
 8001caa:	b299      	uxth	r1, r3
 8001cac:	f107 0208 	add.w	r2, r7, #8
 8001cb0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cb4:	9300      	str	r3, [sp, #0]
 8001cb6:	2304      	movs	r3, #4
 8001cb8:	f000 feb2 	bl	8002a20 <HAL_I2C_Master_Transmit>
}
 8001cbc:	bf00      	nop
 8001cbe:	3710      	adds	r7, #16
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}

08001cc4 <CLCD_I2C_Init>:


//************************** High Level Function ****************************************************************//
void CLCD_I2C_Init(CLCD_I2C_Name* LCD, I2C_HandleTypeDef* hi2c_CLCD, uint8_t Address, uint8_t Colums, uint8_t Rows)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b084      	sub	sp, #16
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	60b9      	str	r1, [r7, #8]
 8001cce:	4611      	mov	r1, r2
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	460b      	mov	r3, r1
 8001cd4:	71fb      	strb	r3, [r7, #7]
 8001cd6:	4613      	mov	r3, r2
 8001cd8:	71bb      	strb	r3, [r7, #6]
	LCD->I2C = hi2c_CLCD;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	68ba      	ldr	r2, [r7, #8]
 8001cde:	601a      	str	r2, [r3, #0]
	LCD->ADDRESS = Address;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	79fa      	ldrb	r2, [r7, #7]
 8001ce4:	711a      	strb	r2, [r3, #4]
	LCD->COLUMS = Colums;
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	79ba      	ldrb	r2, [r7, #6]
 8001cea:	715a      	strb	r2, [r3, #5]
	LCD->ROWS = Rows;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	7e3a      	ldrb	r2, [r7, #24]
 8001cf0:	719a      	strb	r2, [r3, #6]
	
	LCD->FUNCTIONSET = LCD_FUNCTIONSET|LCD_4BITMODE|LCD_2LINE|LCD_5x8DOTS;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	2228      	movs	r2, #40	; 0x28
 8001cf6:	729a      	strb	r2, [r3, #10]
	LCD->ENTRYMODE = LCD_ENTRYMODESET|LCD_ENTRYLEFT|LCD_ENTRYSHIFTDECREMENT;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	2206      	movs	r2, #6
 8001cfc:	71da      	strb	r2, [r3, #7]
	LCD->DISPLAYCTRL = LCD_DISPLAYCONTROL|LCD_DISPLAYON|LCD_CURSOROFF|LCD_BLINKOFF;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	220c      	movs	r2, #12
 8001d02:	721a      	strb	r2, [r3, #8]
	LCD->CURSORSHIFT = LCD_CURSORSHIFT|LCD_CURSORMOVE|LCD_MOVERIGHT;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	2214      	movs	r2, #20
 8001d08:	725a      	strb	r2, [r3, #9]
	LCD->BACKLIGHT = LCD_BACKLIGHT;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	2208      	movs	r2, #8
 8001d0e:	72da      	strb	r2, [r3, #11]

	CLCD_Delay(50);
 8001d10:	2032      	movs	r0, #50	; 0x32
 8001d12:	f7ff ff73 	bl	8001bfc <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 8001d16:	2200      	movs	r2, #0
 8001d18:	2133      	movs	r1, #51	; 0x33
 8001d1a:	68f8      	ldr	r0, [r7, #12]
 8001d1c:	f7ff ff7b 	bl	8001c16 <CLCD_WriteI2C>
//	CLCD_Delay(5);
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 8001d20:	2200      	movs	r2, #0
 8001d22:	2133      	movs	r1, #51	; 0x33
 8001d24:	68f8      	ldr	r0, [r7, #12]
 8001d26:	f7ff ff76 	bl	8001c16 <CLCD_WriteI2C>
	CLCD_Delay(5);
 8001d2a:	2005      	movs	r0, #5
 8001d2c:	f7ff ff66 	bl	8001bfc <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x32, CLCD_COMMAND);
 8001d30:	2200      	movs	r2, #0
 8001d32:	2132      	movs	r1, #50	; 0x32
 8001d34:	68f8      	ldr	r0, [r7, #12]
 8001d36:	f7ff ff6e 	bl	8001c16 <CLCD_WriteI2C>
	CLCD_Delay(5);
 8001d3a:	2005      	movs	r0, #5
 8001d3c:	f7ff ff5e 	bl	8001bfc <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x20, CLCD_COMMAND);
 8001d40:	2200      	movs	r2, #0
 8001d42:	2120      	movs	r1, #32
 8001d44:	68f8      	ldr	r0, [r7, #12]
 8001d46:	f7ff ff66 	bl	8001c16 <CLCD_WriteI2C>
	CLCD_Delay(5);
 8001d4a:	2005      	movs	r0, #5
 8001d4c:	f7ff ff56 	bl	8001bfc <CLCD_Delay>
	
	CLCD_WriteI2C(LCD, LCD->ENTRYMODE,CLCD_COMMAND);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	79db      	ldrb	r3, [r3, #7]
 8001d54:	2200      	movs	r2, #0
 8001d56:	4619      	mov	r1, r3
 8001d58:	68f8      	ldr	r0, [r7, #12]
 8001d5a:	f7ff ff5c 	bl	8001c16 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->DISPLAYCTRL,CLCD_COMMAND);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	7a1b      	ldrb	r3, [r3, #8]
 8001d62:	2200      	movs	r2, #0
 8001d64:	4619      	mov	r1, r3
 8001d66:	68f8      	ldr	r0, [r7, #12]
 8001d68:	f7ff ff55 	bl	8001c16 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->CURSORSHIFT,CLCD_COMMAND);
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	7a5b      	ldrb	r3, [r3, #9]
 8001d70:	2200      	movs	r2, #0
 8001d72:	4619      	mov	r1, r3
 8001d74:	68f8      	ldr	r0, [r7, #12]
 8001d76:	f7ff ff4e 	bl	8001c16 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->FUNCTIONSET,CLCD_COMMAND);
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	7a9b      	ldrb	r3, [r3, #10]
 8001d7e:	2200      	movs	r2, #0
 8001d80:	4619      	mov	r1, r3
 8001d82:	68f8      	ldr	r0, [r7, #12]
 8001d84:	f7ff ff47 	bl	8001c16 <CLCD_WriteI2C>
	
	CLCD_WriteI2C(LCD, LCD_CLEARDISPLAY,CLCD_COMMAND);
 8001d88:	2200      	movs	r2, #0
 8001d8a:	2101      	movs	r1, #1
 8001d8c:	68f8      	ldr	r0, [r7, #12]
 8001d8e:	f7ff ff42 	bl	8001c16 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD_RETURNHOME,CLCD_COMMAND);
 8001d92:	2200      	movs	r2, #0
 8001d94:	2102      	movs	r1, #2
 8001d96:	68f8      	ldr	r0, [r7, #12]
 8001d98:	f7ff ff3d 	bl	8001c16 <CLCD_WriteI2C>
}
 8001d9c:	bf00      	nop
 8001d9e:	3710      	adds	r7, #16
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <CLCD_I2C_SetCursor>:
void CLCD_I2C_SetCursor(CLCD_I2C_Name* LCD, uint8_t Xpos, uint8_t Ypos)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	460b      	mov	r3, r1
 8001dae:	70fb      	strb	r3, [r7, #3]
 8001db0:	4613      	mov	r3, r2
 8001db2:	70bb      	strb	r3, [r7, #2]
	uint8_t DRAM_ADDRESS = 0x00;
 8001db4:	2300      	movs	r3, #0
 8001db6:	73fb      	strb	r3, [r7, #15]
	if(Xpos >= LCD->COLUMS)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	795b      	ldrb	r3, [r3, #5]
 8001dbc:	78fa      	ldrb	r2, [r7, #3]
 8001dbe:	429a      	cmp	r2, r3
 8001dc0:	d303      	bcc.n	8001dca <CLCD_I2C_SetCursor+0x26>
	{
		Xpos = LCD->COLUMS - 1;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	795b      	ldrb	r3, [r3, #5]
 8001dc6:	3b01      	subs	r3, #1
 8001dc8:	70fb      	strb	r3, [r7, #3]
	}
	if(Ypos >= LCD->ROWS)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	799b      	ldrb	r3, [r3, #6]
 8001dce:	78ba      	ldrb	r2, [r7, #2]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d303      	bcc.n	8001ddc <CLCD_I2C_SetCursor+0x38>
	{
		Ypos = LCD->ROWS -1;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	799b      	ldrb	r3, [r3, #6]
 8001dd8:	3b01      	subs	r3, #1
 8001dda:	70bb      	strb	r3, [r7, #2]
	}
	if(Ypos == 0)
 8001ddc:	78bb      	ldrb	r3, [r7, #2]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d102      	bne.n	8001de8 <CLCD_I2C_SetCursor+0x44>
	{
		DRAM_ADDRESS = 0x00 + Xpos;
 8001de2:	78fb      	ldrb	r3, [r7, #3]
 8001de4:	73fb      	strb	r3, [r7, #15]
 8001de6:	e013      	b.n	8001e10 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 1)
 8001de8:	78bb      	ldrb	r3, [r7, #2]
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d103      	bne.n	8001df6 <CLCD_I2C_SetCursor+0x52>
	{
		DRAM_ADDRESS = 0x40 + Xpos;
 8001dee:	78fb      	ldrb	r3, [r7, #3]
 8001df0:	3340      	adds	r3, #64	; 0x40
 8001df2:	73fb      	strb	r3, [r7, #15]
 8001df4:	e00c      	b.n	8001e10 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 2)
 8001df6:	78bb      	ldrb	r3, [r7, #2]
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d103      	bne.n	8001e04 <CLCD_I2C_SetCursor+0x60>
	{
		DRAM_ADDRESS = 0x14 + Xpos;
 8001dfc:	78fb      	ldrb	r3, [r7, #3]
 8001dfe:	3314      	adds	r3, #20
 8001e00:	73fb      	strb	r3, [r7, #15]
 8001e02:	e005      	b.n	8001e10 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 3)
 8001e04:	78bb      	ldrb	r3, [r7, #2]
 8001e06:	2b03      	cmp	r3, #3
 8001e08:	d102      	bne.n	8001e10 <CLCD_I2C_SetCursor+0x6c>
	{
		DRAM_ADDRESS = 0x54 + Xpos;
 8001e0a:	78fb      	ldrb	r3, [r7, #3]
 8001e0c:	3354      	adds	r3, #84	; 0x54
 8001e0e:	73fb      	strb	r3, [r7, #15]
	}
	CLCD_WriteI2C(LCD, LCD_SETDDRAMADDR|DRAM_ADDRESS, CLCD_COMMAND);
 8001e10:	7bfb      	ldrb	r3, [r7, #15]
 8001e12:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	2200      	movs	r2, #0
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f7ff fefa 	bl	8001c16 <CLCD_WriteI2C>
}
 8001e22:	bf00      	nop
 8001e24:	3710      	adds	r7, #16
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <CLCD_I2C_WriteChar>:
void CLCD_I2C_WriteChar(CLCD_I2C_Name* LCD, char character)
{
 8001e2a:	b580      	push	{r7, lr}
 8001e2c:	b082      	sub	sp, #8
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
 8001e32:	460b      	mov	r3, r1
 8001e34:	70fb      	strb	r3, [r7, #3]
	CLCD_WriteI2C(LCD, character, CLCD_DATA);
 8001e36:	78fb      	ldrb	r3, [r7, #3]
 8001e38:	2201      	movs	r2, #1
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f7ff feea 	bl	8001c16 <CLCD_WriteI2C>
}
 8001e42:	bf00      	nop
 8001e44:	3708      	adds	r7, #8
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}

08001e4a <CLCD_I2C_WriteString>:
void CLCD_I2C_WriteString(CLCD_I2C_Name* LCD, char *String)
{
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	b082      	sub	sp, #8
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
 8001e52:	6039      	str	r1, [r7, #0]
	while(*String)CLCD_I2C_WriteChar(LCD, *String++);
 8001e54:	e007      	b.n	8001e66 <CLCD_I2C_WriteString+0x1c>
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	1c5a      	adds	r2, r3, #1
 8001e5a:	603a      	str	r2, [r7, #0]
 8001e5c:	781b      	ldrb	r3, [r3, #0]
 8001e5e:	4619      	mov	r1, r3
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f7ff ffe2 	bl	8001e2a <CLCD_I2C_WriteChar>
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d1f3      	bne.n	8001e56 <CLCD_I2C_WriteString+0xc>
}
 8001e6e:	bf00      	nop
 8001e70:	bf00      	nop
 8001e72:	3708      	adds	r7, #8
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <CLCD_I2C_Clear>:
void CLCD_I2C_Clear(CLCD_I2C_Name* LCD)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
	CLCD_WriteI2C(LCD, LCD_CLEARDISPLAY, CLCD_COMMAND);
 8001e80:	2200      	movs	r2, #0
 8001e82:	2101      	movs	r1, #1
 8001e84:	6878      	ldr	r0, [r7, #4]
 8001e86:	f7ff fec6 	bl	8001c16 <CLCD_WriteI2C>
	CLCD_Delay(5);
 8001e8a:	2005      	movs	r0, #5
 8001e8c:	f7ff feb6 	bl	8001bfc <CLCD_Delay>
}
 8001e90:	bf00      	nop
 8001e92:	3708      	adds	r7, #8
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}

08001e98 <init_ledRGB>:
 *  Created on: Sep 20, 2024
 *      Author: ASUS
 */
#include "ledRGB.h"

HAL_StatusTypeDef init_ledRGB(TIM_HandleTypeDef* htim_rgb){
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
	if(HAL_TIM_PWM_Start(htim_rgb, TIM_CHANNEL_1) != HAL_OK){
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f002 f9d8 	bl	8004258 <HAL_TIM_PWM_Start>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <init_ledRGB+0x1a>
		return HAL_ERROR;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e012      	b.n	8001ed8 <init_ledRGB+0x40>
	}
	else if(HAL_TIM_PWM_Start(htim_rgb, TIM_CHANNEL_2) != HAL_OK){
 8001eb2:	2104      	movs	r1, #4
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	f002 f9cf 	bl	8004258 <HAL_TIM_PWM_Start>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <init_ledRGB+0x2c>
		return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e009      	b.n	8001ed8 <init_ledRGB+0x40>
	}
	else if(HAL_TIM_PWM_Start(htim_rgb, TIM_CHANNEL_3) != HAL_OK){
 8001ec4:	2108      	movs	r1, #8
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f002 f9c6 	bl	8004258 <HAL_TIM_PWM_Start>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d001      	beq.n	8001ed6 <init_ledRGB+0x3e>
		return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e000      	b.n	8001ed8 <init_ledRGB+0x40>
	}
	return HAL_OK;
 8001ed6:	2300      	movs	r3, #0
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3708      	adds	r7, #8
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <set_codeRGB>:

void set_codeRGB(TIM_HandleTypeDef* htim_rgb,uint32_t codeRGB){
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
 8001ee8:	6039      	str	r1, [r7, #0]
	uint8_t red = ((float)((codeRGB >> 16) & 0x0000ff) / 255.0) * 100;
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	0c1b      	lsrs	r3, r3, #16
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f7fe fe9f 	bl	8000c34 <__aeabi_ui2f>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7fe fa95 	bl	8000428 <__aeabi_f2d>
 8001efe:	a332      	add	r3, pc, #200	; (adr r3, 8001fc8 <set_codeRGB+0xe8>)
 8001f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f04:	f7fe fc12 	bl	800072c <__aeabi_ddiv>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	460b      	mov	r3, r1
 8001f0c:	4610      	mov	r0, r2
 8001f0e:	4619      	mov	r1, r3
 8001f10:	f04f 0200 	mov.w	r2, #0
 8001f14:	4b2e      	ldr	r3, [pc, #184]	; (8001fd0 <set_codeRGB+0xf0>)
 8001f16:	f7fe fadf 	bl	80004d8 <__aeabi_dmul>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	4610      	mov	r0, r2
 8001f20:	4619      	mov	r1, r3
 8001f22:	f7fe fdb1 	bl	8000a88 <__aeabi_d2uiz>
 8001f26:	4603      	mov	r3, r0
 8001f28:	73fb      	strb	r3, [r7, #15]
	uint8_t green = ((float)((codeRGB >> 8) & 0x0000ff) / 255.0) * 100;
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	0a1b      	lsrs	r3, r3, #8
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7fe fe7f 	bl	8000c34 <__aeabi_ui2f>
 8001f36:	4603      	mov	r3, r0
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7fe fa75 	bl	8000428 <__aeabi_f2d>
 8001f3e:	a322      	add	r3, pc, #136	; (adr r3, 8001fc8 <set_codeRGB+0xe8>)
 8001f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f44:	f7fe fbf2 	bl	800072c <__aeabi_ddiv>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	460b      	mov	r3, r1
 8001f4c:	4610      	mov	r0, r2
 8001f4e:	4619      	mov	r1, r3
 8001f50:	f04f 0200 	mov.w	r2, #0
 8001f54:	4b1e      	ldr	r3, [pc, #120]	; (8001fd0 <set_codeRGB+0xf0>)
 8001f56:	f7fe fabf 	bl	80004d8 <__aeabi_dmul>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	4610      	mov	r0, r2
 8001f60:	4619      	mov	r1, r3
 8001f62:	f7fe fd91 	bl	8000a88 <__aeabi_d2uiz>
 8001f66:	4603      	mov	r3, r0
 8001f68:	73bb      	strb	r3, [r7, #14]
	uint8_t blue = ((float)((codeRGB) & 0x0000ff) / 255.0) * 100;
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7fe fe60 	bl	8000c34 <__aeabi_ui2f>
 8001f74:	4603      	mov	r3, r0
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7fe fa56 	bl	8000428 <__aeabi_f2d>
 8001f7c:	a312      	add	r3, pc, #72	; (adr r3, 8001fc8 <set_codeRGB+0xe8>)
 8001f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f82:	f7fe fbd3 	bl	800072c <__aeabi_ddiv>
 8001f86:	4602      	mov	r2, r0
 8001f88:	460b      	mov	r3, r1
 8001f8a:	4610      	mov	r0, r2
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	f04f 0200 	mov.w	r2, #0
 8001f92:	4b0f      	ldr	r3, [pc, #60]	; (8001fd0 <set_codeRGB+0xf0>)
 8001f94:	f7fe faa0 	bl	80004d8 <__aeabi_dmul>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	4610      	mov	r0, r2
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	f7fe fd72 	bl	8000a88 <__aeabi_d2uiz>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	737b      	strb	r3, [r7, #13]

	__HAL_TIM_SET_COMPARE(htim_rgb, TIM_CHANNEL_1, red);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	7bfa      	ldrb	r2, [r7, #15]
 8001fae:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(htim_rgb, TIM_CHANNEL_2, green);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	7bba      	ldrb	r2, [r7, #14]
 8001fb6:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(htim_rgb, TIM_CHANNEL_3, blue);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	7b7a      	ldrb	r2, [r7, #13]
 8001fbe:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001fc0:	bf00      	nop
 8001fc2:	3710      	adds	r7, #16
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	00000000 	.word	0x00000000
 8001fcc:	406fe000 	.word	0x406fe000
 8001fd0:	40590000 	.word	0x40590000

08001fd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fd8:	4b08      	ldr	r3, [pc, #32]	; (8001ffc <HAL_Init+0x28>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a07      	ldr	r2, [pc, #28]	; (8001ffc <HAL_Init+0x28>)
 8001fde:	f043 0310 	orr.w	r3, r3, #16
 8001fe2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fe4:	2003      	movs	r0, #3
 8001fe6:	f000 f947 	bl	8002278 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fea:	200f      	movs	r0, #15
 8001fec:	f000 f808 	bl	8002000 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ff0:	f7ff f92e 	bl	8001250 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	40022000 	.word	0x40022000

08002000 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002008:	4b12      	ldr	r3, [pc, #72]	; (8002054 <HAL_InitTick+0x54>)
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	4b12      	ldr	r3, [pc, #72]	; (8002058 <HAL_InitTick+0x58>)
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	4619      	mov	r1, r3
 8002012:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002016:	fbb3 f3f1 	udiv	r3, r3, r1
 800201a:	fbb2 f3f3 	udiv	r3, r2, r3
 800201e:	4618      	mov	r0, r3
 8002020:	f000 f95f 	bl	80022e2 <HAL_SYSTICK_Config>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e00e      	b.n	800204c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2b0f      	cmp	r3, #15
 8002032:	d80a      	bhi.n	800204a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002034:	2200      	movs	r2, #0
 8002036:	6879      	ldr	r1, [r7, #4]
 8002038:	f04f 30ff 	mov.w	r0, #4294967295
 800203c:	f000 f927 	bl	800228e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002040:	4a06      	ldr	r2, [pc, #24]	; (800205c <HAL_InitTick+0x5c>)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002046:	2300      	movs	r3, #0
 8002048:	e000      	b.n	800204c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
}
 800204c:	4618      	mov	r0, r3
 800204e:	3708      	adds	r7, #8
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	20000000 	.word	0x20000000
 8002058:	20000008 	.word	0x20000008
 800205c:	20000004 	.word	0x20000004

08002060 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002064:	4b05      	ldr	r3, [pc, #20]	; (800207c <HAL_IncTick+0x1c>)
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	461a      	mov	r2, r3
 800206a:	4b05      	ldr	r3, [pc, #20]	; (8002080 <HAL_IncTick+0x20>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4413      	add	r3, r2
 8002070:	4a03      	ldr	r2, [pc, #12]	; (8002080 <HAL_IncTick+0x20>)
 8002072:	6013      	str	r3, [r2, #0]
}
 8002074:	bf00      	nop
 8002076:	46bd      	mov	sp, r7
 8002078:	bc80      	pop	{r7}
 800207a:	4770      	bx	lr
 800207c:	20000008 	.word	0x20000008
 8002080:	200003c0 	.word	0x200003c0

08002084 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
  return uwTick;
 8002088:	4b02      	ldr	r3, [pc, #8]	; (8002094 <HAL_GetTick+0x10>)
 800208a:	681b      	ldr	r3, [r3, #0]
}
 800208c:	4618      	mov	r0, r3
 800208e:	46bd      	mov	sp, r7
 8002090:	bc80      	pop	{r7}
 8002092:	4770      	bx	lr
 8002094:	200003c0 	.word	0x200003c0

08002098 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b084      	sub	sp, #16
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020a0:	f7ff fff0 	bl	8002084 <HAL_GetTick>
 80020a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020b0:	d005      	beq.n	80020be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020b2:	4b0a      	ldr	r3, [pc, #40]	; (80020dc <HAL_Delay+0x44>)
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	461a      	mov	r2, r3
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	4413      	add	r3, r2
 80020bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020be:	bf00      	nop
 80020c0:	f7ff ffe0 	bl	8002084 <HAL_GetTick>
 80020c4:	4602      	mov	r2, r0
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	1ad3      	subs	r3, r2, r3
 80020ca:	68fa      	ldr	r2, [r7, #12]
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d8f7      	bhi.n	80020c0 <HAL_Delay+0x28>
  {
  }
}
 80020d0:	bf00      	nop
 80020d2:	bf00      	nop
 80020d4:	3710      	adds	r7, #16
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	20000008 	.word	0x20000008

080020e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b085      	sub	sp, #20
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	f003 0307 	and.w	r3, r3, #7
 80020ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020f0:	4b0c      	ldr	r3, [pc, #48]	; (8002124 <__NVIC_SetPriorityGrouping+0x44>)
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020f6:	68ba      	ldr	r2, [r7, #8]
 80020f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020fc:	4013      	ands	r3, r2
 80020fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002108:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800210c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002110:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002112:	4a04      	ldr	r2, [pc, #16]	; (8002124 <__NVIC_SetPriorityGrouping+0x44>)
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	60d3      	str	r3, [r2, #12]
}
 8002118:	bf00      	nop
 800211a:	3714      	adds	r7, #20
 800211c:	46bd      	mov	sp, r7
 800211e:	bc80      	pop	{r7}
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	e000ed00 	.word	0xe000ed00

08002128 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800212c:	4b04      	ldr	r3, [pc, #16]	; (8002140 <__NVIC_GetPriorityGrouping+0x18>)
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	0a1b      	lsrs	r3, r3, #8
 8002132:	f003 0307 	and.w	r3, r3, #7
}
 8002136:	4618      	mov	r0, r3
 8002138:	46bd      	mov	sp, r7
 800213a:	bc80      	pop	{r7}
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	e000ed00 	.word	0xe000ed00

08002144 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	4603      	mov	r3, r0
 800214c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800214e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002152:	2b00      	cmp	r3, #0
 8002154:	db0b      	blt.n	800216e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002156:	79fb      	ldrb	r3, [r7, #7]
 8002158:	f003 021f 	and.w	r2, r3, #31
 800215c:	4906      	ldr	r1, [pc, #24]	; (8002178 <__NVIC_EnableIRQ+0x34>)
 800215e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002162:	095b      	lsrs	r3, r3, #5
 8002164:	2001      	movs	r0, #1
 8002166:	fa00 f202 	lsl.w	r2, r0, r2
 800216a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800216e:	bf00      	nop
 8002170:	370c      	adds	r7, #12
 8002172:	46bd      	mov	sp, r7
 8002174:	bc80      	pop	{r7}
 8002176:	4770      	bx	lr
 8002178:	e000e100 	.word	0xe000e100

0800217c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	4603      	mov	r3, r0
 8002184:	6039      	str	r1, [r7, #0]
 8002186:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002188:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800218c:	2b00      	cmp	r3, #0
 800218e:	db0a      	blt.n	80021a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	b2da      	uxtb	r2, r3
 8002194:	490c      	ldr	r1, [pc, #48]	; (80021c8 <__NVIC_SetPriority+0x4c>)
 8002196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800219a:	0112      	lsls	r2, r2, #4
 800219c:	b2d2      	uxtb	r2, r2
 800219e:	440b      	add	r3, r1
 80021a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021a4:	e00a      	b.n	80021bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	b2da      	uxtb	r2, r3
 80021aa:	4908      	ldr	r1, [pc, #32]	; (80021cc <__NVIC_SetPriority+0x50>)
 80021ac:	79fb      	ldrb	r3, [r7, #7]
 80021ae:	f003 030f 	and.w	r3, r3, #15
 80021b2:	3b04      	subs	r3, #4
 80021b4:	0112      	lsls	r2, r2, #4
 80021b6:	b2d2      	uxtb	r2, r2
 80021b8:	440b      	add	r3, r1
 80021ba:	761a      	strb	r2, [r3, #24]
}
 80021bc:	bf00      	nop
 80021be:	370c      	adds	r7, #12
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bc80      	pop	{r7}
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	e000e100 	.word	0xe000e100
 80021cc:	e000ed00 	.word	0xe000ed00

080021d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b089      	sub	sp, #36	; 0x24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	60f8      	str	r0, [r7, #12]
 80021d8:	60b9      	str	r1, [r7, #8]
 80021da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	f003 0307 	and.w	r3, r3, #7
 80021e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	f1c3 0307 	rsb	r3, r3, #7
 80021ea:	2b04      	cmp	r3, #4
 80021ec:	bf28      	it	cs
 80021ee:	2304      	movcs	r3, #4
 80021f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	3304      	adds	r3, #4
 80021f6:	2b06      	cmp	r3, #6
 80021f8:	d902      	bls.n	8002200 <NVIC_EncodePriority+0x30>
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	3b03      	subs	r3, #3
 80021fe:	e000      	b.n	8002202 <NVIC_EncodePriority+0x32>
 8002200:	2300      	movs	r3, #0
 8002202:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002204:	f04f 32ff 	mov.w	r2, #4294967295
 8002208:	69bb      	ldr	r3, [r7, #24]
 800220a:	fa02 f303 	lsl.w	r3, r2, r3
 800220e:	43da      	mvns	r2, r3
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	401a      	ands	r2, r3
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002218:	f04f 31ff 	mov.w	r1, #4294967295
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	fa01 f303 	lsl.w	r3, r1, r3
 8002222:	43d9      	mvns	r1, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002228:	4313      	orrs	r3, r2
         );
}
 800222a:	4618      	mov	r0, r3
 800222c:	3724      	adds	r7, #36	; 0x24
 800222e:	46bd      	mov	sp, r7
 8002230:	bc80      	pop	{r7}
 8002232:	4770      	bx	lr

08002234 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	3b01      	subs	r3, #1
 8002240:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002244:	d301      	bcc.n	800224a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002246:	2301      	movs	r3, #1
 8002248:	e00f      	b.n	800226a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800224a:	4a0a      	ldr	r2, [pc, #40]	; (8002274 <SysTick_Config+0x40>)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	3b01      	subs	r3, #1
 8002250:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002252:	210f      	movs	r1, #15
 8002254:	f04f 30ff 	mov.w	r0, #4294967295
 8002258:	f7ff ff90 	bl	800217c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800225c:	4b05      	ldr	r3, [pc, #20]	; (8002274 <SysTick_Config+0x40>)
 800225e:	2200      	movs	r2, #0
 8002260:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002262:	4b04      	ldr	r3, [pc, #16]	; (8002274 <SysTick_Config+0x40>)
 8002264:	2207      	movs	r2, #7
 8002266:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002268:	2300      	movs	r3, #0
}
 800226a:	4618      	mov	r0, r3
 800226c:	3708      	adds	r7, #8
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	e000e010 	.word	0xe000e010

08002278 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002280:	6878      	ldr	r0, [r7, #4]
 8002282:	f7ff ff2d 	bl	80020e0 <__NVIC_SetPriorityGrouping>
}
 8002286:	bf00      	nop
 8002288:	3708      	adds	r7, #8
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}

0800228e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800228e:	b580      	push	{r7, lr}
 8002290:	b086      	sub	sp, #24
 8002292:	af00      	add	r7, sp, #0
 8002294:	4603      	mov	r3, r0
 8002296:	60b9      	str	r1, [r7, #8]
 8002298:	607a      	str	r2, [r7, #4]
 800229a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800229c:	2300      	movs	r3, #0
 800229e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022a0:	f7ff ff42 	bl	8002128 <__NVIC_GetPriorityGrouping>
 80022a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022a6:	687a      	ldr	r2, [r7, #4]
 80022a8:	68b9      	ldr	r1, [r7, #8]
 80022aa:	6978      	ldr	r0, [r7, #20]
 80022ac:	f7ff ff90 	bl	80021d0 <NVIC_EncodePriority>
 80022b0:	4602      	mov	r2, r0
 80022b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022b6:	4611      	mov	r1, r2
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7ff ff5f 	bl	800217c <__NVIC_SetPriority>
}
 80022be:	bf00      	nop
 80022c0:	3718      	adds	r7, #24
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}

080022c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022c6:	b580      	push	{r7, lr}
 80022c8:	b082      	sub	sp, #8
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	4603      	mov	r3, r0
 80022ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d4:	4618      	mov	r0, r3
 80022d6:	f7ff ff35 	bl	8002144 <__NVIC_EnableIRQ>
}
 80022da:	bf00      	nop
 80022dc:	3708      	adds	r7, #8
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}

080022e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022e2:	b580      	push	{r7, lr}
 80022e4:	b082      	sub	sp, #8
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022ea:	6878      	ldr	r0, [r7, #4]
 80022ec:	f7ff ffa2 	bl	8002234 <SysTick_Config>
 80022f0:	4603      	mov	r3, r0
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3708      	adds	r7, #8
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}

080022fa <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80022fa:	b480      	push	{r7}
 80022fc:	b085      	sub	sp, #20
 80022fe:	af00      	add	r7, sp, #0
 8002300:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002302:	2300      	movs	r3, #0
 8002304:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800230c:	b2db      	uxtb	r3, r3
 800230e:	2b02      	cmp	r3, #2
 8002310:	d008      	beq.n	8002324 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2204      	movs	r2, #4
 8002316:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2200      	movs	r2, #0
 800231c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	e020      	b.n	8002366 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f022 020e 	bic.w	r2, r2, #14
 8002332:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f022 0201 	bic.w	r2, r2, #1
 8002342:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800234c:	2101      	movs	r1, #1
 800234e:	fa01 f202 	lsl.w	r2, r1, r2
 8002352:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2201      	movs	r2, #1
 8002358:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2200      	movs	r2, #0
 8002360:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002364:	7bfb      	ldrb	r3, [r7, #15]
}
 8002366:	4618      	mov	r0, r3
 8002368:	3714      	adds	r7, #20
 800236a:	46bd      	mov	sp, r7
 800236c:	bc80      	pop	{r7}
 800236e:	4770      	bx	lr

08002370 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002370:	b580      	push	{r7, lr}
 8002372:	b084      	sub	sp, #16
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002378:	2300      	movs	r3, #0
 800237a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002382:	b2db      	uxtb	r3, r3
 8002384:	2b02      	cmp	r3, #2
 8002386:	d005      	beq.n	8002394 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2204      	movs	r2, #4
 800238c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	73fb      	strb	r3, [r7, #15]
 8002392:	e051      	b.n	8002438 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f022 020e 	bic.w	r2, r2, #14
 80023a2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f022 0201 	bic.w	r2, r2, #1
 80023b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a22      	ldr	r2, [pc, #136]	; (8002444 <HAL_DMA_Abort_IT+0xd4>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d029      	beq.n	8002412 <HAL_DMA_Abort_IT+0xa2>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a21      	ldr	r2, [pc, #132]	; (8002448 <HAL_DMA_Abort_IT+0xd8>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d022      	beq.n	800240e <HAL_DMA_Abort_IT+0x9e>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a1f      	ldr	r2, [pc, #124]	; (800244c <HAL_DMA_Abort_IT+0xdc>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d01a      	beq.n	8002408 <HAL_DMA_Abort_IT+0x98>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a1e      	ldr	r2, [pc, #120]	; (8002450 <HAL_DMA_Abort_IT+0xe0>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d012      	beq.n	8002402 <HAL_DMA_Abort_IT+0x92>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a1c      	ldr	r2, [pc, #112]	; (8002454 <HAL_DMA_Abort_IT+0xe4>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d00a      	beq.n	80023fc <HAL_DMA_Abort_IT+0x8c>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a1b      	ldr	r2, [pc, #108]	; (8002458 <HAL_DMA_Abort_IT+0xe8>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d102      	bne.n	80023f6 <HAL_DMA_Abort_IT+0x86>
 80023f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80023f4:	e00e      	b.n	8002414 <HAL_DMA_Abort_IT+0xa4>
 80023f6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80023fa:	e00b      	b.n	8002414 <HAL_DMA_Abort_IT+0xa4>
 80023fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002400:	e008      	b.n	8002414 <HAL_DMA_Abort_IT+0xa4>
 8002402:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002406:	e005      	b.n	8002414 <HAL_DMA_Abort_IT+0xa4>
 8002408:	f44f 7380 	mov.w	r3, #256	; 0x100
 800240c:	e002      	b.n	8002414 <HAL_DMA_Abort_IT+0xa4>
 800240e:	2310      	movs	r3, #16
 8002410:	e000      	b.n	8002414 <HAL_DMA_Abort_IT+0xa4>
 8002412:	2301      	movs	r3, #1
 8002414:	4a11      	ldr	r2, [pc, #68]	; (800245c <HAL_DMA_Abort_IT+0xec>)
 8002416:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2201      	movs	r2, #1
 800241c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800242c:	2b00      	cmp	r3, #0
 800242e:	d003      	beq.n	8002438 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002434:	6878      	ldr	r0, [r7, #4]
 8002436:	4798      	blx	r3
    } 
  }
  return status;
 8002438:	7bfb      	ldrb	r3, [r7, #15]
}
 800243a:	4618      	mov	r0, r3
 800243c:	3710      	adds	r7, #16
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	40020008 	.word	0x40020008
 8002448:	4002001c 	.word	0x4002001c
 800244c:	40020030 	.word	0x40020030
 8002450:	40020044 	.word	0x40020044
 8002454:	40020058 	.word	0x40020058
 8002458:	4002006c 	.word	0x4002006c
 800245c:	40020000 	.word	0x40020000

08002460 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002460:	b480      	push	{r7}
 8002462:	b08b      	sub	sp, #44	; 0x2c
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800246a:	2300      	movs	r3, #0
 800246c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800246e:	2300      	movs	r3, #0
 8002470:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002472:	e169      	b.n	8002748 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002474:	2201      	movs	r2, #1
 8002476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002478:	fa02 f303 	lsl.w	r3, r2, r3
 800247c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	69fa      	ldr	r2, [r7, #28]
 8002484:	4013      	ands	r3, r2
 8002486:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002488:	69ba      	ldr	r2, [r7, #24]
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	429a      	cmp	r2, r3
 800248e:	f040 8158 	bne.w	8002742 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	4a9a      	ldr	r2, [pc, #616]	; (8002700 <HAL_GPIO_Init+0x2a0>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d05e      	beq.n	800255a <HAL_GPIO_Init+0xfa>
 800249c:	4a98      	ldr	r2, [pc, #608]	; (8002700 <HAL_GPIO_Init+0x2a0>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d875      	bhi.n	800258e <HAL_GPIO_Init+0x12e>
 80024a2:	4a98      	ldr	r2, [pc, #608]	; (8002704 <HAL_GPIO_Init+0x2a4>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d058      	beq.n	800255a <HAL_GPIO_Init+0xfa>
 80024a8:	4a96      	ldr	r2, [pc, #600]	; (8002704 <HAL_GPIO_Init+0x2a4>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d86f      	bhi.n	800258e <HAL_GPIO_Init+0x12e>
 80024ae:	4a96      	ldr	r2, [pc, #600]	; (8002708 <HAL_GPIO_Init+0x2a8>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d052      	beq.n	800255a <HAL_GPIO_Init+0xfa>
 80024b4:	4a94      	ldr	r2, [pc, #592]	; (8002708 <HAL_GPIO_Init+0x2a8>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d869      	bhi.n	800258e <HAL_GPIO_Init+0x12e>
 80024ba:	4a94      	ldr	r2, [pc, #592]	; (800270c <HAL_GPIO_Init+0x2ac>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d04c      	beq.n	800255a <HAL_GPIO_Init+0xfa>
 80024c0:	4a92      	ldr	r2, [pc, #584]	; (800270c <HAL_GPIO_Init+0x2ac>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d863      	bhi.n	800258e <HAL_GPIO_Init+0x12e>
 80024c6:	4a92      	ldr	r2, [pc, #584]	; (8002710 <HAL_GPIO_Init+0x2b0>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d046      	beq.n	800255a <HAL_GPIO_Init+0xfa>
 80024cc:	4a90      	ldr	r2, [pc, #576]	; (8002710 <HAL_GPIO_Init+0x2b0>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d85d      	bhi.n	800258e <HAL_GPIO_Init+0x12e>
 80024d2:	2b12      	cmp	r3, #18
 80024d4:	d82a      	bhi.n	800252c <HAL_GPIO_Init+0xcc>
 80024d6:	2b12      	cmp	r3, #18
 80024d8:	d859      	bhi.n	800258e <HAL_GPIO_Init+0x12e>
 80024da:	a201      	add	r2, pc, #4	; (adr r2, 80024e0 <HAL_GPIO_Init+0x80>)
 80024dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024e0:	0800255b 	.word	0x0800255b
 80024e4:	08002535 	.word	0x08002535
 80024e8:	08002547 	.word	0x08002547
 80024ec:	08002589 	.word	0x08002589
 80024f0:	0800258f 	.word	0x0800258f
 80024f4:	0800258f 	.word	0x0800258f
 80024f8:	0800258f 	.word	0x0800258f
 80024fc:	0800258f 	.word	0x0800258f
 8002500:	0800258f 	.word	0x0800258f
 8002504:	0800258f 	.word	0x0800258f
 8002508:	0800258f 	.word	0x0800258f
 800250c:	0800258f 	.word	0x0800258f
 8002510:	0800258f 	.word	0x0800258f
 8002514:	0800258f 	.word	0x0800258f
 8002518:	0800258f 	.word	0x0800258f
 800251c:	0800258f 	.word	0x0800258f
 8002520:	0800258f 	.word	0x0800258f
 8002524:	0800253d 	.word	0x0800253d
 8002528:	08002551 	.word	0x08002551
 800252c:	4a79      	ldr	r2, [pc, #484]	; (8002714 <HAL_GPIO_Init+0x2b4>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d013      	beq.n	800255a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002532:	e02c      	b.n	800258e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	623b      	str	r3, [r7, #32]
          break;
 800253a:	e029      	b.n	8002590 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	3304      	adds	r3, #4
 8002542:	623b      	str	r3, [r7, #32]
          break;
 8002544:	e024      	b.n	8002590 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	68db      	ldr	r3, [r3, #12]
 800254a:	3308      	adds	r3, #8
 800254c:	623b      	str	r3, [r7, #32]
          break;
 800254e:	e01f      	b.n	8002590 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	330c      	adds	r3, #12
 8002556:	623b      	str	r3, [r7, #32]
          break;
 8002558:	e01a      	b.n	8002590 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d102      	bne.n	8002568 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002562:	2304      	movs	r3, #4
 8002564:	623b      	str	r3, [r7, #32]
          break;
 8002566:	e013      	b.n	8002590 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	2b01      	cmp	r3, #1
 800256e:	d105      	bne.n	800257c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002570:	2308      	movs	r3, #8
 8002572:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	69fa      	ldr	r2, [r7, #28]
 8002578:	611a      	str	r2, [r3, #16]
          break;
 800257a:	e009      	b.n	8002590 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800257c:	2308      	movs	r3, #8
 800257e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	69fa      	ldr	r2, [r7, #28]
 8002584:	615a      	str	r2, [r3, #20]
          break;
 8002586:	e003      	b.n	8002590 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002588:	2300      	movs	r3, #0
 800258a:	623b      	str	r3, [r7, #32]
          break;
 800258c:	e000      	b.n	8002590 <HAL_GPIO_Init+0x130>
          break;
 800258e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	2bff      	cmp	r3, #255	; 0xff
 8002594:	d801      	bhi.n	800259a <HAL_GPIO_Init+0x13a>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	e001      	b.n	800259e <HAL_GPIO_Init+0x13e>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	3304      	adds	r3, #4
 800259e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80025a0:	69bb      	ldr	r3, [r7, #24]
 80025a2:	2bff      	cmp	r3, #255	; 0xff
 80025a4:	d802      	bhi.n	80025ac <HAL_GPIO_Init+0x14c>
 80025a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a8:	009b      	lsls	r3, r3, #2
 80025aa:	e002      	b.n	80025b2 <HAL_GPIO_Init+0x152>
 80025ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ae:	3b08      	subs	r3, #8
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	210f      	movs	r1, #15
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	fa01 f303 	lsl.w	r3, r1, r3
 80025c0:	43db      	mvns	r3, r3
 80025c2:	401a      	ands	r2, r3
 80025c4:	6a39      	ldr	r1, [r7, #32]
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	fa01 f303 	lsl.w	r3, r1, r3
 80025cc:	431a      	orrs	r2, r3
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	f000 80b1 	beq.w	8002742 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80025e0:	4b4d      	ldr	r3, [pc, #308]	; (8002718 <HAL_GPIO_Init+0x2b8>)
 80025e2:	699b      	ldr	r3, [r3, #24]
 80025e4:	4a4c      	ldr	r2, [pc, #304]	; (8002718 <HAL_GPIO_Init+0x2b8>)
 80025e6:	f043 0301 	orr.w	r3, r3, #1
 80025ea:	6193      	str	r3, [r2, #24]
 80025ec:	4b4a      	ldr	r3, [pc, #296]	; (8002718 <HAL_GPIO_Init+0x2b8>)
 80025ee:	699b      	ldr	r3, [r3, #24]
 80025f0:	f003 0301 	and.w	r3, r3, #1
 80025f4:	60bb      	str	r3, [r7, #8]
 80025f6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80025f8:	4a48      	ldr	r2, [pc, #288]	; (800271c <HAL_GPIO_Init+0x2bc>)
 80025fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025fc:	089b      	lsrs	r3, r3, #2
 80025fe:	3302      	adds	r3, #2
 8002600:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002604:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002608:	f003 0303 	and.w	r3, r3, #3
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	220f      	movs	r2, #15
 8002610:	fa02 f303 	lsl.w	r3, r2, r3
 8002614:	43db      	mvns	r3, r3
 8002616:	68fa      	ldr	r2, [r7, #12]
 8002618:	4013      	ands	r3, r2
 800261a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	4a40      	ldr	r2, [pc, #256]	; (8002720 <HAL_GPIO_Init+0x2c0>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d013      	beq.n	800264c <HAL_GPIO_Init+0x1ec>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	4a3f      	ldr	r2, [pc, #252]	; (8002724 <HAL_GPIO_Init+0x2c4>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d00d      	beq.n	8002648 <HAL_GPIO_Init+0x1e8>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	4a3e      	ldr	r2, [pc, #248]	; (8002728 <HAL_GPIO_Init+0x2c8>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d007      	beq.n	8002644 <HAL_GPIO_Init+0x1e4>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	4a3d      	ldr	r2, [pc, #244]	; (800272c <HAL_GPIO_Init+0x2cc>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d101      	bne.n	8002640 <HAL_GPIO_Init+0x1e0>
 800263c:	2303      	movs	r3, #3
 800263e:	e006      	b.n	800264e <HAL_GPIO_Init+0x1ee>
 8002640:	2304      	movs	r3, #4
 8002642:	e004      	b.n	800264e <HAL_GPIO_Init+0x1ee>
 8002644:	2302      	movs	r3, #2
 8002646:	e002      	b.n	800264e <HAL_GPIO_Init+0x1ee>
 8002648:	2301      	movs	r3, #1
 800264a:	e000      	b.n	800264e <HAL_GPIO_Init+0x1ee>
 800264c:	2300      	movs	r3, #0
 800264e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002650:	f002 0203 	and.w	r2, r2, #3
 8002654:	0092      	lsls	r2, r2, #2
 8002656:	4093      	lsls	r3, r2
 8002658:	68fa      	ldr	r2, [r7, #12]
 800265a:	4313      	orrs	r3, r2
 800265c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800265e:	492f      	ldr	r1, [pc, #188]	; (800271c <HAL_GPIO_Init+0x2bc>)
 8002660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002662:	089b      	lsrs	r3, r3, #2
 8002664:	3302      	adds	r3, #2
 8002666:	68fa      	ldr	r2, [r7, #12]
 8002668:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002674:	2b00      	cmp	r3, #0
 8002676:	d006      	beq.n	8002686 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002678:	4b2d      	ldr	r3, [pc, #180]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 800267a:	689a      	ldr	r2, [r3, #8]
 800267c:	492c      	ldr	r1, [pc, #176]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 800267e:	69bb      	ldr	r3, [r7, #24]
 8002680:	4313      	orrs	r3, r2
 8002682:	608b      	str	r3, [r1, #8]
 8002684:	e006      	b.n	8002694 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002686:	4b2a      	ldr	r3, [pc, #168]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 8002688:	689a      	ldr	r2, [r3, #8]
 800268a:	69bb      	ldr	r3, [r7, #24]
 800268c:	43db      	mvns	r3, r3
 800268e:	4928      	ldr	r1, [pc, #160]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 8002690:	4013      	ands	r3, r2
 8002692:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800269c:	2b00      	cmp	r3, #0
 800269e:	d006      	beq.n	80026ae <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80026a0:	4b23      	ldr	r3, [pc, #140]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 80026a2:	68da      	ldr	r2, [r3, #12]
 80026a4:	4922      	ldr	r1, [pc, #136]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	60cb      	str	r3, [r1, #12]
 80026ac:	e006      	b.n	80026bc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80026ae:	4b20      	ldr	r3, [pc, #128]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 80026b0:	68da      	ldr	r2, [r3, #12]
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	43db      	mvns	r3, r3
 80026b6:	491e      	ldr	r1, [pc, #120]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 80026b8:	4013      	ands	r3, r2
 80026ba:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d006      	beq.n	80026d6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80026c8:	4b19      	ldr	r3, [pc, #100]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 80026ca:	685a      	ldr	r2, [r3, #4]
 80026cc:	4918      	ldr	r1, [pc, #96]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	604b      	str	r3, [r1, #4]
 80026d4:	e006      	b.n	80026e4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80026d6:	4b16      	ldr	r3, [pc, #88]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 80026d8:	685a      	ldr	r2, [r3, #4]
 80026da:	69bb      	ldr	r3, [r7, #24]
 80026dc:	43db      	mvns	r3, r3
 80026de:	4914      	ldr	r1, [pc, #80]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 80026e0:	4013      	ands	r3, r2
 80026e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d021      	beq.n	8002734 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80026f0:	4b0f      	ldr	r3, [pc, #60]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	490e      	ldr	r1, [pc, #56]	; (8002730 <HAL_GPIO_Init+0x2d0>)
 80026f6:	69bb      	ldr	r3, [r7, #24]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	600b      	str	r3, [r1, #0]
 80026fc:	e021      	b.n	8002742 <HAL_GPIO_Init+0x2e2>
 80026fe:	bf00      	nop
 8002700:	10320000 	.word	0x10320000
 8002704:	10310000 	.word	0x10310000
 8002708:	10220000 	.word	0x10220000
 800270c:	10210000 	.word	0x10210000
 8002710:	10120000 	.word	0x10120000
 8002714:	10110000 	.word	0x10110000
 8002718:	40021000 	.word	0x40021000
 800271c:	40010000 	.word	0x40010000
 8002720:	40010800 	.word	0x40010800
 8002724:	40010c00 	.word	0x40010c00
 8002728:	40011000 	.word	0x40011000
 800272c:	40011400 	.word	0x40011400
 8002730:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002734:	4b0b      	ldr	r3, [pc, #44]	; (8002764 <HAL_GPIO_Init+0x304>)
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	69bb      	ldr	r3, [r7, #24]
 800273a:	43db      	mvns	r3, r3
 800273c:	4909      	ldr	r1, [pc, #36]	; (8002764 <HAL_GPIO_Init+0x304>)
 800273e:	4013      	ands	r3, r2
 8002740:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002744:	3301      	adds	r3, #1
 8002746:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800274e:	fa22 f303 	lsr.w	r3, r2, r3
 8002752:	2b00      	cmp	r3, #0
 8002754:	f47f ae8e 	bne.w	8002474 <HAL_GPIO_Init+0x14>
  }
}
 8002758:	bf00      	nop
 800275a:	bf00      	nop
 800275c:	372c      	adds	r7, #44	; 0x2c
 800275e:	46bd      	mov	sp, r7
 8002760:	bc80      	pop	{r7}
 8002762:	4770      	bx	lr
 8002764:	40010400 	.word	0x40010400

08002768 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	460b      	mov	r3, r1
 8002772:	807b      	strh	r3, [r7, #2]
 8002774:	4613      	mov	r3, r2
 8002776:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002778:	787b      	ldrb	r3, [r7, #1]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d003      	beq.n	8002786 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800277e:	887a      	ldrh	r2, [r7, #2]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002784:	e003      	b.n	800278e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002786:	887b      	ldrh	r3, [r7, #2]
 8002788:	041a      	lsls	r2, r3, #16
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	611a      	str	r2, [r3, #16]
}
 800278e:	bf00      	nop
 8002790:	370c      	adds	r7, #12
 8002792:	46bd      	mov	sp, r7
 8002794:	bc80      	pop	{r7}
 8002796:	4770      	bx	lr

08002798 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b084      	sub	sp, #16
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d101      	bne.n	80027aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e12b      	b.n	8002a02 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d106      	bne.n	80027c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f7fe fb2e 	bl	8000e20 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2224      	movs	r2, #36	; 0x24
 80027c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f022 0201 	bic.w	r2, r2, #1
 80027da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80027ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80027fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80027fc:	f001 fbec 	bl	8003fd8 <HAL_RCC_GetPCLK1Freq>
 8002800:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	4a81      	ldr	r2, [pc, #516]	; (8002a0c <HAL_I2C_Init+0x274>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d807      	bhi.n	800281c <HAL_I2C_Init+0x84>
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	4a80      	ldr	r2, [pc, #512]	; (8002a10 <HAL_I2C_Init+0x278>)
 8002810:	4293      	cmp	r3, r2
 8002812:	bf94      	ite	ls
 8002814:	2301      	movls	r3, #1
 8002816:	2300      	movhi	r3, #0
 8002818:	b2db      	uxtb	r3, r3
 800281a:	e006      	b.n	800282a <HAL_I2C_Init+0x92>
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	4a7d      	ldr	r2, [pc, #500]	; (8002a14 <HAL_I2C_Init+0x27c>)
 8002820:	4293      	cmp	r3, r2
 8002822:	bf94      	ite	ls
 8002824:	2301      	movls	r3, #1
 8002826:	2300      	movhi	r3, #0
 8002828:	b2db      	uxtb	r3, r3
 800282a:	2b00      	cmp	r3, #0
 800282c:	d001      	beq.n	8002832 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e0e7      	b.n	8002a02 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	4a78      	ldr	r2, [pc, #480]	; (8002a18 <HAL_I2C_Init+0x280>)
 8002836:	fba2 2303 	umull	r2, r3, r2, r3
 800283a:	0c9b      	lsrs	r3, r3, #18
 800283c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	68ba      	ldr	r2, [r7, #8]
 800284e:	430a      	orrs	r2, r1
 8002850:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	6a1b      	ldr	r3, [r3, #32]
 8002858:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	4a6a      	ldr	r2, [pc, #424]	; (8002a0c <HAL_I2C_Init+0x274>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d802      	bhi.n	800286c <HAL_I2C_Init+0xd4>
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	3301      	adds	r3, #1
 800286a:	e009      	b.n	8002880 <HAL_I2C_Init+0xe8>
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002872:	fb02 f303 	mul.w	r3, r2, r3
 8002876:	4a69      	ldr	r2, [pc, #420]	; (8002a1c <HAL_I2C_Init+0x284>)
 8002878:	fba2 2303 	umull	r2, r3, r2, r3
 800287c:	099b      	lsrs	r3, r3, #6
 800287e:	3301      	adds	r3, #1
 8002880:	687a      	ldr	r2, [r7, #4]
 8002882:	6812      	ldr	r2, [r2, #0]
 8002884:	430b      	orrs	r3, r1
 8002886:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	69db      	ldr	r3, [r3, #28]
 800288e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002892:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	495c      	ldr	r1, [pc, #368]	; (8002a0c <HAL_I2C_Init+0x274>)
 800289c:	428b      	cmp	r3, r1
 800289e:	d819      	bhi.n	80028d4 <HAL_I2C_Init+0x13c>
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	1e59      	subs	r1, r3, #1
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	005b      	lsls	r3, r3, #1
 80028aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80028ae:	1c59      	adds	r1, r3, #1
 80028b0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80028b4:	400b      	ands	r3, r1
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d00a      	beq.n	80028d0 <HAL_I2C_Init+0x138>
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	1e59      	subs	r1, r3, #1
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	005b      	lsls	r3, r3, #1
 80028c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80028c8:	3301      	adds	r3, #1
 80028ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028ce:	e051      	b.n	8002974 <HAL_I2C_Init+0x1dc>
 80028d0:	2304      	movs	r3, #4
 80028d2:	e04f      	b.n	8002974 <HAL_I2C_Init+0x1dc>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d111      	bne.n	8002900 <HAL_I2C_Init+0x168>
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	1e58      	subs	r0, r3, #1
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6859      	ldr	r1, [r3, #4]
 80028e4:	460b      	mov	r3, r1
 80028e6:	005b      	lsls	r3, r3, #1
 80028e8:	440b      	add	r3, r1
 80028ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80028ee:	3301      	adds	r3, #1
 80028f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	bf0c      	ite	eq
 80028f8:	2301      	moveq	r3, #1
 80028fa:	2300      	movne	r3, #0
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	e012      	b.n	8002926 <HAL_I2C_Init+0x18e>
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	1e58      	subs	r0, r3, #1
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6859      	ldr	r1, [r3, #4]
 8002908:	460b      	mov	r3, r1
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	440b      	add	r3, r1
 800290e:	0099      	lsls	r1, r3, #2
 8002910:	440b      	add	r3, r1
 8002912:	fbb0 f3f3 	udiv	r3, r0, r3
 8002916:	3301      	adds	r3, #1
 8002918:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800291c:	2b00      	cmp	r3, #0
 800291e:	bf0c      	ite	eq
 8002920:	2301      	moveq	r3, #1
 8002922:	2300      	movne	r3, #0
 8002924:	b2db      	uxtb	r3, r3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d001      	beq.n	800292e <HAL_I2C_Init+0x196>
 800292a:	2301      	movs	r3, #1
 800292c:	e022      	b.n	8002974 <HAL_I2C_Init+0x1dc>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d10e      	bne.n	8002954 <HAL_I2C_Init+0x1bc>
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	1e58      	subs	r0, r3, #1
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6859      	ldr	r1, [r3, #4]
 800293e:	460b      	mov	r3, r1
 8002940:	005b      	lsls	r3, r3, #1
 8002942:	440b      	add	r3, r1
 8002944:	fbb0 f3f3 	udiv	r3, r0, r3
 8002948:	3301      	adds	r3, #1
 800294a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800294e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002952:	e00f      	b.n	8002974 <HAL_I2C_Init+0x1dc>
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	1e58      	subs	r0, r3, #1
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6859      	ldr	r1, [r3, #4]
 800295c:	460b      	mov	r3, r1
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	440b      	add	r3, r1
 8002962:	0099      	lsls	r1, r3, #2
 8002964:	440b      	add	r3, r1
 8002966:	fbb0 f3f3 	udiv	r3, r0, r3
 800296a:	3301      	adds	r3, #1
 800296c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002970:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002974:	6879      	ldr	r1, [r7, #4]
 8002976:	6809      	ldr	r1, [r1, #0]
 8002978:	4313      	orrs	r3, r2
 800297a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	69da      	ldr	r2, [r3, #28]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6a1b      	ldr	r3, [r3, #32]
 800298e:	431a      	orrs	r2, r3
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	430a      	orrs	r2, r1
 8002996:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80029a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	6911      	ldr	r1, [r2, #16]
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	68d2      	ldr	r2, [r2, #12]
 80029ae:	4311      	orrs	r1, r2
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	6812      	ldr	r2, [r2, #0]
 80029b4:	430b      	orrs	r3, r1
 80029b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	68db      	ldr	r3, [r3, #12]
 80029be:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	695a      	ldr	r2, [r3, #20]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	699b      	ldr	r3, [r3, #24]
 80029ca:	431a      	orrs	r2, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	430a      	orrs	r2, r1
 80029d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f042 0201 	orr.w	r2, r2, #1
 80029e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2200      	movs	r2, #0
 80029e8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2220      	movs	r2, #32
 80029ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2200      	movs	r2, #0
 80029fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002a00:	2300      	movs	r3, #0
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3710      	adds	r7, #16
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	000186a0 	.word	0x000186a0
 8002a10:	001e847f 	.word	0x001e847f
 8002a14:	003d08ff 	.word	0x003d08ff
 8002a18:	431bde83 	.word	0x431bde83
 8002a1c:	10624dd3 	.word	0x10624dd3

08002a20 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b088      	sub	sp, #32
 8002a24:	af02      	add	r7, sp, #8
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	607a      	str	r2, [r7, #4]
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	460b      	mov	r3, r1
 8002a2e:	817b      	strh	r3, [r7, #10]
 8002a30:	4613      	mov	r3, r2
 8002a32:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002a34:	f7ff fb26 	bl	8002084 <HAL_GetTick>
 8002a38:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	2b20      	cmp	r3, #32
 8002a44:	f040 80e0 	bne.w	8002c08 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	9300      	str	r3, [sp, #0]
 8002a4c:	2319      	movs	r3, #25
 8002a4e:	2201      	movs	r2, #1
 8002a50:	4970      	ldr	r1, [pc, #448]	; (8002c14 <HAL_I2C_Master_Transmit+0x1f4>)
 8002a52:	68f8      	ldr	r0, [r7, #12]
 8002a54:	f000 fcc0 	bl	80033d8 <I2C_WaitOnFlagUntilTimeout>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d001      	beq.n	8002a62 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002a5e:	2302      	movs	r3, #2
 8002a60:	e0d3      	b.n	8002c0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d101      	bne.n	8002a70 <HAL_I2C_Master_Transmit+0x50>
 8002a6c:	2302      	movs	r3, #2
 8002a6e:	e0cc      	b.n	8002c0a <HAL_I2C_Master_Transmit+0x1ea>
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2201      	movs	r2, #1
 8002a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0301 	and.w	r3, r3, #1
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d007      	beq.n	8002a96 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f042 0201 	orr.w	r2, r2, #1
 8002a94:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002aa4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2221      	movs	r2, #33	; 0x21
 8002aaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	2210      	movs	r2, #16
 8002ab2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	687a      	ldr	r2, [r7, #4]
 8002ac0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	893a      	ldrh	r2, [r7, #8]
 8002ac6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002acc:	b29a      	uxth	r2, r3
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	4a50      	ldr	r2, [pc, #320]	; (8002c18 <HAL_I2C_Master_Transmit+0x1f8>)
 8002ad6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002ad8:	8979      	ldrh	r1, [r7, #10]
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	6a3a      	ldr	r2, [r7, #32]
 8002ade:	68f8      	ldr	r0, [r7, #12]
 8002ae0:	f000 fb10 	bl	8003104 <I2C_MasterRequestWrite>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d001      	beq.n	8002aee <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e08d      	b.n	8002c0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002aee:	2300      	movs	r3, #0
 8002af0:	613b      	str	r3, [r7, #16]
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	695b      	ldr	r3, [r3, #20]
 8002af8:	613b      	str	r3, [r7, #16]
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	699b      	ldr	r3, [r3, #24]
 8002b00:	613b      	str	r3, [r7, #16]
 8002b02:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002b04:	e066      	b.n	8002bd4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b06:	697a      	ldr	r2, [r7, #20]
 8002b08:	6a39      	ldr	r1, [r7, #32]
 8002b0a:	68f8      	ldr	r0, [r7, #12]
 8002b0c:	f000 fd7e 	bl	800360c <I2C_WaitOnTXEFlagUntilTimeout>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d00d      	beq.n	8002b32 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1a:	2b04      	cmp	r3, #4
 8002b1c:	d107      	bne.n	8002b2e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b2c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e06b      	b.n	8002c0a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b36:	781a      	ldrb	r2, [r3, #0]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b42:	1c5a      	adds	r2, r3, #1
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b4c:	b29b      	uxth	r3, r3
 8002b4e:	3b01      	subs	r3, #1
 8002b50:	b29a      	uxth	r2, r3
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b5a:	3b01      	subs	r3, #1
 8002b5c:	b29a      	uxth	r2, r3
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	695b      	ldr	r3, [r3, #20]
 8002b68:	f003 0304 	and.w	r3, r3, #4
 8002b6c:	2b04      	cmp	r3, #4
 8002b6e:	d11b      	bne.n	8002ba8 <HAL_I2C_Master_Transmit+0x188>
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d017      	beq.n	8002ba8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b7c:	781a      	ldrb	r2, [r3, #0]
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b88:	1c5a      	adds	r2, r3, #1
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b92:	b29b      	uxth	r3, r3
 8002b94:	3b01      	subs	r3, #1
 8002b96:	b29a      	uxth	r2, r3
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ba0:	3b01      	subs	r3, #1
 8002ba2:	b29a      	uxth	r2, r3
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ba8:	697a      	ldr	r2, [r7, #20]
 8002baa:	6a39      	ldr	r1, [r7, #32]
 8002bac:	68f8      	ldr	r0, [r7, #12]
 8002bae:	f000 fd75 	bl	800369c <I2C_WaitOnBTFFlagUntilTimeout>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d00d      	beq.n	8002bd4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbc:	2b04      	cmp	r3, #4
 8002bbe:	d107      	bne.n	8002bd0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bce:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e01a      	b.n	8002c0a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d194      	bne.n	8002b06 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2220      	movs	r2, #32
 8002bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002c04:	2300      	movs	r3, #0
 8002c06:	e000      	b.n	8002c0a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002c08:	2302      	movs	r3, #2
  }
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3718      	adds	r7, #24
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	00100002 	.word	0x00100002
 8002c18:	ffff0000 	.word	0xffff0000

08002c1c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b08c      	sub	sp, #48	; 0x30
 8002c20:	af02      	add	r7, sp, #8
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	4608      	mov	r0, r1
 8002c26:	4611      	mov	r1, r2
 8002c28:	461a      	mov	r2, r3
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	817b      	strh	r3, [r7, #10]
 8002c2e:	460b      	mov	r3, r1
 8002c30:	813b      	strh	r3, [r7, #8]
 8002c32:	4613      	mov	r3, r2
 8002c34:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002c36:	2300      	movs	r3, #0
 8002c38:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c3a:	f7ff fa23 	bl	8002084 <HAL_GetTick>
 8002c3e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	2b20      	cmp	r3, #32
 8002c4a:	f040 8250 	bne.w	80030ee <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c50:	9300      	str	r3, [sp, #0]
 8002c52:	2319      	movs	r3, #25
 8002c54:	2201      	movs	r2, #1
 8002c56:	4982      	ldr	r1, [pc, #520]	; (8002e60 <HAL_I2C_Mem_Read+0x244>)
 8002c58:	68f8      	ldr	r0, [r7, #12]
 8002c5a:	f000 fbbd 	bl	80033d8 <I2C_WaitOnFlagUntilTimeout>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d001      	beq.n	8002c68 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002c64:	2302      	movs	r3, #2
 8002c66:	e243      	b.n	80030f0 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d101      	bne.n	8002c76 <HAL_I2C_Mem_Read+0x5a>
 8002c72:	2302      	movs	r3, #2
 8002c74:	e23c      	b.n	80030f0 <HAL_I2C_Mem_Read+0x4d4>
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2201      	movs	r2, #1
 8002c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0301 	and.w	r3, r3, #1
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d007      	beq.n	8002c9c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f042 0201 	orr.w	r2, r2, #1
 8002c9a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002caa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2222      	movs	r2, #34	; 0x22
 8002cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2240      	movs	r2, #64	; 0x40
 8002cb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002cc6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002ccc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cd2:	b29a      	uxth	r2, r3
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	4a62      	ldr	r2, [pc, #392]	; (8002e64 <HAL_I2C_Mem_Read+0x248>)
 8002cdc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002cde:	88f8      	ldrh	r0, [r7, #6]
 8002ce0:	893a      	ldrh	r2, [r7, #8]
 8002ce2:	8979      	ldrh	r1, [r7, #10]
 8002ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce6:	9301      	str	r3, [sp, #4]
 8002ce8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cea:	9300      	str	r3, [sp, #0]
 8002cec:	4603      	mov	r3, r0
 8002cee:	68f8      	ldr	r0, [r7, #12]
 8002cf0:	f000 fa8a 	bl	8003208 <I2C_RequestMemoryRead>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d001      	beq.n	8002cfe <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e1f8      	b.n	80030f0 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d113      	bne.n	8002d2e <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d06:	2300      	movs	r3, #0
 8002d08:	61fb      	str	r3, [r7, #28]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	695b      	ldr	r3, [r3, #20]
 8002d10:	61fb      	str	r3, [r7, #28]
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	699b      	ldr	r3, [r3, #24]
 8002d18:	61fb      	str	r3, [r7, #28]
 8002d1a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d2a:	601a      	str	r2, [r3, #0]
 8002d2c:	e1cc      	b.n	80030c8 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d11e      	bne.n	8002d74 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d44:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002d46:	b672      	cpsid	i
}
 8002d48:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	61bb      	str	r3, [r7, #24]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	695b      	ldr	r3, [r3, #20]
 8002d54:	61bb      	str	r3, [r7, #24]
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	699b      	ldr	r3, [r3, #24]
 8002d5c:	61bb      	str	r3, [r7, #24]
 8002d5e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d6e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002d70:	b662      	cpsie	i
}
 8002d72:	e035      	b.n	8002de0 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d11e      	bne.n	8002dba <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d8a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002d8c:	b672      	cpsid	i
}
 8002d8e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d90:	2300      	movs	r3, #0
 8002d92:	617b      	str	r3, [r7, #20]
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	695b      	ldr	r3, [r3, #20]
 8002d9a:	617b      	str	r3, [r7, #20]
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	699b      	ldr	r3, [r3, #24]
 8002da2:	617b      	str	r3, [r7, #20]
 8002da4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002db4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002db6:	b662      	cpsie	i
}
 8002db8:	e012      	b.n	8002de0 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002dc8:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dca:	2300      	movs	r3, #0
 8002dcc:	613b      	str	r3, [r7, #16]
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	695b      	ldr	r3, [r3, #20]
 8002dd4:	613b      	str	r3, [r7, #16]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	699b      	ldr	r3, [r3, #24]
 8002ddc:	613b      	str	r3, [r7, #16]
 8002dde:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002de0:	e172      	b.n	80030c8 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002de6:	2b03      	cmp	r3, #3
 8002de8:	f200 811f 	bhi.w	800302a <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d123      	bne.n	8002e3c <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002df4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002df6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002df8:	68f8      	ldr	r0, [r7, #12]
 8002dfa:	f000 fc97 	bl	800372c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d001      	beq.n	8002e08 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e173      	b.n	80030f0 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	691a      	ldr	r2, [r3, #16]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e12:	b2d2      	uxtb	r2, r2
 8002e14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e1a:	1c5a      	adds	r2, r3, #1
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e24:	3b01      	subs	r3, #1
 8002e26:	b29a      	uxth	r2, r3
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	3b01      	subs	r3, #1
 8002e34:	b29a      	uxth	r2, r3
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002e3a:	e145      	b.n	80030c8 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e40:	2b02      	cmp	r3, #2
 8002e42:	d152      	bne.n	8002eea <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e46:	9300      	str	r3, [sp, #0]
 8002e48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	4906      	ldr	r1, [pc, #24]	; (8002e68 <HAL_I2C_Mem_Read+0x24c>)
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	f000 fac2 	bl	80033d8 <I2C_WaitOnFlagUntilTimeout>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d008      	beq.n	8002e6c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e148      	b.n	80030f0 <HAL_I2C_Mem_Read+0x4d4>
 8002e5e:	bf00      	nop
 8002e60:	00100002 	.word	0x00100002
 8002e64:	ffff0000 	.word	0xffff0000
 8002e68:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002e6c:	b672      	cpsid	i
}
 8002e6e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e7e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	691a      	ldr	r2, [r3, #16]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e8a:	b2d2      	uxtb	r2, r2
 8002e8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e92:	1c5a      	adds	r2, r3, #1
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e9c:	3b01      	subs	r3, #1
 8002e9e:	b29a      	uxth	r2, r3
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ea8:	b29b      	uxth	r3, r3
 8002eaa:	3b01      	subs	r3, #1
 8002eac:	b29a      	uxth	r2, r3
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002eb2:	b662      	cpsie	i
}
 8002eb4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	691a      	ldr	r2, [r3, #16]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec0:	b2d2      	uxtb	r2, r2
 8002ec2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec8:	1c5a      	adds	r2, r3, #1
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ed2:	3b01      	subs	r3, #1
 8002ed4:	b29a      	uxth	r2, r3
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ede:	b29b      	uxth	r3, r3
 8002ee0:	3b01      	subs	r3, #1
 8002ee2:	b29a      	uxth	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002ee8:	e0ee      	b.n	80030c8 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	4981      	ldr	r1, [pc, #516]	; (80030f8 <HAL_I2C_Mem_Read+0x4dc>)
 8002ef4:	68f8      	ldr	r0, [r7, #12]
 8002ef6:	f000 fa6f 	bl	80033d8 <I2C_WaitOnFlagUntilTimeout>
 8002efa:	4603      	mov	r3, r0
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d001      	beq.n	8002f04 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e0f5      	b.n	80030f0 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f12:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002f14:	b672      	cpsid	i
}
 8002f16:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	691a      	ldr	r2, [r3, #16]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f22:	b2d2      	uxtb	r2, r2
 8002f24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f2a:	1c5a      	adds	r2, r3, #1
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f34:	3b01      	subs	r3, #1
 8002f36:	b29a      	uxth	r2, r3
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	3b01      	subs	r3, #1
 8002f44:	b29a      	uxth	r2, r3
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002f4a:	4b6c      	ldr	r3, [pc, #432]	; (80030fc <HAL_I2C_Mem_Read+0x4e0>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	08db      	lsrs	r3, r3, #3
 8002f50:	4a6b      	ldr	r2, [pc, #428]	; (8003100 <HAL_I2C_Mem_Read+0x4e4>)
 8002f52:	fba2 2303 	umull	r2, r3, r2, r3
 8002f56:	0a1a      	lsrs	r2, r3, #8
 8002f58:	4613      	mov	r3, r2
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	4413      	add	r3, r2
 8002f5e:	00da      	lsls	r2, r3, #3
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002f64:	6a3b      	ldr	r3, [r7, #32]
 8002f66:	3b01      	subs	r3, #1
 8002f68:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002f6a:	6a3b      	ldr	r3, [r7, #32]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d118      	bne.n	8002fa2 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2200      	movs	r2, #0
 8002f74:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2220      	movs	r2, #32
 8002f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8a:	f043 0220 	orr.w	r2, r3, #32
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002f92:	b662      	cpsie	i
}
 8002f94:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e0a6      	b.n	80030f0 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	695b      	ldr	r3, [r3, #20]
 8002fa8:	f003 0304 	and.w	r3, r3, #4
 8002fac:	2b04      	cmp	r3, #4
 8002fae:	d1d9      	bne.n	8002f64 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fbe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	691a      	ldr	r2, [r3, #16]
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fca:	b2d2      	uxtb	r2, r2
 8002fcc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd2:	1c5a      	adds	r2, r3, #1
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fdc:	3b01      	subs	r3, #1
 8002fde:	b29a      	uxth	r2, r3
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	3b01      	subs	r3, #1
 8002fec:	b29a      	uxth	r2, r3
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002ff2:	b662      	cpsie	i
}
 8002ff4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	691a      	ldr	r2, [r3, #16]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003000:	b2d2      	uxtb	r2, r2
 8003002:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003008:	1c5a      	adds	r2, r3, #1
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003012:	3b01      	subs	r3, #1
 8003014:	b29a      	uxth	r2, r3
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800301e:	b29b      	uxth	r3, r3
 8003020:	3b01      	subs	r3, #1
 8003022:	b29a      	uxth	r2, r3
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003028:	e04e      	b.n	80030c8 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800302a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800302c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800302e:	68f8      	ldr	r0, [r7, #12]
 8003030:	f000 fb7c 	bl	800372c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e058      	b.n	80030f0 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	691a      	ldr	r2, [r3, #16]
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003048:	b2d2      	uxtb	r2, r2
 800304a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003050:	1c5a      	adds	r2, r3, #1
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800305a:	3b01      	subs	r3, #1
 800305c:	b29a      	uxth	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003066:	b29b      	uxth	r3, r3
 8003068:	3b01      	subs	r3, #1
 800306a:	b29a      	uxth	r2, r3
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	f003 0304 	and.w	r3, r3, #4
 800307a:	2b04      	cmp	r3, #4
 800307c:	d124      	bne.n	80030c8 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003082:	2b03      	cmp	r3, #3
 8003084:	d107      	bne.n	8003096 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003094:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	691a      	ldr	r2, [r3, #16]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a0:	b2d2      	uxtb	r2, r2
 80030a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a8:	1c5a      	adds	r2, r3, #1
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030b2:	3b01      	subs	r3, #1
 80030b4:	b29a      	uxth	r2, r3
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030be:	b29b      	uxth	r3, r3
 80030c0:	3b01      	subs	r3, #1
 80030c2:	b29a      	uxth	r2, r3
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	f47f ae88 	bne.w	8002de2 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2220      	movs	r2, #32
 80030d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2200      	movs	r2, #0
 80030de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2200      	movs	r2, #0
 80030e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80030ea:	2300      	movs	r3, #0
 80030ec:	e000      	b.n	80030f0 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80030ee:	2302      	movs	r3, #2
  }
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3728      	adds	r7, #40	; 0x28
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	00010004 	.word	0x00010004
 80030fc:	20000000 	.word	0x20000000
 8003100:	14f8b589 	.word	0x14f8b589

08003104 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b088      	sub	sp, #32
 8003108:	af02      	add	r7, sp, #8
 800310a:	60f8      	str	r0, [r7, #12]
 800310c:	607a      	str	r2, [r7, #4]
 800310e:	603b      	str	r3, [r7, #0]
 8003110:	460b      	mov	r3, r1
 8003112:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003118:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	2b08      	cmp	r3, #8
 800311e:	d006      	beq.n	800312e <I2C_MasterRequestWrite+0x2a>
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	2b01      	cmp	r3, #1
 8003124:	d003      	beq.n	800312e <I2C_MasterRequestWrite+0x2a>
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800312c:	d108      	bne.n	8003140 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800313c:	601a      	str	r2, [r3, #0]
 800313e:	e00b      	b.n	8003158 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003144:	2b12      	cmp	r3, #18
 8003146:	d107      	bne.n	8003158 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003156:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	9300      	str	r3, [sp, #0]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003164:	68f8      	ldr	r0, [r7, #12]
 8003166:	f000 f937 	bl	80033d8 <I2C_WaitOnFlagUntilTimeout>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d00d      	beq.n	800318c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800317a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800317e:	d103      	bne.n	8003188 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003186:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003188:	2303      	movs	r3, #3
 800318a:	e035      	b.n	80031f8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	691b      	ldr	r3, [r3, #16]
 8003190:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003194:	d108      	bne.n	80031a8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003196:	897b      	ldrh	r3, [r7, #10]
 8003198:	b2db      	uxtb	r3, r3
 800319a:	461a      	mov	r2, r3
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80031a4:	611a      	str	r2, [r3, #16]
 80031a6:	e01b      	b.n	80031e0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80031a8:	897b      	ldrh	r3, [r7, #10]
 80031aa:	11db      	asrs	r3, r3, #7
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	f003 0306 	and.w	r3, r3, #6
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	f063 030f 	orn	r3, r3, #15
 80031b8:	b2da      	uxtb	r2, r3
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	490e      	ldr	r1, [pc, #56]	; (8003200 <I2C_MasterRequestWrite+0xfc>)
 80031c6:	68f8      	ldr	r0, [r7, #12]
 80031c8:	f000 f980 	bl	80034cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e010      	b.n	80031f8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80031d6:	897b      	ldrh	r3, [r7, #10]
 80031d8:	b2da      	uxtb	r2, r3
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	687a      	ldr	r2, [r7, #4]
 80031e4:	4907      	ldr	r1, [pc, #28]	; (8003204 <I2C_MasterRequestWrite+0x100>)
 80031e6:	68f8      	ldr	r0, [r7, #12]
 80031e8:	f000 f970 	bl	80034cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d001      	beq.n	80031f6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e000      	b.n	80031f8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80031f6:	2300      	movs	r3, #0
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	3718      	adds	r7, #24
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	00010008 	.word	0x00010008
 8003204:	00010002 	.word	0x00010002

08003208 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b088      	sub	sp, #32
 800320c:	af02      	add	r7, sp, #8
 800320e:	60f8      	str	r0, [r7, #12]
 8003210:	4608      	mov	r0, r1
 8003212:	4611      	mov	r1, r2
 8003214:	461a      	mov	r2, r3
 8003216:	4603      	mov	r3, r0
 8003218:	817b      	strh	r3, [r7, #10]
 800321a:	460b      	mov	r3, r1
 800321c:	813b      	strh	r3, [r7, #8]
 800321e:	4613      	mov	r3, r2
 8003220:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003230:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003240:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003244:	9300      	str	r3, [sp, #0]
 8003246:	6a3b      	ldr	r3, [r7, #32]
 8003248:	2200      	movs	r2, #0
 800324a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800324e:	68f8      	ldr	r0, [r7, #12]
 8003250:	f000 f8c2 	bl	80033d8 <I2C_WaitOnFlagUntilTimeout>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d00d      	beq.n	8003276 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003264:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003268:	d103      	bne.n	8003272 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003270:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e0aa      	b.n	80033cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003276:	897b      	ldrh	r3, [r7, #10]
 8003278:	b2db      	uxtb	r3, r3
 800327a:	461a      	mov	r2, r3
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003284:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003288:	6a3a      	ldr	r2, [r7, #32]
 800328a:	4952      	ldr	r1, [pc, #328]	; (80033d4 <I2C_RequestMemoryRead+0x1cc>)
 800328c:	68f8      	ldr	r0, [r7, #12]
 800328e:	f000 f91d 	bl	80034cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d001      	beq.n	800329c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e097      	b.n	80033cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800329c:	2300      	movs	r3, #0
 800329e:	617b      	str	r3, [r7, #20]
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	695b      	ldr	r3, [r3, #20]
 80032a6:	617b      	str	r3, [r7, #20]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	699b      	ldr	r3, [r3, #24]
 80032ae:	617b      	str	r3, [r7, #20]
 80032b0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032b4:	6a39      	ldr	r1, [r7, #32]
 80032b6:	68f8      	ldr	r0, [r7, #12]
 80032b8:	f000 f9a8 	bl	800360c <I2C_WaitOnTXEFlagUntilTimeout>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d00d      	beq.n	80032de <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c6:	2b04      	cmp	r3, #4
 80032c8:	d107      	bne.n	80032da <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032d8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e076      	b.n	80033cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80032de:	88fb      	ldrh	r3, [r7, #6]
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d105      	bne.n	80032f0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80032e4:	893b      	ldrh	r3, [r7, #8]
 80032e6:	b2da      	uxtb	r2, r3
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	611a      	str	r2, [r3, #16]
 80032ee:	e021      	b.n	8003334 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80032f0:	893b      	ldrh	r3, [r7, #8]
 80032f2:	0a1b      	lsrs	r3, r3, #8
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	b2da      	uxtb	r2, r3
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003300:	6a39      	ldr	r1, [r7, #32]
 8003302:	68f8      	ldr	r0, [r7, #12]
 8003304:	f000 f982 	bl	800360c <I2C_WaitOnTXEFlagUntilTimeout>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d00d      	beq.n	800332a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003312:	2b04      	cmp	r3, #4
 8003314:	d107      	bne.n	8003326 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003324:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e050      	b.n	80033cc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800332a:	893b      	ldrh	r3, [r7, #8]
 800332c:	b2da      	uxtb	r2, r3
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003334:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003336:	6a39      	ldr	r1, [r7, #32]
 8003338:	68f8      	ldr	r0, [r7, #12]
 800333a:	f000 f967 	bl	800360c <I2C_WaitOnTXEFlagUntilTimeout>
 800333e:	4603      	mov	r3, r0
 8003340:	2b00      	cmp	r3, #0
 8003342:	d00d      	beq.n	8003360 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003348:	2b04      	cmp	r3, #4
 800334a:	d107      	bne.n	800335c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800335a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	e035      	b.n	80033cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800336e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003372:	9300      	str	r3, [sp, #0]
 8003374:	6a3b      	ldr	r3, [r7, #32]
 8003376:	2200      	movs	r2, #0
 8003378:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800337c:	68f8      	ldr	r0, [r7, #12]
 800337e:	f000 f82b 	bl	80033d8 <I2C_WaitOnFlagUntilTimeout>
 8003382:	4603      	mov	r3, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d00d      	beq.n	80033a4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003392:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003396:	d103      	bne.n	80033a0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800339e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80033a0:	2303      	movs	r3, #3
 80033a2:	e013      	b.n	80033cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80033a4:	897b      	ldrh	r3, [r7, #10]
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	f043 0301 	orr.w	r3, r3, #1
 80033ac:	b2da      	uxtb	r2, r3
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b6:	6a3a      	ldr	r2, [r7, #32]
 80033b8:	4906      	ldr	r1, [pc, #24]	; (80033d4 <I2C_RequestMemoryRead+0x1cc>)
 80033ba:	68f8      	ldr	r0, [r7, #12]
 80033bc:	f000 f886 	bl	80034cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d001      	beq.n	80033ca <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e000      	b.n	80033cc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80033ca:	2300      	movs	r3, #0
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	3718      	adds	r7, #24
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	00010002 	.word	0x00010002

080033d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	60f8      	str	r0, [r7, #12]
 80033e0:	60b9      	str	r1, [r7, #8]
 80033e2:	603b      	str	r3, [r7, #0]
 80033e4:	4613      	mov	r3, r2
 80033e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033e8:	e048      	b.n	800347c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033f0:	d044      	beq.n	800347c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033f2:	f7fe fe47 	bl	8002084 <HAL_GetTick>
 80033f6:	4602      	mov	r2, r0
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	1ad3      	subs	r3, r2, r3
 80033fc:	683a      	ldr	r2, [r7, #0]
 80033fe:	429a      	cmp	r2, r3
 8003400:	d302      	bcc.n	8003408 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d139      	bne.n	800347c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	0c1b      	lsrs	r3, r3, #16
 800340c:	b2db      	uxtb	r3, r3
 800340e:	2b01      	cmp	r3, #1
 8003410:	d10d      	bne.n	800342e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	695b      	ldr	r3, [r3, #20]
 8003418:	43da      	mvns	r2, r3
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	4013      	ands	r3, r2
 800341e:	b29b      	uxth	r3, r3
 8003420:	2b00      	cmp	r3, #0
 8003422:	bf0c      	ite	eq
 8003424:	2301      	moveq	r3, #1
 8003426:	2300      	movne	r3, #0
 8003428:	b2db      	uxtb	r3, r3
 800342a:	461a      	mov	r2, r3
 800342c:	e00c      	b.n	8003448 <I2C_WaitOnFlagUntilTimeout+0x70>
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	699b      	ldr	r3, [r3, #24]
 8003434:	43da      	mvns	r2, r3
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	4013      	ands	r3, r2
 800343a:	b29b      	uxth	r3, r3
 800343c:	2b00      	cmp	r3, #0
 800343e:	bf0c      	ite	eq
 8003440:	2301      	moveq	r3, #1
 8003442:	2300      	movne	r3, #0
 8003444:	b2db      	uxtb	r3, r3
 8003446:	461a      	mov	r2, r3
 8003448:	79fb      	ldrb	r3, [r7, #7]
 800344a:	429a      	cmp	r2, r3
 800344c:	d116      	bne.n	800347c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2200      	movs	r2, #0
 8003452:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2220      	movs	r2, #32
 8003458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003468:	f043 0220 	orr.w	r2, r3, #32
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e023      	b.n	80034c4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	0c1b      	lsrs	r3, r3, #16
 8003480:	b2db      	uxtb	r3, r3
 8003482:	2b01      	cmp	r3, #1
 8003484:	d10d      	bne.n	80034a2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	695b      	ldr	r3, [r3, #20]
 800348c:	43da      	mvns	r2, r3
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	4013      	ands	r3, r2
 8003492:	b29b      	uxth	r3, r3
 8003494:	2b00      	cmp	r3, #0
 8003496:	bf0c      	ite	eq
 8003498:	2301      	moveq	r3, #1
 800349a:	2300      	movne	r3, #0
 800349c:	b2db      	uxtb	r3, r3
 800349e:	461a      	mov	r2, r3
 80034a0:	e00c      	b.n	80034bc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	699b      	ldr	r3, [r3, #24]
 80034a8:	43da      	mvns	r2, r3
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	4013      	ands	r3, r2
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	bf0c      	ite	eq
 80034b4:	2301      	moveq	r3, #1
 80034b6:	2300      	movne	r3, #0
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	461a      	mov	r2, r3
 80034bc:	79fb      	ldrb	r3, [r7, #7]
 80034be:	429a      	cmp	r2, r3
 80034c0:	d093      	beq.n	80033ea <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034c2:	2300      	movs	r3, #0
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3710      	adds	r7, #16
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}

080034cc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	60f8      	str	r0, [r7, #12]
 80034d4:	60b9      	str	r1, [r7, #8]
 80034d6:	607a      	str	r2, [r7, #4]
 80034d8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80034da:	e071      	b.n	80035c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	695b      	ldr	r3, [r3, #20]
 80034e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034ea:	d123      	bne.n	8003534 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034fa:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003504:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2200      	movs	r2, #0
 800350a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2220      	movs	r2, #32
 8003510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2200      	movs	r2, #0
 8003518:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003520:	f043 0204 	orr.w	r2, r3, #4
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	e067      	b.n	8003604 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	f1b3 3fff 	cmp.w	r3, #4294967295
 800353a:	d041      	beq.n	80035c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800353c:	f7fe fda2 	bl	8002084 <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	429a      	cmp	r2, r3
 800354a:	d302      	bcc.n	8003552 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d136      	bne.n	80035c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	0c1b      	lsrs	r3, r3, #16
 8003556:	b2db      	uxtb	r3, r3
 8003558:	2b01      	cmp	r3, #1
 800355a:	d10c      	bne.n	8003576 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	695b      	ldr	r3, [r3, #20]
 8003562:	43da      	mvns	r2, r3
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	4013      	ands	r3, r2
 8003568:	b29b      	uxth	r3, r3
 800356a:	2b00      	cmp	r3, #0
 800356c:	bf14      	ite	ne
 800356e:	2301      	movne	r3, #1
 8003570:	2300      	moveq	r3, #0
 8003572:	b2db      	uxtb	r3, r3
 8003574:	e00b      	b.n	800358e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	699b      	ldr	r3, [r3, #24]
 800357c:	43da      	mvns	r2, r3
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	4013      	ands	r3, r2
 8003582:	b29b      	uxth	r3, r3
 8003584:	2b00      	cmp	r3, #0
 8003586:	bf14      	ite	ne
 8003588:	2301      	movne	r3, #1
 800358a:	2300      	moveq	r3, #0
 800358c:	b2db      	uxtb	r3, r3
 800358e:	2b00      	cmp	r3, #0
 8003590:	d016      	beq.n	80035c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2200      	movs	r2, #0
 8003596:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2220      	movs	r2, #32
 800359c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ac:	f043 0220 	orr.w	r2, r3, #32
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2200      	movs	r2, #0
 80035b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e021      	b.n	8003604 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	0c1b      	lsrs	r3, r3, #16
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d10c      	bne.n	80035e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	695b      	ldr	r3, [r3, #20]
 80035d0:	43da      	mvns	r2, r3
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	4013      	ands	r3, r2
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	2b00      	cmp	r3, #0
 80035da:	bf14      	ite	ne
 80035dc:	2301      	movne	r3, #1
 80035de:	2300      	moveq	r3, #0
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	e00b      	b.n	80035fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	699b      	ldr	r3, [r3, #24]
 80035ea:	43da      	mvns	r2, r3
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	4013      	ands	r3, r2
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	bf14      	ite	ne
 80035f6:	2301      	movne	r3, #1
 80035f8:	2300      	moveq	r3, #0
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	f47f af6d 	bne.w	80034dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003602:	2300      	movs	r3, #0
}
 8003604:	4618      	mov	r0, r3
 8003606:	3710      	adds	r7, #16
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	60f8      	str	r0, [r7, #12]
 8003614:	60b9      	str	r1, [r7, #8]
 8003616:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003618:	e034      	b.n	8003684 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	f000 f8e3 	bl	80037e6 <I2C_IsAcknowledgeFailed>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d001      	beq.n	800362a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e034      	b.n	8003694 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003630:	d028      	beq.n	8003684 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003632:	f7fe fd27 	bl	8002084 <HAL_GetTick>
 8003636:	4602      	mov	r2, r0
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	68ba      	ldr	r2, [r7, #8]
 800363e:	429a      	cmp	r2, r3
 8003640:	d302      	bcc.n	8003648 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d11d      	bne.n	8003684 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	695b      	ldr	r3, [r3, #20]
 800364e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003652:	2b80      	cmp	r3, #128	; 0x80
 8003654:	d016      	beq.n	8003684 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2200      	movs	r2, #0
 800365a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2220      	movs	r2, #32
 8003660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2200      	movs	r2, #0
 8003668:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003670:	f043 0220 	orr.w	r2, r3, #32
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2200      	movs	r2, #0
 800367c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e007      	b.n	8003694 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	695b      	ldr	r3, [r3, #20]
 800368a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800368e:	2b80      	cmp	r3, #128	; 0x80
 8003690:	d1c3      	bne.n	800361a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003692:	2300      	movs	r3, #0
}
 8003694:	4618      	mov	r0, r3
 8003696:	3710      	adds	r7, #16
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}

0800369c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	60f8      	str	r0, [r7, #12]
 80036a4:	60b9      	str	r1, [r7, #8]
 80036a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80036a8:	e034      	b.n	8003714 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80036aa:	68f8      	ldr	r0, [r7, #12]
 80036ac:	f000 f89b 	bl	80037e6 <I2C_IsAcknowledgeFailed>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d001      	beq.n	80036ba <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e034      	b.n	8003724 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036c0:	d028      	beq.n	8003714 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036c2:	f7fe fcdf 	bl	8002084 <HAL_GetTick>
 80036c6:	4602      	mov	r2, r0
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	1ad3      	subs	r3, r2, r3
 80036cc:	68ba      	ldr	r2, [r7, #8]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d302      	bcc.n	80036d8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d11d      	bne.n	8003714 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	695b      	ldr	r3, [r3, #20]
 80036de:	f003 0304 	and.w	r3, r3, #4
 80036e2:	2b04      	cmp	r3, #4
 80036e4:	d016      	beq.n	8003714 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2200      	movs	r2, #0
 80036ea:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2220      	movs	r2, #32
 80036f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2200      	movs	r2, #0
 80036f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003700:	f043 0220 	orr.w	r2, r3, #32
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2200      	movs	r2, #0
 800370c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e007      	b.n	8003724 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	695b      	ldr	r3, [r3, #20]
 800371a:	f003 0304 	and.w	r3, r3, #4
 800371e:	2b04      	cmp	r3, #4
 8003720:	d1c3      	bne.n	80036aa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	3710      	adds	r7, #16
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}

0800372c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003738:	e049      	b.n	80037ce <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	695b      	ldr	r3, [r3, #20]
 8003740:	f003 0310 	and.w	r3, r3, #16
 8003744:	2b10      	cmp	r3, #16
 8003746:	d119      	bne.n	800377c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f06f 0210 	mvn.w	r2, #16
 8003750:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2200      	movs	r2, #0
 8003756:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2220      	movs	r2, #32
 800375c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2200      	movs	r2, #0
 8003764:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e030      	b.n	80037de <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800377c:	f7fe fc82 	bl	8002084 <HAL_GetTick>
 8003780:	4602      	mov	r2, r0
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	68ba      	ldr	r2, [r7, #8]
 8003788:	429a      	cmp	r2, r3
 800378a:	d302      	bcc.n	8003792 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d11d      	bne.n	80037ce <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	695b      	ldr	r3, [r3, #20]
 8003798:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800379c:	2b40      	cmp	r3, #64	; 0x40
 800379e:	d016      	beq.n	80037ce <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2200      	movs	r2, #0
 80037a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2220      	movs	r2, #32
 80037aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ba:	f043 0220 	orr.w	r2, r3, #32
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2200      	movs	r2, #0
 80037c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e007      	b.n	80037de <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	695b      	ldr	r3, [r3, #20]
 80037d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037d8:	2b40      	cmp	r3, #64	; 0x40
 80037da:	d1ae      	bne.n	800373a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80037dc:	2300      	movs	r3, #0
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3710      	adds	r7, #16
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}

080037e6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80037e6:	b480      	push	{r7}
 80037e8:	b083      	sub	sp, #12
 80037ea:	af00      	add	r7, sp, #0
 80037ec:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	695b      	ldr	r3, [r3, #20]
 80037f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037fc:	d11b      	bne.n	8003836 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003806:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2220      	movs	r2, #32
 8003812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003822:	f043 0204 	orr.w	r2, r3, #4
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e000      	b.n	8003838 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003836:	2300      	movs	r3, #0
}
 8003838:	4618      	mov	r0, r3
 800383a:	370c      	adds	r7, #12
 800383c:	46bd      	mov	sp, r7
 800383e:	bc80      	pop	{r7}
 8003840:	4770      	bx	lr
	...

08003844 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b086      	sub	sp, #24
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d101      	bne.n	8003856 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e272      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0301 	and.w	r3, r3, #1
 800385e:	2b00      	cmp	r3, #0
 8003860:	f000 8087 	beq.w	8003972 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003864:	4b92      	ldr	r3, [pc, #584]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f003 030c 	and.w	r3, r3, #12
 800386c:	2b04      	cmp	r3, #4
 800386e:	d00c      	beq.n	800388a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003870:	4b8f      	ldr	r3, [pc, #572]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f003 030c 	and.w	r3, r3, #12
 8003878:	2b08      	cmp	r3, #8
 800387a:	d112      	bne.n	80038a2 <HAL_RCC_OscConfig+0x5e>
 800387c:	4b8c      	ldr	r3, [pc, #560]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003884:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003888:	d10b      	bne.n	80038a2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800388a:	4b89      	ldr	r3, [pc, #548]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d06c      	beq.n	8003970 <HAL_RCC_OscConfig+0x12c>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d168      	bne.n	8003970 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e24c      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038aa:	d106      	bne.n	80038ba <HAL_RCC_OscConfig+0x76>
 80038ac:	4b80      	ldr	r3, [pc, #512]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a7f      	ldr	r2, [pc, #508]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80038b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038b6:	6013      	str	r3, [r2, #0]
 80038b8:	e02e      	b.n	8003918 <HAL_RCC_OscConfig+0xd4>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d10c      	bne.n	80038dc <HAL_RCC_OscConfig+0x98>
 80038c2:	4b7b      	ldr	r3, [pc, #492]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a7a      	ldr	r2, [pc, #488]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80038c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038cc:	6013      	str	r3, [r2, #0]
 80038ce:	4b78      	ldr	r3, [pc, #480]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a77      	ldr	r2, [pc, #476]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80038d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038d8:	6013      	str	r3, [r2, #0]
 80038da:	e01d      	b.n	8003918 <HAL_RCC_OscConfig+0xd4>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038e4:	d10c      	bne.n	8003900 <HAL_RCC_OscConfig+0xbc>
 80038e6:	4b72      	ldr	r3, [pc, #456]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a71      	ldr	r2, [pc, #452]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80038ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038f0:	6013      	str	r3, [r2, #0]
 80038f2:	4b6f      	ldr	r3, [pc, #444]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a6e      	ldr	r2, [pc, #440]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80038f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038fc:	6013      	str	r3, [r2, #0]
 80038fe:	e00b      	b.n	8003918 <HAL_RCC_OscConfig+0xd4>
 8003900:	4b6b      	ldr	r3, [pc, #428]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a6a      	ldr	r2, [pc, #424]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003906:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800390a:	6013      	str	r3, [r2, #0]
 800390c:	4b68      	ldr	r3, [pc, #416]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a67      	ldr	r2, [pc, #412]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003912:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003916:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d013      	beq.n	8003948 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003920:	f7fe fbb0 	bl	8002084 <HAL_GetTick>
 8003924:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003926:	e008      	b.n	800393a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003928:	f7fe fbac 	bl	8002084 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b64      	cmp	r3, #100	; 0x64
 8003934:	d901      	bls.n	800393a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e200      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800393a:	4b5d      	ldr	r3, [pc, #372]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d0f0      	beq.n	8003928 <HAL_RCC_OscConfig+0xe4>
 8003946:	e014      	b.n	8003972 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003948:	f7fe fb9c 	bl	8002084 <HAL_GetTick>
 800394c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800394e:	e008      	b.n	8003962 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003950:	f7fe fb98 	bl	8002084 <HAL_GetTick>
 8003954:	4602      	mov	r2, r0
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	2b64      	cmp	r3, #100	; 0x64
 800395c:	d901      	bls.n	8003962 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	e1ec      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003962:	4b53      	ldr	r3, [pc, #332]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1f0      	bne.n	8003950 <HAL_RCC_OscConfig+0x10c>
 800396e:	e000      	b.n	8003972 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003970:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0302 	and.w	r3, r3, #2
 800397a:	2b00      	cmp	r3, #0
 800397c:	d063      	beq.n	8003a46 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800397e:	4b4c      	ldr	r3, [pc, #304]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f003 030c 	and.w	r3, r3, #12
 8003986:	2b00      	cmp	r3, #0
 8003988:	d00b      	beq.n	80039a2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800398a:	4b49      	ldr	r3, [pc, #292]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	f003 030c 	and.w	r3, r3, #12
 8003992:	2b08      	cmp	r3, #8
 8003994:	d11c      	bne.n	80039d0 <HAL_RCC_OscConfig+0x18c>
 8003996:	4b46      	ldr	r3, [pc, #280]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d116      	bne.n	80039d0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039a2:	4b43      	ldr	r3, [pc, #268]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0302 	and.w	r3, r3, #2
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d005      	beq.n	80039ba <HAL_RCC_OscConfig+0x176>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	691b      	ldr	r3, [r3, #16]
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d001      	beq.n	80039ba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e1c0      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039ba:	4b3d      	ldr	r3, [pc, #244]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	695b      	ldr	r3, [r3, #20]
 80039c6:	00db      	lsls	r3, r3, #3
 80039c8:	4939      	ldr	r1, [pc, #228]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80039ca:	4313      	orrs	r3, r2
 80039cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039ce:	e03a      	b.n	8003a46 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	691b      	ldr	r3, [r3, #16]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d020      	beq.n	8003a1a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039d8:	4b36      	ldr	r3, [pc, #216]	; (8003ab4 <HAL_RCC_OscConfig+0x270>)
 80039da:	2201      	movs	r2, #1
 80039dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039de:	f7fe fb51 	bl	8002084 <HAL_GetTick>
 80039e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039e4:	e008      	b.n	80039f8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039e6:	f7fe fb4d 	bl	8002084 <HAL_GetTick>
 80039ea:	4602      	mov	r2, r0
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d901      	bls.n	80039f8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e1a1      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039f8:	4b2d      	ldr	r3, [pc, #180]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0302 	and.w	r3, r3, #2
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d0f0      	beq.n	80039e6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a04:	4b2a      	ldr	r3, [pc, #168]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	695b      	ldr	r3, [r3, #20]
 8003a10:	00db      	lsls	r3, r3, #3
 8003a12:	4927      	ldr	r1, [pc, #156]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003a14:	4313      	orrs	r3, r2
 8003a16:	600b      	str	r3, [r1, #0]
 8003a18:	e015      	b.n	8003a46 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a1a:	4b26      	ldr	r3, [pc, #152]	; (8003ab4 <HAL_RCC_OscConfig+0x270>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a20:	f7fe fb30 	bl	8002084 <HAL_GetTick>
 8003a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a26:	e008      	b.n	8003a3a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a28:	f7fe fb2c 	bl	8002084 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d901      	bls.n	8003a3a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e180      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a3a:	4b1d      	ldr	r3, [pc, #116]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0302 	and.w	r3, r3, #2
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d1f0      	bne.n	8003a28 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0308 	and.w	r3, r3, #8
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d03a      	beq.n	8003ac8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	699b      	ldr	r3, [r3, #24]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d019      	beq.n	8003a8e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a5a:	4b17      	ldr	r3, [pc, #92]	; (8003ab8 <HAL_RCC_OscConfig+0x274>)
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a60:	f7fe fb10 	bl	8002084 <HAL_GetTick>
 8003a64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a66:	e008      	b.n	8003a7a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a68:	f7fe fb0c 	bl	8002084 <HAL_GetTick>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	2b02      	cmp	r3, #2
 8003a74:	d901      	bls.n	8003a7a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e160      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a7a:	4b0d      	ldr	r3, [pc, #52]	; (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7e:	f003 0302 	and.w	r3, r3, #2
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d0f0      	beq.n	8003a68 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003a86:	2001      	movs	r0, #1
 8003a88:	f000 face 	bl	8004028 <RCC_Delay>
 8003a8c:	e01c      	b.n	8003ac8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a8e:	4b0a      	ldr	r3, [pc, #40]	; (8003ab8 <HAL_RCC_OscConfig+0x274>)
 8003a90:	2200      	movs	r2, #0
 8003a92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a94:	f7fe faf6 	bl	8002084 <HAL_GetTick>
 8003a98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a9a:	e00f      	b.n	8003abc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a9c:	f7fe faf2 	bl	8002084 <HAL_GetTick>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	1ad3      	subs	r3, r2, r3
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	d908      	bls.n	8003abc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e146      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
 8003aae:	bf00      	nop
 8003ab0:	40021000 	.word	0x40021000
 8003ab4:	42420000 	.word	0x42420000
 8003ab8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003abc:	4b92      	ldr	r3, [pc, #584]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac0:	f003 0302 	and.w	r3, r3, #2
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d1e9      	bne.n	8003a9c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0304 	and.w	r3, r3, #4
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	f000 80a6 	beq.w	8003c22 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ada:	4b8b      	ldr	r3, [pc, #556]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003adc:	69db      	ldr	r3, [r3, #28]
 8003ade:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d10d      	bne.n	8003b02 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ae6:	4b88      	ldr	r3, [pc, #544]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003ae8:	69db      	ldr	r3, [r3, #28]
 8003aea:	4a87      	ldr	r2, [pc, #540]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003aec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003af0:	61d3      	str	r3, [r2, #28]
 8003af2:	4b85      	ldr	r3, [pc, #532]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003af4:	69db      	ldr	r3, [r3, #28]
 8003af6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003afa:	60bb      	str	r3, [r7, #8]
 8003afc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003afe:	2301      	movs	r3, #1
 8003b00:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b02:	4b82      	ldr	r3, [pc, #520]	; (8003d0c <HAL_RCC_OscConfig+0x4c8>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d118      	bne.n	8003b40 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b0e:	4b7f      	ldr	r3, [pc, #508]	; (8003d0c <HAL_RCC_OscConfig+0x4c8>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a7e      	ldr	r2, [pc, #504]	; (8003d0c <HAL_RCC_OscConfig+0x4c8>)
 8003b14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b1a:	f7fe fab3 	bl	8002084 <HAL_GetTick>
 8003b1e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b20:	e008      	b.n	8003b34 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b22:	f7fe faaf 	bl	8002084 <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	2b64      	cmp	r3, #100	; 0x64
 8003b2e:	d901      	bls.n	8003b34 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003b30:	2303      	movs	r3, #3
 8003b32:	e103      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b34:	4b75      	ldr	r3, [pc, #468]	; (8003d0c <HAL_RCC_OscConfig+0x4c8>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d0f0      	beq.n	8003b22 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d106      	bne.n	8003b56 <HAL_RCC_OscConfig+0x312>
 8003b48:	4b6f      	ldr	r3, [pc, #444]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003b4a:	6a1b      	ldr	r3, [r3, #32]
 8003b4c:	4a6e      	ldr	r2, [pc, #440]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003b4e:	f043 0301 	orr.w	r3, r3, #1
 8003b52:	6213      	str	r3, [r2, #32]
 8003b54:	e02d      	b.n	8003bb2 <HAL_RCC_OscConfig+0x36e>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d10c      	bne.n	8003b78 <HAL_RCC_OscConfig+0x334>
 8003b5e:	4b6a      	ldr	r3, [pc, #424]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003b60:	6a1b      	ldr	r3, [r3, #32]
 8003b62:	4a69      	ldr	r2, [pc, #420]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003b64:	f023 0301 	bic.w	r3, r3, #1
 8003b68:	6213      	str	r3, [r2, #32]
 8003b6a:	4b67      	ldr	r3, [pc, #412]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003b6c:	6a1b      	ldr	r3, [r3, #32]
 8003b6e:	4a66      	ldr	r2, [pc, #408]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003b70:	f023 0304 	bic.w	r3, r3, #4
 8003b74:	6213      	str	r3, [r2, #32]
 8003b76:	e01c      	b.n	8003bb2 <HAL_RCC_OscConfig+0x36e>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	2b05      	cmp	r3, #5
 8003b7e:	d10c      	bne.n	8003b9a <HAL_RCC_OscConfig+0x356>
 8003b80:	4b61      	ldr	r3, [pc, #388]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003b82:	6a1b      	ldr	r3, [r3, #32]
 8003b84:	4a60      	ldr	r2, [pc, #384]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003b86:	f043 0304 	orr.w	r3, r3, #4
 8003b8a:	6213      	str	r3, [r2, #32]
 8003b8c:	4b5e      	ldr	r3, [pc, #376]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003b8e:	6a1b      	ldr	r3, [r3, #32]
 8003b90:	4a5d      	ldr	r2, [pc, #372]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003b92:	f043 0301 	orr.w	r3, r3, #1
 8003b96:	6213      	str	r3, [r2, #32]
 8003b98:	e00b      	b.n	8003bb2 <HAL_RCC_OscConfig+0x36e>
 8003b9a:	4b5b      	ldr	r3, [pc, #364]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003b9c:	6a1b      	ldr	r3, [r3, #32]
 8003b9e:	4a5a      	ldr	r2, [pc, #360]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003ba0:	f023 0301 	bic.w	r3, r3, #1
 8003ba4:	6213      	str	r3, [r2, #32]
 8003ba6:	4b58      	ldr	r3, [pc, #352]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003ba8:	6a1b      	ldr	r3, [r3, #32]
 8003baa:	4a57      	ldr	r2, [pc, #348]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003bac:	f023 0304 	bic.w	r3, r3, #4
 8003bb0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	68db      	ldr	r3, [r3, #12]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d015      	beq.n	8003be6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bba:	f7fe fa63 	bl	8002084 <HAL_GetTick>
 8003bbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bc0:	e00a      	b.n	8003bd8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bc2:	f7fe fa5f 	bl	8002084 <HAL_GetTick>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	1ad3      	subs	r3, r2, r3
 8003bcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d901      	bls.n	8003bd8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	e0b1      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bd8:	4b4b      	ldr	r3, [pc, #300]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003bda:	6a1b      	ldr	r3, [r3, #32]
 8003bdc:	f003 0302 	and.w	r3, r3, #2
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d0ee      	beq.n	8003bc2 <HAL_RCC_OscConfig+0x37e>
 8003be4:	e014      	b.n	8003c10 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003be6:	f7fe fa4d 	bl	8002084 <HAL_GetTick>
 8003bea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bec:	e00a      	b.n	8003c04 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bee:	f7fe fa49 	bl	8002084 <HAL_GetTick>
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	1ad3      	subs	r3, r2, r3
 8003bf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d901      	bls.n	8003c04 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003c00:	2303      	movs	r3, #3
 8003c02:	e09b      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c04:	4b40      	ldr	r3, [pc, #256]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003c06:	6a1b      	ldr	r3, [r3, #32]
 8003c08:	f003 0302 	and.w	r3, r3, #2
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d1ee      	bne.n	8003bee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c10:	7dfb      	ldrb	r3, [r7, #23]
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d105      	bne.n	8003c22 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c16:	4b3c      	ldr	r3, [pc, #240]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003c18:	69db      	ldr	r3, [r3, #28]
 8003c1a:	4a3b      	ldr	r2, [pc, #236]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003c1c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c20:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	69db      	ldr	r3, [r3, #28]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	f000 8087 	beq.w	8003d3a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c2c:	4b36      	ldr	r3, [pc, #216]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	f003 030c 	and.w	r3, r3, #12
 8003c34:	2b08      	cmp	r3, #8
 8003c36:	d061      	beq.n	8003cfc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	69db      	ldr	r3, [r3, #28]
 8003c3c:	2b02      	cmp	r3, #2
 8003c3e:	d146      	bne.n	8003cce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c40:	4b33      	ldr	r3, [pc, #204]	; (8003d10 <HAL_RCC_OscConfig+0x4cc>)
 8003c42:	2200      	movs	r2, #0
 8003c44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c46:	f7fe fa1d 	bl	8002084 <HAL_GetTick>
 8003c4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c4c:	e008      	b.n	8003c60 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c4e:	f7fe fa19 	bl	8002084 <HAL_GetTick>
 8003c52:	4602      	mov	r2, r0
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	2b02      	cmp	r3, #2
 8003c5a:	d901      	bls.n	8003c60 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003c5c:	2303      	movs	r3, #3
 8003c5e:	e06d      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c60:	4b29      	ldr	r3, [pc, #164]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d1f0      	bne.n	8003c4e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6a1b      	ldr	r3, [r3, #32]
 8003c70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c74:	d108      	bne.n	8003c88 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003c76:	4b24      	ldr	r3, [pc, #144]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	4921      	ldr	r1, [pc, #132]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003c84:	4313      	orrs	r3, r2
 8003c86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c88:	4b1f      	ldr	r3, [pc, #124]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6a19      	ldr	r1, [r3, #32]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c98:	430b      	orrs	r3, r1
 8003c9a:	491b      	ldr	r1, [pc, #108]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ca0:	4b1b      	ldr	r3, [pc, #108]	; (8003d10 <HAL_RCC_OscConfig+0x4cc>)
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ca6:	f7fe f9ed 	bl	8002084 <HAL_GetTick>
 8003caa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cac:	e008      	b.n	8003cc0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cae:	f7fe f9e9 	bl	8002084 <HAL_GetTick>
 8003cb2:	4602      	mov	r2, r0
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	1ad3      	subs	r3, r2, r3
 8003cb8:	2b02      	cmp	r3, #2
 8003cba:	d901      	bls.n	8003cc0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	e03d      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cc0:	4b11      	ldr	r3, [pc, #68]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d0f0      	beq.n	8003cae <HAL_RCC_OscConfig+0x46a>
 8003ccc:	e035      	b.n	8003d3a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cce:	4b10      	ldr	r3, [pc, #64]	; (8003d10 <HAL_RCC_OscConfig+0x4cc>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cd4:	f7fe f9d6 	bl	8002084 <HAL_GetTick>
 8003cd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cda:	e008      	b.n	8003cee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cdc:	f7fe f9d2 	bl	8002084 <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d901      	bls.n	8003cee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003cea:	2303      	movs	r3, #3
 8003cec:	e026      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cee:	4b06      	ldr	r3, [pc, #24]	; (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d1f0      	bne.n	8003cdc <HAL_RCC_OscConfig+0x498>
 8003cfa:	e01e      	b.n	8003d3a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	69db      	ldr	r3, [r3, #28]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d107      	bne.n	8003d14 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e019      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
 8003d08:	40021000 	.word	0x40021000
 8003d0c:	40007000 	.word	0x40007000
 8003d10:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d14:	4b0b      	ldr	r3, [pc, #44]	; (8003d44 <HAL_RCC_OscConfig+0x500>)
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6a1b      	ldr	r3, [r3, #32]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d106      	bne.n	8003d36 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d001      	beq.n	8003d3a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e000      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003d3a:	2300      	movs	r3, #0
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3718      	adds	r7, #24
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	40021000 	.word	0x40021000

08003d48 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d101      	bne.n	8003d5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e0d0      	b.n	8003efe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d5c:	4b6a      	ldr	r3, [pc, #424]	; (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0307 	and.w	r3, r3, #7
 8003d64:	683a      	ldr	r2, [r7, #0]
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d910      	bls.n	8003d8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d6a:	4b67      	ldr	r3, [pc, #412]	; (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f023 0207 	bic.w	r2, r3, #7
 8003d72:	4965      	ldr	r1, [pc, #404]	; (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d7a:	4b63      	ldr	r3, [pc, #396]	; (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 0307 	and.w	r3, r3, #7
 8003d82:	683a      	ldr	r2, [r7, #0]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d001      	beq.n	8003d8c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e0b8      	b.n	8003efe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0302 	and.w	r3, r3, #2
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d020      	beq.n	8003dda <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0304 	and.w	r3, r3, #4
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d005      	beq.n	8003db0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003da4:	4b59      	ldr	r3, [pc, #356]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	4a58      	ldr	r2, [pc, #352]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003daa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003dae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 0308 	and.w	r3, r3, #8
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d005      	beq.n	8003dc8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003dbc:	4b53      	ldr	r3, [pc, #332]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	4a52      	ldr	r2, [pc, #328]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003dc2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003dc6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dc8:	4b50      	ldr	r3, [pc, #320]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	494d      	ldr	r1, [pc, #308]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d040      	beq.n	8003e68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d107      	bne.n	8003dfe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dee:	4b47      	ldr	r3, [pc, #284]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d115      	bne.n	8003e26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e07f      	b.n	8003efe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	2b02      	cmp	r3, #2
 8003e04:	d107      	bne.n	8003e16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e06:	4b41      	ldr	r3, [pc, #260]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d109      	bne.n	8003e26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e073      	b.n	8003efe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e16:	4b3d      	ldr	r3, [pc, #244]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d101      	bne.n	8003e26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e06b      	b.n	8003efe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e26:	4b39      	ldr	r3, [pc, #228]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f023 0203 	bic.w	r2, r3, #3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	4936      	ldr	r1, [pc, #216]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003e34:	4313      	orrs	r3, r2
 8003e36:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e38:	f7fe f924 	bl	8002084 <HAL_GetTick>
 8003e3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e3e:	e00a      	b.n	8003e56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e40:	f7fe f920 	bl	8002084 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d901      	bls.n	8003e56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e053      	b.n	8003efe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e56:	4b2d      	ldr	r3, [pc, #180]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	f003 020c 	and.w	r2, r3, #12
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	009b      	lsls	r3, r3, #2
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d1eb      	bne.n	8003e40 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e68:	4b27      	ldr	r3, [pc, #156]	; (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0307 	and.w	r3, r3, #7
 8003e70:	683a      	ldr	r2, [r7, #0]
 8003e72:	429a      	cmp	r2, r3
 8003e74:	d210      	bcs.n	8003e98 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e76:	4b24      	ldr	r3, [pc, #144]	; (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f023 0207 	bic.w	r2, r3, #7
 8003e7e:	4922      	ldr	r1, [pc, #136]	; (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e86:	4b20      	ldr	r3, [pc, #128]	; (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 0307 	and.w	r3, r3, #7
 8003e8e:	683a      	ldr	r2, [r7, #0]
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d001      	beq.n	8003e98 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e032      	b.n	8003efe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 0304 	and.w	r3, r3, #4
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d008      	beq.n	8003eb6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ea4:	4b19      	ldr	r3, [pc, #100]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	4916      	ldr	r1, [pc, #88]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0308 	and.w	r3, r3, #8
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d009      	beq.n	8003ed6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003ec2:	4b12      	ldr	r3, [pc, #72]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	691b      	ldr	r3, [r3, #16]
 8003ece:	00db      	lsls	r3, r3, #3
 8003ed0:	490e      	ldr	r1, [pc, #56]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ed6:	f000 f821 	bl	8003f1c <HAL_RCC_GetSysClockFreq>
 8003eda:	4602      	mov	r2, r0
 8003edc:	4b0b      	ldr	r3, [pc, #44]	; (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	091b      	lsrs	r3, r3, #4
 8003ee2:	f003 030f 	and.w	r3, r3, #15
 8003ee6:	490a      	ldr	r1, [pc, #40]	; (8003f10 <HAL_RCC_ClockConfig+0x1c8>)
 8003ee8:	5ccb      	ldrb	r3, [r1, r3]
 8003eea:	fa22 f303 	lsr.w	r3, r2, r3
 8003eee:	4a09      	ldr	r2, [pc, #36]	; (8003f14 <HAL_RCC_ClockConfig+0x1cc>)
 8003ef0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003ef2:	4b09      	ldr	r3, [pc, #36]	; (8003f18 <HAL_RCC_ClockConfig+0x1d0>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f7fe f882 	bl	8002000 <HAL_InitTick>

  return HAL_OK;
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3710      	adds	r7, #16
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	bf00      	nop
 8003f08:	40022000 	.word	0x40022000
 8003f0c:	40021000 	.word	0x40021000
 8003f10:	08008498 	.word	0x08008498
 8003f14:	20000000 	.word	0x20000000
 8003f18:	20000004 	.word	0x20000004

08003f1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b087      	sub	sp, #28
 8003f20:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003f22:	2300      	movs	r3, #0
 8003f24:	60fb      	str	r3, [r7, #12]
 8003f26:	2300      	movs	r3, #0
 8003f28:	60bb      	str	r3, [r7, #8]
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	617b      	str	r3, [r7, #20]
 8003f2e:	2300      	movs	r3, #0
 8003f30:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003f32:	2300      	movs	r3, #0
 8003f34:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003f36:	4b1e      	ldr	r3, [pc, #120]	; (8003fb0 <HAL_RCC_GetSysClockFreq+0x94>)
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f003 030c 	and.w	r3, r3, #12
 8003f42:	2b04      	cmp	r3, #4
 8003f44:	d002      	beq.n	8003f4c <HAL_RCC_GetSysClockFreq+0x30>
 8003f46:	2b08      	cmp	r3, #8
 8003f48:	d003      	beq.n	8003f52 <HAL_RCC_GetSysClockFreq+0x36>
 8003f4a:	e027      	b.n	8003f9c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f4c:	4b19      	ldr	r3, [pc, #100]	; (8003fb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003f4e:	613b      	str	r3, [r7, #16]
      break;
 8003f50:	e027      	b.n	8003fa2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	0c9b      	lsrs	r3, r3, #18
 8003f56:	f003 030f 	and.w	r3, r3, #15
 8003f5a:	4a17      	ldr	r2, [pc, #92]	; (8003fb8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003f5c:	5cd3      	ldrb	r3, [r2, r3]
 8003f5e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d010      	beq.n	8003f8c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003f6a:	4b11      	ldr	r3, [pc, #68]	; (8003fb0 <HAL_RCC_GetSysClockFreq+0x94>)
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	0c5b      	lsrs	r3, r3, #17
 8003f70:	f003 0301 	and.w	r3, r3, #1
 8003f74:	4a11      	ldr	r2, [pc, #68]	; (8003fbc <HAL_RCC_GetSysClockFreq+0xa0>)
 8003f76:	5cd3      	ldrb	r3, [r2, r3]
 8003f78:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a0d      	ldr	r2, [pc, #52]	; (8003fb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003f7e:	fb03 f202 	mul.w	r2, r3, r2
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f88:	617b      	str	r3, [r7, #20]
 8003f8a:	e004      	b.n	8003f96 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	4a0c      	ldr	r2, [pc, #48]	; (8003fc0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003f90:	fb02 f303 	mul.w	r3, r2, r3
 8003f94:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	613b      	str	r3, [r7, #16]
      break;
 8003f9a:	e002      	b.n	8003fa2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003f9c:	4b05      	ldr	r3, [pc, #20]	; (8003fb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003f9e:	613b      	str	r3, [r7, #16]
      break;
 8003fa0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fa2:	693b      	ldr	r3, [r7, #16]
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	371c      	adds	r7, #28
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bc80      	pop	{r7}
 8003fac:	4770      	bx	lr
 8003fae:	bf00      	nop
 8003fb0:	40021000 	.word	0x40021000
 8003fb4:	007a1200 	.word	0x007a1200
 8003fb8:	080084b0 	.word	0x080084b0
 8003fbc:	080084c0 	.word	0x080084c0
 8003fc0:	003d0900 	.word	0x003d0900

08003fc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fc8:	4b02      	ldr	r3, [pc, #8]	; (8003fd4 <HAL_RCC_GetHCLKFreq+0x10>)
 8003fca:	681b      	ldr	r3, [r3, #0]
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bc80      	pop	{r7}
 8003fd2:	4770      	bx	lr
 8003fd4:	20000000 	.word	0x20000000

08003fd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003fdc:	f7ff fff2 	bl	8003fc4 <HAL_RCC_GetHCLKFreq>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	4b05      	ldr	r3, [pc, #20]	; (8003ff8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	0a1b      	lsrs	r3, r3, #8
 8003fe8:	f003 0307 	and.w	r3, r3, #7
 8003fec:	4903      	ldr	r1, [pc, #12]	; (8003ffc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fee:	5ccb      	ldrb	r3, [r1, r3]
 8003ff0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	40021000 	.word	0x40021000
 8003ffc:	080084a8 	.word	0x080084a8

08004000 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004004:	f7ff ffde 	bl	8003fc4 <HAL_RCC_GetHCLKFreq>
 8004008:	4602      	mov	r2, r0
 800400a:	4b05      	ldr	r3, [pc, #20]	; (8004020 <HAL_RCC_GetPCLK2Freq+0x20>)
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	0adb      	lsrs	r3, r3, #11
 8004010:	f003 0307 	and.w	r3, r3, #7
 8004014:	4903      	ldr	r1, [pc, #12]	; (8004024 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004016:	5ccb      	ldrb	r3, [r1, r3]
 8004018:	fa22 f303 	lsr.w	r3, r2, r3
}
 800401c:	4618      	mov	r0, r3
 800401e:	bd80      	pop	{r7, pc}
 8004020:	40021000 	.word	0x40021000
 8004024:	080084a8 	.word	0x080084a8

08004028 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004028:	b480      	push	{r7}
 800402a:	b085      	sub	sp, #20
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004030:	4b0a      	ldr	r3, [pc, #40]	; (800405c <RCC_Delay+0x34>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a0a      	ldr	r2, [pc, #40]	; (8004060 <RCC_Delay+0x38>)
 8004036:	fba2 2303 	umull	r2, r3, r2, r3
 800403a:	0a5b      	lsrs	r3, r3, #9
 800403c:	687a      	ldr	r2, [r7, #4]
 800403e:	fb02 f303 	mul.w	r3, r2, r3
 8004042:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004044:	bf00      	nop
  }
  while (Delay --);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	1e5a      	subs	r2, r3, #1
 800404a:	60fa      	str	r2, [r7, #12]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d1f9      	bne.n	8004044 <RCC_Delay+0x1c>
}
 8004050:	bf00      	nop
 8004052:	bf00      	nop
 8004054:	3714      	adds	r7, #20
 8004056:	46bd      	mov	sp, r7
 8004058:	bc80      	pop	{r7}
 800405a:	4770      	bx	lr
 800405c:	20000000 	.word	0x20000000
 8004060:	10624dd3 	.word	0x10624dd3

08004064 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b082      	sub	sp, #8
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d101      	bne.n	8004076 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e041      	b.n	80040fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800407c:	b2db      	uxtb	r3, r3
 800407e:	2b00      	cmp	r3, #0
 8004080:	d106      	bne.n	8004090 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f7fd fb18 	bl	80016c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2202      	movs	r2, #2
 8004094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	3304      	adds	r3, #4
 80040a0:	4619      	mov	r1, r3
 80040a2:	4610      	mov	r0, r2
 80040a4:	f000 fc18 	bl	80048d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2201      	movs	r2, #1
 80040d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040f8:	2300      	movs	r3, #0
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3708      	adds	r7, #8
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}
	...

08004104 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004104:	b480      	push	{r7}
 8004106:	b085      	sub	sp, #20
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004112:	b2db      	uxtb	r3, r3
 8004114:	2b01      	cmp	r3, #1
 8004116:	d001      	beq.n	800411c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e03a      	b.n	8004192 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2202      	movs	r2, #2
 8004120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	68da      	ldr	r2, [r3, #12]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f042 0201 	orr.w	r2, r2, #1
 8004132:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a18      	ldr	r2, [pc, #96]	; (800419c <HAL_TIM_Base_Start_IT+0x98>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d00e      	beq.n	800415c <HAL_TIM_Base_Start_IT+0x58>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004146:	d009      	beq.n	800415c <HAL_TIM_Base_Start_IT+0x58>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a14      	ldr	r2, [pc, #80]	; (80041a0 <HAL_TIM_Base_Start_IT+0x9c>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d004      	beq.n	800415c <HAL_TIM_Base_Start_IT+0x58>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a13      	ldr	r2, [pc, #76]	; (80041a4 <HAL_TIM_Base_Start_IT+0xa0>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d111      	bne.n	8004180 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	f003 0307 	and.w	r3, r3, #7
 8004166:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2b06      	cmp	r3, #6
 800416c:	d010      	beq.n	8004190 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f042 0201 	orr.w	r2, r2, #1
 800417c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800417e:	e007      	b.n	8004190 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f042 0201 	orr.w	r2, r2, #1
 800418e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004190:	2300      	movs	r3, #0
}
 8004192:	4618      	mov	r0, r3
 8004194:	3714      	adds	r7, #20
 8004196:	46bd      	mov	sp, r7
 8004198:	bc80      	pop	{r7}
 800419a:	4770      	bx	lr
 800419c:	40012c00 	.word	0x40012c00
 80041a0:	40000400 	.word	0x40000400
 80041a4:	40000800 	.word	0x40000800

080041a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d101      	bne.n	80041ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e041      	b.n	800423e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d106      	bne.n	80041d4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2200      	movs	r2, #0
 80041ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f000 f839 	bl	8004246 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2202      	movs	r2, #2
 80041d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	3304      	adds	r3, #4
 80041e4:	4619      	mov	r1, r3
 80041e6:	4610      	mov	r0, r2
 80041e8:	f000 fb76 	bl	80048d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2201      	movs	r2, #1
 8004200:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2201      	movs	r2, #1
 8004208:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2201      	movs	r2, #1
 8004210:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2201      	movs	r2, #1
 8004228:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	3708      	adds	r7, #8
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}

08004246 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004246:	b480      	push	{r7}
 8004248:	b083      	sub	sp, #12
 800424a:	af00      	add	r7, sp, #0
 800424c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800424e:	bf00      	nop
 8004250:	370c      	adds	r7, #12
 8004252:	46bd      	mov	sp, r7
 8004254:	bc80      	pop	{r7}
 8004256:	4770      	bx	lr

08004258 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
 8004260:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d109      	bne.n	800427c <HAL_TIM_PWM_Start+0x24>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800426e:	b2db      	uxtb	r3, r3
 8004270:	2b01      	cmp	r3, #1
 8004272:	bf14      	ite	ne
 8004274:	2301      	movne	r3, #1
 8004276:	2300      	moveq	r3, #0
 8004278:	b2db      	uxtb	r3, r3
 800427a:	e022      	b.n	80042c2 <HAL_TIM_PWM_Start+0x6a>
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	2b04      	cmp	r3, #4
 8004280:	d109      	bne.n	8004296 <HAL_TIM_PWM_Start+0x3e>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004288:	b2db      	uxtb	r3, r3
 800428a:	2b01      	cmp	r3, #1
 800428c:	bf14      	ite	ne
 800428e:	2301      	movne	r3, #1
 8004290:	2300      	moveq	r3, #0
 8004292:	b2db      	uxtb	r3, r3
 8004294:	e015      	b.n	80042c2 <HAL_TIM_PWM_Start+0x6a>
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	2b08      	cmp	r3, #8
 800429a:	d109      	bne.n	80042b0 <HAL_TIM_PWM_Start+0x58>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	bf14      	ite	ne
 80042a8:	2301      	movne	r3, #1
 80042aa:	2300      	moveq	r3, #0
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	e008      	b.n	80042c2 <HAL_TIM_PWM_Start+0x6a>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	bf14      	ite	ne
 80042bc:	2301      	movne	r3, #1
 80042be:	2300      	moveq	r3, #0
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d001      	beq.n	80042ca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e05e      	b.n	8004388 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d104      	bne.n	80042da <HAL_TIM_PWM_Start+0x82>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2202      	movs	r2, #2
 80042d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80042d8:	e013      	b.n	8004302 <HAL_TIM_PWM_Start+0xaa>
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	2b04      	cmp	r3, #4
 80042de:	d104      	bne.n	80042ea <HAL_TIM_PWM_Start+0x92>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2202      	movs	r2, #2
 80042e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80042e8:	e00b      	b.n	8004302 <HAL_TIM_PWM_Start+0xaa>
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	2b08      	cmp	r3, #8
 80042ee:	d104      	bne.n	80042fa <HAL_TIM_PWM_Start+0xa2>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2202      	movs	r2, #2
 80042f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80042f8:	e003      	b.n	8004302 <HAL_TIM_PWM_Start+0xaa>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2202      	movs	r2, #2
 80042fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2201      	movs	r2, #1
 8004308:	6839      	ldr	r1, [r7, #0]
 800430a:	4618      	mov	r0, r3
 800430c:	f000 fd70 	bl	8004df0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a1e      	ldr	r2, [pc, #120]	; (8004390 <HAL_TIM_PWM_Start+0x138>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d107      	bne.n	800432a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004328:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a18      	ldr	r2, [pc, #96]	; (8004390 <HAL_TIM_PWM_Start+0x138>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d00e      	beq.n	8004352 <HAL_TIM_PWM_Start+0xfa>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800433c:	d009      	beq.n	8004352 <HAL_TIM_PWM_Start+0xfa>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a14      	ldr	r2, [pc, #80]	; (8004394 <HAL_TIM_PWM_Start+0x13c>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d004      	beq.n	8004352 <HAL_TIM_PWM_Start+0xfa>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a12      	ldr	r2, [pc, #72]	; (8004398 <HAL_TIM_PWM_Start+0x140>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d111      	bne.n	8004376 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	f003 0307 	and.w	r3, r3, #7
 800435c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2b06      	cmp	r3, #6
 8004362:	d010      	beq.n	8004386 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f042 0201 	orr.w	r2, r2, #1
 8004372:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004374:	e007      	b.n	8004386 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f042 0201 	orr.w	r2, r2, #1
 8004384:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004386:	2300      	movs	r3, #0
}
 8004388:	4618      	mov	r0, r3
 800438a:	3710      	adds	r7, #16
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}
 8004390:	40012c00 	.word	0x40012c00
 8004394:	40000400 	.word	0x40000400
 8004398:	40000800 	.word	0x40000800

0800439c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b084      	sub	sp, #16
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	691b      	ldr	r3, [r3, #16]
 80043b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	f003 0302 	and.w	r3, r3, #2
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d020      	beq.n	8004400 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	f003 0302 	and.w	r3, r3, #2
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d01b      	beq.n	8004400 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f06f 0202 	mvn.w	r2, #2
 80043d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2201      	movs	r2, #1
 80043d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	699b      	ldr	r3, [r3, #24]
 80043de:	f003 0303 	and.w	r3, r3, #3
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d003      	beq.n	80043ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f000 fa5a 	bl	80048a0 <HAL_TIM_IC_CaptureCallback>
 80043ec:	e005      	b.n	80043fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f000 fa4d 	bl	800488e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043f4:	6878      	ldr	r0, [r7, #4]
 80043f6:	f000 fa5c 	bl	80048b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2200      	movs	r2, #0
 80043fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	f003 0304 	and.w	r3, r3, #4
 8004406:	2b00      	cmp	r3, #0
 8004408:	d020      	beq.n	800444c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	f003 0304 	and.w	r3, r3, #4
 8004410:	2b00      	cmp	r3, #0
 8004412:	d01b      	beq.n	800444c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f06f 0204 	mvn.w	r2, #4
 800441c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2202      	movs	r2, #2
 8004422:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	699b      	ldr	r3, [r3, #24]
 800442a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800442e:	2b00      	cmp	r3, #0
 8004430:	d003      	beq.n	800443a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f000 fa34 	bl	80048a0 <HAL_TIM_IC_CaptureCallback>
 8004438:	e005      	b.n	8004446 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f000 fa27 	bl	800488e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004440:	6878      	ldr	r0, [r7, #4]
 8004442:	f000 fa36 	bl	80048b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2200      	movs	r2, #0
 800444a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	f003 0308 	and.w	r3, r3, #8
 8004452:	2b00      	cmp	r3, #0
 8004454:	d020      	beq.n	8004498 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	f003 0308 	and.w	r3, r3, #8
 800445c:	2b00      	cmp	r3, #0
 800445e:	d01b      	beq.n	8004498 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f06f 0208 	mvn.w	r2, #8
 8004468:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2204      	movs	r2, #4
 800446e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	69db      	ldr	r3, [r3, #28]
 8004476:	f003 0303 	and.w	r3, r3, #3
 800447a:	2b00      	cmp	r3, #0
 800447c:	d003      	beq.n	8004486 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f000 fa0e 	bl	80048a0 <HAL_TIM_IC_CaptureCallback>
 8004484:	e005      	b.n	8004492 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	f000 fa01 	bl	800488e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	f000 fa10 	bl	80048b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	f003 0310 	and.w	r3, r3, #16
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d020      	beq.n	80044e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	f003 0310 	and.w	r3, r3, #16
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d01b      	beq.n	80044e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f06f 0210 	mvn.w	r2, #16
 80044b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2208      	movs	r2, #8
 80044ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	69db      	ldr	r3, [r3, #28]
 80044c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d003      	beq.n	80044d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	f000 f9e8 	bl	80048a0 <HAL_TIM_IC_CaptureCallback>
 80044d0:	e005      	b.n	80044de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f000 f9db 	bl	800488e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044d8:	6878      	ldr	r0, [r7, #4]
 80044da:	f000 f9ea 	bl	80048b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	f003 0301 	and.w	r3, r3, #1
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d00c      	beq.n	8004508 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	f003 0301 	and.w	r3, r3, #1
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d007      	beq.n	8004508 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f06f 0201 	mvn.w	r2, #1
 8004500:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f7fc fe8e 	bl	8001224 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800450e:	2b00      	cmp	r3, #0
 8004510:	d00c      	beq.n	800452c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004518:	2b00      	cmp	r3, #0
 800451a:	d007      	beq.n	800452c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004524:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f000 fd3e 	bl	8004fa8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004532:	2b00      	cmp	r3, #0
 8004534:	d00c      	beq.n	8004550 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800453c:	2b00      	cmp	r3, #0
 800453e:	d007      	beq.n	8004550 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004548:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f000 f9ba 	bl	80048c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	f003 0320 	and.w	r3, r3, #32
 8004556:	2b00      	cmp	r3, #0
 8004558:	d00c      	beq.n	8004574 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	f003 0320 	and.w	r3, r3, #32
 8004560:	2b00      	cmp	r3, #0
 8004562:	d007      	beq.n	8004574 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f06f 0220 	mvn.w	r2, #32
 800456c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 fd11 	bl	8004f96 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004574:	bf00      	nop
 8004576:	3710      	adds	r7, #16
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}

0800457c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b086      	sub	sp, #24
 8004580:	af00      	add	r7, sp, #0
 8004582:	60f8      	str	r0, [r7, #12]
 8004584:	60b9      	str	r1, [r7, #8]
 8004586:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004588:	2300      	movs	r3, #0
 800458a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004592:	2b01      	cmp	r3, #1
 8004594:	d101      	bne.n	800459a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004596:	2302      	movs	r3, #2
 8004598:	e0ae      	b.n	80046f8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2201      	movs	r2, #1
 800459e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2b0c      	cmp	r3, #12
 80045a6:	f200 809f 	bhi.w	80046e8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80045aa:	a201      	add	r2, pc, #4	; (adr r2, 80045b0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80045ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045b0:	080045e5 	.word	0x080045e5
 80045b4:	080046e9 	.word	0x080046e9
 80045b8:	080046e9 	.word	0x080046e9
 80045bc:	080046e9 	.word	0x080046e9
 80045c0:	08004625 	.word	0x08004625
 80045c4:	080046e9 	.word	0x080046e9
 80045c8:	080046e9 	.word	0x080046e9
 80045cc:	080046e9 	.word	0x080046e9
 80045d0:	08004667 	.word	0x08004667
 80045d4:	080046e9 	.word	0x080046e9
 80045d8:	080046e9 	.word	0x080046e9
 80045dc:	080046e9 	.word	0x080046e9
 80045e0:	080046a7 	.word	0x080046a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	68b9      	ldr	r1, [r7, #8]
 80045ea:	4618      	mov	r0, r3
 80045ec:	f000 f9e2 	bl	80049b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	699a      	ldr	r2, [r3, #24]
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f042 0208 	orr.w	r2, r2, #8
 80045fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	699a      	ldr	r2, [r3, #24]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f022 0204 	bic.w	r2, r2, #4
 800460e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	6999      	ldr	r1, [r3, #24]
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	691a      	ldr	r2, [r3, #16]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	430a      	orrs	r2, r1
 8004620:	619a      	str	r2, [r3, #24]
      break;
 8004622:	e064      	b.n	80046ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	68b9      	ldr	r1, [r7, #8]
 800462a:	4618      	mov	r0, r3
 800462c:	f000 fa28 	bl	8004a80 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	699a      	ldr	r2, [r3, #24]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800463e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	699a      	ldr	r2, [r3, #24]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800464e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	6999      	ldr	r1, [r3, #24]
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	021a      	lsls	r2, r3, #8
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	430a      	orrs	r2, r1
 8004662:	619a      	str	r2, [r3, #24]
      break;
 8004664:	e043      	b.n	80046ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	68b9      	ldr	r1, [r7, #8]
 800466c:	4618      	mov	r0, r3
 800466e:	f000 fa71 	bl	8004b54 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	69da      	ldr	r2, [r3, #28]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f042 0208 	orr.w	r2, r2, #8
 8004680:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	69da      	ldr	r2, [r3, #28]
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f022 0204 	bic.w	r2, r2, #4
 8004690:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	69d9      	ldr	r1, [r3, #28]
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	691a      	ldr	r2, [r3, #16]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	430a      	orrs	r2, r1
 80046a2:	61da      	str	r2, [r3, #28]
      break;
 80046a4:	e023      	b.n	80046ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	68b9      	ldr	r1, [r7, #8]
 80046ac:	4618      	mov	r0, r3
 80046ae:	f000 fabb 	bl	8004c28 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	69da      	ldr	r2, [r3, #28]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80046c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	69da      	ldr	r2, [r3, #28]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	69d9      	ldr	r1, [r3, #28]
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	691b      	ldr	r3, [r3, #16]
 80046dc:	021a      	lsls	r2, r3, #8
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	430a      	orrs	r2, r1
 80046e4:	61da      	str	r2, [r3, #28]
      break;
 80046e6:	e002      	b.n	80046ee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	75fb      	strb	r3, [r7, #23]
      break;
 80046ec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80046f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3718      	adds	r7, #24
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}

08004700 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800470a:	2300      	movs	r3, #0
 800470c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004714:	2b01      	cmp	r3, #1
 8004716:	d101      	bne.n	800471c <HAL_TIM_ConfigClockSource+0x1c>
 8004718:	2302      	movs	r3, #2
 800471a:	e0b4      	b.n	8004886 <HAL_TIM_ConfigClockSource+0x186>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2202      	movs	r2, #2
 8004728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800473a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004742:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	68ba      	ldr	r2, [r7, #8]
 800474a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004754:	d03e      	beq.n	80047d4 <HAL_TIM_ConfigClockSource+0xd4>
 8004756:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800475a:	f200 8087 	bhi.w	800486c <HAL_TIM_ConfigClockSource+0x16c>
 800475e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004762:	f000 8086 	beq.w	8004872 <HAL_TIM_ConfigClockSource+0x172>
 8004766:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800476a:	d87f      	bhi.n	800486c <HAL_TIM_ConfigClockSource+0x16c>
 800476c:	2b70      	cmp	r3, #112	; 0x70
 800476e:	d01a      	beq.n	80047a6 <HAL_TIM_ConfigClockSource+0xa6>
 8004770:	2b70      	cmp	r3, #112	; 0x70
 8004772:	d87b      	bhi.n	800486c <HAL_TIM_ConfigClockSource+0x16c>
 8004774:	2b60      	cmp	r3, #96	; 0x60
 8004776:	d050      	beq.n	800481a <HAL_TIM_ConfigClockSource+0x11a>
 8004778:	2b60      	cmp	r3, #96	; 0x60
 800477a:	d877      	bhi.n	800486c <HAL_TIM_ConfigClockSource+0x16c>
 800477c:	2b50      	cmp	r3, #80	; 0x50
 800477e:	d03c      	beq.n	80047fa <HAL_TIM_ConfigClockSource+0xfa>
 8004780:	2b50      	cmp	r3, #80	; 0x50
 8004782:	d873      	bhi.n	800486c <HAL_TIM_ConfigClockSource+0x16c>
 8004784:	2b40      	cmp	r3, #64	; 0x40
 8004786:	d058      	beq.n	800483a <HAL_TIM_ConfigClockSource+0x13a>
 8004788:	2b40      	cmp	r3, #64	; 0x40
 800478a:	d86f      	bhi.n	800486c <HAL_TIM_ConfigClockSource+0x16c>
 800478c:	2b30      	cmp	r3, #48	; 0x30
 800478e:	d064      	beq.n	800485a <HAL_TIM_ConfigClockSource+0x15a>
 8004790:	2b30      	cmp	r3, #48	; 0x30
 8004792:	d86b      	bhi.n	800486c <HAL_TIM_ConfigClockSource+0x16c>
 8004794:	2b20      	cmp	r3, #32
 8004796:	d060      	beq.n	800485a <HAL_TIM_ConfigClockSource+0x15a>
 8004798:	2b20      	cmp	r3, #32
 800479a:	d867      	bhi.n	800486c <HAL_TIM_ConfigClockSource+0x16c>
 800479c:	2b00      	cmp	r3, #0
 800479e:	d05c      	beq.n	800485a <HAL_TIM_ConfigClockSource+0x15a>
 80047a0:	2b10      	cmp	r3, #16
 80047a2:	d05a      	beq.n	800485a <HAL_TIM_ConfigClockSource+0x15a>
 80047a4:	e062      	b.n	800486c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047b6:	f000 fafc 	bl	8004db2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80047c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	68ba      	ldr	r2, [r7, #8]
 80047d0:	609a      	str	r2, [r3, #8]
      break;
 80047d2:	e04f      	b.n	8004874 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047e4:	f000 fae5 	bl	8004db2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	689a      	ldr	r2, [r3, #8]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80047f6:	609a      	str	r2, [r3, #8]
      break;
 80047f8:	e03c      	b.n	8004874 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004806:	461a      	mov	r2, r3
 8004808:	f000 fa5c 	bl	8004cc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	2150      	movs	r1, #80	; 0x50
 8004812:	4618      	mov	r0, r3
 8004814:	f000 fab3 	bl	8004d7e <TIM_ITRx_SetConfig>
      break;
 8004818:	e02c      	b.n	8004874 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004826:	461a      	mov	r2, r3
 8004828:	f000 fa7a 	bl	8004d20 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2160      	movs	r1, #96	; 0x60
 8004832:	4618      	mov	r0, r3
 8004834:	f000 faa3 	bl	8004d7e <TIM_ITRx_SetConfig>
      break;
 8004838:	e01c      	b.n	8004874 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004846:	461a      	mov	r2, r3
 8004848:	f000 fa3c 	bl	8004cc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	2140      	movs	r1, #64	; 0x40
 8004852:	4618      	mov	r0, r3
 8004854:	f000 fa93 	bl	8004d7e <TIM_ITRx_SetConfig>
      break;
 8004858:	e00c      	b.n	8004874 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4619      	mov	r1, r3
 8004864:	4610      	mov	r0, r2
 8004866:	f000 fa8a 	bl	8004d7e <TIM_ITRx_SetConfig>
      break;
 800486a:	e003      	b.n	8004874 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800486c:	2301      	movs	r3, #1
 800486e:	73fb      	strb	r3, [r7, #15]
      break;
 8004870:	e000      	b.n	8004874 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004872:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2201      	movs	r2, #1
 8004878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2200      	movs	r2, #0
 8004880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004884:	7bfb      	ldrb	r3, [r7, #15]
}
 8004886:	4618      	mov	r0, r3
 8004888:	3710      	adds	r7, #16
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}

0800488e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800488e:	b480      	push	{r7}
 8004890:	b083      	sub	sp, #12
 8004892:	af00      	add	r7, sp, #0
 8004894:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004896:	bf00      	nop
 8004898:	370c      	adds	r7, #12
 800489a:	46bd      	mov	sp, r7
 800489c:	bc80      	pop	{r7}
 800489e:	4770      	bx	lr

080048a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b083      	sub	sp, #12
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048a8:	bf00      	nop
 80048aa:	370c      	adds	r7, #12
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bc80      	pop	{r7}
 80048b0:	4770      	bx	lr

080048b2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048b2:	b480      	push	{r7}
 80048b4:	b083      	sub	sp, #12
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048ba:	bf00      	nop
 80048bc:	370c      	adds	r7, #12
 80048be:	46bd      	mov	sp, r7
 80048c0:	bc80      	pop	{r7}
 80048c2:	4770      	bx	lr

080048c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048cc:	bf00      	nop
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bc80      	pop	{r7}
 80048d4:	4770      	bx	lr
	...

080048d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80048d8:	b480      	push	{r7}
 80048da:	b085      	sub	sp, #20
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	4a2f      	ldr	r2, [pc, #188]	; (80049a8 <TIM_Base_SetConfig+0xd0>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d00b      	beq.n	8004908 <TIM_Base_SetConfig+0x30>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048f6:	d007      	beq.n	8004908 <TIM_Base_SetConfig+0x30>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	4a2c      	ldr	r2, [pc, #176]	; (80049ac <TIM_Base_SetConfig+0xd4>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d003      	beq.n	8004908 <TIM_Base_SetConfig+0x30>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	4a2b      	ldr	r2, [pc, #172]	; (80049b0 <TIM_Base_SetConfig+0xd8>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d108      	bne.n	800491a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800490e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	68fa      	ldr	r2, [r7, #12]
 8004916:	4313      	orrs	r3, r2
 8004918:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4a22      	ldr	r2, [pc, #136]	; (80049a8 <TIM_Base_SetConfig+0xd0>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d00b      	beq.n	800493a <TIM_Base_SetConfig+0x62>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004928:	d007      	beq.n	800493a <TIM_Base_SetConfig+0x62>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a1f      	ldr	r2, [pc, #124]	; (80049ac <TIM_Base_SetConfig+0xd4>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d003      	beq.n	800493a <TIM_Base_SetConfig+0x62>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	4a1e      	ldr	r2, [pc, #120]	; (80049b0 <TIM_Base_SetConfig+0xd8>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d108      	bne.n	800494c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004940:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	68db      	ldr	r3, [r3, #12]
 8004946:	68fa      	ldr	r2, [r7, #12]
 8004948:	4313      	orrs	r3, r2
 800494a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	695b      	ldr	r3, [r3, #20]
 8004956:	4313      	orrs	r3, r2
 8004958:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	68fa      	ldr	r2, [r7, #12]
 800495e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	689a      	ldr	r2, [r3, #8]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	4a0d      	ldr	r2, [pc, #52]	; (80049a8 <TIM_Base_SetConfig+0xd0>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d103      	bne.n	8004980 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	691a      	ldr	r2, [r3, #16]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2201      	movs	r2, #1
 8004984:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	691b      	ldr	r3, [r3, #16]
 800498a:	f003 0301 	and.w	r3, r3, #1
 800498e:	2b00      	cmp	r3, #0
 8004990:	d005      	beq.n	800499e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	691b      	ldr	r3, [r3, #16]
 8004996:	f023 0201 	bic.w	r2, r3, #1
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	611a      	str	r2, [r3, #16]
  }
}
 800499e:	bf00      	nop
 80049a0:	3714      	adds	r7, #20
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bc80      	pop	{r7}
 80049a6:	4770      	bx	lr
 80049a8:	40012c00 	.word	0x40012c00
 80049ac:	40000400 	.word	0x40000400
 80049b0:	40000800 	.word	0x40000800

080049b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b087      	sub	sp, #28
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
 80049bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6a1b      	ldr	r3, [r3, #32]
 80049c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6a1b      	ldr	r3, [r3, #32]
 80049c8:	f023 0201 	bic.w	r2, r3, #1
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	699b      	ldr	r3, [r3, #24]
 80049da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f023 0303 	bic.w	r3, r3, #3
 80049ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	68fa      	ldr	r2, [r7, #12]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	f023 0302 	bic.w	r3, r3, #2
 80049fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	697a      	ldr	r2, [r7, #20]
 8004a04:	4313      	orrs	r3, r2
 8004a06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a1c      	ldr	r2, [pc, #112]	; (8004a7c <TIM_OC1_SetConfig+0xc8>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d10c      	bne.n	8004a2a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	f023 0308 	bic.w	r3, r3, #8
 8004a16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	697a      	ldr	r2, [r7, #20]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	f023 0304 	bic.w	r3, r3, #4
 8004a28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a13      	ldr	r2, [pc, #76]	; (8004a7c <TIM_OC1_SetConfig+0xc8>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d111      	bne.n	8004a56 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004a40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	695b      	ldr	r3, [r3, #20]
 8004a46:	693a      	ldr	r2, [r7, #16]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	699b      	ldr	r3, [r3, #24]
 8004a50:	693a      	ldr	r2, [r7, #16]
 8004a52:	4313      	orrs	r3, r2
 8004a54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	693a      	ldr	r2, [r7, #16]
 8004a5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	68fa      	ldr	r2, [r7, #12]
 8004a60:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	685a      	ldr	r2, [r3, #4]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	697a      	ldr	r2, [r7, #20]
 8004a6e:	621a      	str	r2, [r3, #32]
}
 8004a70:	bf00      	nop
 8004a72:	371c      	adds	r7, #28
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bc80      	pop	{r7}
 8004a78:	4770      	bx	lr
 8004a7a:	bf00      	nop
 8004a7c:	40012c00 	.word	0x40012c00

08004a80 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b087      	sub	sp, #28
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
 8004a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6a1b      	ldr	r3, [r3, #32]
 8004a8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6a1b      	ldr	r3, [r3, #32]
 8004a94:	f023 0210 	bic.w	r2, r3, #16
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	699b      	ldr	r3, [r3, #24]
 8004aa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004aae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ab6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	021b      	lsls	r3, r3, #8
 8004abe:	68fa      	ldr	r2, [r7, #12]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	f023 0320 	bic.w	r3, r3, #32
 8004aca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	011b      	lsls	r3, r3, #4
 8004ad2:	697a      	ldr	r2, [r7, #20]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	4a1d      	ldr	r2, [pc, #116]	; (8004b50 <TIM_OC2_SetConfig+0xd0>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d10d      	bne.n	8004afc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ae6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	68db      	ldr	r3, [r3, #12]
 8004aec:	011b      	lsls	r3, r3, #4
 8004aee:	697a      	ldr	r2, [r7, #20]
 8004af0:	4313      	orrs	r3, r2
 8004af2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004afa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	4a14      	ldr	r2, [pc, #80]	; (8004b50 <TIM_OC2_SetConfig+0xd0>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d113      	bne.n	8004b2c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	695b      	ldr	r3, [r3, #20]
 8004b18:	009b      	lsls	r3, r3, #2
 8004b1a:	693a      	ldr	r2, [r7, #16]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	699b      	ldr	r3, [r3, #24]
 8004b24:	009b      	lsls	r3, r3, #2
 8004b26:	693a      	ldr	r2, [r7, #16]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	693a      	ldr	r2, [r7, #16]
 8004b30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	68fa      	ldr	r2, [r7, #12]
 8004b36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	685a      	ldr	r2, [r3, #4]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	697a      	ldr	r2, [r7, #20]
 8004b44:	621a      	str	r2, [r3, #32]
}
 8004b46:	bf00      	nop
 8004b48:	371c      	adds	r7, #28
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bc80      	pop	{r7}
 8004b4e:	4770      	bx	lr
 8004b50:	40012c00 	.word	0x40012c00

08004b54 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b087      	sub	sp, #28
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6a1b      	ldr	r3, [r3, #32]
 8004b62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6a1b      	ldr	r3, [r3, #32]
 8004b68:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	69db      	ldr	r3, [r3, #28]
 8004b7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f023 0303 	bic.w	r3, r3, #3
 8004b8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	68fa      	ldr	r2, [r7, #12]
 8004b92:	4313      	orrs	r3, r2
 8004b94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	021b      	lsls	r3, r3, #8
 8004ba4:	697a      	ldr	r2, [r7, #20]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	4a1d      	ldr	r2, [pc, #116]	; (8004c24 <TIM_OC3_SetConfig+0xd0>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d10d      	bne.n	8004bce <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004bb8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	021b      	lsls	r3, r3, #8
 8004bc0:	697a      	ldr	r2, [r7, #20]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004bcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a14      	ldr	r2, [pc, #80]	; (8004c24 <TIM_OC3_SetConfig+0xd0>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d113      	bne.n	8004bfe <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004bdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004be4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	695b      	ldr	r3, [r3, #20]
 8004bea:	011b      	lsls	r3, r3, #4
 8004bec:	693a      	ldr	r2, [r7, #16]
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	699b      	ldr	r3, [r3, #24]
 8004bf6:	011b      	lsls	r3, r3, #4
 8004bf8:	693a      	ldr	r2, [r7, #16]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	693a      	ldr	r2, [r7, #16]
 8004c02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	68fa      	ldr	r2, [r7, #12]
 8004c08:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	685a      	ldr	r2, [r3, #4]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	697a      	ldr	r2, [r7, #20]
 8004c16:	621a      	str	r2, [r3, #32]
}
 8004c18:	bf00      	nop
 8004c1a:	371c      	adds	r7, #28
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bc80      	pop	{r7}
 8004c20:	4770      	bx	lr
 8004c22:	bf00      	nop
 8004c24:	40012c00 	.word	0x40012c00

08004c28 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b087      	sub	sp, #28
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6a1b      	ldr	r3, [r3, #32]
 8004c36:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6a1b      	ldr	r3, [r3, #32]
 8004c3c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	69db      	ldr	r3, [r3, #28]
 8004c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	021b      	lsls	r3, r3, #8
 8004c66:	68fa      	ldr	r2, [r7, #12]
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c72:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	031b      	lsls	r3, r3, #12
 8004c7a:	693a      	ldr	r2, [r7, #16]
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	4a0f      	ldr	r2, [pc, #60]	; (8004cc0 <TIM_OC4_SetConfig+0x98>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d109      	bne.n	8004c9c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	695b      	ldr	r3, [r3, #20]
 8004c94:	019b      	lsls	r3, r3, #6
 8004c96:	697a      	ldr	r2, [r7, #20]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	697a      	ldr	r2, [r7, #20]
 8004ca0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	68fa      	ldr	r2, [r7, #12]
 8004ca6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	685a      	ldr	r2, [r3, #4]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	693a      	ldr	r2, [r7, #16]
 8004cb4:	621a      	str	r2, [r3, #32]
}
 8004cb6:	bf00      	nop
 8004cb8:	371c      	adds	r7, #28
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bc80      	pop	{r7}
 8004cbe:	4770      	bx	lr
 8004cc0:	40012c00 	.word	0x40012c00

08004cc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b087      	sub	sp, #28
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	60b9      	str	r1, [r7, #8]
 8004cce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	6a1b      	ldr	r3, [r3, #32]
 8004cd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	f023 0201 	bic.w	r2, r3, #1
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	699b      	ldr	r3, [r3, #24]
 8004ce6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004cee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	011b      	lsls	r3, r3, #4
 8004cf4:	693a      	ldr	r2, [r7, #16]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	f023 030a 	bic.w	r3, r3, #10
 8004d00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d02:	697a      	ldr	r2, [r7, #20]
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	4313      	orrs	r3, r2
 8004d08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	693a      	ldr	r2, [r7, #16]
 8004d0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	697a      	ldr	r2, [r7, #20]
 8004d14:	621a      	str	r2, [r3, #32]
}
 8004d16:	bf00      	nop
 8004d18:	371c      	adds	r7, #28
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bc80      	pop	{r7}
 8004d1e:	4770      	bx	lr

08004d20 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b087      	sub	sp, #28
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	60f8      	str	r0, [r7, #12]
 8004d28:	60b9      	str	r1, [r7, #8]
 8004d2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	6a1b      	ldr	r3, [r3, #32]
 8004d30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	6a1b      	ldr	r3, [r3, #32]
 8004d36:	f023 0210 	bic.w	r2, r3, #16
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	699b      	ldr	r3, [r3, #24]
 8004d42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004d4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	031b      	lsls	r3, r3, #12
 8004d50:	693a      	ldr	r2, [r7, #16]
 8004d52:	4313      	orrs	r3, r2
 8004d54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004d5c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	011b      	lsls	r3, r3, #4
 8004d62:	697a      	ldr	r2, [r7, #20]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	693a      	ldr	r2, [r7, #16]
 8004d6c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	697a      	ldr	r2, [r7, #20]
 8004d72:	621a      	str	r2, [r3, #32]
}
 8004d74:	bf00      	nop
 8004d76:	371c      	adds	r7, #28
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bc80      	pop	{r7}
 8004d7c:	4770      	bx	lr

08004d7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d7e:	b480      	push	{r7}
 8004d80:	b085      	sub	sp, #20
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	6078      	str	r0, [r7, #4]
 8004d86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d96:	683a      	ldr	r2, [r7, #0]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	f043 0307 	orr.w	r3, r3, #7
 8004da0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	68fa      	ldr	r2, [r7, #12]
 8004da6:	609a      	str	r2, [r3, #8]
}
 8004da8:	bf00      	nop
 8004daa:	3714      	adds	r7, #20
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bc80      	pop	{r7}
 8004db0:	4770      	bx	lr

08004db2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004db2:	b480      	push	{r7}
 8004db4:	b087      	sub	sp, #28
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	60f8      	str	r0, [r7, #12]
 8004dba:	60b9      	str	r1, [r7, #8]
 8004dbc:	607a      	str	r2, [r7, #4]
 8004dbe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004dcc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	021a      	lsls	r2, r3, #8
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	431a      	orrs	r2, r3
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	697a      	ldr	r2, [r7, #20]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	697a      	ldr	r2, [r7, #20]
 8004de4:	609a      	str	r2, [r3, #8]
}
 8004de6:	bf00      	nop
 8004de8:	371c      	adds	r7, #28
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bc80      	pop	{r7}
 8004dee:	4770      	bx	lr

08004df0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b087      	sub	sp, #28
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	f003 031f 	and.w	r3, r3, #31
 8004e02:	2201      	movs	r2, #1
 8004e04:	fa02 f303 	lsl.w	r3, r2, r3
 8004e08:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	6a1a      	ldr	r2, [r3, #32]
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	43db      	mvns	r3, r3
 8004e12:	401a      	ands	r2, r3
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6a1a      	ldr	r2, [r3, #32]
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	f003 031f 	and.w	r3, r3, #31
 8004e22:	6879      	ldr	r1, [r7, #4]
 8004e24:	fa01 f303 	lsl.w	r3, r1, r3
 8004e28:	431a      	orrs	r2, r3
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	621a      	str	r2, [r3, #32]
}
 8004e2e:	bf00      	nop
 8004e30:	371c      	adds	r7, #28
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bc80      	pop	{r7}
 8004e36:	4770      	bx	lr

08004e38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b085      	sub	sp, #20
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
 8004e40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d101      	bne.n	8004e50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e4c:	2302      	movs	r3, #2
 8004e4e:	e046      	b.n	8004ede <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2201      	movs	r2, #1
 8004e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2202      	movs	r2, #2
 8004e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e76:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	68fa      	ldr	r2, [r7, #12]
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	68fa      	ldr	r2, [r7, #12]
 8004e88:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a16      	ldr	r2, [pc, #88]	; (8004ee8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d00e      	beq.n	8004eb2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e9c:	d009      	beq.n	8004eb2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a12      	ldr	r2, [pc, #72]	; (8004eec <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d004      	beq.n	8004eb2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a10      	ldr	r2, [pc, #64]	; (8004ef0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d10c      	bne.n	8004ecc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004eb8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	68ba      	ldr	r2, [r7, #8]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	68ba      	ldr	r2, [r7, #8]
 8004eca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004edc:	2300      	movs	r3, #0
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3714      	adds	r7, #20
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bc80      	pop	{r7}
 8004ee6:	4770      	bx	lr
 8004ee8:	40012c00 	.word	0x40012c00
 8004eec:	40000400 	.word	0x40000400
 8004ef0:	40000800 	.word	0x40000800

08004ef4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b085      	sub	sp, #20
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004efe:	2300      	movs	r3, #0
 8004f00:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d101      	bne.n	8004f10 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004f0c:	2302      	movs	r3, #2
 8004f0e:	e03d      	b.n	8004f8c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	68db      	ldr	r3, [r3, #12]
 8004f22:	4313      	orrs	r3, r2
 8004f24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	691b      	ldr	r3, [r3, #16]
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	695b      	ldr	r3, [r3, #20]
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	69db      	ldr	r3, [r3, #28]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	68fa      	ldr	r2, [r7, #12]
 8004f80:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2200      	movs	r2, #0
 8004f86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f8a:	2300      	movs	r3, #0
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3714      	adds	r7, #20
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bc80      	pop	{r7}
 8004f94:	4770      	bx	lr

08004f96 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f96:	b480      	push	{r7}
 8004f98:	b083      	sub	sp, #12
 8004f9a:	af00      	add	r7, sp, #0
 8004f9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f9e:	bf00      	nop
 8004fa0:	370c      	adds	r7, #12
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bc80      	pop	{r7}
 8004fa6:	4770      	bx	lr

08004fa8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b083      	sub	sp, #12
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004fb0:	bf00      	nop
 8004fb2:	370c      	adds	r7, #12
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bc80      	pop	{r7}
 8004fb8:	4770      	bx	lr

08004fba <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fba:	b580      	push	{r7, lr}
 8004fbc:	b082      	sub	sp, #8
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d101      	bne.n	8004fcc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e042      	b.n	8005052 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d106      	bne.n	8004fe6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fe0:	6878      	ldr	r0, [r7, #4]
 8004fe2:	f7fc fc5d 	bl	80018a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2224      	movs	r2, #36	; 0x24
 8004fea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	68da      	ldr	r2, [r3, #12]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ffc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f000 fcd4 	bl	80059ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	691a      	ldr	r2, [r3, #16]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005012:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	695a      	ldr	r2, [r3, #20]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005022:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	68da      	ldr	r2, [r3, #12]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005032:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2220      	movs	r2, #32
 800503e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2220      	movs	r2, #32
 8005046:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2200      	movs	r2, #0
 800504e:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005050:	2300      	movs	r3, #0
}
 8005052:	4618      	mov	r0, r3
 8005054:	3708      	adds	r7, #8
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}

0800505a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800505a:	b580      	push	{r7, lr}
 800505c:	b084      	sub	sp, #16
 800505e:	af00      	add	r7, sp, #0
 8005060:	60f8      	str	r0, [r7, #12]
 8005062:	60b9      	str	r1, [r7, #8]
 8005064:	4613      	mov	r3, r2
 8005066:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800506e:	b2db      	uxtb	r3, r3
 8005070:	2b20      	cmp	r3, #32
 8005072:	d112      	bne.n	800509a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d002      	beq.n	8005080 <HAL_UART_Receive_IT+0x26>
 800507a:	88fb      	ldrh	r3, [r7, #6]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d101      	bne.n	8005084 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005080:	2301      	movs	r3, #1
 8005082:	e00b      	b.n	800509c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2200      	movs	r2, #0
 8005088:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800508a:	88fb      	ldrh	r3, [r7, #6]
 800508c:	461a      	mov	r2, r3
 800508e:	68b9      	ldr	r1, [r7, #8]
 8005090:	68f8      	ldr	r0, [r7, #12]
 8005092:	f000 fab6 	bl	8005602 <UART_Start_Receive_IT>
 8005096:	4603      	mov	r3, r0
 8005098:	e000      	b.n	800509c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800509a:	2302      	movs	r3, #2
  }
}
 800509c:	4618      	mov	r0, r3
 800509e:	3710      	adds	r7, #16
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}

080050a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b0ba      	sub	sp, #232	; 0xe8
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	695b      	ldr	r3, [r3, #20]
 80050c6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80050ca:	2300      	movs	r3, #0
 80050cc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80050d0:	2300      	movs	r3, #0
 80050d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80050d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050da:	f003 030f 	and.w	r3, r3, #15
 80050de:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80050e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d10f      	bne.n	800510a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80050ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050ee:	f003 0320 	and.w	r3, r3, #32
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d009      	beq.n	800510a <HAL_UART_IRQHandler+0x66>
 80050f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050fa:	f003 0320 	and.w	r3, r3, #32
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d003      	beq.n	800510a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f000 fb93 	bl	800582e <UART_Receive_IT>
      return;
 8005108:	e25b      	b.n	80055c2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800510a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800510e:	2b00      	cmp	r3, #0
 8005110:	f000 80de 	beq.w	80052d0 <HAL_UART_IRQHandler+0x22c>
 8005114:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005118:	f003 0301 	and.w	r3, r3, #1
 800511c:	2b00      	cmp	r3, #0
 800511e:	d106      	bne.n	800512e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005120:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005124:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005128:	2b00      	cmp	r3, #0
 800512a:	f000 80d1 	beq.w	80052d0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800512e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005132:	f003 0301 	and.w	r3, r3, #1
 8005136:	2b00      	cmp	r3, #0
 8005138:	d00b      	beq.n	8005152 <HAL_UART_IRQHandler+0xae>
 800513a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800513e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005142:	2b00      	cmp	r3, #0
 8005144:	d005      	beq.n	8005152 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800514a:	f043 0201 	orr.w	r2, r3, #1
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005152:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005156:	f003 0304 	and.w	r3, r3, #4
 800515a:	2b00      	cmp	r3, #0
 800515c:	d00b      	beq.n	8005176 <HAL_UART_IRQHandler+0xd2>
 800515e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005162:	f003 0301 	and.w	r3, r3, #1
 8005166:	2b00      	cmp	r3, #0
 8005168:	d005      	beq.n	8005176 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800516e:	f043 0202 	orr.w	r2, r3, #2
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005176:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800517a:	f003 0302 	and.w	r3, r3, #2
 800517e:	2b00      	cmp	r3, #0
 8005180:	d00b      	beq.n	800519a <HAL_UART_IRQHandler+0xf6>
 8005182:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005186:	f003 0301 	and.w	r3, r3, #1
 800518a:	2b00      	cmp	r3, #0
 800518c:	d005      	beq.n	800519a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005192:	f043 0204 	orr.w	r2, r3, #4
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800519a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800519e:	f003 0308 	and.w	r3, r3, #8
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d011      	beq.n	80051ca <HAL_UART_IRQHandler+0x126>
 80051a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051aa:	f003 0320 	and.w	r3, r3, #32
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d105      	bne.n	80051be <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80051b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80051b6:	f003 0301 	and.w	r3, r3, #1
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d005      	beq.n	80051ca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051c2:	f043 0208 	orr.w	r2, r3, #8
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	f000 81f2 	beq.w	80055b8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80051d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051d8:	f003 0320 	and.w	r3, r3, #32
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d008      	beq.n	80051f2 <HAL_UART_IRQHandler+0x14e>
 80051e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051e4:	f003 0320 	and.w	r3, r3, #32
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d002      	beq.n	80051f2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	f000 fb1e 	bl	800582e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	695b      	ldr	r3, [r3, #20]
 80051f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	bf14      	ite	ne
 8005200:	2301      	movne	r3, #1
 8005202:	2300      	moveq	r3, #0
 8005204:	b2db      	uxtb	r3, r3
 8005206:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800520e:	f003 0308 	and.w	r3, r3, #8
 8005212:	2b00      	cmp	r3, #0
 8005214:	d103      	bne.n	800521e <HAL_UART_IRQHandler+0x17a>
 8005216:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800521a:	2b00      	cmp	r3, #0
 800521c:	d04f      	beq.n	80052be <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f000 fa28 	bl	8005674 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	695b      	ldr	r3, [r3, #20]
 800522a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800522e:	2b00      	cmp	r3, #0
 8005230:	d041      	beq.n	80052b6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	3314      	adds	r3, #20
 8005238:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800523c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005240:	e853 3f00 	ldrex	r3, [r3]
 8005244:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005248:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800524c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005250:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	3314      	adds	r3, #20
 800525a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800525e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005262:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005266:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800526a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800526e:	e841 2300 	strex	r3, r2, [r1]
 8005272:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005276:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d1d9      	bne.n	8005232 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005282:	2b00      	cmp	r3, #0
 8005284:	d013      	beq.n	80052ae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800528a:	4a7e      	ldr	r2, [pc, #504]	; (8005484 <HAL_UART_IRQHandler+0x3e0>)
 800528c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005292:	4618      	mov	r0, r3
 8005294:	f7fd f86c 	bl	8002370 <HAL_DMA_Abort_IT>
 8005298:	4603      	mov	r3, r0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d016      	beq.n	80052cc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052a4:	687a      	ldr	r2, [r7, #4]
 80052a6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80052a8:	4610      	mov	r0, r2
 80052aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052ac:	e00e      	b.n	80052cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f000 f993 	bl	80055da <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052b4:	e00a      	b.n	80052cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 f98f 	bl	80055da <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052bc:	e006      	b.n	80052cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f000 f98b 	bl	80055da <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2200      	movs	r2, #0
 80052c8:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80052ca:	e175      	b.n	80055b8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052cc:	bf00      	nop
    return;
 80052ce:	e173      	b.n	80055b8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	f040 814f 	bne.w	8005578 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80052da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052de:	f003 0310 	and.w	r3, r3, #16
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	f000 8148 	beq.w	8005578 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80052e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052ec:	f003 0310 	and.w	r3, r3, #16
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	f000 8141 	beq.w	8005578 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80052f6:	2300      	movs	r3, #0
 80052f8:	60bb      	str	r3, [r7, #8]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	60bb      	str	r3, [r7, #8]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	60bb      	str	r3, [r7, #8]
 800530a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	695b      	ldr	r3, [r3, #20]
 8005312:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005316:	2b00      	cmp	r3, #0
 8005318:	f000 80b6 	beq.w	8005488 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005328:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800532c:	2b00      	cmp	r3, #0
 800532e:	f000 8145 	beq.w	80055bc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005336:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800533a:	429a      	cmp	r2, r3
 800533c:	f080 813e 	bcs.w	80055bc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005346:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	2b20      	cmp	r3, #32
 8005350:	f000 8088 	beq.w	8005464 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	330c      	adds	r3, #12
 800535a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800535e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005362:	e853 3f00 	ldrex	r3, [r3]
 8005366:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800536a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800536e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005372:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	330c      	adds	r3, #12
 800537c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005380:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005384:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005388:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800538c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005390:	e841 2300 	strex	r3, r2, [r1]
 8005394:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005398:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800539c:	2b00      	cmp	r3, #0
 800539e:	d1d9      	bne.n	8005354 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	3314      	adds	r3, #20
 80053a6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80053aa:	e853 3f00 	ldrex	r3, [r3]
 80053ae:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80053b0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80053b2:	f023 0301 	bic.w	r3, r3, #1
 80053b6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	3314      	adds	r3, #20
 80053c0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80053c4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80053c8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ca:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80053cc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80053d0:	e841 2300 	strex	r3, r2, [r1]
 80053d4:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80053d6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d1e1      	bne.n	80053a0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	3314      	adds	r3, #20
 80053e2:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053e4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80053e6:	e853 3f00 	ldrex	r3, [r3]
 80053ea:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80053ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80053ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053f2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	3314      	adds	r3, #20
 80053fc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005400:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005402:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005404:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005406:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005408:	e841 2300 	strex	r3, r2, [r1]
 800540c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800540e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005410:	2b00      	cmp	r3, #0
 8005412:	d1e3      	bne.n	80053dc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2220      	movs	r2, #32
 8005418:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	330c      	adds	r3, #12
 8005428:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800542a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800542c:	e853 3f00 	ldrex	r3, [r3]
 8005430:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005432:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005434:	f023 0310 	bic.w	r3, r3, #16
 8005438:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	330c      	adds	r3, #12
 8005442:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005446:	65ba      	str	r2, [r7, #88]	; 0x58
 8005448:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800544a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800544c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800544e:	e841 2300 	strex	r3, r2, [r1]
 8005452:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005454:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005456:	2b00      	cmp	r3, #0
 8005458:	d1e3      	bne.n	8005422 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800545e:	4618      	mov	r0, r3
 8005460:	f7fc ff4b 	bl	80022fa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2202      	movs	r2, #2
 8005468:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005472:	b29b      	uxth	r3, r3
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	b29b      	uxth	r3, r3
 8005478:	4619      	mov	r1, r3
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f000 f8b6 	bl	80055ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005480:	e09c      	b.n	80055bc <HAL_UART_IRQHandler+0x518>
 8005482:	bf00      	nop
 8005484:	08005739 	.word	0x08005739
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005490:	b29b      	uxth	r3, r3
 8005492:	1ad3      	subs	r3, r2, r3
 8005494:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800549c:	b29b      	uxth	r3, r3
 800549e:	2b00      	cmp	r3, #0
 80054a0:	f000 808e 	beq.w	80055c0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80054a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	f000 8089 	beq.w	80055c0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	330c      	adds	r3, #12
 80054b4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054b8:	e853 3f00 	ldrex	r3, [r3]
 80054bc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80054be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054c0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80054c4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	330c      	adds	r3, #12
 80054ce:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80054d2:	647a      	str	r2, [r7, #68]	; 0x44
 80054d4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80054d8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80054da:	e841 2300 	strex	r3, r2, [r1]
 80054de:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80054e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d1e3      	bne.n	80054ae <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	3314      	adds	r3, #20
 80054ec:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f0:	e853 3f00 	ldrex	r3, [r3]
 80054f4:	623b      	str	r3, [r7, #32]
   return(result);
 80054f6:	6a3b      	ldr	r3, [r7, #32]
 80054f8:	f023 0301 	bic.w	r3, r3, #1
 80054fc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	3314      	adds	r3, #20
 8005506:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800550a:	633a      	str	r2, [r7, #48]	; 0x30
 800550c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800550e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005510:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005512:	e841 2300 	strex	r3, r2, [r1]
 8005516:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800551a:	2b00      	cmp	r3, #0
 800551c:	d1e3      	bne.n	80054e6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2220      	movs	r2, #32
 8005522:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2200      	movs	r2, #0
 800552a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	330c      	adds	r3, #12
 8005532:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	e853 3f00 	ldrex	r3, [r3]
 800553a:	60fb      	str	r3, [r7, #12]
   return(result);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f023 0310 	bic.w	r3, r3, #16
 8005542:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	330c      	adds	r3, #12
 800554c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005550:	61fa      	str	r2, [r7, #28]
 8005552:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005554:	69b9      	ldr	r1, [r7, #24]
 8005556:	69fa      	ldr	r2, [r7, #28]
 8005558:	e841 2300 	strex	r3, r2, [r1]
 800555c:	617b      	str	r3, [r7, #20]
   return(result);
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d1e3      	bne.n	800552c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2202      	movs	r2, #2
 8005568:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800556a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800556e:	4619      	mov	r1, r3
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f000 f83b 	bl	80055ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005576:	e023      	b.n	80055c0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005578:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800557c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005580:	2b00      	cmp	r3, #0
 8005582:	d009      	beq.n	8005598 <HAL_UART_IRQHandler+0x4f4>
 8005584:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005588:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800558c:	2b00      	cmp	r3, #0
 800558e:	d003      	beq.n	8005598 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f000 f8e5 	bl	8005760 <UART_Transmit_IT>
    return;
 8005596:	e014      	b.n	80055c2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005598:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800559c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d00e      	beq.n	80055c2 <HAL_UART_IRQHandler+0x51e>
 80055a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d008      	beq.n	80055c2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80055b0:	6878      	ldr	r0, [r7, #4]
 80055b2:	f000 f924 	bl	80057fe <UART_EndTransmit_IT>
    return;
 80055b6:	e004      	b.n	80055c2 <HAL_UART_IRQHandler+0x51e>
    return;
 80055b8:	bf00      	nop
 80055ba:	e002      	b.n	80055c2 <HAL_UART_IRQHandler+0x51e>
      return;
 80055bc:	bf00      	nop
 80055be:	e000      	b.n	80055c2 <HAL_UART_IRQHandler+0x51e>
      return;
 80055c0:	bf00      	nop
  }
}
 80055c2:	37e8      	adds	r7, #232	; 0xe8
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}

080055c8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80055d0:	bf00      	nop
 80055d2:	370c      	adds	r7, #12
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bc80      	pop	{r7}
 80055d8:	4770      	bx	lr

080055da <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80055da:	b480      	push	{r7}
 80055dc:	b083      	sub	sp, #12
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80055e2:	bf00      	nop
 80055e4:	370c      	adds	r7, #12
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bc80      	pop	{r7}
 80055ea:	4770      	bx	lr

080055ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b083      	sub	sp, #12
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
 80055f4:	460b      	mov	r3, r1
 80055f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80055f8:	bf00      	nop
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bc80      	pop	{r7}
 8005600:	4770      	bx	lr

08005602 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005602:	b480      	push	{r7}
 8005604:	b085      	sub	sp, #20
 8005606:	af00      	add	r7, sp, #0
 8005608:	60f8      	str	r0, [r7, #12]
 800560a:	60b9      	str	r1, [r7, #8]
 800560c:	4613      	mov	r3, r2
 800560e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	68ba      	ldr	r2, [r7, #8]
 8005614:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	88fa      	ldrh	r2, [r7, #6]
 800561a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	88fa      	ldrh	r2, [r7, #6]
 8005620:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	2200      	movs	r2, #0
 8005626:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2222      	movs	r2, #34	; 0x22
 800562c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	691b      	ldr	r3, [r3, #16]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d007      	beq.n	8005648 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	68da      	ldr	r2, [r3, #12]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005646:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	695a      	ldr	r2, [r3, #20]
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f042 0201 	orr.w	r2, r2, #1
 8005656:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	68da      	ldr	r2, [r3, #12]
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f042 0220 	orr.w	r2, r2, #32
 8005666:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005668:	2300      	movs	r3, #0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3714      	adds	r7, #20
 800566e:	46bd      	mov	sp, r7
 8005670:	bc80      	pop	{r7}
 8005672:	4770      	bx	lr

08005674 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005674:	b480      	push	{r7}
 8005676:	b095      	sub	sp, #84	; 0x54
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	330c      	adds	r3, #12
 8005682:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005684:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005686:	e853 3f00 	ldrex	r3, [r3]
 800568a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800568c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800568e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005692:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	330c      	adds	r3, #12
 800569a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800569c:	643a      	str	r2, [r7, #64]	; 0x40
 800569e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80056a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80056a4:	e841 2300 	strex	r3, r2, [r1]
 80056a8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80056aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d1e5      	bne.n	800567c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	3314      	adds	r3, #20
 80056b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b8:	6a3b      	ldr	r3, [r7, #32]
 80056ba:	e853 3f00 	ldrex	r3, [r3]
 80056be:	61fb      	str	r3, [r7, #28]
   return(result);
 80056c0:	69fb      	ldr	r3, [r7, #28]
 80056c2:	f023 0301 	bic.w	r3, r3, #1
 80056c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	3314      	adds	r3, #20
 80056ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80056d0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80056d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80056d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80056d8:	e841 2300 	strex	r3, r2, [r1]
 80056dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80056de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d1e5      	bne.n	80056b0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d119      	bne.n	8005720 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	330c      	adds	r3, #12
 80056f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	e853 3f00 	ldrex	r3, [r3]
 80056fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	f023 0310 	bic.w	r3, r3, #16
 8005702:	647b      	str	r3, [r7, #68]	; 0x44
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	330c      	adds	r3, #12
 800570a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800570c:	61ba      	str	r2, [r7, #24]
 800570e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005710:	6979      	ldr	r1, [r7, #20]
 8005712:	69ba      	ldr	r2, [r7, #24]
 8005714:	e841 2300 	strex	r3, r2, [r1]
 8005718:	613b      	str	r3, [r7, #16]
   return(result);
 800571a:	693b      	ldr	r3, [r7, #16]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d1e5      	bne.n	80056ec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2220      	movs	r2, #32
 8005724:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800572e:	bf00      	nop
 8005730:	3754      	adds	r7, #84	; 0x54
 8005732:	46bd      	mov	sp, r7
 8005734:	bc80      	pop	{r7}
 8005736:	4770      	bx	lr

08005738 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b084      	sub	sp, #16
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005744:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2200      	movs	r2, #0
 800574a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2200      	movs	r2, #0
 8005750:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005752:	68f8      	ldr	r0, [r7, #12]
 8005754:	f7ff ff41 	bl	80055da <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005758:	bf00      	nop
 800575a:	3710      	adds	r7, #16
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}

08005760 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005760:	b480      	push	{r7}
 8005762:	b085      	sub	sp, #20
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800576e:	b2db      	uxtb	r3, r3
 8005770:	2b21      	cmp	r3, #33	; 0x21
 8005772:	d13e      	bne.n	80057f2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800577c:	d114      	bne.n	80057a8 <UART_Transmit_IT+0x48>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	691b      	ldr	r3, [r3, #16]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d110      	bne.n	80057a8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6a1b      	ldr	r3, [r3, #32]
 800578a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	881b      	ldrh	r3, [r3, #0]
 8005790:	461a      	mov	r2, r3
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800579a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6a1b      	ldr	r3, [r3, #32]
 80057a0:	1c9a      	adds	r2, r3, #2
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	621a      	str	r2, [r3, #32]
 80057a6:	e008      	b.n	80057ba <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6a1b      	ldr	r3, [r3, #32]
 80057ac:	1c59      	adds	r1, r3, #1
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	6211      	str	r1, [r2, #32]
 80057b2:	781a      	ldrb	r2, [r3, #0]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057be:	b29b      	uxth	r3, r3
 80057c0:	3b01      	subs	r3, #1
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	687a      	ldr	r2, [r7, #4]
 80057c6:	4619      	mov	r1, r3
 80057c8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d10f      	bne.n	80057ee <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	68da      	ldr	r2, [r3, #12]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80057dc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	68da      	ldr	r2, [r3, #12]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057ec:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80057ee:	2300      	movs	r3, #0
 80057f0:	e000      	b.n	80057f4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80057f2:	2302      	movs	r3, #2
  }
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3714      	adds	r7, #20
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bc80      	pop	{r7}
 80057fc:	4770      	bx	lr

080057fe <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80057fe:	b580      	push	{r7, lr}
 8005800:	b082      	sub	sp, #8
 8005802:	af00      	add	r7, sp, #0
 8005804:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	68da      	ldr	r2, [r3, #12]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005814:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2220      	movs	r2, #32
 800581a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f7ff fed2 	bl	80055c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005824:	2300      	movs	r3, #0
}
 8005826:	4618      	mov	r0, r3
 8005828:	3708      	adds	r7, #8
 800582a:	46bd      	mov	sp, r7
 800582c:	bd80      	pop	{r7, pc}

0800582e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800582e:	b580      	push	{r7, lr}
 8005830:	b08c      	sub	sp, #48	; 0x30
 8005832:	af00      	add	r7, sp, #0
 8005834:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800583c:	b2db      	uxtb	r3, r3
 800583e:	2b22      	cmp	r3, #34	; 0x22
 8005840:	f040 80ae 	bne.w	80059a0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800584c:	d117      	bne.n	800587e <UART_Receive_IT+0x50>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d113      	bne.n	800587e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005856:	2300      	movs	r3, #0
 8005858:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800585e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	b29b      	uxth	r3, r3
 8005868:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800586c:	b29a      	uxth	r2, r3
 800586e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005870:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005876:	1c9a      	adds	r2, r3, #2
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	629a      	str	r2, [r3, #40]	; 0x28
 800587c:	e026      	b.n	80058cc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005882:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005884:	2300      	movs	r3, #0
 8005886:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005890:	d007      	beq.n	80058a2 <UART_Receive_IT+0x74>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d10a      	bne.n	80058b0 <UART_Receive_IT+0x82>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	691b      	ldr	r3, [r3, #16]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d106      	bne.n	80058b0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	b2da      	uxtb	r2, r3
 80058aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058ac:	701a      	strb	r2, [r3, #0]
 80058ae:	e008      	b.n	80058c2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	b2db      	uxtb	r3, r3
 80058b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80058bc:	b2da      	uxtb	r2, r3
 80058be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058c0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058c6:	1c5a      	adds	r2, r3, #1
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80058d0:	b29b      	uxth	r3, r3
 80058d2:	3b01      	subs	r3, #1
 80058d4:	b29b      	uxth	r3, r3
 80058d6:	687a      	ldr	r2, [r7, #4]
 80058d8:	4619      	mov	r1, r3
 80058da:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d15d      	bne.n	800599c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	68da      	ldr	r2, [r3, #12]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f022 0220 	bic.w	r2, r2, #32
 80058ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	68da      	ldr	r2, [r3, #12]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80058fe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	695a      	ldr	r2, [r3, #20]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f022 0201 	bic.w	r2, r2, #1
 800590e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2220      	movs	r2, #32
 8005914:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2200      	movs	r2, #0
 800591c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005922:	2b01      	cmp	r3, #1
 8005924:	d135      	bne.n	8005992 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2200      	movs	r2, #0
 800592a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	330c      	adds	r3, #12
 8005932:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	e853 3f00 	ldrex	r3, [r3]
 800593a:	613b      	str	r3, [r7, #16]
   return(result);
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	f023 0310 	bic.w	r3, r3, #16
 8005942:	627b      	str	r3, [r7, #36]	; 0x24
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	330c      	adds	r3, #12
 800594a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800594c:	623a      	str	r2, [r7, #32]
 800594e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005950:	69f9      	ldr	r1, [r7, #28]
 8005952:	6a3a      	ldr	r2, [r7, #32]
 8005954:	e841 2300 	strex	r3, r2, [r1]
 8005958:	61bb      	str	r3, [r7, #24]
   return(result);
 800595a:	69bb      	ldr	r3, [r7, #24]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d1e5      	bne.n	800592c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f003 0310 	and.w	r3, r3, #16
 800596a:	2b10      	cmp	r3, #16
 800596c:	d10a      	bne.n	8005984 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800596e:	2300      	movs	r3, #0
 8005970:	60fb      	str	r3, [r7, #12]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	60fb      	str	r3, [r7, #12]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	60fb      	str	r3, [r7, #12]
 8005982:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005988:	4619      	mov	r1, r3
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f7ff fe2e 	bl	80055ec <HAL_UARTEx_RxEventCallback>
 8005990:	e002      	b.n	8005998 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f7fb ff00 	bl	8001798 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005998:	2300      	movs	r3, #0
 800599a:	e002      	b.n	80059a2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800599c:	2300      	movs	r3, #0
 800599e:	e000      	b.n	80059a2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80059a0:	2302      	movs	r3, #2
  }
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3730      	adds	r7, #48	; 0x30
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}
	...

080059ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b084      	sub	sp, #16
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	691b      	ldr	r3, [r3, #16]
 80059ba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	68da      	ldr	r2, [r3, #12]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	430a      	orrs	r2, r1
 80059c8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	689a      	ldr	r2, [r3, #8]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	691b      	ldr	r3, [r3, #16]
 80059d2:	431a      	orrs	r2, r3
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	695b      	ldr	r3, [r3, #20]
 80059d8:	4313      	orrs	r3, r2
 80059da:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	68db      	ldr	r3, [r3, #12]
 80059e2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80059e6:	f023 030c 	bic.w	r3, r3, #12
 80059ea:	687a      	ldr	r2, [r7, #4]
 80059ec:	6812      	ldr	r2, [r2, #0]
 80059ee:	68b9      	ldr	r1, [r7, #8]
 80059f0:	430b      	orrs	r3, r1
 80059f2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	695b      	ldr	r3, [r3, #20]
 80059fa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	699a      	ldr	r2, [r3, #24]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	430a      	orrs	r2, r1
 8005a08:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a2c      	ldr	r2, [pc, #176]	; (8005ac0 <UART_SetConfig+0x114>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d103      	bne.n	8005a1c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005a14:	f7fe faf4 	bl	8004000 <HAL_RCC_GetPCLK2Freq>
 8005a18:	60f8      	str	r0, [r7, #12]
 8005a1a:	e002      	b.n	8005a22 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005a1c:	f7fe fadc 	bl	8003fd8 <HAL_RCC_GetPCLK1Freq>
 8005a20:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a22:	68fa      	ldr	r2, [r7, #12]
 8005a24:	4613      	mov	r3, r2
 8005a26:	009b      	lsls	r3, r3, #2
 8005a28:	4413      	add	r3, r2
 8005a2a:	009a      	lsls	r2, r3, #2
 8005a2c:	441a      	add	r2, r3
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	009b      	lsls	r3, r3, #2
 8005a34:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a38:	4a22      	ldr	r2, [pc, #136]	; (8005ac4 <UART_SetConfig+0x118>)
 8005a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a3e:	095b      	lsrs	r3, r3, #5
 8005a40:	0119      	lsls	r1, r3, #4
 8005a42:	68fa      	ldr	r2, [r7, #12]
 8005a44:	4613      	mov	r3, r2
 8005a46:	009b      	lsls	r3, r3, #2
 8005a48:	4413      	add	r3, r2
 8005a4a:	009a      	lsls	r2, r3, #2
 8005a4c:	441a      	add	r2, r3
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	009b      	lsls	r3, r3, #2
 8005a54:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a58:	4b1a      	ldr	r3, [pc, #104]	; (8005ac4 <UART_SetConfig+0x118>)
 8005a5a:	fba3 0302 	umull	r0, r3, r3, r2
 8005a5e:	095b      	lsrs	r3, r3, #5
 8005a60:	2064      	movs	r0, #100	; 0x64
 8005a62:	fb00 f303 	mul.w	r3, r0, r3
 8005a66:	1ad3      	subs	r3, r2, r3
 8005a68:	011b      	lsls	r3, r3, #4
 8005a6a:	3332      	adds	r3, #50	; 0x32
 8005a6c:	4a15      	ldr	r2, [pc, #84]	; (8005ac4 <UART_SetConfig+0x118>)
 8005a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a72:	095b      	lsrs	r3, r3, #5
 8005a74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005a78:	4419      	add	r1, r3
 8005a7a:	68fa      	ldr	r2, [r7, #12]
 8005a7c:	4613      	mov	r3, r2
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	4413      	add	r3, r2
 8005a82:	009a      	lsls	r2, r3, #2
 8005a84:	441a      	add	r2, r3
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	009b      	lsls	r3, r3, #2
 8005a8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a90:	4b0c      	ldr	r3, [pc, #48]	; (8005ac4 <UART_SetConfig+0x118>)
 8005a92:	fba3 0302 	umull	r0, r3, r3, r2
 8005a96:	095b      	lsrs	r3, r3, #5
 8005a98:	2064      	movs	r0, #100	; 0x64
 8005a9a:	fb00 f303 	mul.w	r3, r0, r3
 8005a9e:	1ad3      	subs	r3, r2, r3
 8005aa0:	011b      	lsls	r3, r3, #4
 8005aa2:	3332      	adds	r3, #50	; 0x32
 8005aa4:	4a07      	ldr	r2, [pc, #28]	; (8005ac4 <UART_SetConfig+0x118>)
 8005aa6:	fba2 2303 	umull	r2, r3, r2, r3
 8005aaa:	095b      	lsrs	r3, r3, #5
 8005aac:	f003 020f 	and.w	r2, r3, #15
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	440a      	add	r2, r1
 8005ab6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005ab8:	bf00      	nop
 8005aba:	3710      	adds	r7, #16
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}
 8005ac0:	40013800 	.word	0x40013800
 8005ac4:	51eb851f 	.word	0x51eb851f

08005ac8 <malloc>:
 8005ac8:	4b02      	ldr	r3, [pc, #8]	; (8005ad4 <malloc+0xc>)
 8005aca:	4601      	mov	r1, r0
 8005acc:	6818      	ldr	r0, [r3, #0]
 8005ace:	f000 b823 	b.w	8005b18 <_malloc_r>
 8005ad2:	bf00      	nop
 8005ad4:	20000064 	.word	0x20000064

08005ad8 <sbrk_aligned>:
 8005ad8:	b570      	push	{r4, r5, r6, lr}
 8005ada:	4e0e      	ldr	r6, [pc, #56]	; (8005b14 <sbrk_aligned+0x3c>)
 8005adc:	460c      	mov	r4, r1
 8005ade:	6831      	ldr	r1, [r6, #0]
 8005ae0:	4605      	mov	r5, r0
 8005ae2:	b911      	cbnz	r1, 8005aea <sbrk_aligned+0x12>
 8005ae4:	f000 fe48 	bl	8006778 <_sbrk_r>
 8005ae8:	6030      	str	r0, [r6, #0]
 8005aea:	4621      	mov	r1, r4
 8005aec:	4628      	mov	r0, r5
 8005aee:	f000 fe43 	bl	8006778 <_sbrk_r>
 8005af2:	1c43      	adds	r3, r0, #1
 8005af4:	d00a      	beq.n	8005b0c <sbrk_aligned+0x34>
 8005af6:	1cc4      	adds	r4, r0, #3
 8005af8:	f024 0403 	bic.w	r4, r4, #3
 8005afc:	42a0      	cmp	r0, r4
 8005afe:	d007      	beq.n	8005b10 <sbrk_aligned+0x38>
 8005b00:	1a21      	subs	r1, r4, r0
 8005b02:	4628      	mov	r0, r5
 8005b04:	f000 fe38 	bl	8006778 <_sbrk_r>
 8005b08:	3001      	adds	r0, #1
 8005b0a:	d101      	bne.n	8005b10 <sbrk_aligned+0x38>
 8005b0c:	f04f 34ff 	mov.w	r4, #4294967295
 8005b10:	4620      	mov	r0, r4
 8005b12:	bd70      	pop	{r4, r5, r6, pc}
 8005b14:	200003c8 	.word	0x200003c8

08005b18 <_malloc_r>:
 8005b18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b1c:	1ccd      	adds	r5, r1, #3
 8005b1e:	f025 0503 	bic.w	r5, r5, #3
 8005b22:	3508      	adds	r5, #8
 8005b24:	2d0c      	cmp	r5, #12
 8005b26:	bf38      	it	cc
 8005b28:	250c      	movcc	r5, #12
 8005b2a:	2d00      	cmp	r5, #0
 8005b2c:	4607      	mov	r7, r0
 8005b2e:	db01      	blt.n	8005b34 <_malloc_r+0x1c>
 8005b30:	42a9      	cmp	r1, r5
 8005b32:	d905      	bls.n	8005b40 <_malloc_r+0x28>
 8005b34:	230c      	movs	r3, #12
 8005b36:	2600      	movs	r6, #0
 8005b38:	603b      	str	r3, [r7, #0]
 8005b3a:	4630      	mov	r0, r6
 8005b3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b40:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005c14 <_malloc_r+0xfc>
 8005b44:	f000 f868 	bl	8005c18 <__malloc_lock>
 8005b48:	f8d8 3000 	ldr.w	r3, [r8]
 8005b4c:	461c      	mov	r4, r3
 8005b4e:	bb5c      	cbnz	r4, 8005ba8 <_malloc_r+0x90>
 8005b50:	4629      	mov	r1, r5
 8005b52:	4638      	mov	r0, r7
 8005b54:	f7ff ffc0 	bl	8005ad8 <sbrk_aligned>
 8005b58:	1c43      	adds	r3, r0, #1
 8005b5a:	4604      	mov	r4, r0
 8005b5c:	d155      	bne.n	8005c0a <_malloc_r+0xf2>
 8005b5e:	f8d8 4000 	ldr.w	r4, [r8]
 8005b62:	4626      	mov	r6, r4
 8005b64:	2e00      	cmp	r6, #0
 8005b66:	d145      	bne.n	8005bf4 <_malloc_r+0xdc>
 8005b68:	2c00      	cmp	r4, #0
 8005b6a:	d048      	beq.n	8005bfe <_malloc_r+0xe6>
 8005b6c:	6823      	ldr	r3, [r4, #0]
 8005b6e:	4631      	mov	r1, r6
 8005b70:	4638      	mov	r0, r7
 8005b72:	eb04 0903 	add.w	r9, r4, r3
 8005b76:	f000 fdff 	bl	8006778 <_sbrk_r>
 8005b7a:	4581      	cmp	r9, r0
 8005b7c:	d13f      	bne.n	8005bfe <_malloc_r+0xe6>
 8005b7e:	6821      	ldr	r1, [r4, #0]
 8005b80:	4638      	mov	r0, r7
 8005b82:	1a6d      	subs	r5, r5, r1
 8005b84:	4629      	mov	r1, r5
 8005b86:	f7ff ffa7 	bl	8005ad8 <sbrk_aligned>
 8005b8a:	3001      	adds	r0, #1
 8005b8c:	d037      	beq.n	8005bfe <_malloc_r+0xe6>
 8005b8e:	6823      	ldr	r3, [r4, #0]
 8005b90:	442b      	add	r3, r5
 8005b92:	6023      	str	r3, [r4, #0]
 8005b94:	f8d8 3000 	ldr.w	r3, [r8]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d038      	beq.n	8005c0e <_malloc_r+0xf6>
 8005b9c:	685a      	ldr	r2, [r3, #4]
 8005b9e:	42a2      	cmp	r2, r4
 8005ba0:	d12b      	bne.n	8005bfa <_malloc_r+0xe2>
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	605a      	str	r2, [r3, #4]
 8005ba6:	e00f      	b.n	8005bc8 <_malloc_r+0xb0>
 8005ba8:	6822      	ldr	r2, [r4, #0]
 8005baa:	1b52      	subs	r2, r2, r5
 8005bac:	d41f      	bmi.n	8005bee <_malloc_r+0xd6>
 8005bae:	2a0b      	cmp	r2, #11
 8005bb0:	d917      	bls.n	8005be2 <_malloc_r+0xca>
 8005bb2:	1961      	adds	r1, r4, r5
 8005bb4:	42a3      	cmp	r3, r4
 8005bb6:	6025      	str	r5, [r4, #0]
 8005bb8:	bf18      	it	ne
 8005bba:	6059      	strne	r1, [r3, #4]
 8005bbc:	6863      	ldr	r3, [r4, #4]
 8005bbe:	bf08      	it	eq
 8005bc0:	f8c8 1000 	streq.w	r1, [r8]
 8005bc4:	5162      	str	r2, [r4, r5]
 8005bc6:	604b      	str	r3, [r1, #4]
 8005bc8:	4638      	mov	r0, r7
 8005bca:	f104 060b 	add.w	r6, r4, #11
 8005bce:	f000 f829 	bl	8005c24 <__malloc_unlock>
 8005bd2:	f026 0607 	bic.w	r6, r6, #7
 8005bd6:	1d23      	adds	r3, r4, #4
 8005bd8:	1af2      	subs	r2, r6, r3
 8005bda:	d0ae      	beq.n	8005b3a <_malloc_r+0x22>
 8005bdc:	1b9b      	subs	r3, r3, r6
 8005bde:	50a3      	str	r3, [r4, r2]
 8005be0:	e7ab      	b.n	8005b3a <_malloc_r+0x22>
 8005be2:	42a3      	cmp	r3, r4
 8005be4:	6862      	ldr	r2, [r4, #4]
 8005be6:	d1dd      	bne.n	8005ba4 <_malloc_r+0x8c>
 8005be8:	f8c8 2000 	str.w	r2, [r8]
 8005bec:	e7ec      	b.n	8005bc8 <_malloc_r+0xb0>
 8005bee:	4623      	mov	r3, r4
 8005bf0:	6864      	ldr	r4, [r4, #4]
 8005bf2:	e7ac      	b.n	8005b4e <_malloc_r+0x36>
 8005bf4:	4634      	mov	r4, r6
 8005bf6:	6876      	ldr	r6, [r6, #4]
 8005bf8:	e7b4      	b.n	8005b64 <_malloc_r+0x4c>
 8005bfa:	4613      	mov	r3, r2
 8005bfc:	e7cc      	b.n	8005b98 <_malloc_r+0x80>
 8005bfe:	230c      	movs	r3, #12
 8005c00:	4638      	mov	r0, r7
 8005c02:	603b      	str	r3, [r7, #0]
 8005c04:	f000 f80e 	bl	8005c24 <__malloc_unlock>
 8005c08:	e797      	b.n	8005b3a <_malloc_r+0x22>
 8005c0a:	6025      	str	r5, [r4, #0]
 8005c0c:	e7dc      	b.n	8005bc8 <_malloc_r+0xb0>
 8005c0e:	605b      	str	r3, [r3, #4]
 8005c10:	deff      	udf	#255	; 0xff
 8005c12:	bf00      	nop
 8005c14:	200003c4 	.word	0x200003c4

08005c18 <__malloc_lock>:
 8005c18:	4801      	ldr	r0, [pc, #4]	; (8005c20 <__malloc_lock+0x8>)
 8005c1a:	f000 bdfa 	b.w	8006812 <__retarget_lock_acquire_recursive>
 8005c1e:	bf00      	nop
 8005c20:	2000050c 	.word	0x2000050c

08005c24 <__malloc_unlock>:
 8005c24:	4801      	ldr	r0, [pc, #4]	; (8005c2c <__malloc_unlock+0x8>)
 8005c26:	f000 bdf5 	b.w	8006814 <__retarget_lock_release_recursive>
 8005c2a:	bf00      	nop
 8005c2c:	2000050c 	.word	0x2000050c

08005c30 <__cvt>:
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c36:	461f      	mov	r7, r3
 8005c38:	bfbb      	ittet	lt
 8005c3a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005c3e:	461f      	movlt	r7, r3
 8005c40:	2300      	movge	r3, #0
 8005c42:	232d      	movlt	r3, #45	; 0x2d
 8005c44:	b088      	sub	sp, #32
 8005c46:	4614      	mov	r4, r2
 8005c48:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005c4a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005c4c:	7013      	strb	r3, [r2, #0]
 8005c4e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005c50:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005c54:	f023 0820 	bic.w	r8, r3, #32
 8005c58:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005c5c:	d005      	beq.n	8005c6a <__cvt+0x3a>
 8005c5e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005c62:	d100      	bne.n	8005c66 <__cvt+0x36>
 8005c64:	3501      	adds	r5, #1
 8005c66:	2302      	movs	r3, #2
 8005c68:	e000      	b.n	8005c6c <__cvt+0x3c>
 8005c6a:	2303      	movs	r3, #3
 8005c6c:	aa07      	add	r2, sp, #28
 8005c6e:	9204      	str	r2, [sp, #16]
 8005c70:	aa06      	add	r2, sp, #24
 8005c72:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005c76:	e9cd 3500 	strd	r3, r5, [sp]
 8005c7a:	4622      	mov	r2, r4
 8005c7c:	463b      	mov	r3, r7
 8005c7e:	f000 fe63 	bl	8006948 <_dtoa_r>
 8005c82:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005c86:	4606      	mov	r6, r0
 8005c88:	d102      	bne.n	8005c90 <__cvt+0x60>
 8005c8a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005c8c:	07db      	lsls	r3, r3, #31
 8005c8e:	d522      	bpl.n	8005cd6 <__cvt+0xa6>
 8005c90:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005c94:	eb06 0905 	add.w	r9, r6, r5
 8005c98:	d110      	bne.n	8005cbc <__cvt+0x8c>
 8005c9a:	7833      	ldrb	r3, [r6, #0]
 8005c9c:	2b30      	cmp	r3, #48	; 0x30
 8005c9e:	d10a      	bne.n	8005cb6 <__cvt+0x86>
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	4620      	mov	r0, r4
 8005ca6:	4639      	mov	r1, r7
 8005ca8:	f7fa fe7e 	bl	80009a8 <__aeabi_dcmpeq>
 8005cac:	b918      	cbnz	r0, 8005cb6 <__cvt+0x86>
 8005cae:	f1c5 0501 	rsb	r5, r5, #1
 8005cb2:	f8ca 5000 	str.w	r5, [sl]
 8005cb6:	f8da 3000 	ldr.w	r3, [sl]
 8005cba:	4499      	add	r9, r3
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	4620      	mov	r0, r4
 8005cc2:	4639      	mov	r1, r7
 8005cc4:	f7fa fe70 	bl	80009a8 <__aeabi_dcmpeq>
 8005cc8:	b108      	cbz	r0, 8005cce <__cvt+0x9e>
 8005cca:	f8cd 901c 	str.w	r9, [sp, #28]
 8005cce:	2230      	movs	r2, #48	; 0x30
 8005cd0:	9b07      	ldr	r3, [sp, #28]
 8005cd2:	454b      	cmp	r3, r9
 8005cd4:	d307      	bcc.n	8005ce6 <__cvt+0xb6>
 8005cd6:	4630      	mov	r0, r6
 8005cd8:	9b07      	ldr	r3, [sp, #28]
 8005cda:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005cdc:	1b9b      	subs	r3, r3, r6
 8005cde:	6013      	str	r3, [r2, #0]
 8005ce0:	b008      	add	sp, #32
 8005ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ce6:	1c59      	adds	r1, r3, #1
 8005ce8:	9107      	str	r1, [sp, #28]
 8005cea:	701a      	strb	r2, [r3, #0]
 8005cec:	e7f0      	b.n	8005cd0 <__cvt+0xa0>

08005cee <__exponent>:
 8005cee:	4603      	mov	r3, r0
 8005cf0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005cf2:	2900      	cmp	r1, #0
 8005cf4:	f803 2b02 	strb.w	r2, [r3], #2
 8005cf8:	bfb6      	itet	lt
 8005cfa:	222d      	movlt	r2, #45	; 0x2d
 8005cfc:	222b      	movge	r2, #43	; 0x2b
 8005cfe:	4249      	neglt	r1, r1
 8005d00:	2909      	cmp	r1, #9
 8005d02:	7042      	strb	r2, [r0, #1]
 8005d04:	dd2a      	ble.n	8005d5c <__exponent+0x6e>
 8005d06:	f10d 0207 	add.w	r2, sp, #7
 8005d0a:	4617      	mov	r7, r2
 8005d0c:	260a      	movs	r6, #10
 8005d0e:	fb91 f5f6 	sdiv	r5, r1, r6
 8005d12:	4694      	mov	ip, r2
 8005d14:	fb06 1415 	mls	r4, r6, r5, r1
 8005d18:	3430      	adds	r4, #48	; 0x30
 8005d1a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005d1e:	460c      	mov	r4, r1
 8005d20:	2c63      	cmp	r4, #99	; 0x63
 8005d22:	4629      	mov	r1, r5
 8005d24:	f102 32ff 	add.w	r2, r2, #4294967295
 8005d28:	dcf1      	bgt.n	8005d0e <__exponent+0x20>
 8005d2a:	3130      	adds	r1, #48	; 0x30
 8005d2c:	f1ac 0402 	sub.w	r4, ip, #2
 8005d30:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005d34:	4622      	mov	r2, r4
 8005d36:	1c41      	adds	r1, r0, #1
 8005d38:	42ba      	cmp	r2, r7
 8005d3a:	d30a      	bcc.n	8005d52 <__exponent+0x64>
 8005d3c:	f10d 0209 	add.w	r2, sp, #9
 8005d40:	eba2 020c 	sub.w	r2, r2, ip
 8005d44:	42bc      	cmp	r4, r7
 8005d46:	bf88      	it	hi
 8005d48:	2200      	movhi	r2, #0
 8005d4a:	4413      	add	r3, r2
 8005d4c:	1a18      	subs	r0, r3, r0
 8005d4e:	b003      	add	sp, #12
 8005d50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d52:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005d56:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005d5a:	e7ed      	b.n	8005d38 <__exponent+0x4a>
 8005d5c:	2330      	movs	r3, #48	; 0x30
 8005d5e:	3130      	adds	r1, #48	; 0x30
 8005d60:	7083      	strb	r3, [r0, #2]
 8005d62:	70c1      	strb	r1, [r0, #3]
 8005d64:	1d03      	adds	r3, r0, #4
 8005d66:	e7f1      	b.n	8005d4c <__exponent+0x5e>

08005d68 <_printf_float>:
 8005d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d6c:	b091      	sub	sp, #68	; 0x44
 8005d6e:	460c      	mov	r4, r1
 8005d70:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005d74:	4616      	mov	r6, r2
 8005d76:	461f      	mov	r7, r3
 8005d78:	4605      	mov	r5, r0
 8005d7a:	f000 fcc5 	bl	8006708 <_localeconv_r>
 8005d7e:	6803      	ldr	r3, [r0, #0]
 8005d80:	4618      	mov	r0, r3
 8005d82:	9309      	str	r3, [sp, #36]	; 0x24
 8005d84:	f7fa f9e4 	bl	8000150 <strlen>
 8005d88:	2300      	movs	r3, #0
 8005d8a:	930e      	str	r3, [sp, #56]	; 0x38
 8005d8c:	f8d8 3000 	ldr.w	r3, [r8]
 8005d90:	900a      	str	r0, [sp, #40]	; 0x28
 8005d92:	3307      	adds	r3, #7
 8005d94:	f023 0307 	bic.w	r3, r3, #7
 8005d98:	f103 0208 	add.w	r2, r3, #8
 8005d9c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005da0:	f8d4 b000 	ldr.w	fp, [r4]
 8005da4:	f8c8 2000 	str.w	r2, [r8]
 8005da8:	e9d3 a800 	ldrd	sl, r8, [r3]
 8005dac:	4652      	mov	r2, sl
 8005dae:	4643      	mov	r3, r8
 8005db0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005db4:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8005db8:	930b      	str	r3, [sp, #44]	; 0x2c
 8005dba:	f04f 32ff 	mov.w	r2, #4294967295
 8005dbe:	4650      	mov	r0, sl
 8005dc0:	4b9c      	ldr	r3, [pc, #624]	; (8006034 <_printf_float+0x2cc>)
 8005dc2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005dc4:	f7fa fe22 	bl	8000a0c <__aeabi_dcmpun>
 8005dc8:	bb70      	cbnz	r0, 8005e28 <_printf_float+0xc0>
 8005dca:	f04f 32ff 	mov.w	r2, #4294967295
 8005dce:	4650      	mov	r0, sl
 8005dd0:	4b98      	ldr	r3, [pc, #608]	; (8006034 <_printf_float+0x2cc>)
 8005dd2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005dd4:	f7fa fdfc 	bl	80009d0 <__aeabi_dcmple>
 8005dd8:	bb30      	cbnz	r0, 8005e28 <_printf_float+0xc0>
 8005dda:	2200      	movs	r2, #0
 8005ddc:	2300      	movs	r3, #0
 8005dde:	4650      	mov	r0, sl
 8005de0:	4641      	mov	r1, r8
 8005de2:	f7fa fdeb 	bl	80009bc <__aeabi_dcmplt>
 8005de6:	b110      	cbz	r0, 8005dee <_printf_float+0x86>
 8005de8:	232d      	movs	r3, #45	; 0x2d
 8005dea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005dee:	4a92      	ldr	r2, [pc, #584]	; (8006038 <_printf_float+0x2d0>)
 8005df0:	4b92      	ldr	r3, [pc, #584]	; (800603c <_printf_float+0x2d4>)
 8005df2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005df6:	bf94      	ite	ls
 8005df8:	4690      	movls	r8, r2
 8005dfa:	4698      	movhi	r8, r3
 8005dfc:	2303      	movs	r3, #3
 8005dfe:	f04f 0a00 	mov.w	sl, #0
 8005e02:	6123      	str	r3, [r4, #16]
 8005e04:	f02b 0304 	bic.w	r3, fp, #4
 8005e08:	6023      	str	r3, [r4, #0]
 8005e0a:	4633      	mov	r3, r6
 8005e0c:	4621      	mov	r1, r4
 8005e0e:	4628      	mov	r0, r5
 8005e10:	9700      	str	r7, [sp, #0]
 8005e12:	aa0f      	add	r2, sp, #60	; 0x3c
 8005e14:	f000 f9d6 	bl	80061c4 <_printf_common>
 8005e18:	3001      	adds	r0, #1
 8005e1a:	f040 8090 	bne.w	8005f3e <_printf_float+0x1d6>
 8005e1e:	f04f 30ff 	mov.w	r0, #4294967295
 8005e22:	b011      	add	sp, #68	; 0x44
 8005e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e28:	4652      	mov	r2, sl
 8005e2a:	4643      	mov	r3, r8
 8005e2c:	4650      	mov	r0, sl
 8005e2e:	4641      	mov	r1, r8
 8005e30:	f7fa fdec 	bl	8000a0c <__aeabi_dcmpun>
 8005e34:	b148      	cbz	r0, 8005e4a <_printf_float+0xe2>
 8005e36:	f1b8 0f00 	cmp.w	r8, #0
 8005e3a:	bfb8      	it	lt
 8005e3c:	232d      	movlt	r3, #45	; 0x2d
 8005e3e:	4a80      	ldr	r2, [pc, #512]	; (8006040 <_printf_float+0x2d8>)
 8005e40:	bfb8      	it	lt
 8005e42:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005e46:	4b7f      	ldr	r3, [pc, #508]	; (8006044 <_printf_float+0x2dc>)
 8005e48:	e7d3      	b.n	8005df2 <_printf_float+0x8a>
 8005e4a:	6863      	ldr	r3, [r4, #4]
 8005e4c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005e50:	1c5a      	adds	r2, r3, #1
 8005e52:	d142      	bne.n	8005eda <_printf_float+0x172>
 8005e54:	2306      	movs	r3, #6
 8005e56:	6063      	str	r3, [r4, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	9206      	str	r2, [sp, #24]
 8005e5c:	aa0e      	add	r2, sp, #56	; 0x38
 8005e5e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005e62:	aa0d      	add	r2, sp, #52	; 0x34
 8005e64:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005e68:	9203      	str	r2, [sp, #12]
 8005e6a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005e6e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005e72:	6023      	str	r3, [r4, #0]
 8005e74:	6863      	ldr	r3, [r4, #4]
 8005e76:	4652      	mov	r2, sl
 8005e78:	9300      	str	r3, [sp, #0]
 8005e7a:	4628      	mov	r0, r5
 8005e7c:	4643      	mov	r3, r8
 8005e7e:	910b      	str	r1, [sp, #44]	; 0x2c
 8005e80:	f7ff fed6 	bl	8005c30 <__cvt>
 8005e84:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005e86:	4680      	mov	r8, r0
 8005e88:	2947      	cmp	r1, #71	; 0x47
 8005e8a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005e8c:	d108      	bne.n	8005ea0 <_printf_float+0x138>
 8005e8e:	1cc8      	adds	r0, r1, #3
 8005e90:	db02      	blt.n	8005e98 <_printf_float+0x130>
 8005e92:	6863      	ldr	r3, [r4, #4]
 8005e94:	4299      	cmp	r1, r3
 8005e96:	dd40      	ble.n	8005f1a <_printf_float+0x1b2>
 8005e98:	f1a9 0902 	sub.w	r9, r9, #2
 8005e9c:	fa5f f989 	uxtb.w	r9, r9
 8005ea0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005ea4:	d81f      	bhi.n	8005ee6 <_printf_float+0x17e>
 8005ea6:	464a      	mov	r2, r9
 8005ea8:	3901      	subs	r1, #1
 8005eaa:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005eae:	910d      	str	r1, [sp, #52]	; 0x34
 8005eb0:	f7ff ff1d 	bl	8005cee <__exponent>
 8005eb4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005eb6:	4682      	mov	sl, r0
 8005eb8:	1813      	adds	r3, r2, r0
 8005eba:	2a01      	cmp	r2, #1
 8005ebc:	6123      	str	r3, [r4, #16]
 8005ebe:	dc02      	bgt.n	8005ec6 <_printf_float+0x15e>
 8005ec0:	6822      	ldr	r2, [r4, #0]
 8005ec2:	07d2      	lsls	r2, r2, #31
 8005ec4:	d501      	bpl.n	8005eca <_printf_float+0x162>
 8005ec6:	3301      	adds	r3, #1
 8005ec8:	6123      	str	r3, [r4, #16]
 8005eca:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d09b      	beq.n	8005e0a <_printf_float+0xa2>
 8005ed2:	232d      	movs	r3, #45	; 0x2d
 8005ed4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ed8:	e797      	b.n	8005e0a <_printf_float+0xa2>
 8005eda:	2947      	cmp	r1, #71	; 0x47
 8005edc:	d1bc      	bne.n	8005e58 <_printf_float+0xf0>
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d1ba      	bne.n	8005e58 <_printf_float+0xf0>
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	e7b7      	b.n	8005e56 <_printf_float+0xee>
 8005ee6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005eea:	d118      	bne.n	8005f1e <_printf_float+0x1b6>
 8005eec:	2900      	cmp	r1, #0
 8005eee:	6863      	ldr	r3, [r4, #4]
 8005ef0:	dd0b      	ble.n	8005f0a <_printf_float+0x1a2>
 8005ef2:	6121      	str	r1, [r4, #16]
 8005ef4:	b913      	cbnz	r3, 8005efc <_printf_float+0x194>
 8005ef6:	6822      	ldr	r2, [r4, #0]
 8005ef8:	07d0      	lsls	r0, r2, #31
 8005efa:	d502      	bpl.n	8005f02 <_printf_float+0x19a>
 8005efc:	3301      	adds	r3, #1
 8005efe:	440b      	add	r3, r1
 8005f00:	6123      	str	r3, [r4, #16]
 8005f02:	f04f 0a00 	mov.w	sl, #0
 8005f06:	65a1      	str	r1, [r4, #88]	; 0x58
 8005f08:	e7df      	b.n	8005eca <_printf_float+0x162>
 8005f0a:	b913      	cbnz	r3, 8005f12 <_printf_float+0x1aa>
 8005f0c:	6822      	ldr	r2, [r4, #0]
 8005f0e:	07d2      	lsls	r2, r2, #31
 8005f10:	d501      	bpl.n	8005f16 <_printf_float+0x1ae>
 8005f12:	3302      	adds	r3, #2
 8005f14:	e7f4      	b.n	8005f00 <_printf_float+0x198>
 8005f16:	2301      	movs	r3, #1
 8005f18:	e7f2      	b.n	8005f00 <_printf_float+0x198>
 8005f1a:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005f1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f20:	4299      	cmp	r1, r3
 8005f22:	db05      	blt.n	8005f30 <_printf_float+0x1c8>
 8005f24:	6823      	ldr	r3, [r4, #0]
 8005f26:	6121      	str	r1, [r4, #16]
 8005f28:	07d8      	lsls	r0, r3, #31
 8005f2a:	d5ea      	bpl.n	8005f02 <_printf_float+0x19a>
 8005f2c:	1c4b      	adds	r3, r1, #1
 8005f2e:	e7e7      	b.n	8005f00 <_printf_float+0x198>
 8005f30:	2900      	cmp	r1, #0
 8005f32:	bfcc      	ite	gt
 8005f34:	2201      	movgt	r2, #1
 8005f36:	f1c1 0202 	rsble	r2, r1, #2
 8005f3a:	4413      	add	r3, r2
 8005f3c:	e7e0      	b.n	8005f00 <_printf_float+0x198>
 8005f3e:	6823      	ldr	r3, [r4, #0]
 8005f40:	055a      	lsls	r2, r3, #21
 8005f42:	d407      	bmi.n	8005f54 <_printf_float+0x1ec>
 8005f44:	6923      	ldr	r3, [r4, #16]
 8005f46:	4642      	mov	r2, r8
 8005f48:	4631      	mov	r1, r6
 8005f4a:	4628      	mov	r0, r5
 8005f4c:	47b8      	blx	r7
 8005f4e:	3001      	adds	r0, #1
 8005f50:	d12b      	bne.n	8005faa <_printf_float+0x242>
 8005f52:	e764      	b.n	8005e1e <_printf_float+0xb6>
 8005f54:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005f58:	f240 80dd 	bls.w	8006116 <_printf_float+0x3ae>
 8005f5c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005f60:	2200      	movs	r2, #0
 8005f62:	2300      	movs	r3, #0
 8005f64:	f7fa fd20 	bl	80009a8 <__aeabi_dcmpeq>
 8005f68:	2800      	cmp	r0, #0
 8005f6a:	d033      	beq.n	8005fd4 <_printf_float+0x26c>
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	4631      	mov	r1, r6
 8005f70:	4628      	mov	r0, r5
 8005f72:	4a35      	ldr	r2, [pc, #212]	; (8006048 <_printf_float+0x2e0>)
 8005f74:	47b8      	blx	r7
 8005f76:	3001      	adds	r0, #1
 8005f78:	f43f af51 	beq.w	8005e1e <_printf_float+0xb6>
 8005f7c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005f80:	429a      	cmp	r2, r3
 8005f82:	db02      	blt.n	8005f8a <_printf_float+0x222>
 8005f84:	6823      	ldr	r3, [r4, #0]
 8005f86:	07d8      	lsls	r0, r3, #31
 8005f88:	d50f      	bpl.n	8005faa <_printf_float+0x242>
 8005f8a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f8e:	4631      	mov	r1, r6
 8005f90:	4628      	mov	r0, r5
 8005f92:	47b8      	blx	r7
 8005f94:	3001      	adds	r0, #1
 8005f96:	f43f af42 	beq.w	8005e1e <_printf_float+0xb6>
 8005f9a:	f04f 0800 	mov.w	r8, #0
 8005f9e:	f104 091a 	add.w	r9, r4, #26
 8005fa2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005fa4:	3b01      	subs	r3, #1
 8005fa6:	4543      	cmp	r3, r8
 8005fa8:	dc09      	bgt.n	8005fbe <_printf_float+0x256>
 8005faa:	6823      	ldr	r3, [r4, #0]
 8005fac:	079b      	lsls	r3, r3, #30
 8005fae:	f100 8104 	bmi.w	80061ba <_printf_float+0x452>
 8005fb2:	68e0      	ldr	r0, [r4, #12]
 8005fb4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005fb6:	4298      	cmp	r0, r3
 8005fb8:	bfb8      	it	lt
 8005fba:	4618      	movlt	r0, r3
 8005fbc:	e731      	b.n	8005e22 <_printf_float+0xba>
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	464a      	mov	r2, r9
 8005fc2:	4631      	mov	r1, r6
 8005fc4:	4628      	mov	r0, r5
 8005fc6:	47b8      	blx	r7
 8005fc8:	3001      	adds	r0, #1
 8005fca:	f43f af28 	beq.w	8005e1e <_printf_float+0xb6>
 8005fce:	f108 0801 	add.w	r8, r8, #1
 8005fd2:	e7e6      	b.n	8005fa2 <_printf_float+0x23a>
 8005fd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	dc38      	bgt.n	800604c <_printf_float+0x2e4>
 8005fda:	2301      	movs	r3, #1
 8005fdc:	4631      	mov	r1, r6
 8005fde:	4628      	mov	r0, r5
 8005fe0:	4a19      	ldr	r2, [pc, #100]	; (8006048 <_printf_float+0x2e0>)
 8005fe2:	47b8      	blx	r7
 8005fe4:	3001      	adds	r0, #1
 8005fe6:	f43f af1a 	beq.w	8005e1e <_printf_float+0xb6>
 8005fea:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	d102      	bne.n	8005ff8 <_printf_float+0x290>
 8005ff2:	6823      	ldr	r3, [r4, #0]
 8005ff4:	07d9      	lsls	r1, r3, #31
 8005ff6:	d5d8      	bpl.n	8005faa <_printf_float+0x242>
 8005ff8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ffc:	4631      	mov	r1, r6
 8005ffe:	4628      	mov	r0, r5
 8006000:	47b8      	blx	r7
 8006002:	3001      	adds	r0, #1
 8006004:	f43f af0b 	beq.w	8005e1e <_printf_float+0xb6>
 8006008:	f04f 0900 	mov.w	r9, #0
 800600c:	f104 0a1a 	add.w	sl, r4, #26
 8006010:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006012:	425b      	negs	r3, r3
 8006014:	454b      	cmp	r3, r9
 8006016:	dc01      	bgt.n	800601c <_printf_float+0x2b4>
 8006018:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800601a:	e794      	b.n	8005f46 <_printf_float+0x1de>
 800601c:	2301      	movs	r3, #1
 800601e:	4652      	mov	r2, sl
 8006020:	4631      	mov	r1, r6
 8006022:	4628      	mov	r0, r5
 8006024:	47b8      	blx	r7
 8006026:	3001      	adds	r0, #1
 8006028:	f43f aef9 	beq.w	8005e1e <_printf_float+0xb6>
 800602c:	f109 0901 	add.w	r9, r9, #1
 8006030:	e7ee      	b.n	8006010 <_printf_float+0x2a8>
 8006032:	bf00      	nop
 8006034:	7fefffff 	.word	0x7fefffff
 8006038:	080084c2 	.word	0x080084c2
 800603c:	080084c6 	.word	0x080084c6
 8006040:	080084ca 	.word	0x080084ca
 8006044:	080084ce 	.word	0x080084ce
 8006048:	080084d2 	.word	0x080084d2
 800604c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800604e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006050:	429a      	cmp	r2, r3
 8006052:	bfa8      	it	ge
 8006054:	461a      	movge	r2, r3
 8006056:	2a00      	cmp	r2, #0
 8006058:	4691      	mov	r9, r2
 800605a:	dc37      	bgt.n	80060cc <_printf_float+0x364>
 800605c:	f04f 0b00 	mov.w	fp, #0
 8006060:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006064:	f104 021a 	add.w	r2, r4, #26
 8006068:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800606c:	ebaa 0309 	sub.w	r3, sl, r9
 8006070:	455b      	cmp	r3, fp
 8006072:	dc33      	bgt.n	80060dc <_printf_float+0x374>
 8006074:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006078:	429a      	cmp	r2, r3
 800607a:	db3b      	blt.n	80060f4 <_printf_float+0x38c>
 800607c:	6823      	ldr	r3, [r4, #0]
 800607e:	07da      	lsls	r2, r3, #31
 8006080:	d438      	bmi.n	80060f4 <_printf_float+0x38c>
 8006082:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8006086:	eba2 0903 	sub.w	r9, r2, r3
 800608a:	eba2 020a 	sub.w	r2, r2, sl
 800608e:	4591      	cmp	r9, r2
 8006090:	bfa8      	it	ge
 8006092:	4691      	movge	r9, r2
 8006094:	f1b9 0f00 	cmp.w	r9, #0
 8006098:	dc34      	bgt.n	8006104 <_printf_float+0x39c>
 800609a:	f04f 0800 	mov.w	r8, #0
 800609e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80060a2:	f104 0a1a 	add.w	sl, r4, #26
 80060a6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80060aa:	1a9b      	subs	r3, r3, r2
 80060ac:	eba3 0309 	sub.w	r3, r3, r9
 80060b0:	4543      	cmp	r3, r8
 80060b2:	f77f af7a 	ble.w	8005faa <_printf_float+0x242>
 80060b6:	2301      	movs	r3, #1
 80060b8:	4652      	mov	r2, sl
 80060ba:	4631      	mov	r1, r6
 80060bc:	4628      	mov	r0, r5
 80060be:	47b8      	blx	r7
 80060c0:	3001      	adds	r0, #1
 80060c2:	f43f aeac 	beq.w	8005e1e <_printf_float+0xb6>
 80060c6:	f108 0801 	add.w	r8, r8, #1
 80060ca:	e7ec      	b.n	80060a6 <_printf_float+0x33e>
 80060cc:	4613      	mov	r3, r2
 80060ce:	4631      	mov	r1, r6
 80060d0:	4642      	mov	r2, r8
 80060d2:	4628      	mov	r0, r5
 80060d4:	47b8      	blx	r7
 80060d6:	3001      	adds	r0, #1
 80060d8:	d1c0      	bne.n	800605c <_printf_float+0x2f4>
 80060da:	e6a0      	b.n	8005e1e <_printf_float+0xb6>
 80060dc:	2301      	movs	r3, #1
 80060de:	4631      	mov	r1, r6
 80060e0:	4628      	mov	r0, r5
 80060e2:	920b      	str	r2, [sp, #44]	; 0x2c
 80060e4:	47b8      	blx	r7
 80060e6:	3001      	adds	r0, #1
 80060e8:	f43f ae99 	beq.w	8005e1e <_printf_float+0xb6>
 80060ec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80060ee:	f10b 0b01 	add.w	fp, fp, #1
 80060f2:	e7b9      	b.n	8006068 <_printf_float+0x300>
 80060f4:	4631      	mov	r1, r6
 80060f6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060fa:	4628      	mov	r0, r5
 80060fc:	47b8      	blx	r7
 80060fe:	3001      	adds	r0, #1
 8006100:	d1bf      	bne.n	8006082 <_printf_float+0x31a>
 8006102:	e68c      	b.n	8005e1e <_printf_float+0xb6>
 8006104:	464b      	mov	r3, r9
 8006106:	4631      	mov	r1, r6
 8006108:	4628      	mov	r0, r5
 800610a:	eb08 020a 	add.w	r2, r8, sl
 800610e:	47b8      	blx	r7
 8006110:	3001      	adds	r0, #1
 8006112:	d1c2      	bne.n	800609a <_printf_float+0x332>
 8006114:	e683      	b.n	8005e1e <_printf_float+0xb6>
 8006116:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006118:	2a01      	cmp	r2, #1
 800611a:	dc01      	bgt.n	8006120 <_printf_float+0x3b8>
 800611c:	07db      	lsls	r3, r3, #31
 800611e:	d539      	bpl.n	8006194 <_printf_float+0x42c>
 8006120:	2301      	movs	r3, #1
 8006122:	4642      	mov	r2, r8
 8006124:	4631      	mov	r1, r6
 8006126:	4628      	mov	r0, r5
 8006128:	47b8      	blx	r7
 800612a:	3001      	adds	r0, #1
 800612c:	f43f ae77 	beq.w	8005e1e <_printf_float+0xb6>
 8006130:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006134:	4631      	mov	r1, r6
 8006136:	4628      	mov	r0, r5
 8006138:	47b8      	blx	r7
 800613a:	3001      	adds	r0, #1
 800613c:	f43f ae6f 	beq.w	8005e1e <_printf_float+0xb6>
 8006140:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006144:	2200      	movs	r2, #0
 8006146:	2300      	movs	r3, #0
 8006148:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 800614c:	f7fa fc2c 	bl	80009a8 <__aeabi_dcmpeq>
 8006150:	b9d8      	cbnz	r0, 800618a <_printf_float+0x422>
 8006152:	f109 33ff 	add.w	r3, r9, #4294967295
 8006156:	f108 0201 	add.w	r2, r8, #1
 800615a:	4631      	mov	r1, r6
 800615c:	4628      	mov	r0, r5
 800615e:	47b8      	blx	r7
 8006160:	3001      	adds	r0, #1
 8006162:	d10e      	bne.n	8006182 <_printf_float+0x41a>
 8006164:	e65b      	b.n	8005e1e <_printf_float+0xb6>
 8006166:	2301      	movs	r3, #1
 8006168:	464a      	mov	r2, r9
 800616a:	4631      	mov	r1, r6
 800616c:	4628      	mov	r0, r5
 800616e:	47b8      	blx	r7
 8006170:	3001      	adds	r0, #1
 8006172:	f43f ae54 	beq.w	8005e1e <_printf_float+0xb6>
 8006176:	f108 0801 	add.w	r8, r8, #1
 800617a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800617c:	3b01      	subs	r3, #1
 800617e:	4543      	cmp	r3, r8
 8006180:	dcf1      	bgt.n	8006166 <_printf_float+0x3fe>
 8006182:	4653      	mov	r3, sl
 8006184:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006188:	e6de      	b.n	8005f48 <_printf_float+0x1e0>
 800618a:	f04f 0800 	mov.w	r8, #0
 800618e:	f104 091a 	add.w	r9, r4, #26
 8006192:	e7f2      	b.n	800617a <_printf_float+0x412>
 8006194:	2301      	movs	r3, #1
 8006196:	4642      	mov	r2, r8
 8006198:	e7df      	b.n	800615a <_printf_float+0x3f2>
 800619a:	2301      	movs	r3, #1
 800619c:	464a      	mov	r2, r9
 800619e:	4631      	mov	r1, r6
 80061a0:	4628      	mov	r0, r5
 80061a2:	47b8      	blx	r7
 80061a4:	3001      	adds	r0, #1
 80061a6:	f43f ae3a 	beq.w	8005e1e <_printf_float+0xb6>
 80061aa:	f108 0801 	add.w	r8, r8, #1
 80061ae:	68e3      	ldr	r3, [r4, #12]
 80061b0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80061b2:	1a5b      	subs	r3, r3, r1
 80061b4:	4543      	cmp	r3, r8
 80061b6:	dcf0      	bgt.n	800619a <_printf_float+0x432>
 80061b8:	e6fb      	b.n	8005fb2 <_printf_float+0x24a>
 80061ba:	f04f 0800 	mov.w	r8, #0
 80061be:	f104 0919 	add.w	r9, r4, #25
 80061c2:	e7f4      	b.n	80061ae <_printf_float+0x446>

080061c4 <_printf_common>:
 80061c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061c8:	4616      	mov	r6, r2
 80061ca:	4699      	mov	r9, r3
 80061cc:	688a      	ldr	r2, [r1, #8]
 80061ce:	690b      	ldr	r3, [r1, #16]
 80061d0:	4607      	mov	r7, r0
 80061d2:	4293      	cmp	r3, r2
 80061d4:	bfb8      	it	lt
 80061d6:	4613      	movlt	r3, r2
 80061d8:	6033      	str	r3, [r6, #0]
 80061da:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80061de:	460c      	mov	r4, r1
 80061e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80061e4:	b10a      	cbz	r2, 80061ea <_printf_common+0x26>
 80061e6:	3301      	adds	r3, #1
 80061e8:	6033      	str	r3, [r6, #0]
 80061ea:	6823      	ldr	r3, [r4, #0]
 80061ec:	0699      	lsls	r1, r3, #26
 80061ee:	bf42      	ittt	mi
 80061f0:	6833      	ldrmi	r3, [r6, #0]
 80061f2:	3302      	addmi	r3, #2
 80061f4:	6033      	strmi	r3, [r6, #0]
 80061f6:	6825      	ldr	r5, [r4, #0]
 80061f8:	f015 0506 	ands.w	r5, r5, #6
 80061fc:	d106      	bne.n	800620c <_printf_common+0x48>
 80061fe:	f104 0a19 	add.w	sl, r4, #25
 8006202:	68e3      	ldr	r3, [r4, #12]
 8006204:	6832      	ldr	r2, [r6, #0]
 8006206:	1a9b      	subs	r3, r3, r2
 8006208:	42ab      	cmp	r3, r5
 800620a:	dc2b      	bgt.n	8006264 <_printf_common+0xa0>
 800620c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006210:	1e13      	subs	r3, r2, #0
 8006212:	6822      	ldr	r2, [r4, #0]
 8006214:	bf18      	it	ne
 8006216:	2301      	movne	r3, #1
 8006218:	0692      	lsls	r2, r2, #26
 800621a:	d430      	bmi.n	800627e <_printf_common+0xba>
 800621c:	4649      	mov	r1, r9
 800621e:	4638      	mov	r0, r7
 8006220:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006224:	47c0      	blx	r8
 8006226:	3001      	adds	r0, #1
 8006228:	d023      	beq.n	8006272 <_printf_common+0xae>
 800622a:	6823      	ldr	r3, [r4, #0]
 800622c:	6922      	ldr	r2, [r4, #16]
 800622e:	f003 0306 	and.w	r3, r3, #6
 8006232:	2b04      	cmp	r3, #4
 8006234:	bf14      	ite	ne
 8006236:	2500      	movne	r5, #0
 8006238:	6833      	ldreq	r3, [r6, #0]
 800623a:	f04f 0600 	mov.w	r6, #0
 800623e:	bf08      	it	eq
 8006240:	68e5      	ldreq	r5, [r4, #12]
 8006242:	f104 041a 	add.w	r4, r4, #26
 8006246:	bf08      	it	eq
 8006248:	1aed      	subeq	r5, r5, r3
 800624a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800624e:	bf08      	it	eq
 8006250:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006254:	4293      	cmp	r3, r2
 8006256:	bfc4      	itt	gt
 8006258:	1a9b      	subgt	r3, r3, r2
 800625a:	18ed      	addgt	r5, r5, r3
 800625c:	42b5      	cmp	r5, r6
 800625e:	d11a      	bne.n	8006296 <_printf_common+0xd2>
 8006260:	2000      	movs	r0, #0
 8006262:	e008      	b.n	8006276 <_printf_common+0xb2>
 8006264:	2301      	movs	r3, #1
 8006266:	4652      	mov	r2, sl
 8006268:	4649      	mov	r1, r9
 800626a:	4638      	mov	r0, r7
 800626c:	47c0      	blx	r8
 800626e:	3001      	adds	r0, #1
 8006270:	d103      	bne.n	800627a <_printf_common+0xb6>
 8006272:	f04f 30ff 	mov.w	r0, #4294967295
 8006276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800627a:	3501      	adds	r5, #1
 800627c:	e7c1      	b.n	8006202 <_printf_common+0x3e>
 800627e:	2030      	movs	r0, #48	; 0x30
 8006280:	18e1      	adds	r1, r4, r3
 8006282:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006286:	1c5a      	adds	r2, r3, #1
 8006288:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800628c:	4422      	add	r2, r4
 800628e:	3302      	adds	r3, #2
 8006290:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006294:	e7c2      	b.n	800621c <_printf_common+0x58>
 8006296:	2301      	movs	r3, #1
 8006298:	4622      	mov	r2, r4
 800629a:	4649      	mov	r1, r9
 800629c:	4638      	mov	r0, r7
 800629e:	47c0      	blx	r8
 80062a0:	3001      	adds	r0, #1
 80062a2:	d0e6      	beq.n	8006272 <_printf_common+0xae>
 80062a4:	3601      	adds	r6, #1
 80062a6:	e7d9      	b.n	800625c <_printf_common+0x98>

080062a8 <_printf_i>:
 80062a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062ac:	7e0f      	ldrb	r7, [r1, #24]
 80062ae:	4691      	mov	r9, r2
 80062b0:	2f78      	cmp	r7, #120	; 0x78
 80062b2:	4680      	mov	r8, r0
 80062b4:	460c      	mov	r4, r1
 80062b6:	469a      	mov	sl, r3
 80062b8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80062ba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80062be:	d807      	bhi.n	80062d0 <_printf_i+0x28>
 80062c0:	2f62      	cmp	r7, #98	; 0x62
 80062c2:	d80a      	bhi.n	80062da <_printf_i+0x32>
 80062c4:	2f00      	cmp	r7, #0
 80062c6:	f000 80d5 	beq.w	8006474 <_printf_i+0x1cc>
 80062ca:	2f58      	cmp	r7, #88	; 0x58
 80062cc:	f000 80c1 	beq.w	8006452 <_printf_i+0x1aa>
 80062d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80062d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80062d8:	e03a      	b.n	8006350 <_printf_i+0xa8>
 80062da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80062de:	2b15      	cmp	r3, #21
 80062e0:	d8f6      	bhi.n	80062d0 <_printf_i+0x28>
 80062e2:	a101      	add	r1, pc, #4	; (adr r1, 80062e8 <_printf_i+0x40>)
 80062e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80062e8:	08006341 	.word	0x08006341
 80062ec:	08006355 	.word	0x08006355
 80062f0:	080062d1 	.word	0x080062d1
 80062f4:	080062d1 	.word	0x080062d1
 80062f8:	080062d1 	.word	0x080062d1
 80062fc:	080062d1 	.word	0x080062d1
 8006300:	08006355 	.word	0x08006355
 8006304:	080062d1 	.word	0x080062d1
 8006308:	080062d1 	.word	0x080062d1
 800630c:	080062d1 	.word	0x080062d1
 8006310:	080062d1 	.word	0x080062d1
 8006314:	0800645b 	.word	0x0800645b
 8006318:	08006381 	.word	0x08006381
 800631c:	08006415 	.word	0x08006415
 8006320:	080062d1 	.word	0x080062d1
 8006324:	080062d1 	.word	0x080062d1
 8006328:	0800647d 	.word	0x0800647d
 800632c:	080062d1 	.word	0x080062d1
 8006330:	08006381 	.word	0x08006381
 8006334:	080062d1 	.word	0x080062d1
 8006338:	080062d1 	.word	0x080062d1
 800633c:	0800641d 	.word	0x0800641d
 8006340:	682b      	ldr	r3, [r5, #0]
 8006342:	1d1a      	adds	r2, r3, #4
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	602a      	str	r2, [r5, #0]
 8006348:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800634c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006350:	2301      	movs	r3, #1
 8006352:	e0a0      	b.n	8006496 <_printf_i+0x1ee>
 8006354:	6820      	ldr	r0, [r4, #0]
 8006356:	682b      	ldr	r3, [r5, #0]
 8006358:	0607      	lsls	r7, r0, #24
 800635a:	f103 0104 	add.w	r1, r3, #4
 800635e:	6029      	str	r1, [r5, #0]
 8006360:	d501      	bpl.n	8006366 <_printf_i+0xbe>
 8006362:	681e      	ldr	r6, [r3, #0]
 8006364:	e003      	b.n	800636e <_printf_i+0xc6>
 8006366:	0646      	lsls	r6, r0, #25
 8006368:	d5fb      	bpl.n	8006362 <_printf_i+0xba>
 800636a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800636e:	2e00      	cmp	r6, #0
 8006370:	da03      	bge.n	800637a <_printf_i+0xd2>
 8006372:	232d      	movs	r3, #45	; 0x2d
 8006374:	4276      	negs	r6, r6
 8006376:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800637a:	230a      	movs	r3, #10
 800637c:	4859      	ldr	r0, [pc, #356]	; (80064e4 <_printf_i+0x23c>)
 800637e:	e012      	b.n	80063a6 <_printf_i+0xfe>
 8006380:	682b      	ldr	r3, [r5, #0]
 8006382:	6820      	ldr	r0, [r4, #0]
 8006384:	1d19      	adds	r1, r3, #4
 8006386:	6029      	str	r1, [r5, #0]
 8006388:	0605      	lsls	r5, r0, #24
 800638a:	d501      	bpl.n	8006390 <_printf_i+0xe8>
 800638c:	681e      	ldr	r6, [r3, #0]
 800638e:	e002      	b.n	8006396 <_printf_i+0xee>
 8006390:	0641      	lsls	r1, r0, #25
 8006392:	d5fb      	bpl.n	800638c <_printf_i+0xe4>
 8006394:	881e      	ldrh	r6, [r3, #0]
 8006396:	2f6f      	cmp	r7, #111	; 0x6f
 8006398:	bf0c      	ite	eq
 800639a:	2308      	moveq	r3, #8
 800639c:	230a      	movne	r3, #10
 800639e:	4851      	ldr	r0, [pc, #324]	; (80064e4 <_printf_i+0x23c>)
 80063a0:	2100      	movs	r1, #0
 80063a2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80063a6:	6865      	ldr	r5, [r4, #4]
 80063a8:	2d00      	cmp	r5, #0
 80063aa:	bfa8      	it	ge
 80063ac:	6821      	ldrge	r1, [r4, #0]
 80063ae:	60a5      	str	r5, [r4, #8]
 80063b0:	bfa4      	itt	ge
 80063b2:	f021 0104 	bicge.w	r1, r1, #4
 80063b6:	6021      	strge	r1, [r4, #0]
 80063b8:	b90e      	cbnz	r6, 80063be <_printf_i+0x116>
 80063ba:	2d00      	cmp	r5, #0
 80063bc:	d04b      	beq.n	8006456 <_printf_i+0x1ae>
 80063be:	4615      	mov	r5, r2
 80063c0:	fbb6 f1f3 	udiv	r1, r6, r3
 80063c4:	fb03 6711 	mls	r7, r3, r1, r6
 80063c8:	5dc7      	ldrb	r7, [r0, r7]
 80063ca:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80063ce:	4637      	mov	r7, r6
 80063d0:	42bb      	cmp	r3, r7
 80063d2:	460e      	mov	r6, r1
 80063d4:	d9f4      	bls.n	80063c0 <_printf_i+0x118>
 80063d6:	2b08      	cmp	r3, #8
 80063d8:	d10b      	bne.n	80063f2 <_printf_i+0x14a>
 80063da:	6823      	ldr	r3, [r4, #0]
 80063dc:	07de      	lsls	r6, r3, #31
 80063de:	d508      	bpl.n	80063f2 <_printf_i+0x14a>
 80063e0:	6923      	ldr	r3, [r4, #16]
 80063e2:	6861      	ldr	r1, [r4, #4]
 80063e4:	4299      	cmp	r1, r3
 80063e6:	bfde      	ittt	le
 80063e8:	2330      	movle	r3, #48	; 0x30
 80063ea:	f805 3c01 	strble.w	r3, [r5, #-1]
 80063ee:	f105 35ff 	addle.w	r5, r5, #4294967295
 80063f2:	1b52      	subs	r2, r2, r5
 80063f4:	6122      	str	r2, [r4, #16]
 80063f6:	464b      	mov	r3, r9
 80063f8:	4621      	mov	r1, r4
 80063fa:	4640      	mov	r0, r8
 80063fc:	f8cd a000 	str.w	sl, [sp]
 8006400:	aa03      	add	r2, sp, #12
 8006402:	f7ff fedf 	bl	80061c4 <_printf_common>
 8006406:	3001      	adds	r0, #1
 8006408:	d14a      	bne.n	80064a0 <_printf_i+0x1f8>
 800640a:	f04f 30ff 	mov.w	r0, #4294967295
 800640e:	b004      	add	sp, #16
 8006410:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006414:	6823      	ldr	r3, [r4, #0]
 8006416:	f043 0320 	orr.w	r3, r3, #32
 800641a:	6023      	str	r3, [r4, #0]
 800641c:	2778      	movs	r7, #120	; 0x78
 800641e:	4832      	ldr	r0, [pc, #200]	; (80064e8 <_printf_i+0x240>)
 8006420:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006424:	6823      	ldr	r3, [r4, #0]
 8006426:	6829      	ldr	r1, [r5, #0]
 8006428:	061f      	lsls	r7, r3, #24
 800642a:	f851 6b04 	ldr.w	r6, [r1], #4
 800642e:	d402      	bmi.n	8006436 <_printf_i+0x18e>
 8006430:	065f      	lsls	r7, r3, #25
 8006432:	bf48      	it	mi
 8006434:	b2b6      	uxthmi	r6, r6
 8006436:	07df      	lsls	r7, r3, #31
 8006438:	bf48      	it	mi
 800643a:	f043 0320 	orrmi.w	r3, r3, #32
 800643e:	6029      	str	r1, [r5, #0]
 8006440:	bf48      	it	mi
 8006442:	6023      	strmi	r3, [r4, #0]
 8006444:	b91e      	cbnz	r6, 800644e <_printf_i+0x1a6>
 8006446:	6823      	ldr	r3, [r4, #0]
 8006448:	f023 0320 	bic.w	r3, r3, #32
 800644c:	6023      	str	r3, [r4, #0]
 800644e:	2310      	movs	r3, #16
 8006450:	e7a6      	b.n	80063a0 <_printf_i+0xf8>
 8006452:	4824      	ldr	r0, [pc, #144]	; (80064e4 <_printf_i+0x23c>)
 8006454:	e7e4      	b.n	8006420 <_printf_i+0x178>
 8006456:	4615      	mov	r5, r2
 8006458:	e7bd      	b.n	80063d6 <_printf_i+0x12e>
 800645a:	682b      	ldr	r3, [r5, #0]
 800645c:	6826      	ldr	r6, [r4, #0]
 800645e:	1d18      	adds	r0, r3, #4
 8006460:	6961      	ldr	r1, [r4, #20]
 8006462:	6028      	str	r0, [r5, #0]
 8006464:	0635      	lsls	r5, r6, #24
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	d501      	bpl.n	800646e <_printf_i+0x1c6>
 800646a:	6019      	str	r1, [r3, #0]
 800646c:	e002      	b.n	8006474 <_printf_i+0x1cc>
 800646e:	0670      	lsls	r0, r6, #25
 8006470:	d5fb      	bpl.n	800646a <_printf_i+0x1c2>
 8006472:	8019      	strh	r1, [r3, #0]
 8006474:	2300      	movs	r3, #0
 8006476:	4615      	mov	r5, r2
 8006478:	6123      	str	r3, [r4, #16]
 800647a:	e7bc      	b.n	80063f6 <_printf_i+0x14e>
 800647c:	682b      	ldr	r3, [r5, #0]
 800647e:	2100      	movs	r1, #0
 8006480:	1d1a      	adds	r2, r3, #4
 8006482:	602a      	str	r2, [r5, #0]
 8006484:	681d      	ldr	r5, [r3, #0]
 8006486:	6862      	ldr	r2, [r4, #4]
 8006488:	4628      	mov	r0, r5
 800648a:	f000 f9c4 	bl	8006816 <memchr>
 800648e:	b108      	cbz	r0, 8006494 <_printf_i+0x1ec>
 8006490:	1b40      	subs	r0, r0, r5
 8006492:	6060      	str	r0, [r4, #4]
 8006494:	6863      	ldr	r3, [r4, #4]
 8006496:	6123      	str	r3, [r4, #16]
 8006498:	2300      	movs	r3, #0
 800649a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800649e:	e7aa      	b.n	80063f6 <_printf_i+0x14e>
 80064a0:	462a      	mov	r2, r5
 80064a2:	4649      	mov	r1, r9
 80064a4:	4640      	mov	r0, r8
 80064a6:	6923      	ldr	r3, [r4, #16]
 80064a8:	47d0      	blx	sl
 80064aa:	3001      	adds	r0, #1
 80064ac:	d0ad      	beq.n	800640a <_printf_i+0x162>
 80064ae:	6823      	ldr	r3, [r4, #0]
 80064b0:	079b      	lsls	r3, r3, #30
 80064b2:	d413      	bmi.n	80064dc <_printf_i+0x234>
 80064b4:	68e0      	ldr	r0, [r4, #12]
 80064b6:	9b03      	ldr	r3, [sp, #12]
 80064b8:	4298      	cmp	r0, r3
 80064ba:	bfb8      	it	lt
 80064bc:	4618      	movlt	r0, r3
 80064be:	e7a6      	b.n	800640e <_printf_i+0x166>
 80064c0:	2301      	movs	r3, #1
 80064c2:	4632      	mov	r2, r6
 80064c4:	4649      	mov	r1, r9
 80064c6:	4640      	mov	r0, r8
 80064c8:	47d0      	blx	sl
 80064ca:	3001      	adds	r0, #1
 80064cc:	d09d      	beq.n	800640a <_printf_i+0x162>
 80064ce:	3501      	adds	r5, #1
 80064d0:	68e3      	ldr	r3, [r4, #12]
 80064d2:	9903      	ldr	r1, [sp, #12]
 80064d4:	1a5b      	subs	r3, r3, r1
 80064d6:	42ab      	cmp	r3, r5
 80064d8:	dcf2      	bgt.n	80064c0 <_printf_i+0x218>
 80064da:	e7eb      	b.n	80064b4 <_printf_i+0x20c>
 80064dc:	2500      	movs	r5, #0
 80064de:	f104 0619 	add.w	r6, r4, #25
 80064e2:	e7f5      	b.n	80064d0 <_printf_i+0x228>
 80064e4:	080084d4 	.word	0x080084d4
 80064e8:	080084e5 	.word	0x080084e5

080064ec <std>:
 80064ec:	2300      	movs	r3, #0
 80064ee:	b510      	push	{r4, lr}
 80064f0:	4604      	mov	r4, r0
 80064f2:	e9c0 3300 	strd	r3, r3, [r0]
 80064f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80064fa:	6083      	str	r3, [r0, #8]
 80064fc:	8181      	strh	r1, [r0, #12]
 80064fe:	6643      	str	r3, [r0, #100]	; 0x64
 8006500:	81c2      	strh	r2, [r0, #14]
 8006502:	6183      	str	r3, [r0, #24]
 8006504:	4619      	mov	r1, r3
 8006506:	2208      	movs	r2, #8
 8006508:	305c      	adds	r0, #92	; 0x5c
 800650a:	f000 f8f4 	bl	80066f6 <memset>
 800650e:	4b0d      	ldr	r3, [pc, #52]	; (8006544 <std+0x58>)
 8006510:	6224      	str	r4, [r4, #32]
 8006512:	6263      	str	r3, [r4, #36]	; 0x24
 8006514:	4b0c      	ldr	r3, [pc, #48]	; (8006548 <std+0x5c>)
 8006516:	62a3      	str	r3, [r4, #40]	; 0x28
 8006518:	4b0c      	ldr	r3, [pc, #48]	; (800654c <std+0x60>)
 800651a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800651c:	4b0c      	ldr	r3, [pc, #48]	; (8006550 <std+0x64>)
 800651e:	6323      	str	r3, [r4, #48]	; 0x30
 8006520:	4b0c      	ldr	r3, [pc, #48]	; (8006554 <std+0x68>)
 8006522:	429c      	cmp	r4, r3
 8006524:	d006      	beq.n	8006534 <std+0x48>
 8006526:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800652a:	4294      	cmp	r4, r2
 800652c:	d002      	beq.n	8006534 <std+0x48>
 800652e:	33d0      	adds	r3, #208	; 0xd0
 8006530:	429c      	cmp	r4, r3
 8006532:	d105      	bne.n	8006540 <std+0x54>
 8006534:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006538:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800653c:	f000 b968 	b.w	8006810 <__retarget_lock_init_recursive>
 8006540:	bd10      	pop	{r4, pc}
 8006542:	bf00      	nop
 8006544:	08006671 	.word	0x08006671
 8006548:	08006693 	.word	0x08006693
 800654c:	080066cb 	.word	0x080066cb
 8006550:	080066ef 	.word	0x080066ef
 8006554:	200003cc 	.word	0x200003cc

08006558 <stdio_exit_handler>:
 8006558:	4a02      	ldr	r2, [pc, #8]	; (8006564 <stdio_exit_handler+0xc>)
 800655a:	4903      	ldr	r1, [pc, #12]	; (8006568 <stdio_exit_handler+0x10>)
 800655c:	4803      	ldr	r0, [pc, #12]	; (800656c <stdio_exit_handler+0x14>)
 800655e:	f000 b869 	b.w	8006634 <_fwalk_sglue>
 8006562:	bf00      	nop
 8006564:	2000000c 	.word	0x2000000c
 8006568:	08007d95 	.word	0x08007d95
 800656c:	20000018 	.word	0x20000018

08006570 <cleanup_stdio>:
 8006570:	6841      	ldr	r1, [r0, #4]
 8006572:	4b0c      	ldr	r3, [pc, #48]	; (80065a4 <cleanup_stdio+0x34>)
 8006574:	b510      	push	{r4, lr}
 8006576:	4299      	cmp	r1, r3
 8006578:	4604      	mov	r4, r0
 800657a:	d001      	beq.n	8006580 <cleanup_stdio+0x10>
 800657c:	f001 fc0a 	bl	8007d94 <_fflush_r>
 8006580:	68a1      	ldr	r1, [r4, #8]
 8006582:	4b09      	ldr	r3, [pc, #36]	; (80065a8 <cleanup_stdio+0x38>)
 8006584:	4299      	cmp	r1, r3
 8006586:	d002      	beq.n	800658e <cleanup_stdio+0x1e>
 8006588:	4620      	mov	r0, r4
 800658a:	f001 fc03 	bl	8007d94 <_fflush_r>
 800658e:	68e1      	ldr	r1, [r4, #12]
 8006590:	4b06      	ldr	r3, [pc, #24]	; (80065ac <cleanup_stdio+0x3c>)
 8006592:	4299      	cmp	r1, r3
 8006594:	d004      	beq.n	80065a0 <cleanup_stdio+0x30>
 8006596:	4620      	mov	r0, r4
 8006598:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800659c:	f001 bbfa 	b.w	8007d94 <_fflush_r>
 80065a0:	bd10      	pop	{r4, pc}
 80065a2:	bf00      	nop
 80065a4:	200003cc 	.word	0x200003cc
 80065a8:	20000434 	.word	0x20000434
 80065ac:	2000049c 	.word	0x2000049c

080065b0 <global_stdio_init.part.0>:
 80065b0:	b510      	push	{r4, lr}
 80065b2:	4b0b      	ldr	r3, [pc, #44]	; (80065e0 <global_stdio_init.part.0+0x30>)
 80065b4:	4c0b      	ldr	r4, [pc, #44]	; (80065e4 <global_stdio_init.part.0+0x34>)
 80065b6:	4a0c      	ldr	r2, [pc, #48]	; (80065e8 <global_stdio_init.part.0+0x38>)
 80065b8:	4620      	mov	r0, r4
 80065ba:	601a      	str	r2, [r3, #0]
 80065bc:	2104      	movs	r1, #4
 80065be:	2200      	movs	r2, #0
 80065c0:	f7ff ff94 	bl	80064ec <std>
 80065c4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80065c8:	2201      	movs	r2, #1
 80065ca:	2109      	movs	r1, #9
 80065cc:	f7ff ff8e 	bl	80064ec <std>
 80065d0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80065d4:	2202      	movs	r2, #2
 80065d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065da:	2112      	movs	r1, #18
 80065dc:	f7ff bf86 	b.w	80064ec <std>
 80065e0:	20000504 	.word	0x20000504
 80065e4:	200003cc 	.word	0x200003cc
 80065e8:	08006559 	.word	0x08006559

080065ec <__sfp_lock_acquire>:
 80065ec:	4801      	ldr	r0, [pc, #4]	; (80065f4 <__sfp_lock_acquire+0x8>)
 80065ee:	f000 b910 	b.w	8006812 <__retarget_lock_acquire_recursive>
 80065f2:	bf00      	nop
 80065f4:	2000050d 	.word	0x2000050d

080065f8 <__sfp_lock_release>:
 80065f8:	4801      	ldr	r0, [pc, #4]	; (8006600 <__sfp_lock_release+0x8>)
 80065fa:	f000 b90b 	b.w	8006814 <__retarget_lock_release_recursive>
 80065fe:	bf00      	nop
 8006600:	2000050d 	.word	0x2000050d

08006604 <__sinit>:
 8006604:	b510      	push	{r4, lr}
 8006606:	4604      	mov	r4, r0
 8006608:	f7ff fff0 	bl	80065ec <__sfp_lock_acquire>
 800660c:	6a23      	ldr	r3, [r4, #32]
 800660e:	b11b      	cbz	r3, 8006618 <__sinit+0x14>
 8006610:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006614:	f7ff bff0 	b.w	80065f8 <__sfp_lock_release>
 8006618:	4b04      	ldr	r3, [pc, #16]	; (800662c <__sinit+0x28>)
 800661a:	6223      	str	r3, [r4, #32]
 800661c:	4b04      	ldr	r3, [pc, #16]	; (8006630 <__sinit+0x2c>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d1f5      	bne.n	8006610 <__sinit+0xc>
 8006624:	f7ff ffc4 	bl	80065b0 <global_stdio_init.part.0>
 8006628:	e7f2      	b.n	8006610 <__sinit+0xc>
 800662a:	bf00      	nop
 800662c:	08006571 	.word	0x08006571
 8006630:	20000504 	.word	0x20000504

08006634 <_fwalk_sglue>:
 8006634:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006638:	4607      	mov	r7, r0
 800663a:	4688      	mov	r8, r1
 800663c:	4614      	mov	r4, r2
 800663e:	2600      	movs	r6, #0
 8006640:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006644:	f1b9 0901 	subs.w	r9, r9, #1
 8006648:	d505      	bpl.n	8006656 <_fwalk_sglue+0x22>
 800664a:	6824      	ldr	r4, [r4, #0]
 800664c:	2c00      	cmp	r4, #0
 800664e:	d1f7      	bne.n	8006640 <_fwalk_sglue+0xc>
 8006650:	4630      	mov	r0, r6
 8006652:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006656:	89ab      	ldrh	r3, [r5, #12]
 8006658:	2b01      	cmp	r3, #1
 800665a:	d907      	bls.n	800666c <_fwalk_sglue+0x38>
 800665c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006660:	3301      	adds	r3, #1
 8006662:	d003      	beq.n	800666c <_fwalk_sglue+0x38>
 8006664:	4629      	mov	r1, r5
 8006666:	4638      	mov	r0, r7
 8006668:	47c0      	blx	r8
 800666a:	4306      	orrs	r6, r0
 800666c:	3568      	adds	r5, #104	; 0x68
 800666e:	e7e9      	b.n	8006644 <_fwalk_sglue+0x10>

08006670 <__sread>:
 8006670:	b510      	push	{r4, lr}
 8006672:	460c      	mov	r4, r1
 8006674:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006678:	f000 f86c 	bl	8006754 <_read_r>
 800667c:	2800      	cmp	r0, #0
 800667e:	bfab      	itete	ge
 8006680:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006682:	89a3      	ldrhlt	r3, [r4, #12]
 8006684:	181b      	addge	r3, r3, r0
 8006686:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800668a:	bfac      	ite	ge
 800668c:	6563      	strge	r3, [r4, #84]	; 0x54
 800668e:	81a3      	strhlt	r3, [r4, #12]
 8006690:	bd10      	pop	{r4, pc}

08006692 <__swrite>:
 8006692:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006696:	461f      	mov	r7, r3
 8006698:	898b      	ldrh	r3, [r1, #12]
 800669a:	4605      	mov	r5, r0
 800669c:	05db      	lsls	r3, r3, #23
 800669e:	460c      	mov	r4, r1
 80066a0:	4616      	mov	r6, r2
 80066a2:	d505      	bpl.n	80066b0 <__swrite+0x1e>
 80066a4:	2302      	movs	r3, #2
 80066a6:	2200      	movs	r2, #0
 80066a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066ac:	f000 f840 	bl	8006730 <_lseek_r>
 80066b0:	89a3      	ldrh	r3, [r4, #12]
 80066b2:	4632      	mov	r2, r6
 80066b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80066b8:	81a3      	strh	r3, [r4, #12]
 80066ba:	4628      	mov	r0, r5
 80066bc:	463b      	mov	r3, r7
 80066be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80066c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066c6:	f000 b867 	b.w	8006798 <_write_r>

080066ca <__sseek>:
 80066ca:	b510      	push	{r4, lr}
 80066cc:	460c      	mov	r4, r1
 80066ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066d2:	f000 f82d 	bl	8006730 <_lseek_r>
 80066d6:	1c43      	adds	r3, r0, #1
 80066d8:	89a3      	ldrh	r3, [r4, #12]
 80066da:	bf15      	itete	ne
 80066dc:	6560      	strne	r0, [r4, #84]	; 0x54
 80066de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80066e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80066e6:	81a3      	strheq	r3, [r4, #12]
 80066e8:	bf18      	it	ne
 80066ea:	81a3      	strhne	r3, [r4, #12]
 80066ec:	bd10      	pop	{r4, pc}

080066ee <__sclose>:
 80066ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066f2:	f000 b80d 	b.w	8006710 <_close_r>

080066f6 <memset>:
 80066f6:	4603      	mov	r3, r0
 80066f8:	4402      	add	r2, r0
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d100      	bne.n	8006700 <memset+0xa>
 80066fe:	4770      	bx	lr
 8006700:	f803 1b01 	strb.w	r1, [r3], #1
 8006704:	e7f9      	b.n	80066fa <memset+0x4>
	...

08006708 <_localeconv_r>:
 8006708:	4800      	ldr	r0, [pc, #0]	; (800670c <_localeconv_r+0x4>)
 800670a:	4770      	bx	lr
 800670c:	20000158 	.word	0x20000158

08006710 <_close_r>:
 8006710:	b538      	push	{r3, r4, r5, lr}
 8006712:	2300      	movs	r3, #0
 8006714:	4d05      	ldr	r5, [pc, #20]	; (800672c <_close_r+0x1c>)
 8006716:	4604      	mov	r4, r0
 8006718:	4608      	mov	r0, r1
 800671a:	602b      	str	r3, [r5, #0]
 800671c:	f7fa fe60 	bl	80013e0 <_close>
 8006720:	1c43      	adds	r3, r0, #1
 8006722:	d102      	bne.n	800672a <_close_r+0x1a>
 8006724:	682b      	ldr	r3, [r5, #0]
 8006726:	b103      	cbz	r3, 800672a <_close_r+0x1a>
 8006728:	6023      	str	r3, [r4, #0]
 800672a:	bd38      	pop	{r3, r4, r5, pc}
 800672c:	20000508 	.word	0x20000508

08006730 <_lseek_r>:
 8006730:	b538      	push	{r3, r4, r5, lr}
 8006732:	4604      	mov	r4, r0
 8006734:	4608      	mov	r0, r1
 8006736:	4611      	mov	r1, r2
 8006738:	2200      	movs	r2, #0
 800673a:	4d05      	ldr	r5, [pc, #20]	; (8006750 <_lseek_r+0x20>)
 800673c:	602a      	str	r2, [r5, #0]
 800673e:	461a      	mov	r2, r3
 8006740:	f7fa fe72 	bl	8001428 <_lseek>
 8006744:	1c43      	adds	r3, r0, #1
 8006746:	d102      	bne.n	800674e <_lseek_r+0x1e>
 8006748:	682b      	ldr	r3, [r5, #0]
 800674a:	b103      	cbz	r3, 800674e <_lseek_r+0x1e>
 800674c:	6023      	str	r3, [r4, #0]
 800674e:	bd38      	pop	{r3, r4, r5, pc}
 8006750:	20000508 	.word	0x20000508

08006754 <_read_r>:
 8006754:	b538      	push	{r3, r4, r5, lr}
 8006756:	4604      	mov	r4, r0
 8006758:	4608      	mov	r0, r1
 800675a:	4611      	mov	r1, r2
 800675c:	2200      	movs	r2, #0
 800675e:	4d05      	ldr	r5, [pc, #20]	; (8006774 <_read_r+0x20>)
 8006760:	602a      	str	r2, [r5, #0]
 8006762:	461a      	mov	r2, r3
 8006764:	f7fa fe03 	bl	800136e <_read>
 8006768:	1c43      	adds	r3, r0, #1
 800676a:	d102      	bne.n	8006772 <_read_r+0x1e>
 800676c:	682b      	ldr	r3, [r5, #0]
 800676e:	b103      	cbz	r3, 8006772 <_read_r+0x1e>
 8006770:	6023      	str	r3, [r4, #0]
 8006772:	bd38      	pop	{r3, r4, r5, pc}
 8006774:	20000508 	.word	0x20000508

08006778 <_sbrk_r>:
 8006778:	b538      	push	{r3, r4, r5, lr}
 800677a:	2300      	movs	r3, #0
 800677c:	4d05      	ldr	r5, [pc, #20]	; (8006794 <_sbrk_r+0x1c>)
 800677e:	4604      	mov	r4, r0
 8006780:	4608      	mov	r0, r1
 8006782:	602b      	str	r3, [r5, #0]
 8006784:	f7fa fe5c 	bl	8001440 <_sbrk>
 8006788:	1c43      	adds	r3, r0, #1
 800678a:	d102      	bne.n	8006792 <_sbrk_r+0x1a>
 800678c:	682b      	ldr	r3, [r5, #0]
 800678e:	b103      	cbz	r3, 8006792 <_sbrk_r+0x1a>
 8006790:	6023      	str	r3, [r4, #0]
 8006792:	bd38      	pop	{r3, r4, r5, pc}
 8006794:	20000508 	.word	0x20000508

08006798 <_write_r>:
 8006798:	b538      	push	{r3, r4, r5, lr}
 800679a:	4604      	mov	r4, r0
 800679c:	4608      	mov	r0, r1
 800679e:	4611      	mov	r1, r2
 80067a0:	2200      	movs	r2, #0
 80067a2:	4d05      	ldr	r5, [pc, #20]	; (80067b8 <_write_r+0x20>)
 80067a4:	602a      	str	r2, [r5, #0]
 80067a6:	461a      	mov	r2, r3
 80067a8:	f7fa fdfe 	bl	80013a8 <_write>
 80067ac:	1c43      	adds	r3, r0, #1
 80067ae:	d102      	bne.n	80067b6 <_write_r+0x1e>
 80067b0:	682b      	ldr	r3, [r5, #0]
 80067b2:	b103      	cbz	r3, 80067b6 <_write_r+0x1e>
 80067b4:	6023      	str	r3, [r4, #0]
 80067b6:	bd38      	pop	{r3, r4, r5, pc}
 80067b8:	20000508 	.word	0x20000508

080067bc <__errno>:
 80067bc:	4b01      	ldr	r3, [pc, #4]	; (80067c4 <__errno+0x8>)
 80067be:	6818      	ldr	r0, [r3, #0]
 80067c0:	4770      	bx	lr
 80067c2:	bf00      	nop
 80067c4:	20000064 	.word	0x20000064

080067c8 <__libc_init_array>:
 80067c8:	b570      	push	{r4, r5, r6, lr}
 80067ca:	2600      	movs	r6, #0
 80067cc:	4d0c      	ldr	r5, [pc, #48]	; (8006800 <__libc_init_array+0x38>)
 80067ce:	4c0d      	ldr	r4, [pc, #52]	; (8006804 <__libc_init_array+0x3c>)
 80067d0:	1b64      	subs	r4, r4, r5
 80067d2:	10a4      	asrs	r4, r4, #2
 80067d4:	42a6      	cmp	r6, r4
 80067d6:	d109      	bne.n	80067ec <__libc_init_array+0x24>
 80067d8:	f001 fe1c 	bl	8008414 <_init>
 80067dc:	2600      	movs	r6, #0
 80067de:	4d0a      	ldr	r5, [pc, #40]	; (8006808 <__libc_init_array+0x40>)
 80067e0:	4c0a      	ldr	r4, [pc, #40]	; (800680c <__libc_init_array+0x44>)
 80067e2:	1b64      	subs	r4, r4, r5
 80067e4:	10a4      	asrs	r4, r4, #2
 80067e6:	42a6      	cmp	r6, r4
 80067e8:	d105      	bne.n	80067f6 <__libc_init_array+0x2e>
 80067ea:	bd70      	pop	{r4, r5, r6, pc}
 80067ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80067f0:	4798      	blx	r3
 80067f2:	3601      	adds	r6, #1
 80067f4:	e7ee      	b.n	80067d4 <__libc_init_array+0xc>
 80067f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80067fa:	4798      	blx	r3
 80067fc:	3601      	adds	r6, #1
 80067fe:	e7f2      	b.n	80067e6 <__libc_init_array+0x1e>
 8006800:	08008834 	.word	0x08008834
 8006804:	08008834 	.word	0x08008834
 8006808:	08008834 	.word	0x08008834
 800680c:	08008838 	.word	0x08008838

08006810 <__retarget_lock_init_recursive>:
 8006810:	4770      	bx	lr

08006812 <__retarget_lock_acquire_recursive>:
 8006812:	4770      	bx	lr

08006814 <__retarget_lock_release_recursive>:
 8006814:	4770      	bx	lr

08006816 <memchr>:
 8006816:	4603      	mov	r3, r0
 8006818:	b510      	push	{r4, lr}
 800681a:	b2c9      	uxtb	r1, r1
 800681c:	4402      	add	r2, r0
 800681e:	4293      	cmp	r3, r2
 8006820:	4618      	mov	r0, r3
 8006822:	d101      	bne.n	8006828 <memchr+0x12>
 8006824:	2000      	movs	r0, #0
 8006826:	e003      	b.n	8006830 <memchr+0x1a>
 8006828:	7804      	ldrb	r4, [r0, #0]
 800682a:	3301      	adds	r3, #1
 800682c:	428c      	cmp	r4, r1
 800682e:	d1f6      	bne.n	800681e <memchr+0x8>
 8006830:	bd10      	pop	{r4, pc}

08006832 <quorem>:
 8006832:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006836:	6903      	ldr	r3, [r0, #16]
 8006838:	690c      	ldr	r4, [r1, #16]
 800683a:	4607      	mov	r7, r0
 800683c:	42a3      	cmp	r3, r4
 800683e:	db7f      	blt.n	8006940 <quorem+0x10e>
 8006840:	3c01      	subs	r4, #1
 8006842:	f100 0514 	add.w	r5, r0, #20
 8006846:	f101 0814 	add.w	r8, r1, #20
 800684a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800684e:	9301      	str	r3, [sp, #4]
 8006850:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006854:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006858:	3301      	adds	r3, #1
 800685a:	429a      	cmp	r2, r3
 800685c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006860:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006864:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006868:	d331      	bcc.n	80068ce <quorem+0x9c>
 800686a:	f04f 0e00 	mov.w	lr, #0
 800686e:	4640      	mov	r0, r8
 8006870:	46ac      	mov	ip, r5
 8006872:	46f2      	mov	sl, lr
 8006874:	f850 2b04 	ldr.w	r2, [r0], #4
 8006878:	b293      	uxth	r3, r2
 800687a:	fb06 e303 	mla	r3, r6, r3, lr
 800687e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006882:	0c1a      	lsrs	r2, r3, #16
 8006884:	b29b      	uxth	r3, r3
 8006886:	fb06 220e 	mla	r2, r6, lr, r2
 800688a:	ebaa 0303 	sub.w	r3, sl, r3
 800688e:	f8dc a000 	ldr.w	sl, [ip]
 8006892:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006896:	fa1f fa8a 	uxth.w	sl, sl
 800689a:	4453      	add	r3, sl
 800689c:	f8dc a000 	ldr.w	sl, [ip]
 80068a0:	b292      	uxth	r2, r2
 80068a2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80068a6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80068b0:	4581      	cmp	r9, r0
 80068b2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80068b6:	f84c 3b04 	str.w	r3, [ip], #4
 80068ba:	d2db      	bcs.n	8006874 <quorem+0x42>
 80068bc:	f855 300b 	ldr.w	r3, [r5, fp]
 80068c0:	b92b      	cbnz	r3, 80068ce <quorem+0x9c>
 80068c2:	9b01      	ldr	r3, [sp, #4]
 80068c4:	3b04      	subs	r3, #4
 80068c6:	429d      	cmp	r5, r3
 80068c8:	461a      	mov	r2, r3
 80068ca:	d32d      	bcc.n	8006928 <quorem+0xf6>
 80068cc:	613c      	str	r4, [r7, #16]
 80068ce:	4638      	mov	r0, r7
 80068d0:	f001 f8e0 	bl	8007a94 <__mcmp>
 80068d4:	2800      	cmp	r0, #0
 80068d6:	db23      	blt.n	8006920 <quorem+0xee>
 80068d8:	4629      	mov	r1, r5
 80068da:	2000      	movs	r0, #0
 80068dc:	3601      	adds	r6, #1
 80068de:	f858 2b04 	ldr.w	r2, [r8], #4
 80068e2:	f8d1 c000 	ldr.w	ip, [r1]
 80068e6:	b293      	uxth	r3, r2
 80068e8:	1ac3      	subs	r3, r0, r3
 80068ea:	0c12      	lsrs	r2, r2, #16
 80068ec:	fa1f f08c 	uxth.w	r0, ip
 80068f0:	4403      	add	r3, r0
 80068f2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80068f6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80068fa:	b29b      	uxth	r3, r3
 80068fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006900:	45c1      	cmp	r9, r8
 8006902:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006906:	f841 3b04 	str.w	r3, [r1], #4
 800690a:	d2e8      	bcs.n	80068de <quorem+0xac>
 800690c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006910:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006914:	b922      	cbnz	r2, 8006920 <quorem+0xee>
 8006916:	3b04      	subs	r3, #4
 8006918:	429d      	cmp	r5, r3
 800691a:	461a      	mov	r2, r3
 800691c:	d30a      	bcc.n	8006934 <quorem+0x102>
 800691e:	613c      	str	r4, [r7, #16]
 8006920:	4630      	mov	r0, r6
 8006922:	b003      	add	sp, #12
 8006924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006928:	6812      	ldr	r2, [r2, #0]
 800692a:	3b04      	subs	r3, #4
 800692c:	2a00      	cmp	r2, #0
 800692e:	d1cd      	bne.n	80068cc <quorem+0x9a>
 8006930:	3c01      	subs	r4, #1
 8006932:	e7c8      	b.n	80068c6 <quorem+0x94>
 8006934:	6812      	ldr	r2, [r2, #0]
 8006936:	3b04      	subs	r3, #4
 8006938:	2a00      	cmp	r2, #0
 800693a:	d1f0      	bne.n	800691e <quorem+0xec>
 800693c:	3c01      	subs	r4, #1
 800693e:	e7eb      	b.n	8006918 <quorem+0xe6>
 8006940:	2000      	movs	r0, #0
 8006942:	e7ee      	b.n	8006922 <quorem+0xf0>
 8006944:	0000      	movs	r0, r0
	...

08006948 <_dtoa_r>:
 8006948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800694c:	4616      	mov	r6, r2
 800694e:	461f      	mov	r7, r3
 8006950:	69c4      	ldr	r4, [r0, #28]
 8006952:	b099      	sub	sp, #100	; 0x64
 8006954:	4605      	mov	r5, r0
 8006956:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800695a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800695e:	b974      	cbnz	r4, 800697e <_dtoa_r+0x36>
 8006960:	2010      	movs	r0, #16
 8006962:	f7ff f8b1 	bl	8005ac8 <malloc>
 8006966:	4602      	mov	r2, r0
 8006968:	61e8      	str	r0, [r5, #28]
 800696a:	b920      	cbnz	r0, 8006976 <_dtoa_r+0x2e>
 800696c:	21ef      	movs	r1, #239	; 0xef
 800696e:	4bac      	ldr	r3, [pc, #688]	; (8006c20 <_dtoa_r+0x2d8>)
 8006970:	48ac      	ldr	r0, [pc, #688]	; (8006c24 <_dtoa_r+0x2dc>)
 8006972:	f001 fa45 	bl	8007e00 <__assert_func>
 8006976:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800697a:	6004      	str	r4, [r0, #0]
 800697c:	60c4      	str	r4, [r0, #12]
 800697e:	69eb      	ldr	r3, [r5, #28]
 8006980:	6819      	ldr	r1, [r3, #0]
 8006982:	b151      	cbz	r1, 800699a <_dtoa_r+0x52>
 8006984:	685a      	ldr	r2, [r3, #4]
 8006986:	2301      	movs	r3, #1
 8006988:	4093      	lsls	r3, r2
 800698a:	604a      	str	r2, [r1, #4]
 800698c:	608b      	str	r3, [r1, #8]
 800698e:	4628      	mov	r0, r5
 8006990:	f000 fe46 	bl	8007620 <_Bfree>
 8006994:	2200      	movs	r2, #0
 8006996:	69eb      	ldr	r3, [r5, #28]
 8006998:	601a      	str	r2, [r3, #0]
 800699a:	1e3b      	subs	r3, r7, #0
 800699c:	bfaf      	iteee	ge
 800699e:	2300      	movge	r3, #0
 80069a0:	2201      	movlt	r2, #1
 80069a2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80069a6:	9305      	strlt	r3, [sp, #20]
 80069a8:	bfa8      	it	ge
 80069aa:	f8c8 3000 	strge.w	r3, [r8]
 80069ae:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80069b2:	4b9d      	ldr	r3, [pc, #628]	; (8006c28 <_dtoa_r+0x2e0>)
 80069b4:	bfb8      	it	lt
 80069b6:	f8c8 2000 	strlt.w	r2, [r8]
 80069ba:	ea33 0309 	bics.w	r3, r3, r9
 80069be:	d119      	bne.n	80069f4 <_dtoa_r+0xac>
 80069c0:	f242 730f 	movw	r3, #9999	; 0x270f
 80069c4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80069c6:	6013      	str	r3, [r2, #0]
 80069c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80069cc:	4333      	orrs	r3, r6
 80069ce:	f000 8589 	beq.w	80074e4 <_dtoa_r+0xb9c>
 80069d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80069d4:	b953      	cbnz	r3, 80069ec <_dtoa_r+0xa4>
 80069d6:	4b95      	ldr	r3, [pc, #596]	; (8006c2c <_dtoa_r+0x2e4>)
 80069d8:	e023      	b.n	8006a22 <_dtoa_r+0xda>
 80069da:	4b95      	ldr	r3, [pc, #596]	; (8006c30 <_dtoa_r+0x2e8>)
 80069dc:	9303      	str	r3, [sp, #12]
 80069de:	3308      	adds	r3, #8
 80069e0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80069e2:	6013      	str	r3, [r2, #0]
 80069e4:	9803      	ldr	r0, [sp, #12]
 80069e6:	b019      	add	sp, #100	; 0x64
 80069e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069ec:	4b8f      	ldr	r3, [pc, #572]	; (8006c2c <_dtoa_r+0x2e4>)
 80069ee:	9303      	str	r3, [sp, #12]
 80069f0:	3303      	adds	r3, #3
 80069f2:	e7f5      	b.n	80069e0 <_dtoa_r+0x98>
 80069f4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80069f8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80069fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006a00:	2200      	movs	r2, #0
 8006a02:	2300      	movs	r3, #0
 8006a04:	f7f9 ffd0 	bl	80009a8 <__aeabi_dcmpeq>
 8006a08:	4680      	mov	r8, r0
 8006a0a:	b160      	cbz	r0, 8006a26 <_dtoa_r+0xde>
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006a10:	6013      	str	r3, [r2, #0]
 8006a12:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	f000 8562 	beq.w	80074de <_dtoa_r+0xb96>
 8006a1a:	4b86      	ldr	r3, [pc, #536]	; (8006c34 <_dtoa_r+0x2ec>)
 8006a1c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006a1e:	6013      	str	r3, [r2, #0]
 8006a20:	3b01      	subs	r3, #1
 8006a22:	9303      	str	r3, [sp, #12]
 8006a24:	e7de      	b.n	80069e4 <_dtoa_r+0x9c>
 8006a26:	ab16      	add	r3, sp, #88	; 0x58
 8006a28:	9301      	str	r3, [sp, #4]
 8006a2a:	ab17      	add	r3, sp, #92	; 0x5c
 8006a2c:	9300      	str	r3, [sp, #0]
 8006a2e:	4628      	mov	r0, r5
 8006a30:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006a34:	f001 f8d6 	bl	8007be4 <__d2b>
 8006a38:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006a3c:	4682      	mov	sl, r0
 8006a3e:	2c00      	cmp	r4, #0
 8006a40:	d07e      	beq.n	8006b40 <_dtoa_r+0x1f8>
 8006a42:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006a46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a48:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006a4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a50:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006a54:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006a58:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006a5c:	4619      	mov	r1, r3
 8006a5e:	2200      	movs	r2, #0
 8006a60:	4b75      	ldr	r3, [pc, #468]	; (8006c38 <_dtoa_r+0x2f0>)
 8006a62:	f7f9 fb81 	bl	8000168 <__aeabi_dsub>
 8006a66:	a368      	add	r3, pc, #416	; (adr r3, 8006c08 <_dtoa_r+0x2c0>)
 8006a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a6c:	f7f9 fd34 	bl	80004d8 <__aeabi_dmul>
 8006a70:	a367      	add	r3, pc, #412	; (adr r3, 8006c10 <_dtoa_r+0x2c8>)
 8006a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a76:	f7f9 fb79 	bl	800016c <__adddf3>
 8006a7a:	4606      	mov	r6, r0
 8006a7c:	4620      	mov	r0, r4
 8006a7e:	460f      	mov	r7, r1
 8006a80:	f7f9 fcc0 	bl	8000404 <__aeabi_i2d>
 8006a84:	a364      	add	r3, pc, #400	; (adr r3, 8006c18 <_dtoa_r+0x2d0>)
 8006a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a8a:	f7f9 fd25 	bl	80004d8 <__aeabi_dmul>
 8006a8e:	4602      	mov	r2, r0
 8006a90:	460b      	mov	r3, r1
 8006a92:	4630      	mov	r0, r6
 8006a94:	4639      	mov	r1, r7
 8006a96:	f7f9 fb69 	bl	800016c <__adddf3>
 8006a9a:	4606      	mov	r6, r0
 8006a9c:	460f      	mov	r7, r1
 8006a9e:	f7f9 ffcb 	bl	8000a38 <__aeabi_d2iz>
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	4683      	mov	fp, r0
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	4630      	mov	r0, r6
 8006aaa:	4639      	mov	r1, r7
 8006aac:	f7f9 ff86 	bl	80009bc <__aeabi_dcmplt>
 8006ab0:	b148      	cbz	r0, 8006ac6 <_dtoa_r+0x17e>
 8006ab2:	4658      	mov	r0, fp
 8006ab4:	f7f9 fca6 	bl	8000404 <__aeabi_i2d>
 8006ab8:	4632      	mov	r2, r6
 8006aba:	463b      	mov	r3, r7
 8006abc:	f7f9 ff74 	bl	80009a8 <__aeabi_dcmpeq>
 8006ac0:	b908      	cbnz	r0, 8006ac6 <_dtoa_r+0x17e>
 8006ac2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006ac6:	f1bb 0f16 	cmp.w	fp, #22
 8006aca:	d857      	bhi.n	8006b7c <_dtoa_r+0x234>
 8006acc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006ad0:	4b5a      	ldr	r3, [pc, #360]	; (8006c3c <_dtoa_r+0x2f4>)
 8006ad2:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ada:	f7f9 ff6f 	bl	80009bc <__aeabi_dcmplt>
 8006ade:	2800      	cmp	r0, #0
 8006ae0:	d04e      	beq.n	8006b80 <_dtoa_r+0x238>
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006ae8:	930f      	str	r3, [sp, #60]	; 0x3c
 8006aea:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006aec:	1b1b      	subs	r3, r3, r4
 8006aee:	1e5a      	subs	r2, r3, #1
 8006af0:	bf46      	itte	mi
 8006af2:	f1c3 0901 	rsbmi	r9, r3, #1
 8006af6:	2300      	movmi	r3, #0
 8006af8:	f04f 0900 	movpl.w	r9, #0
 8006afc:	9209      	str	r2, [sp, #36]	; 0x24
 8006afe:	bf48      	it	mi
 8006b00:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006b02:	f1bb 0f00 	cmp.w	fp, #0
 8006b06:	db3d      	blt.n	8006b84 <_dtoa_r+0x23c>
 8006b08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b0a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8006b0e:	445b      	add	r3, fp
 8006b10:	9309      	str	r3, [sp, #36]	; 0x24
 8006b12:	2300      	movs	r3, #0
 8006b14:	930a      	str	r3, [sp, #40]	; 0x28
 8006b16:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006b18:	2b09      	cmp	r3, #9
 8006b1a:	d867      	bhi.n	8006bec <_dtoa_r+0x2a4>
 8006b1c:	2b05      	cmp	r3, #5
 8006b1e:	bfc4      	itt	gt
 8006b20:	3b04      	subgt	r3, #4
 8006b22:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006b24:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006b26:	bfc8      	it	gt
 8006b28:	2400      	movgt	r4, #0
 8006b2a:	f1a3 0302 	sub.w	r3, r3, #2
 8006b2e:	bfd8      	it	le
 8006b30:	2401      	movle	r4, #1
 8006b32:	2b03      	cmp	r3, #3
 8006b34:	f200 8086 	bhi.w	8006c44 <_dtoa_r+0x2fc>
 8006b38:	e8df f003 	tbb	[pc, r3]
 8006b3c:	5637392c 	.word	0x5637392c
 8006b40:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006b44:	441c      	add	r4, r3
 8006b46:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006b4a:	2b20      	cmp	r3, #32
 8006b4c:	bfc1      	itttt	gt
 8006b4e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006b52:	fa09 f903 	lslgt.w	r9, r9, r3
 8006b56:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8006b5a:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006b5e:	bfd6      	itet	le
 8006b60:	f1c3 0320 	rsble	r3, r3, #32
 8006b64:	ea49 0003 	orrgt.w	r0, r9, r3
 8006b68:	fa06 f003 	lslle.w	r0, r6, r3
 8006b6c:	f7f9 fc3a 	bl	80003e4 <__aeabi_ui2d>
 8006b70:	2201      	movs	r2, #1
 8006b72:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006b76:	3c01      	subs	r4, #1
 8006b78:	9213      	str	r2, [sp, #76]	; 0x4c
 8006b7a:	e76f      	b.n	8006a5c <_dtoa_r+0x114>
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	e7b3      	b.n	8006ae8 <_dtoa_r+0x1a0>
 8006b80:	900f      	str	r0, [sp, #60]	; 0x3c
 8006b82:	e7b2      	b.n	8006aea <_dtoa_r+0x1a2>
 8006b84:	f1cb 0300 	rsb	r3, fp, #0
 8006b88:	930a      	str	r3, [sp, #40]	; 0x28
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	eba9 090b 	sub.w	r9, r9, fp
 8006b90:	930e      	str	r3, [sp, #56]	; 0x38
 8006b92:	e7c0      	b.n	8006b16 <_dtoa_r+0x1ce>
 8006b94:	2300      	movs	r3, #0
 8006b96:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b98:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	dc55      	bgt.n	8006c4a <_dtoa_r+0x302>
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	461a      	mov	r2, r3
 8006ba2:	9306      	str	r3, [sp, #24]
 8006ba4:	9308      	str	r3, [sp, #32]
 8006ba6:	9223      	str	r2, [sp, #140]	; 0x8c
 8006ba8:	e00b      	b.n	8006bc2 <_dtoa_r+0x27a>
 8006baa:	2301      	movs	r3, #1
 8006bac:	e7f3      	b.n	8006b96 <_dtoa_r+0x24e>
 8006bae:	2300      	movs	r3, #0
 8006bb0:	930b      	str	r3, [sp, #44]	; 0x2c
 8006bb2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006bb4:	445b      	add	r3, fp
 8006bb6:	9306      	str	r3, [sp, #24]
 8006bb8:	3301      	adds	r3, #1
 8006bba:	2b01      	cmp	r3, #1
 8006bbc:	9308      	str	r3, [sp, #32]
 8006bbe:	bfb8      	it	lt
 8006bc0:	2301      	movlt	r3, #1
 8006bc2:	2100      	movs	r1, #0
 8006bc4:	2204      	movs	r2, #4
 8006bc6:	69e8      	ldr	r0, [r5, #28]
 8006bc8:	f102 0614 	add.w	r6, r2, #20
 8006bcc:	429e      	cmp	r6, r3
 8006bce:	d940      	bls.n	8006c52 <_dtoa_r+0x30a>
 8006bd0:	6041      	str	r1, [r0, #4]
 8006bd2:	4628      	mov	r0, r5
 8006bd4:	f000 fce4 	bl	80075a0 <_Balloc>
 8006bd8:	9003      	str	r0, [sp, #12]
 8006bda:	2800      	cmp	r0, #0
 8006bdc:	d13c      	bne.n	8006c58 <_dtoa_r+0x310>
 8006bde:	4602      	mov	r2, r0
 8006be0:	f240 11af 	movw	r1, #431	; 0x1af
 8006be4:	4b16      	ldr	r3, [pc, #88]	; (8006c40 <_dtoa_r+0x2f8>)
 8006be6:	e6c3      	b.n	8006970 <_dtoa_r+0x28>
 8006be8:	2301      	movs	r3, #1
 8006bea:	e7e1      	b.n	8006bb0 <_dtoa_r+0x268>
 8006bec:	2401      	movs	r4, #1
 8006bee:	2300      	movs	r3, #0
 8006bf0:	940b      	str	r4, [sp, #44]	; 0x2c
 8006bf2:	9322      	str	r3, [sp, #136]	; 0x88
 8006bf4:	f04f 33ff 	mov.w	r3, #4294967295
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	9306      	str	r3, [sp, #24]
 8006bfc:	9308      	str	r3, [sp, #32]
 8006bfe:	2312      	movs	r3, #18
 8006c00:	e7d1      	b.n	8006ba6 <_dtoa_r+0x25e>
 8006c02:	bf00      	nop
 8006c04:	f3af 8000 	nop.w
 8006c08:	636f4361 	.word	0x636f4361
 8006c0c:	3fd287a7 	.word	0x3fd287a7
 8006c10:	8b60c8b3 	.word	0x8b60c8b3
 8006c14:	3fc68a28 	.word	0x3fc68a28
 8006c18:	509f79fb 	.word	0x509f79fb
 8006c1c:	3fd34413 	.word	0x3fd34413
 8006c20:	08008503 	.word	0x08008503
 8006c24:	0800851a 	.word	0x0800851a
 8006c28:	7ff00000 	.word	0x7ff00000
 8006c2c:	080084ff 	.word	0x080084ff
 8006c30:	080084f6 	.word	0x080084f6
 8006c34:	080084d3 	.word	0x080084d3
 8006c38:	3ff80000 	.word	0x3ff80000
 8006c3c:	08008608 	.word	0x08008608
 8006c40:	08008572 	.word	0x08008572
 8006c44:	2301      	movs	r3, #1
 8006c46:	930b      	str	r3, [sp, #44]	; 0x2c
 8006c48:	e7d4      	b.n	8006bf4 <_dtoa_r+0x2ac>
 8006c4a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006c4c:	9306      	str	r3, [sp, #24]
 8006c4e:	9308      	str	r3, [sp, #32]
 8006c50:	e7b7      	b.n	8006bc2 <_dtoa_r+0x27a>
 8006c52:	3101      	adds	r1, #1
 8006c54:	0052      	lsls	r2, r2, #1
 8006c56:	e7b7      	b.n	8006bc8 <_dtoa_r+0x280>
 8006c58:	69eb      	ldr	r3, [r5, #28]
 8006c5a:	9a03      	ldr	r2, [sp, #12]
 8006c5c:	601a      	str	r2, [r3, #0]
 8006c5e:	9b08      	ldr	r3, [sp, #32]
 8006c60:	2b0e      	cmp	r3, #14
 8006c62:	f200 80a8 	bhi.w	8006db6 <_dtoa_r+0x46e>
 8006c66:	2c00      	cmp	r4, #0
 8006c68:	f000 80a5 	beq.w	8006db6 <_dtoa_r+0x46e>
 8006c6c:	f1bb 0f00 	cmp.w	fp, #0
 8006c70:	dd34      	ble.n	8006cdc <_dtoa_r+0x394>
 8006c72:	4b9a      	ldr	r3, [pc, #616]	; (8006edc <_dtoa_r+0x594>)
 8006c74:	f00b 020f 	and.w	r2, fp, #15
 8006c78:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c7c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006c80:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006c84:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006c88:	ea4f 142b 	mov.w	r4, fp, asr #4
 8006c8c:	d016      	beq.n	8006cbc <_dtoa_r+0x374>
 8006c8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006c92:	4b93      	ldr	r3, [pc, #588]	; (8006ee0 <_dtoa_r+0x598>)
 8006c94:	2703      	movs	r7, #3
 8006c96:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006c9a:	f7f9 fd47 	bl	800072c <__aeabi_ddiv>
 8006c9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ca2:	f004 040f 	and.w	r4, r4, #15
 8006ca6:	4e8e      	ldr	r6, [pc, #568]	; (8006ee0 <_dtoa_r+0x598>)
 8006ca8:	b954      	cbnz	r4, 8006cc0 <_dtoa_r+0x378>
 8006caa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006cae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006cb2:	f7f9 fd3b 	bl	800072c <__aeabi_ddiv>
 8006cb6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006cba:	e029      	b.n	8006d10 <_dtoa_r+0x3c8>
 8006cbc:	2702      	movs	r7, #2
 8006cbe:	e7f2      	b.n	8006ca6 <_dtoa_r+0x35e>
 8006cc0:	07e1      	lsls	r1, r4, #31
 8006cc2:	d508      	bpl.n	8006cd6 <_dtoa_r+0x38e>
 8006cc4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006cc8:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006ccc:	f7f9 fc04 	bl	80004d8 <__aeabi_dmul>
 8006cd0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006cd4:	3701      	adds	r7, #1
 8006cd6:	1064      	asrs	r4, r4, #1
 8006cd8:	3608      	adds	r6, #8
 8006cda:	e7e5      	b.n	8006ca8 <_dtoa_r+0x360>
 8006cdc:	f000 80a5 	beq.w	8006e2a <_dtoa_r+0x4e2>
 8006ce0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006ce4:	f1cb 0400 	rsb	r4, fp, #0
 8006ce8:	4b7c      	ldr	r3, [pc, #496]	; (8006edc <_dtoa_r+0x594>)
 8006cea:	f004 020f 	and.w	r2, r4, #15
 8006cee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cf6:	f7f9 fbef 	bl	80004d8 <__aeabi_dmul>
 8006cfa:	2702      	movs	r7, #2
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d02:	4e77      	ldr	r6, [pc, #476]	; (8006ee0 <_dtoa_r+0x598>)
 8006d04:	1124      	asrs	r4, r4, #4
 8006d06:	2c00      	cmp	r4, #0
 8006d08:	f040 8084 	bne.w	8006e14 <_dtoa_r+0x4cc>
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d1d2      	bne.n	8006cb6 <_dtoa_r+0x36e>
 8006d10:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006d14:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006d18:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	f000 8087 	beq.w	8006e2e <_dtoa_r+0x4e6>
 8006d20:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006d24:	2200      	movs	r2, #0
 8006d26:	4b6f      	ldr	r3, [pc, #444]	; (8006ee4 <_dtoa_r+0x59c>)
 8006d28:	f7f9 fe48 	bl	80009bc <__aeabi_dcmplt>
 8006d2c:	2800      	cmp	r0, #0
 8006d2e:	d07e      	beq.n	8006e2e <_dtoa_r+0x4e6>
 8006d30:	9b08      	ldr	r3, [sp, #32]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d07b      	beq.n	8006e2e <_dtoa_r+0x4e6>
 8006d36:	9b06      	ldr	r3, [sp, #24]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	dd38      	ble.n	8006dae <_dtoa_r+0x466>
 8006d3c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006d40:	2200      	movs	r2, #0
 8006d42:	4b69      	ldr	r3, [pc, #420]	; (8006ee8 <_dtoa_r+0x5a0>)
 8006d44:	f7f9 fbc8 	bl	80004d8 <__aeabi_dmul>
 8006d48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d4c:	9c06      	ldr	r4, [sp, #24]
 8006d4e:	f10b 38ff 	add.w	r8, fp, #4294967295
 8006d52:	3701      	adds	r7, #1
 8006d54:	4638      	mov	r0, r7
 8006d56:	f7f9 fb55 	bl	8000404 <__aeabi_i2d>
 8006d5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d5e:	f7f9 fbbb 	bl	80004d8 <__aeabi_dmul>
 8006d62:	2200      	movs	r2, #0
 8006d64:	4b61      	ldr	r3, [pc, #388]	; (8006eec <_dtoa_r+0x5a4>)
 8006d66:	f7f9 fa01 	bl	800016c <__adddf3>
 8006d6a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006d6e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006d72:	9611      	str	r6, [sp, #68]	; 0x44
 8006d74:	2c00      	cmp	r4, #0
 8006d76:	d15d      	bne.n	8006e34 <_dtoa_r+0x4ec>
 8006d78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	4b5c      	ldr	r3, [pc, #368]	; (8006ef0 <_dtoa_r+0x5a8>)
 8006d80:	f7f9 f9f2 	bl	8000168 <__aeabi_dsub>
 8006d84:	4602      	mov	r2, r0
 8006d86:	460b      	mov	r3, r1
 8006d88:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006d8c:	4633      	mov	r3, r6
 8006d8e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006d90:	f7f9 fe32 	bl	80009f8 <__aeabi_dcmpgt>
 8006d94:	2800      	cmp	r0, #0
 8006d96:	f040 8295 	bne.w	80072c4 <_dtoa_r+0x97c>
 8006d9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d9e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006da0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006da4:	f7f9 fe0a 	bl	80009bc <__aeabi_dcmplt>
 8006da8:	2800      	cmp	r0, #0
 8006daa:	f040 8289 	bne.w	80072c0 <_dtoa_r+0x978>
 8006dae:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006db2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006db6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	f2c0 8151 	blt.w	8007060 <_dtoa_r+0x718>
 8006dbe:	f1bb 0f0e 	cmp.w	fp, #14
 8006dc2:	f300 814d 	bgt.w	8007060 <_dtoa_r+0x718>
 8006dc6:	4b45      	ldr	r3, [pc, #276]	; (8006edc <_dtoa_r+0x594>)
 8006dc8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006dcc:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006dd0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006dd4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	f280 80da 	bge.w	8006f90 <_dtoa_r+0x648>
 8006ddc:	9b08      	ldr	r3, [sp, #32]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	f300 80d6 	bgt.w	8006f90 <_dtoa_r+0x648>
 8006de4:	f040 826b 	bne.w	80072be <_dtoa_r+0x976>
 8006de8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006dec:	2200      	movs	r2, #0
 8006dee:	4b40      	ldr	r3, [pc, #256]	; (8006ef0 <_dtoa_r+0x5a8>)
 8006df0:	f7f9 fb72 	bl	80004d8 <__aeabi_dmul>
 8006df4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006df8:	f7f9 fdf4 	bl	80009e4 <__aeabi_dcmpge>
 8006dfc:	9c08      	ldr	r4, [sp, #32]
 8006dfe:	4626      	mov	r6, r4
 8006e00:	2800      	cmp	r0, #0
 8006e02:	f040 8241 	bne.w	8007288 <_dtoa_r+0x940>
 8006e06:	2331      	movs	r3, #49	; 0x31
 8006e08:	9f03      	ldr	r7, [sp, #12]
 8006e0a:	f10b 0b01 	add.w	fp, fp, #1
 8006e0e:	f807 3b01 	strb.w	r3, [r7], #1
 8006e12:	e23d      	b.n	8007290 <_dtoa_r+0x948>
 8006e14:	07e2      	lsls	r2, r4, #31
 8006e16:	d505      	bpl.n	8006e24 <_dtoa_r+0x4dc>
 8006e18:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006e1c:	f7f9 fb5c 	bl	80004d8 <__aeabi_dmul>
 8006e20:	2301      	movs	r3, #1
 8006e22:	3701      	adds	r7, #1
 8006e24:	1064      	asrs	r4, r4, #1
 8006e26:	3608      	adds	r6, #8
 8006e28:	e76d      	b.n	8006d06 <_dtoa_r+0x3be>
 8006e2a:	2702      	movs	r7, #2
 8006e2c:	e770      	b.n	8006d10 <_dtoa_r+0x3c8>
 8006e2e:	46d8      	mov	r8, fp
 8006e30:	9c08      	ldr	r4, [sp, #32]
 8006e32:	e78f      	b.n	8006d54 <_dtoa_r+0x40c>
 8006e34:	9903      	ldr	r1, [sp, #12]
 8006e36:	4b29      	ldr	r3, [pc, #164]	; (8006edc <_dtoa_r+0x594>)
 8006e38:	4421      	add	r1, r4
 8006e3a:	9112      	str	r1, [sp, #72]	; 0x48
 8006e3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006e3e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006e42:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8006e46:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006e4a:	2900      	cmp	r1, #0
 8006e4c:	d054      	beq.n	8006ef8 <_dtoa_r+0x5b0>
 8006e4e:	2000      	movs	r0, #0
 8006e50:	4928      	ldr	r1, [pc, #160]	; (8006ef4 <_dtoa_r+0x5ac>)
 8006e52:	f7f9 fc6b 	bl	800072c <__aeabi_ddiv>
 8006e56:	463b      	mov	r3, r7
 8006e58:	4632      	mov	r2, r6
 8006e5a:	f7f9 f985 	bl	8000168 <__aeabi_dsub>
 8006e5e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006e62:	9f03      	ldr	r7, [sp, #12]
 8006e64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e68:	f7f9 fde6 	bl	8000a38 <__aeabi_d2iz>
 8006e6c:	4604      	mov	r4, r0
 8006e6e:	f7f9 fac9 	bl	8000404 <__aeabi_i2d>
 8006e72:	4602      	mov	r2, r0
 8006e74:	460b      	mov	r3, r1
 8006e76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e7a:	f7f9 f975 	bl	8000168 <__aeabi_dsub>
 8006e7e:	4602      	mov	r2, r0
 8006e80:	460b      	mov	r3, r1
 8006e82:	3430      	adds	r4, #48	; 0x30
 8006e84:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006e88:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006e8c:	f807 4b01 	strb.w	r4, [r7], #1
 8006e90:	f7f9 fd94 	bl	80009bc <__aeabi_dcmplt>
 8006e94:	2800      	cmp	r0, #0
 8006e96:	d173      	bne.n	8006f80 <_dtoa_r+0x638>
 8006e98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e9c:	2000      	movs	r0, #0
 8006e9e:	4911      	ldr	r1, [pc, #68]	; (8006ee4 <_dtoa_r+0x59c>)
 8006ea0:	f7f9 f962 	bl	8000168 <__aeabi_dsub>
 8006ea4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006ea8:	f7f9 fd88 	bl	80009bc <__aeabi_dcmplt>
 8006eac:	2800      	cmp	r0, #0
 8006eae:	f040 80b6 	bne.w	800701e <_dtoa_r+0x6d6>
 8006eb2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006eb4:	429f      	cmp	r7, r3
 8006eb6:	f43f af7a 	beq.w	8006dae <_dtoa_r+0x466>
 8006eba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	4b09      	ldr	r3, [pc, #36]	; (8006ee8 <_dtoa_r+0x5a0>)
 8006ec2:	f7f9 fb09 	bl	80004d8 <__aeabi_dmul>
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006ecc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ed0:	4b05      	ldr	r3, [pc, #20]	; (8006ee8 <_dtoa_r+0x5a0>)
 8006ed2:	f7f9 fb01 	bl	80004d8 <__aeabi_dmul>
 8006ed6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006eda:	e7c3      	b.n	8006e64 <_dtoa_r+0x51c>
 8006edc:	08008608 	.word	0x08008608
 8006ee0:	080085e0 	.word	0x080085e0
 8006ee4:	3ff00000 	.word	0x3ff00000
 8006ee8:	40240000 	.word	0x40240000
 8006eec:	401c0000 	.word	0x401c0000
 8006ef0:	40140000 	.word	0x40140000
 8006ef4:	3fe00000 	.word	0x3fe00000
 8006ef8:	4630      	mov	r0, r6
 8006efa:	4639      	mov	r1, r7
 8006efc:	f7f9 faec 	bl	80004d8 <__aeabi_dmul>
 8006f00:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f02:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006f06:	9c03      	ldr	r4, [sp, #12]
 8006f08:	9314      	str	r3, [sp, #80]	; 0x50
 8006f0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f0e:	f7f9 fd93 	bl	8000a38 <__aeabi_d2iz>
 8006f12:	9015      	str	r0, [sp, #84]	; 0x54
 8006f14:	f7f9 fa76 	bl	8000404 <__aeabi_i2d>
 8006f18:	4602      	mov	r2, r0
 8006f1a:	460b      	mov	r3, r1
 8006f1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f20:	f7f9 f922 	bl	8000168 <__aeabi_dsub>
 8006f24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f26:	4606      	mov	r6, r0
 8006f28:	3330      	adds	r3, #48	; 0x30
 8006f2a:	f804 3b01 	strb.w	r3, [r4], #1
 8006f2e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f30:	460f      	mov	r7, r1
 8006f32:	429c      	cmp	r4, r3
 8006f34:	f04f 0200 	mov.w	r2, #0
 8006f38:	d124      	bne.n	8006f84 <_dtoa_r+0x63c>
 8006f3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006f3e:	4baf      	ldr	r3, [pc, #700]	; (80071fc <_dtoa_r+0x8b4>)
 8006f40:	f7f9 f914 	bl	800016c <__adddf3>
 8006f44:	4602      	mov	r2, r0
 8006f46:	460b      	mov	r3, r1
 8006f48:	4630      	mov	r0, r6
 8006f4a:	4639      	mov	r1, r7
 8006f4c:	f7f9 fd54 	bl	80009f8 <__aeabi_dcmpgt>
 8006f50:	2800      	cmp	r0, #0
 8006f52:	d163      	bne.n	800701c <_dtoa_r+0x6d4>
 8006f54:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006f58:	2000      	movs	r0, #0
 8006f5a:	49a8      	ldr	r1, [pc, #672]	; (80071fc <_dtoa_r+0x8b4>)
 8006f5c:	f7f9 f904 	bl	8000168 <__aeabi_dsub>
 8006f60:	4602      	mov	r2, r0
 8006f62:	460b      	mov	r3, r1
 8006f64:	4630      	mov	r0, r6
 8006f66:	4639      	mov	r1, r7
 8006f68:	f7f9 fd28 	bl	80009bc <__aeabi_dcmplt>
 8006f6c:	2800      	cmp	r0, #0
 8006f6e:	f43f af1e 	beq.w	8006dae <_dtoa_r+0x466>
 8006f72:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006f74:	1e7b      	subs	r3, r7, #1
 8006f76:	9314      	str	r3, [sp, #80]	; 0x50
 8006f78:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006f7c:	2b30      	cmp	r3, #48	; 0x30
 8006f7e:	d0f8      	beq.n	8006f72 <_dtoa_r+0x62a>
 8006f80:	46c3      	mov	fp, r8
 8006f82:	e03b      	b.n	8006ffc <_dtoa_r+0x6b4>
 8006f84:	4b9e      	ldr	r3, [pc, #632]	; (8007200 <_dtoa_r+0x8b8>)
 8006f86:	f7f9 faa7 	bl	80004d8 <__aeabi_dmul>
 8006f8a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f8e:	e7bc      	b.n	8006f0a <_dtoa_r+0x5c2>
 8006f90:	9f03      	ldr	r7, [sp, #12]
 8006f92:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006f96:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006f9a:	4640      	mov	r0, r8
 8006f9c:	4649      	mov	r1, r9
 8006f9e:	f7f9 fbc5 	bl	800072c <__aeabi_ddiv>
 8006fa2:	f7f9 fd49 	bl	8000a38 <__aeabi_d2iz>
 8006fa6:	4604      	mov	r4, r0
 8006fa8:	f7f9 fa2c 	bl	8000404 <__aeabi_i2d>
 8006fac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006fb0:	f7f9 fa92 	bl	80004d8 <__aeabi_dmul>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	460b      	mov	r3, r1
 8006fb8:	4640      	mov	r0, r8
 8006fba:	4649      	mov	r1, r9
 8006fbc:	f7f9 f8d4 	bl	8000168 <__aeabi_dsub>
 8006fc0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006fc4:	f807 6b01 	strb.w	r6, [r7], #1
 8006fc8:	9e03      	ldr	r6, [sp, #12]
 8006fca:	f8dd c020 	ldr.w	ip, [sp, #32]
 8006fce:	1bbe      	subs	r6, r7, r6
 8006fd0:	45b4      	cmp	ip, r6
 8006fd2:	4602      	mov	r2, r0
 8006fd4:	460b      	mov	r3, r1
 8006fd6:	d136      	bne.n	8007046 <_dtoa_r+0x6fe>
 8006fd8:	f7f9 f8c8 	bl	800016c <__adddf3>
 8006fdc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006fe0:	4680      	mov	r8, r0
 8006fe2:	4689      	mov	r9, r1
 8006fe4:	f7f9 fd08 	bl	80009f8 <__aeabi_dcmpgt>
 8006fe8:	bb58      	cbnz	r0, 8007042 <_dtoa_r+0x6fa>
 8006fea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006fee:	4640      	mov	r0, r8
 8006ff0:	4649      	mov	r1, r9
 8006ff2:	f7f9 fcd9 	bl	80009a8 <__aeabi_dcmpeq>
 8006ff6:	b108      	cbz	r0, 8006ffc <_dtoa_r+0x6b4>
 8006ff8:	07e3      	lsls	r3, r4, #31
 8006ffa:	d422      	bmi.n	8007042 <_dtoa_r+0x6fa>
 8006ffc:	4651      	mov	r1, sl
 8006ffe:	4628      	mov	r0, r5
 8007000:	f000 fb0e 	bl	8007620 <_Bfree>
 8007004:	2300      	movs	r3, #0
 8007006:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007008:	703b      	strb	r3, [r7, #0]
 800700a:	f10b 0301 	add.w	r3, fp, #1
 800700e:	6013      	str	r3, [r2, #0]
 8007010:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007012:	2b00      	cmp	r3, #0
 8007014:	f43f ace6 	beq.w	80069e4 <_dtoa_r+0x9c>
 8007018:	601f      	str	r7, [r3, #0]
 800701a:	e4e3      	b.n	80069e4 <_dtoa_r+0x9c>
 800701c:	4627      	mov	r7, r4
 800701e:	463b      	mov	r3, r7
 8007020:	461f      	mov	r7, r3
 8007022:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007026:	2a39      	cmp	r2, #57	; 0x39
 8007028:	d107      	bne.n	800703a <_dtoa_r+0x6f2>
 800702a:	9a03      	ldr	r2, [sp, #12]
 800702c:	429a      	cmp	r2, r3
 800702e:	d1f7      	bne.n	8007020 <_dtoa_r+0x6d8>
 8007030:	2230      	movs	r2, #48	; 0x30
 8007032:	9903      	ldr	r1, [sp, #12]
 8007034:	f108 0801 	add.w	r8, r8, #1
 8007038:	700a      	strb	r2, [r1, #0]
 800703a:	781a      	ldrb	r2, [r3, #0]
 800703c:	3201      	adds	r2, #1
 800703e:	701a      	strb	r2, [r3, #0]
 8007040:	e79e      	b.n	8006f80 <_dtoa_r+0x638>
 8007042:	46d8      	mov	r8, fp
 8007044:	e7eb      	b.n	800701e <_dtoa_r+0x6d6>
 8007046:	2200      	movs	r2, #0
 8007048:	4b6d      	ldr	r3, [pc, #436]	; (8007200 <_dtoa_r+0x8b8>)
 800704a:	f7f9 fa45 	bl	80004d8 <__aeabi_dmul>
 800704e:	2200      	movs	r2, #0
 8007050:	2300      	movs	r3, #0
 8007052:	4680      	mov	r8, r0
 8007054:	4689      	mov	r9, r1
 8007056:	f7f9 fca7 	bl	80009a8 <__aeabi_dcmpeq>
 800705a:	2800      	cmp	r0, #0
 800705c:	d09b      	beq.n	8006f96 <_dtoa_r+0x64e>
 800705e:	e7cd      	b.n	8006ffc <_dtoa_r+0x6b4>
 8007060:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007062:	2a00      	cmp	r2, #0
 8007064:	f000 80c4 	beq.w	80071f0 <_dtoa_r+0x8a8>
 8007068:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800706a:	2a01      	cmp	r2, #1
 800706c:	f300 80a8 	bgt.w	80071c0 <_dtoa_r+0x878>
 8007070:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007072:	2a00      	cmp	r2, #0
 8007074:	f000 80a0 	beq.w	80071b8 <_dtoa_r+0x870>
 8007078:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800707c:	464f      	mov	r7, r9
 800707e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007080:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007082:	2101      	movs	r1, #1
 8007084:	441a      	add	r2, r3
 8007086:	4628      	mov	r0, r5
 8007088:	4499      	add	r9, r3
 800708a:	9209      	str	r2, [sp, #36]	; 0x24
 800708c:	f000 fb7e 	bl	800778c <__i2b>
 8007090:	4606      	mov	r6, r0
 8007092:	b15f      	cbz	r7, 80070ac <_dtoa_r+0x764>
 8007094:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007096:	2b00      	cmp	r3, #0
 8007098:	dd08      	ble.n	80070ac <_dtoa_r+0x764>
 800709a:	42bb      	cmp	r3, r7
 800709c:	bfa8      	it	ge
 800709e:	463b      	movge	r3, r7
 80070a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80070a2:	eba9 0903 	sub.w	r9, r9, r3
 80070a6:	1aff      	subs	r7, r7, r3
 80070a8:	1ad3      	subs	r3, r2, r3
 80070aa:	9309      	str	r3, [sp, #36]	; 0x24
 80070ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070ae:	b1f3      	cbz	r3, 80070ee <_dtoa_r+0x7a6>
 80070b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	f000 80a0 	beq.w	80071f8 <_dtoa_r+0x8b0>
 80070b8:	2c00      	cmp	r4, #0
 80070ba:	dd10      	ble.n	80070de <_dtoa_r+0x796>
 80070bc:	4631      	mov	r1, r6
 80070be:	4622      	mov	r2, r4
 80070c0:	4628      	mov	r0, r5
 80070c2:	f000 fc21 	bl	8007908 <__pow5mult>
 80070c6:	4652      	mov	r2, sl
 80070c8:	4601      	mov	r1, r0
 80070ca:	4606      	mov	r6, r0
 80070cc:	4628      	mov	r0, r5
 80070ce:	f000 fb73 	bl	80077b8 <__multiply>
 80070d2:	4680      	mov	r8, r0
 80070d4:	4651      	mov	r1, sl
 80070d6:	4628      	mov	r0, r5
 80070d8:	f000 faa2 	bl	8007620 <_Bfree>
 80070dc:	46c2      	mov	sl, r8
 80070de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070e0:	1b1a      	subs	r2, r3, r4
 80070e2:	d004      	beq.n	80070ee <_dtoa_r+0x7a6>
 80070e4:	4651      	mov	r1, sl
 80070e6:	4628      	mov	r0, r5
 80070e8:	f000 fc0e 	bl	8007908 <__pow5mult>
 80070ec:	4682      	mov	sl, r0
 80070ee:	2101      	movs	r1, #1
 80070f0:	4628      	mov	r0, r5
 80070f2:	f000 fb4b 	bl	800778c <__i2b>
 80070f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070f8:	4604      	mov	r4, r0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	f340 8082 	ble.w	8007204 <_dtoa_r+0x8bc>
 8007100:	461a      	mov	r2, r3
 8007102:	4601      	mov	r1, r0
 8007104:	4628      	mov	r0, r5
 8007106:	f000 fbff 	bl	8007908 <__pow5mult>
 800710a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800710c:	4604      	mov	r4, r0
 800710e:	2b01      	cmp	r3, #1
 8007110:	dd7b      	ble.n	800720a <_dtoa_r+0x8c2>
 8007112:	f04f 0800 	mov.w	r8, #0
 8007116:	6923      	ldr	r3, [r4, #16]
 8007118:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800711c:	6918      	ldr	r0, [r3, #16]
 800711e:	f000 fae7 	bl	80076f0 <__hi0bits>
 8007122:	f1c0 0020 	rsb	r0, r0, #32
 8007126:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007128:	4418      	add	r0, r3
 800712a:	f010 001f 	ands.w	r0, r0, #31
 800712e:	f000 8092 	beq.w	8007256 <_dtoa_r+0x90e>
 8007132:	f1c0 0320 	rsb	r3, r0, #32
 8007136:	2b04      	cmp	r3, #4
 8007138:	f340 8085 	ble.w	8007246 <_dtoa_r+0x8fe>
 800713c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800713e:	f1c0 001c 	rsb	r0, r0, #28
 8007142:	4403      	add	r3, r0
 8007144:	4481      	add	r9, r0
 8007146:	4407      	add	r7, r0
 8007148:	9309      	str	r3, [sp, #36]	; 0x24
 800714a:	f1b9 0f00 	cmp.w	r9, #0
 800714e:	dd05      	ble.n	800715c <_dtoa_r+0x814>
 8007150:	4651      	mov	r1, sl
 8007152:	464a      	mov	r2, r9
 8007154:	4628      	mov	r0, r5
 8007156:	f000 fc31 	bl	80079bc <__lshift>
 800715a:	4682      	mov	sl, r0
 800715c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800715e:	2b00      	cmp	r3, #0
 8007160:	dd05      	ble.n	800716e <_dtoa_r+0x826>
 8007162:	4621      	mov	r1, r4
 8007164:	461a      	mov	r2, r3
 8007166:	4628      	mov	r0, r5
 8007168:	f000 fc28 	bl	80079bc <__lshift>
 800716c:	4604      	mov	r4, r0
 800716e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007170:	2b00      	cmp	r3, #0
 8007172:	d072      	beq.n	800725a <_dtoa_r+0x912>
 8007174:	4621      	mov	r1, r4
 8007176:	4650      	mov	r0, sl
 8007178:	f000 fc8c 	bl	8007a94 <__mcmp>
 800717c:	2800      	cmp	r0, #0
 800717e:	da6c      	bge.n	800725a <_dtoa_r+0x912>
 8007180:	2300      	movs	r3, #0
 8007182:	4651      	mov	r1, sl
 8007184:	220a      	movs	r2, #10
 8007186:	4628      	mov	r0, r5
 8007188:	f000 fa6c 	bl	8007664 <__multadd>
 800718c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800718e:	4682      	mov	sl, r0
 8007190:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007194:	2b00      	cmp	r3, #0
 8007196:	f000 81ac 	beq.w	80074f2 <_dtoa_r+0xbaa>
 800719a:	2300      	movs	r3, #0
 800719c:	4631      	mov	r1, r6
 800719e:	220a      	movs	r2, #10
 80071a0:	4628      	mov	r0, r5
 80071a2:	f000 fa5f 	bl	8007664 <__multadd>
 80071a6:	9b06      	ldr	r3, [sp, #24]
 80071a8:	4606      	mov	r6, r0
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	f300 8093 	bgt.w	80072d6 <_dtoa_r+0x98e>
 80071b0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80071b2:	2b02      	cmp	r3, #2
 80071b4:	dc59      	bgt.n	800726a <_dtoa_r+0x922>
 80071b6:	e08e      	b.n	80072d6 <_dtoa_r+0x98e>
 80071b8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80071ba:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80071be:	e75d      	b.n	800707c <_dtoa_r+0x734>
 80071c0:	9b08      	ldr	r3, [sp, #32]
 80071c2:	1e5c      	subs	r4, r3, #1
 80071c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071c6:	42a3      	cmp	r3, r4
 80071c8:	bfbf      	itttt	lt
 80071ca:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80071cc:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 80071ce:	1ae3      	sublt	r3, r4, r3
 80071d0:	18d2      	addlt	r2, r2, r3
 80071d2:	bfa8      	it	ge
 80071d4:	1b1c      	subge	r4, r3, r4
 80071d6:	9b08      	ldr	r3, [sp, #32]
 80071d8:	bfbe      	ittt	lt
 80071da:	940a      	strlt	r4, [sp, #40]	; 0x28
 80071dc:	920e      	strlt	r2, [sp, #56]	; 0x38
 80071de:	2400      	movlt	r4, #0
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	bfb5      	itete	lt
 80071e4:	eba9 0703 	sublt.w	r7, r9, r3
 80071e8:	464f      	movge	r7, r9
 80071ea:	2300      	movlt	r3, #0
 80071ec:	9b08      	ldrge	r3, [sp, #32]
 80071ee:	e747      	b.n	8007080 <_dtoa_r+0x738>
 80071f0:	464f      	mov	r7, r9
 80071f2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80071f4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80071f6:	e74c      	b.n	8007092 <_dtoa_r+0x74a>
 80071f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80071fa:	e773      	b.n	80070e4 <_dtoa_r+0x79c>
 80071fc:	3fe00000 	.word	0x3fe00000
 8007200:	40240000 	.word	0x40240000
 8007204:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007206:	2b01      	cmp	r3, #1
 8007208:	dc18      	bgt.n	800723c <_dtoa_r+0x8f4>
 800720a:	9b04      	ldr	r3, [sp, #16]
 800720c:	b9b3      	cbnz	r3, 800723c <_dtoa_r+0x8f4>
 800720e:	9b05      	ldr	r3, [sp, #20]
 8007210:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007214:	b993      	cbnz	r3, 800723c <_dtoa_r+0x8f4>
 8007216:	9b05      	ldr	r3, [sp, #20]
 8007218:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800721c:	0d1b      	lsrs	r3, r3, #20
 800721e:	051b      	lsls	r3, r3, #20
 8007220:	b17b      	cbz	r3, 8007242 <_dtoa_r+0x8fa>
 8007222:	f04f 0801 	mov.w	r8, #1
 8007226:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007228:	f109 0901 	add.w	r9, r9, #1
 800722c:	3301      	adds	r3, #1
 800722e:	9309      	str	r3, [sp, #36]	; 0x24
 8007230:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007232:	2b00      	cmp	r3, #0
 8007234:	f47f af6f 	bne.w	8007116 <_dtoa_r+0x7ce>
 8007238:	2001      	movs	r0, #1
 800723a:	e774      	b.n	8007126 <_dtoa_r+0x7de>
 800723c:	f04f 0800 	mov.w	r8, #0
 8007240:	e7f6      	b.n	8007230 <_dtoa_r+0x8e8>
 8007242:	4698      	mov	r8, r3
 8007244:	e7f4      	b.n	8007230 <_dtoa_r+0x8e8>
 8007246:	d080      	beq.n	800714a <_dtoa_r+0x802>
 8007248:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800724a:	331c      	adds	r3, #28
 800724c:	441a      	add	r2, r3
 800724e:	4499      	add	r9, r3
 8007250:	441f      	add	r7, r3
 8007252:	9209      	str	r2, [sp, #36]	; 0x24
 8007254:	e779      	b.n	800714a <_dtoa_r+0x802>
 8007256:	4603      	mov	r3, r0
 8007258:	e7f6      	b.n	8007248 <_dtoa_r+0x900>
 800725a:	9b08      	ldr	r3, [sp, #32]
 800725c:	2b00      	cmp	r3, #0
 800725e:	dc34      	bgt.n	80072ca <_dtoa_r+0x982>
 8007260:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007262:	2b02      	cmp	r3, #2
 8007264:	dd31      	ble.n	80072ca <_dtoa_r+0x982>
 8007266:	9b08      	ldr	r3, [sp, #32]
 8007268:	9306      	str	r3, [sp, #24]
 800726a:	9b06      	ldr	r3, [sp, #24]
 800726c:	b963      	cbnz	r3, 8007288 <_dtoa_r+0x940>
 800726e:	4621      	mov	r1, r4
 8007270:	2205      	movs	r2, #5
 8007272:	4628      	mov	r0, r5
 8007274:	f000 f9f6 	bl	8007664 <__multadd>
 8007278:	4601      	mov	r1, r0
 800727a:	4604      	mov	r4, r0
 800727c:	4650      	mov	r0, sl
 800727e:	f000 fc09 	bl	8007a94 <__mcmp>
 8007282:	2800      	cmp	r0, #0
 8007284:	f73f adbf 	bgt.w	8006e06 <_dtoa_r+0x4be>
 8007288:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800728a:	9f03      	ldr	r7, [sp, #12]
 800728c:	ea6f 0b03 	mvn.w	fp, r3
 8007290:	f04f 0800 	mov.w	r8, #0
 8007294:	4621      	mov	r1, r4
 8007296:	4628      	mov	r0, r5
 8007298:	f000 f9c2 	bl	8007620 <_Bfree>
 800729c:	2e00      	cmp	r6, #0
 800729e:	f43f aead 	beq.w	8006ffc <_dtoa_r+0x6b4>
 80072a2:	f1b8 0f00 	cmp.w	r8, #0
 80072a6:	d005      	beq.n	80072b4 <_dtoa_r+0x96c>
 80072a8:	45b0      	cmp	r8, r6
 80072aa:	d003      	beq.n	80072b4 <_dtoa_r+0x96c>
 80072ac:	4641      	mov	r1, r8
 80072ae:	4628      	mov	r0, r5
 80072b0:	f000 f9b6 	bl	8007620 <_Bfree>
 80072b4:	4631      	mov	r1, r6
 80072b6:	4628      	mov	r0, r5
 80072b8:	f000 f9b2 	bl	8007620 <_Bfree>
 80072bc:	e69e      	b.n	8006ffc <_dtoa_r+0x6b4>
 80072be:	2400      	movs	r4, #0
 80072c0:	4626      	mov	r6, r4
 80072c2:	e7e1      	b.n	8007288 <_dtoa_r+0x940>
 80072c4:	46c3      	mov	fp, r8
 80072c6:	4626      	mov	r6, r4
 80072c8:	e59d      	b.n	8006e06 <_dtoa_r+0x4be>
 80072ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	f000 80c8 	beq.w	8007462 <_dtoa_r+0xb1a>
 80072d2:	9b08      	ldr	r3, [sp, #32]
 80072d4:	9306      	str	r3, [sp, #24]
 80072d6:	2f00      	cmp	r7, #0
 80072d8:	dd05      	ble.n	80072e6 <_dtoa_r+0x99e>
 80072da:	4631      	mov	r1, r6
 80072dc:	463a      	mov	r2, r7
 80072de:	4628      	mov	r0, r5
 80072e0:	f000 fb6c 	bl	80079bc <__lshift>
 80072e4:	4606      	mov	r6, r0
 80072e6:	f1b8 0f00 	cmp.w	r8, #0
 80072ea:	d05b      	beq.n	80073a4 <_dtoa_r+0xa5c>
 80072ec:	4628      	mov	r0, r5
 80072ee:	6871      	ldr	r1, [r6, #4]
 80072f0:	f000 f956 	bl	80075a0 <_Balloc>
 80072f4:	4607      	mov	r7, r0
 80072f6:	b928      	cbnz	r0, 8007304 <_dtoa_r+0x9bc>
 80072f8:	4602      	mov	r2, r0
 80072fa:	f240 21ef 	movw	r1, #751	; 0x2ef
 80072fe:	4b81      	ldr	r3, [pc, #516]	; (8007504 <_dtoa_r+0xbbc>)
 8007300:	f7ff bb36 	b.w	8006970 <_dtoa_r+0x28>
 8007304:	6932      	ldr	r2, [r6, #16]
 8007306:	f106 010c 	add.w	r1, r6, #12
 800730a:	3202      	adds	r2, #2
 800730c:	0092      	lsls	r2, r2, #2
 800730e:	300c      	adds	r0, #12
 8007310:	f000 fd68 	bl	8007de4 <memcpy>
 8007314:	2201      	movs	r2, #1
 8007316:	4639      	mov	r1, r7
 8007318:	4628      	mov	r0, r5
 800731a:	f000 fb4f 	bl	80079bc <__lshift>
 800731e:	46b0      	mov	r8, r6
 8007320:	4606      	mov	r6, r0
 8007322:	9b03      	ldr	r3, [sp, #12]
 8007324:	9a03      	ldr	r2, [sp, #12]
 8007326:	3301      	adds	r3, #1
 8007328:	9308      	str	r3, [sp, #32]
 800732a:	9b06      	ldr	r3, [sp, #24]
 800732c:	4413      	add	r3, r2
 800732e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007330:	9b04      	ldr	r3, [sp, #16]
 8007332:	f003 0301 	and.w	r3, r3, #1
 8007336:	930a      	str	r3, [sp, #40]	; 0x28
 8007338:	9b08      	ldr	r3, [sp, #32]
 800733a:	4621      	mov	r1, r4
 800733c:	3b01      	subs	r3, #1
 800733e:	4650      	mov	r0, sl
 8007340:	9304      	str	r3, [sp, #16]
 8007342:	f7ff fa76 	bl	8006832 <quorem>
 8007346:	4641      	mov	r1, r8
 8007348:	9006      	str	r0, [sp, #24]
 800734a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800734e:	4650      	mov	r0, sl
 8007350:	f000 fba0 	bl	8007a94 <__mcmp>
 8007354:	4632      	mov	r2, r6
 8007356:	9009      	str	r0, [sp, #36]	; 0x24
 8007358:	4621      	mov	r1, r4
 800735a:	4628      	mov	r0, r5
 800735c:	f000 fbb6 	bl	8007acc <__mdiff>
 8007360:	68c2      	ldr	r2, [r0, #12]
 8007362:	4607      	mov	r7, r0
 8007364:	bb02      	cbnz	r2, 80073a8 <_dtoa_r+0xa60>
 8007366:	4601      	mov	r1, r0
 8007368:	4650      	mov	r0, sl
 800736a:	f000 fb93 	bl	8007a94 <__mcmp>
 800736e:	4602      	mov	r2, r0
 8007370:	4639      	mov	r1, r7
 8007372:	4628      	mov	r0, r5
 8007374:	920c      	str	r2, [sp, #48]	; 0x30
 8007376:	f000 f953 	bl	8007620 <_Bfree>
 800737a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800737c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800737e:	9f08      	ldr	r7, [sp, #32]
 8007380:	ea43 0102 	orr.w	r1, r3, r2
 8007384:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007386:	4319      	orrs	r1, r3
 8007388:	d110      	bne.n	80073ac <_dtoa_r+0xa64>
 800738a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800738e:	d029      	beq.n	80073e4 <_dtoa_r+0xa9c>
 8007390:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007392:	2b00      	cmp	r3, #0
 8007394:	dd02      	ble.n	800739c <_dtoa_r+0xa54>
 8007396:	9b06      	ldr	r3, [sp, #24]
 8007398:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800739c:	9b04      	ldr	r3, [sp, #16]
 800739e:	f883 9000 	strb.w	r9, [r3]
 80073a2:	e777      	b.n	8007294 <_dtoa_r+0x94c>
 80073a4:	4630      	mov	r0, r6
 80073a6:	e7ba      	b.n	800731e <_dtoa_r+0x9d6>
 80073a8:	2201      	movs	r2, #1
 80073aa:	e7e1      	b.n	8007370 <_dtoa_r+0xa28>
 80073ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	db04      	blt.n	80073bc <_dtoa_r+0xa74>
 80073b2:	9922      	ldr	r1, [sp, #136]	; 0x88
 80073b4:	430b      	orrs	r3, r1
 80073b6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80073b8:	430b      	orrs	r3, r1
 80073ba:	d120      	bne.n	80073fe <_dtoa_r+0xab6>
 80073bc:	2a00      	cmp	r2, #0
 80073be:	dded      	ble.n	800739c <_dtoa_r+0xa54>
 80073c0:	4651      	mov	r1, sl
 80073c2:	2201      	movs	r2, #1
 80073c4:	4628      	mov	r0, r5
 80073c6:	f000 faf9 	bl	80079bc <__lshift>
 80073ca:	4621      	mov	r1, r4
 80073cc:	4682      	mov	sl, r0
 80073ce:	f000 fb61 	bl	8007a94 <__mcmp>
 80073d2:	2800      	cmp	r0, #0
 80073d4:	dc03      	bgt.n	80073de <_dtoa_r+0xa96>
 80073d6:	d1e1      	bne.n	800739c <_dtoa_r+0xa54>
 80073d8:	f019 0f01 	tst.w	r9, #1
 80073dc:	d0de      	beq.n	800739c <_dtoa_r+0xa54>
 80073de:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80073e2:	d1d8      	bne.n	8007396 <_dtoa_r+0xa4e>
 80073e4:	2339      	movs	r3, #57	; 0x39
 80073e6:	9a04      	ldr	r2, [sp, #16]
 80073e8:	7013      	strb	r3, [r2, #0]
 80073ea:	463b      	mov	r3, r7
 80073ec:	461f      	mov	r7, r3
 80073ee:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80073f2:	3b01      	subs	r3, #1
 80073f4:	2a39      	cmp	r2, #57	; 0x39
 80073f6:	d06b      	beq.n	80074d0 <_dtoa_r+0xb88>
 80073f8:	3201      	adds	r2, #1
 80073fa:	701a      	strb	r2, [r3, #0]
 80073fc:	e74a      	b.n	8007294 <_dtoa_r+0x94c>
 80073fe:	2a00      	cmp	r2, #0
 8007400:	dd07      	ble.n	8007412 <_dtoa_r+0xaca>
 8007402:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007406:	d0ed      	beq.n	80073e4 <_dtoa_r+0xa9c>
 8007408:	9a04      	ldr	r2, [sp, #16]
 800740a:	f109 0301 	add.w	r3, r9, #1
 800740e:	7013      	strb	r3, [r2, #0]
 8007410:	e740      	b.n	8007294 <_dtoa_r+0x94c>
 8007412:	9b08      	ldr	r3, [sp, #32]
 8007414:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007416:	f803 9c01 	strb.w	r9, [r3, #-1]
 800741a:	4293      	cmp	r3, r2
 800741c:	d042      	beq.n	80074a4 <_dtoa_r+0xb5c>
 800741e:	4651      	mov	r1, sl
 8007420:	2300      	movs	r3, #0
 8007422:	220a      	movs	r2, #10
 8007424:	4628      	mov	r0, r5
 8007426:	f000 f91d 	bl	8007664 <__multadd>
 800742a:	45b0      	cmp	r8, r6
 800742c:	4682      	mov	sl, r0
 800742e:	f04f 0300 	mov.w	r3, #0
 8007432:	f04f 020a 	mov.w	r2, #10
 8007436:	4641      	mov	r1, r8
 8007438:	4628      	mov	r0, r5
 800743a:	d107      	bne.n	800744c <_dtoa_r+0xb04>
 800743c:	f000 f912 	bl	8007664 <__multadd>
 8007440:	4680      	mov	r8, r0
 8007442:	4606      	mov	r6, r0
 8007444:	9b08      	ldr	r3, [sp, #32]
 8007446:	3301      	adds	r3, #1
 8007448:	9308      	str	r3, [sp, #32]
 800744a:	e775      	b.n	8007338 <_dtoa_r+0x9f0>
 800744c:	f000 f90a 	bl	8007664 <__multadd>
 8007450:	4631      	mov	r1, r6
 8007452:	4680      	mov	r8, r0
 8007454:	2300      	movs	r3, #0
 8007456:	220a      	movs	r2, #10
 8007458:	4628      	mov	r0, r5
 800745a:	f000 f903 	bl	8007664 <__multadd>
 800745e:	4606      	mov	r6, r0
 8007460:	e7f0      	b.n	8007444 <_dtoa_r+0xafc>
 8007462:	9b08      	ldr	r3, [sp, #32]
 8007464:	9306      	str	r3, [sp, #24]
 8007466:	9f03      	ldr	r7, [sp, #12]
 8007468:	4621      	mov	r1, r4
 800746a:	4650      	mov	r0, sl
 800746c:	f7ff f9e1 	bl	8006832 <quorem>
 8007470:	9b03      	ldr	r3, [sp, #12]
 8007472:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007476:	f807 9b01 	strb.w	r9, [r7], #1
 800747a:	1afa      	subs	r2, r7, r3
 800747c:	9b06      	ldr	r3, [sp, #24]
 800747e:	4293      	cmp	r3, r2
 8007480:	dd07      	ble.n	8007492 <_dtoa_r+0xb4a>
 8007482:	4651      	mov	r1, sl
 8007484:	2300      	movs	r3, #0
 8007486:	220a      	movs	r2, #10
 8007488:	4628      	mov	r0, r5
 800748a:	f000 f8eb 	bl	8007664 <__multadd>
 800748e:	4682      	mov	sl, r0
 8007490:	e7ea      	b.n	8007468 <_dtoa_r+0xb20>
 8007492:	9b06      	ldr	r3, [sp, #24]
 8007494:	f04f 0800 	mov.w	r8, #0
 8007498:	2b00      	cmp	r3, #0
 800749a:	bfcc      	ite	gt
 800749c:	461f      	movgt	r7, r3
 800749e:	2701      	movle	r7, #1
 80074a0:	9b03      	ldr	r3, [sp, #12]
 80074a2:	441f      	add	r7, r3
 80074a4:	4651      	mov	r1, sl
 80074a6:	2201      	movs	r2, #1
 80074a8:	4628      	mov	r0, r5
 80074aa:	f000 fa87 	bl	80079bc <__lshift>
 80074ae:	4621      	mov	r1, r4
 80074b0:	4682      	mov	sl, r0
 80074b2:	f000 faef 	bl	8007a94 <__mcmp>
 80074b6:	2800      	cmp	r0, #0
 80074b8:	dc97      	bgt.n	80073ea <_dtoa_r+0xaa2>
 80074ba:	d102      	bne.n	80074c2 <_dtoa_r+0xb7a>
 80074bc:	f019 0f01 	tst.w	r9, #1
 80074c0:	d193      	bne.n	80073ea <_dtoa_r+0xaa2>
 80074c2:	463b      	mov	r3, r7
 80074c4:	461f      	mov	r7, r3
 80074c6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80074ca:	2a30      	cmp	r2, #48	; 0x30
 80074cc:	d0fa      	beq.n	80074c4 <_dtoa_r+0xb7c>
 80074ce:	e6e1      	b.n	8007294 <_dtoa_r+0x94c>
 80074d0:	9a03      	ldr	r2, [sp, #12]
 80074d2:	429a      	cmp	r2, r3
 80074d4:	d18a      	bne.n	80073ec <_dtoa_r+0xaa4>
 80074d6:	2331      	movs	r3, #49	; 0x31
 80074d8:	f10b 0b01 	add.w	fp, fp, #1
 80074dc:	e797      	b.n	800740e <_dtoa_r+0xac6>
 80074de:	4b0a      	ldr	r3, [pc, #40]	; (8007508 <_dtoa_r+0xbc0>)
 80074e0:	f7ff ba9f 	b.w	8006a22 <_dtoa_r+0xda>
 80074e4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	f47f aa77 	bne.w	80069da <_dtoa_r+0x92>
 80074ec:	4b07      	ldr	r3, [pc, #28]	; (800750c <_dtoa_r+0xbc4>)
 80074ee:	f7ff ba98 	b.w	8006a22 <_dtoa_r+0xda>
 80074f2:	9b06      	ldr	r3, [sp, #24]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	dcb6      	bgt.n	8007466 <_dtoa_r+0xb1e>
 80074f8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80074fa:	2b02      	cmp	r3, #2
 80074fc:	f73f aeb5 	bgt.w	800726a <_dtoa_r+0x922>
 8007500:	e7b1      	b.n	8007466 <_dtoa_r+0xb1e>
 8007502:	bf00      	nop
 8007504:	08008572 	.word	0x08008572
 8007508:	080084d2 	.word	0x080084d2
 800750c:	080084f6 	.word	0x080084f6

08007510 <_free_r>:
 8007510:	b538      	push	{r3, r4, r5, lr}
 8007512:	4605      	mov	r5, r0
 8007514:	2900      	cmp	r1, #0
 8007516:	d040      	beq.n	800759a <_free_r+0x8a>
 8007518:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800751c:	1f0c      	subs	r4, r1, #4
 800751e:	2b00      	cmp	r3, #0
 8007520:	bfb8      	it	lt
 8007522:	18e4      	addlt	r4, r4, r3
 8007524:	f7fe fb78 	bl	8005c18 <__malloc_lock>
 8007528:	4a1c      	ldr	r2, [pc, #112]	; (800759c <_free_r+0x8c>)
 800752a:	6813      	ldr	r3, [r2, #0]
 800752c:	b933      	cbnz	r3, 800753c <_free_r+0x2c>
 800752e:	6063      	str	r3, [r4, #4]
 8007530:	6014      	str	r4, [r2, #0]
 8007532:	4628      	mov	r0, r5
 8007534:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007538:	f7fe bb74 	b.w	8005c24 <__malloc_unlock>
 800753c:	42a3      	cmp	r3, r4
 800753e:	d908      	bls.n	8007552 <_free_r+0x42>
 8007540:	6820      	ldr	r0, [r4, #0]
 8007542:	1821      	adds	r1, r4, r0
 8007544:	428b      	cmp	r3, r1
 8007546:	bf01      	itttt	eq
 8007548:	6819      	ldreq	r1, [r3, #0]
 800754a:	685b      	ldreq	r3, [r3, #4]
 800754c:	1809      	addeq	r1, r1, r0
 800754e:	6021      	streq	r1, [r4, #0]
 8007550:	e7ed      	b.n	800752e <_free_r+0x1e>
 8007552:	461a      	mov	r2, r3
 8007554:	685b      	ldr	r3, [r3, #4]
 8007556:	b10b      	cbz	r3, 800755c <_free_r+0x4c>
 8007558:	42a3      	cmp	r3, r4
 800755a:	d9fa      	bls.n	8007552 <_free_r+0x42>
 800755c:	6811      	ldr	r1, [r2, #0]
 800755e:	1850      	adds	r0, r2, r1
 8007560:	42a0      	cmp	r0, r4
 8007562:	d10b      	bne.n	800757c <_free_r+0x6c>
 8007564:	6820      	ldr	r0, [r4, #0]
 8007566:	4401      	add	r1, r0
 8007568:	1850      	adds	r0, r2, r1
 800756a:	4283      	cmp	r3, r0
 800756c:	6011      	str	r1, [r2, #0]
 800756e:	d1e0      	bne.n	8007532 <_free_r+0x22>
 8007570:	6818      	ldr	r0, [r3, #0]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	4408      	add	r0, r1
 8007576:	6010      	str	r0, [r2, #0]
 8007578:	6053      	str	r3, [r2, #4]
 800757a:	e7da      	b.n	8007532 <_free_r+0x22>
 800757c:	d902      	bls.n	8007584 <_free_r+0x74>
 800757e:	230c      	movs	r3, #12
 8007580:	602b      	str	r3, [r5, #0]
 8007582:	e7d6      	b.n	8007532 <_free_r+0x22>
 8007584:	6820      	ldr	r0, [r4, #0]
 8007586:	1821      	adds	r1, r4, r0
 8007588:	428b      	cmp	r3, r1
 800758a:	bf01      	itttt	eq
 800758c:	6819      	ldreq	r1, [r3, #0]
 800758e:	685b      	ldreq	r3, [r3, #4]
 8007590:	1809      	addeq	r1, r1, r0
 8007592:	6021      	streq	r1, [r4, #0]
 8007594:	6063      	str	r3, [r4, #4]
 8007596:	6054      	str	r4, [r2, #4]
 8007598:	e7cb      	b.n	8007532 <_free_r+0x22>
 800759a:	bd38      	pop	{r3, r4, r5, pc}
 800759c:	200003c4 	.word	0x200003c4

080075a0 <_Balloc>:
 80075a0:	b570      	push	{r4, r5, r6, lr}
 80075a2:	69c6      	ldr	r6, [r0, #28]
 80075a4:	4604      	mov	r4, r0
 80075a6:	460d      	mov	r5, r1
 80075a8:	b976      	cbnz	r6, 80075c8 <_Balloc+0x28>
 80075aa:	2010      	movs	r0, #16
 80075ac:	f7fe fa8c 	bl	8005ac8 <malloc>
 80075b0:	4602      	mov	r2, r0
 80075b2:	61e0      	str	r0, [r4, #28]
 80075b4:	b920      	cbnz	r0, 80075c0 <_Balloc+0x20>
 80075b6:	216b      	movs	r1, #107	; 0x6b
 80075b8:	4b17      	ldr	r3, [pc, #92]	; (8007618 <_Balloc+0x78>)
 80075ba:	4818      	ldr	r0, [pc, #96]	; (800761c <_Balloc+0x7c>)
 80075bc:	f000 fc20 	bl	8007e00 <__assert_func>
 80075c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80075c4:	6006      	str	r6, [r0, #0]
 80075c6:	60c6      	str	r6, [r0, #12]
 80075c8:	69e6      	ldr	r6, [r4, #28]
 80075ca:	68f3      	ldr	r3, [r6, #12]
 80075cc:	b183      	cbz	r3, 80075f0 <_Balloc+0x50>
 80075ce:	69e3      	ldr	r3, [r4, #28]
 80075d0:	68db      	ldr	r3, [r3, #12]
 80075d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80075d6:	b9b8      	cbnz	r0, 8007608 <_Balloc+0x68>
 80075d8:	2101      	movs	r1, #1
 80075da:	fa01 f605 	lsl.w	r6, r1, r5
 80075de:	1d72      	adds	r2, r6, #5
 80075e0:	4620      	mov	r0, r4
 80075e2:	0092      	lsls	r2, r2, #2
 80075e4:	f000 fc2a 	bl	8007e3c <_calloc_r>
 80075e8:	b160      	cbz	r0, 8007604 <_Balloc+0x64>
 80075ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80075ee:	e00e      	b.n	800760e <_Balloc+0x6e>
 80075f0:	2221      	movs	r2, #33	; 0x21
 80075f2:	2104      	movs	r1, #4
 80075f4:	4620      	mov	r0, r4
 80075f6:	f000 fc21 	bl	8007e3c <_calloc_r>
 80075fa:	69e3      	ldr	r3, [r4, #28]
 80075fc:	60f0      	str	r0, [r6, #12]
 80075fe:	68db      	ldr	r3, [r3, #12]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d1e4      	bne.n	80075ce <_Balloc+0x2e>
 8007604:	2000      	movs	r0, #0
 8007606:	bd70      	pop	{r4, r5, r6, pc}
 8007608:	6802      	ldr	r2, [r0, #0]
 800760a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800760e:	2300      	movs	r3, #0
 8007610:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007614:	e7f7      	b.n	8007606 <_Balloc+0x66>
 8007616:	bf00      	nop
 8007618:	08008503 	.word	0x08008503
 800761c:	08008583 	.word	0x08008583

08007620 <_Bfree>:
 8007620:	b570      	push	{r4, r5, r6, lr}
 8007622:	69c6      	ldr	r6, [r0, #28]
 8007624:	4605      	mov	r5, r0
 8007626:	460c      	mov	r4, r1
 8007628:	b976      	cbnz	r6, 8007648 <_Bfree+0x28>
 800762a:	2010      	movs	r0, #16
 800762c:	f7fe fa4c 	bl	8005ac8 <malloc>
 8007630:	4602      	mov	r2, r0
 8007632:	61e8      	str	r0, [r5, #28]
 8007634:	b920      	cbnz	r0, 8007640 <_Bfree+0x20>
 8007636:	218f      	movs	r1, #143	; 0x8f
 8007638:	4b08      	ldr	r3, [pc, #32]	; (800765c <_Bfree+0x3c>)
 800763a:	4809      	ldr	r0, [pc, #36]	; (8007660 <_Bfree+0x40>)
 800763c:	f000 fbe0 	bl	8007e00 <__assert_func>
 8007640:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007644:	6006      	str	r6, [r0, #0]
 8007646:	60c6      	str	r6, [r0, #12]
 8007648:	b13c      	cbz	r4, 800765a <_Bfree+0x3a>
 800764a:	69eb      	ldr	r3, [r5, #28]
 800764c:	6862      	ldr	r2, [r4, #4]
 800764e:	68db      	ldr	r3, [r3, #12]
 8007650:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007654:	6021      	str	r1, [r4, #0]
 8007656:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800765a:	bd70      	pop	{r4, r5, r6, pc}
 800765c:	08008503 	.word	0x08008503
 8007660:	08008583 	.word	0x08008583

08007664 <__multadd>:
 8007664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007668:	4607      	mov	r7, r0
 800766a:	460c      	mov	r4, r1
 800766c:	461e      	mov	r6, r3
 800766e:	2000      	movs	r0, #0
 8007670:	690d      	ldr	r5, [r1, #16]
 8007672:	f101 0c14 	add.w	ip, r1, #20
 8007676:	f8dc 3000 	ldr.w	r3, [ip]
 800767a:	3001      	adds	r0, #1
 800767c:	b299      	uxth	r1, r3
 800767e:	fb02 6101 	mla	r1, r2, r1, r6
 8007682:	0c1e      	lsrs	r6, r3, #16
 8007684:	0c0b      	lsrs	r3, r1, #16
 8007686:	fb02 3306 	mla	r3, r2, r6, r3
 800768a:	b289      	uxth	r1, r1
 800768c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007690:	4285      	cmp	r5, r0
 8007692:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007696:	f84c 1b04 	str.w	r1, [ip], #4
 800769a:	dcec      	bgt.n	8007676 <__multadd+0x12>
 800769c:	b30e      	cbz	r6, 80076e2 <__multadd+0x7e>
 800769e:	68a3      	ldr	r3, [r4, #8]
 80076a0:	42ab      	cmp	r3, r5
 80076a2:	dc19      	bgt.n	80076d8 <__multadd+0x74>
 80076a4:	6861      	ldr	r1, [r4, #4]
 80076a6:	4638      	mov	r0, r7
 80076a8:	3101      	adds	r1, #1
 80076aa:	f7ff ff79 	bl	80075a0 <_Balloc>
 80076ae:	4680      	mov	r8, r0
 80076b0:	b928      	cbnz	r0, 80076be <__multadd+0x5a>
 80076b2:	4602      	mov	r2, r0
 80076b4:	21ba      	movs	r1, #186	; 0xba
 80076b6:	4b0c      	ldr	r3, [pc, #48]	; (80076e8 <__multadd+0x84>)
 80076b8:	480c      	ldr	r0, [pc, #48]	; (80076ec <__multadd+0x88>)
 80076ba:	f000 fba1 	bl	8007e00 <__assert_func>
 80076be:	6922      	ldr	r2, [r4, #16]
 80076c0:	f104 010c 	add.w	r1, r4, #12
 80076c4:	3202      	adds	r2, #2
 80076c6:	0092      	lsls	r2, r2, #2
 80076c8:	300c      	adds	r0, #12
 80076ca:	f000 fb8b 	bl	8007de4 <memcpy>
 80076ce:	4621      	mov	r1, r4
 80076d0:	4638      	mov	r0, r7
 80076d2:	f7ff ffa5 	bl	8007620 <_Bfree>
 80076d6:	4644      	mov	r4, r8
 80076d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80076dc:	3501      	adds	r5, #1
 80076de:	615e      	str	r6, [r3, #20]
 80076e0:	6125      	str	r5, [r4, #16]
 80076e2:	4620      	mov	r0, r4
 80076e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076e8:	08008572 	.word	0x08008572
 80076ec:	08008583 	.word	0x08008583

080076f0 <__hi0bits>:
 80076f0:	0c02      	lsrs	r2, r0, #16
 80076f2:	0412      	lsls	r2, r2, #16
 80076f4:	4603      	mov	r3, r0
 80076f6:	b9ca      	cbnz	r2, 800772c <__hi0bits+0x3c>
 80076f8:	0403      	lsls	r3, r0, #16
 80076fa:	2010      	movs	r0, #16
 80076fc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007700:	bf04      	itt	eq
 8007702:	021b      	lsleq	r3, r3, #8
 8007704:	3008      	addeq	r0, #8
 8007706:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800770a:	bf04      	itt	eq
 800770c:	011b      	lsleq	r3, r3, #4
 800770e:	3004      	addeq	r0, #4
 8007710:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007714:	bf04      	itt	eq
 8007716:	009b      	lsleq	r3, r3, #2
 8007718:	3002      	addeq	r0, #2
 800771a:	2b00      	cmp	r3, #0
 800771c:	db05      	blt.n	800772a <__hi0bits+0x3a>
 800771e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007722:	f100 0001 	add.w	r0, r0, #1
 8007726:	bf08      	it	eq
 8007728:	2020      	moveq	r0, #32
 800772a:	4770      	bx	lr
 800772c:	2000      	movs	r0, #0
 800772e:	e7e5      	b.n	80076fc <__hi0bits+0xc>

08007730 <__lo0bits>:
 8007730:	6803      	ldr	r3, [r0, #0]
 8007732:	4602      	mov	r2, r0
 8007734:	f013 0007 	ands.w	r0, r3, #7
 8007738:	d00b      	beq.n	8007752 <__lo0bits+0x22>
 800773a:	07d9      	lsls	r1, r3, #31
 800773c:	d421      	bmi.n	8007782 <__lo0bits+0x52>
 800773e:	0798      	lsls	r0, r3, #30
 8007740:	bf49      	itett	mi
 8007742:	085b      	lsrmi	r3, r3, #1
 8007744:	089b      	lsrpl	r3, r3, #2
 8007746:	2001      	movmi	r0, #1
 8007748:	6013      	strmi	r3, [r2, #0]
 800774a:	bf5c      	itt	pl
 800774c:	2002      	movpl	r0, #2
 800774e:	6013      	strpl	r3, [r2, #0]
 8007750:	4770      	bx	lr
 8007752:	b299      	uxth	r1, r3
 8007754:	b909      	cbnz	r1, 800775a <__lo0bits+0x2a>
 8007756:	2010      	movs	r0, #16
 8007758:	0c1b      	lsrs	r3, r3, #16
 800775a:	b2d9      	uxtb	r1, r3
 800775c:	b909      	cbnz	r1, 8007762 <__lo0bits+0x32>
 800775e:	3008      	adds	r0, #8
 8007760:	0a1b      	lsrs	r3, r3, #8
 8007762:	0719      	lsls	r1, r3, #28
 8007764:	bf04      	itt	eq
 8007766:	091b      	lsreq	r3, r3, #4
 8007768:	3004      	addeq	r0, #4
 800776a:	0799      	lsls	r1, r3, #30
 800776c:	bf04      	itt	eq
 800776e:	089b      	lsreq	r3, r3, #2
 8007770:	3002      	addeq	r0, #2
 8007772:	07d9      	lsls	r1, r3, #31
 8007774:	d403      	bmi.n	800777e <__lo0bits+0x4e>
 8007776:	085b      	lsrs	r3, r3, #1
 8007778:	f100 0001 	add.w	r0, r0, #1
 800777c:	d003      	beq.n	8007786 <__lo0bits+0x56>
 800777e:	6013      	str	r3, [r2, #0]
 8007780:	4770      	bx	lr
 8007782:	2000      	movs	r0, #0
 8007784:	4770      	bx	lr
 8007786:	2020      	movs	r0, #32
 8007788:	4770      	bx	lr
	...

0800778c <__i2b>:
 800778c:	b510      	push	{r4, lr}
 800778e:	460c      	mov	r4, r1
 8007790:	2101      	movs	r1, #1
 8007792:	f7ff ff05 	bl	80075a0 <_Balloc>
 8007796:	4602      	mov	r2, r0
 8007798:	b928      	cbnz	r0, 80077a6 <__i2b+0x1a>
 800779a:	f240 1145 	movw	r1, #325	; 0x145
 800779e:	4b04      	ldr	r3, [pc, #16]	; (80077b0 <__i2b+0x24>)
 80077a0:	4804      	ldr	r0, [pc, #16]	; (80077b4 <__i2b+0x28>)
 80077a2:	f000 fb2d 	bl	8007e00 <__assert_func>
 80077a6:	2301      	movs	r3, #1
 80077a8:	6144      	str	r4, [r0, #20]
 80077aa:	6103      	str	r3, [r0, #16]
 80077ac:	bd10      	pop	{r4, pc}
 80077ae:	bf00      	nop
 80077b0:	08008572 	.word	0x08008572
 80077b4:	08008583 	.word	0x08008583

080077b8 <__multiply>:
 80077b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077bc:	4691      	mov	r9, r2
 80077be:	690a      	ldr	r2, [r1, #16]
 80077c0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80077c4:	460c      	mov	r4, r1
 80077c6:	429a      	cmp	r2, r3
 80077c8:	bfbe      	ittt	lt
 80077ca:	460b      	movlt	r3, r1
 80077cc:	464c      	movlt	r4, r9
 80077ce:	4699      	movlt	r9, r3
 80077d0:	6927      	ldr	r7, [r4, #16]
 80077d2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80077d6:	68a3      	ldr	r3, [r4, #8]
 80077d8:	6861      	ldr	r1, [r4, #4]
 80077da:	eb07 060a 	add.w	r6, r7, sl
 80077de:	42b3      	cmp	r3, r6
 80077e0:	b085      	sub	sp, #20
 80077e2:	bfb8      	it	lt
 80077e4:	3101      	addlt	r1, #1
 80077e6:	f7ff fedb 	bl	80075a0 <_Balloc>
 80077ea:	b930      	cbnz	r0, 80077fa <__multiply+0x42>
 80077ec:	4602      	mov	r2, r0
 80077ee:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80077f2:	4b43      	ldr	r3, [pc, #268]	; (8007900 <__multiply+0x148>)
 80077f4:	4843      	ldr	r0, [pc, #268]	; (8007904 <__multiply+0x14c>)
 80077f6:	f000 fb03 	bl	8007e00 <__assert_func>
 80077fa:	f100 0514 	add.w	r5, r0, #20
 80077fe:	462b      	mov	r3, r5
 8007800:	2200      	movs	r2, #0
 8007802:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007806:	4543      	cmp	r3, r8
 8007808:	d321      	bcc.n	800784e <__multiply+0x96>
 800780a:	f104 0314 	add.w	r3, r4, #20
 800780e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007812:	f109 0314 	add.w	r3, r9, #20
 8007816:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800781a:	9202      	str	r2, [sp, #8]
 800781c:	1b3a      	subs	r2, r7, r4
 800781e:	3a15      	subs	r2, #21
 8007820:	f022 0203 	bic.w	r2, r2, #3
 8007824:	3204      	adds	r2, #4
 8007826:	f104 0115 	add.w	r1, r4, #21
 800782a:	428f      	cmp	r7, r1
 800782c:	bf38      	it	cc
 800782e:	2204      	movcc	r2, #4
 8007830:	9201      	str	r2, [sp, #4]
 8007832:	9a02      	ldr	r2, [sp, #8]
 8007834:	9303      	str	r3, [sp, #12]
 8007836:	429a      	cmp	r2, r3
 8007838:	d80c      	bhi.n	8007854 <__multiply+0x9c>
 800783a:	2e00      	cmp	r6, #0
 800783c:	dd03      	ble.n	8007846 <__multiply+0x8e>
 800783e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007842:	2b00      	cmp	r3, #0
 8007844:	d05a      	beq.n	80078fc <__multiply+0x144>
 8007846:	6106      	str	r6, [r0, #16]
 8007848:	b005      	add	sp, #20
 800784a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800784e:	f843 2b04 	str.w	r2, [r3], #4
 8007852:	e7d8      	b.n	8007806 <__multiply+0x4e>
 8007854:	f8b3 a000 	ldrh.w	sl, [r3]
 8007858:	f1ba 0f00 	cmp.w	sl, #0
 800785c:	d023      	beq.n	80078a6 <__multiply+0xee>
 800785e:	46a9      	mov	r9, r5
 8007860:	f04f 0c00 	mov.w	ip, #0
 8007864:	f104 0e14 	add.w	lr, r4, #20
 8007868:	f85e 2b04 	ldr.w	r2, [lr], #4
 800786c:	f8d9 1000 	ldr.w	r1, [r9]
 8007870:	fa1f fb82 	uxth.w	fp, r2
 8007874:	b289      	uxth	r1, r1
 8007876:	fb0a 110b 	mla	r1, sl, fp, r1
 800787a:	4461      	add	r1, ip
 800787c:	f8d9 c000 	ldr.w	ip, [r9]
 8007880:	0c12      	lsrs	r2, r2, #16
 8007882:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007886:	fb0a c202 	mla	r2, sl, r2, ip
 800788a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800788e:	b289      	uxth	r1, r1
 8007890:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007894:	4577      	cmp	r7, lr
 8007896:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800789a:	f849 1b04 	str.w	r1, [r9], #4
 800789e:	d8e3      	bhi.n	8007868 <__multiply+0xb0>
 80078a0:	9a01      	ldr	r2, [sp, #4]
 80078a2:	f845 c002 	str.w	ip, [r5, r2]
 80078a6:	9a03      	ldr	r2, [sp, #12]
 80078a8:	3304      	adds	r3, #4
 80078aa:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80078ae:	f1b9 0f00 	cmp.w	r9, #0
 80078b2:	d021      	beq.n	80078f8 <__multiply+0x140>
 80078b4:	46ae      	mov	lr, r5
 80078b6:	f04f 0a00 	mov.w	sl, #0
 80078ba:	6829      	ldr	r1, [r5, #0]
 80078bc:	f104 0c14 	add.w	ip, r4, #20
 80078c0:	f8bc b000 	ldrh.w	fp, [ip]
 80078c4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80078c8:	b289      	uxth	r1, r1
 80078ca:	fb09 220b 	mla	r2, r9, fp, r2
 80078ce:	4452      	add	r2, sl
 80078d0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80078d4:	f84e 1b04 	str.w	r1, [lr], #4
 80078d8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80078dc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80078e0:	f8be 1000 	ldrh.w	r1, [lr]
 80078e4:	4567      	cmp	r7, ip
 80078e6:	fb09 110a 	mla	r1, r9, sl, r1
 80078ea:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80078ee:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80078f2:	d8e5      	bhi.n	80078c0 <__multiply+0x108>
 80078f4:	9a01      	ldr	r2, [sp, #4]
 80078f6:	50a9      	str	r1, [r5, r2]
 80078f8:	3504      	adds	r5, #4
 80078fa:	e79a      	b.n	8007832 <__multiply+0x7a>
 80078fc:	3e01      	subs	r6, #1
 80078fe:	e79c      	b.n	800783a <__multiply+0x82>
 8007900:	08008572 	.word	0x08008572
 8007904:	08008583 	.word	0x08008583

08007908 <__pow5mult>:
 8007908:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800790c:	4615      	mov	r5, r2
 800790e:	f012 0203 	ands.w	r2, r2, #3
 8007912:	4606      	mov	r6, r0
 8007914:	460f      	mov	r7, r1
 8007916:	d007      	beq.n	8007928 <__pow5mult+0x20>
 8007918:	4c25      	ldr	r4, [pc, #148]	; (80079b0 <__pow5mult+0xa8>)
 800791a:	3a01      	subs	r2, #1
 800791c:	2300      	movs	r3, #0
 800791e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007922:	f7ff fe9f 	bl	8007664 <__multadd>
 8007926:	4607      	mov	r7, r0
 8007928:	10ad      	asrs	r5, r5, #2
 800792a:	d03d      	beq.n	80079a8 <__pow5mult+0xa0>
 800792c:	69f4      	ldr	r4, [r6, #28]
 800792e:	b97c      	cbnz	r4, 8007950 <__pow5mult+0x48>
 8007930:	2010      	movs	r0, #16
 8007932:	f7fe f8c9 	bl	8005ac8 <malloc>
 8007936:	4602      	mov	r2, r0
 8007938:	61f0      	str	r0, [r6, #28]
 800793a:	b928      	cbnz	r0, 8007948 <__pow5mult+0x40>
 800793c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007940:	4b1c      	ldr	r3, [pc, #112]	; (80079b4 <__pow5mult+0xac>)
 8007942:	481d      	ldr	r0, [pc, #116]	; (80079b8 <__pow5mult+0xb0>)
 8007944:	f000 fa5c 	bl	8007e00 <__assert_func>
 8007948:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800794c:	6004      	str	r4, [r0, #0]
 800794e:	60c4      	str	r4, [r0, #12]
 8007950:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007954:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007958:	b94c      	cbnz	r4, 800796e <__pow5mult+0x66>
 800795a:	f240 2171 	movw	r1, #625	; 0x271
 800795e:	4630      	mov	r0, r6
 8007960:	f7ff ff14 	bl	800778c <__i2b>
 8007964:	2300      	movs	r3, #0
 8007966:	4604      	mov	r4, r0
 8007968:	f8c8 0008 	str.w	r0, [r8, #8]
 800796c:	6003      	str	r3, [r0, #0]
 800796e:	f04f 0900 	mov.w	r9, #0
 8007972:	07eb      	lsls	r3, r5, #31
 8007974:	d50a      	bpl.n	800798c <__pow5mult+0x84>
 8007976:	4639      	mov	r1, r7
 8007978:	4622      	mov	r2, r4
 800797a:	4630      	mov	r0, r6
 800797c:	f7ff ff1c 	bl	80077b8 <__multiply>
 8007980:	4680      	mov	r8, r0
 8007982:	4639      	mov	r1, r7
 8007984:	4630      	mov	r0, r6
 8007986:	f7ff fe4b 	bl	8007620 <_Bfree>
 800798a:	4647      	mov	r7, r8
 800798c:	106d      	asrs	r5, r5, #1
 800798e:	d00b      	beq.n	80079a8 <__pow5mult+0xa0>
 8007990:	6820      	ldr	r0, [r4, #0]
 8007992:	b938      	cbnz	r0, 80079a4 <__pow5mult+0x9c>
 8007994:	4622      	mov	r2, r4
 8007996:	4621      	mov	r1, r4
 8007998:	4630      	mov	r0, r6
 800799a:	f7ff ff0d 	bl	80077b8 <__multiply>
 800799e:	6020      	str	r0, [r4, #0]
 80079a0:	f8c0 9000 	str.w	r9, [r0]
 80079a4:	4604      	mov	r4, r0
 80079a6:	e7e4      	b.n	8007972 <__pow5mult+0x6a>
 80079a8:	4638      	mov	r0, r7
 80079aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079ae:	bf00      	nop
 80079b0:	080086d0 	.word	0x080086d0
 80079b4:	08008503 	.word	0x08008503
 80079b8:	08008583 	.word	0x08008583

080079bc <__lshift>:
 80079bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079c0:	460c      	mov	r4, r1
 80079c2:	4607      	mov	r7, r0
 80079c4:	4691      	mov	r9, r2
 80079c6:	6923      	ldr	r3, [r4, #16]
 80079c8:	6849      	ldr	r1, [r1, #4]
 80079ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80079ce:	68a3      	ldr	r3, [r4, #8]
 80079d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80079d4:	f108 0601 	add.w	r6, r8, #1
 80079d8:	42b3      	cmp	r3, r6
 80079da:	db0b      	blt.n	80079f4 <__lshift+0x38>
 80079dc:	4638      	mov	r0, r7
 80079de:	f7ff fddf 	bl	80075a0 <_Balloc>
 80079e2:	4605      	mov	r5, r0
 80079e4:	b948      	cbnz	r0, 80079fa <__lshift+0x3e>
 80079e6:	4602      	mov	r2, r0
 80079e8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80079ec:	4b27      	ldr	r3, [pc, #156]	; (8007a8c <__lshift+0xd0>)
 80079ee:	4828      	ldr	r0, [pc, #160]	; (8007a90 <__lshift+0xd4>)
 80079f0:	f000 fa06 	bl	8007e00 <__assert_func>
 80079f4:	3101      	adds	r1, #1
 80079f6:	005b      	lsls	r3, r3, #1
 80079f8:	e7ee      	b.n	80079d8 <__lshift+0x1c>
 80079fa:	2300      	movs	r3, #0
 80079fc:	f100 0114 	add.w	r1, r0, #20
 8007a00:	f100 0210 	add.w	r2, r0, #16
 8007a04:	4618      	mov	r0, r3
 8007a06:	4553      	cmp	r3, sl
 8007a08:	db33      	blt.n	8007a72 <__lshift+0xb6>
 8007a0a:	6920      	ldr	r0, [r4, #16]
 8007a0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a10:	f104 0314 	add.w	r3, r4, #20
 8007a14:	f019 091f 	ands.w	r9, r9, #31
 8007a18:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007a1c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007a20:	d02b      	beq.n	8007a7a <__lshift+0xbe>
 8007a22:	468a      	mov	sl, r1
 8007a24:	2200      	movs	r2, #0
 8007a26:	f1c9 0e20 	rsb	lr, r9, #32
 8007a2a:	6818      	ldr	r0, [r3, #0]
 8007a2c:	fa00 f009 	lsl.w	r0, r0, r9
 8007a30:	4310      	orrs	r0, r2
 8007a32:	f84a 0b04 	str.w	r0, [sl], #4
 8007a36:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a3a:	459c      	cmp	ip, r3
 8007a3c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007a40:	d8f3      	bhi.n	8007a2a <__lshift+0x6e>
 8007a42:	ebac 0304 	sub.w	r3, ip, r4
 8007a46:	3b15      	subs	r3, #21
 8007a48:	f023 0303 	bic.w	r3, r3, #3
 8007a4c:	3304      	adds	r3, #4
 8007a4e:	f104 0015 	add.w	r0, r4, #21
 8007a52:	4584      	cmp	ip, r0
 8007a54:	bf38      	it	cc
 8007a56:	2304      	movcc	r3, #4
 8007a58:	50ca      	str	r2, [r1, r3]
 8007a5a:	b10a      	cbz	r2, 8007a60 <__lshift+0xa4>
 8007a5c:	f108 0602 	add.w	r6, r8, #2
 8007a60:	3e01      	subs	r6, #1
 8007a62:	4638      	mov	r0, r7
 8007a64:	4621      	mov	r1, r4
 8007a66:	612e      	str	r6, [r5, #16]
 8007a68:	f7ff fdda 	bl	8007620 <_Bfree>
 8007a6c:	4628      	mov	r0, r5
 8007a6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a72:	f842 0f04 	str.w	r0, [r2, #4]!
 8007a76:	3301      	adds	r3, #1
 8007a78:	e7c5      	b.n	8007a06 <__lshift+0x4a>
 8007a7a:	3904      	subs	r1, #4
 8007a7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a80:	459c      	cmp	ip, r3
 8007a82:	f841 2f04 	str.w	r2, [r1, #4]!
 8007a86:	d8f9      	bhi.n	8007a7c <__lshift+0xc0>
 8007a88:	e7ea      	b.n	8007a60 <__lshift+0xa4>
 8007a8a:	bf00      	nop
 8007a8c:	08008572 	.word	0x08008572
 8007a90:	08008583 	.word	0x08008583

08007a94 <__mcmp>:
 8007a94:	4603      	mov	r3, r0
 8007a96:	690a      	ldr	r2, [r1, #16]
 8007a98:	6900      	ldr	r0, [r0, #16]
 8007a9a:	b530      	push	{r4, r5, lr}
 8007a9c:	1a80      	subs	r0, r0, r2
 8007a9e:	d10d      	bne.n	8007abc <__mcmp+0x28>
 8007aa0:	3314      	adds	r3, #20
 8007aa2:	3114      	adds	r1, #20
 8007aa4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007aa8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007aac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007ab0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007ab4:	4295      	cmp	r5, r2
 8007ab6:	d002      	beq.n	8007abe <__mcmp+0x2a>
 8007ab8:	d304      	bcc.n	8007ac4 <__mcmp+0x30>
 8007aba:	2001      	movs	r0, #1
 8007abc:	bd30      	pop	{r4, r5, pc}
 8007abe:	42a3      	cmp	r3, r4
 8007ac0:	d3f4      	bcc.n	8007aac <__mcmp+0x18>
 8007ac2:	e7fb      	b.n	8007abc <__mcmp+0x28>
 8007ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ac8:	e7f8      	b.n	8007abc <__mcmp+0x28>
	...

08007acc <__mdiff>:
 8007acc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ad0:	460d      	mov	r5, r1
 8007ad2:	4607      	mov	r7, r0
 8007ad4:	4611      	mov	r1, r2
 8007ad6:	4628      	mov	r0, r5
 8007ad8:	4614      	mov	r4, r2
 8007ada:	f7ff ffdb 	bl	8007a94 <__mcmp>
 8007ade:	1e06      	subs	r6, r0, #0
 8007ae0:	d111      	bne.n	8007b06 <__mdiff+0x3a>
 8007ae2:	4631      	mov	r1, r6
 8007ae4:	4638      	mov	r0, r7
 8007ae6:	f7ff fd5b 	bl	80075a0 <_Balloc>
 8007aea:	4602      	mov	r2, r0
 8007aec:	b928      	cbnz	r0, 8007afa <__mdiff+0x2e>
 8007aee:	f240 2137 	movw	r1, #567	; 0x237
 8007af2:	4b3a      	ldr	r3, [pc, #232]	; (8007bdc <__mdiff+0x110>)
 8007af4:	483a      	ldr	r0, [pc, #232]	; (8007be0 <__mdiff+0x114>)
 8007af6:	f000 f983 	bl	8007e00 <__assert_func>
 8007afa:	2301      	movs	r3, #1
 8007afc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007b00:	4610      	mov	r0, r2
 8007b02:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b06:	bfa4      	itt	ge
 8007b08:	4623      	movge	r3, r4
 8007b0a:	462c      	movge	r4, r5
 8007b0c:	4638      	mov	r0, r7
 8007b0e:	6861      	ldr	r1, [r4, #4]
 8007b10:	bfa6      	itte	ge
 8007b12:	461d      	movge	r5, r3
 8007b14:	2600      	movge	r6, #0
 8007b16:	2601      	movlt	r6, #1
 8007b18:	f7ff fd42 	bl	80075a0 <_Balloc>
 8007b1c:	4602      	mov	r2, r0
 8007b1e:	b918      	cbnz	r0, 8007b28 <__mdiff+0x5c>
 8007b20:	f240 2145 	movw	r1, #581	; 0x245
 8007b24:	4b2d      	ldr	r3, [pc, #180]	; (8007bdc <__mdiff+0x110>)
 8007b26:	e7e5      	b.n	8007af4 <__mdiff+0x28>
 8007b28:	f102 0814 	add.w	r8, r2, #20
 8007b2c:	46c2      	mov	sl, r8
 8007b2e:	f04f 0c00 	mov.w	ip, #0
 8007b32:	6927      	ldr	r7, [r4, #16]
 8007b34:	60c6      	str	r6, [r0, #12]
 8007b36:	692e      	ldr	r6, [r5, #16]
 8007b38:	f104 0014 	add.w	r0, r4, #20
 8007b3c:	f105 0914 	add.w	r9, r5, #20
 8007b40:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8007b44:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007b48:	3410      	adds	r4, #16
 8007b4a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8007b4e:	f859 3b04 	ldr.w	r3, [r9], #4
 8007b52:	fa1f f18b 	uxth.w	r1, fp
 8007b56:	4461      	add	r1, ip
 8007b58:	fa1f fc83 	uxth.w	ip, r3
 8007b5c:	0c1b      	lsrs	r3, r3, #16
 8007b5e:	eba1 010c 	sub.w	r1, r1, ip
 8007b62:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007b66:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007b6a:	b289      	uxth	r1, r1
 8007b6c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8007b70:	454e      	cmp	r6, r9
 8007b72:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007b76:	f84a 1b04 	str.w	r1, [sl], #4
 8007b7a:	d8e6      	bhi.n	8007b4a <__mdiff+0x7e>
 8007b7c:	1b73      	subs	r3, r6, r5
 8007b7e:	3b15      	subs	r3, #21
 8007b80:	f023 0303 	bic.w	r3, r3, #3
 8007b84:	3515      	adds	r5, #21
 8007b86:	3304      	adds	r3, #4
 8007b88:	42ae      	cmp	r6, r5
 8007b8a:	bf38      	it	cc
 8007b8c:	2304      	movcc	r3, #4
 8007b8e:	4418      	add	r0, r3
 8007b90:	4443      	add	r3, r8
 8007b92:	461e      	mov	r6, r3
 8007b94:	4605      	mov	r5, r0
 8007b96:	4575      	cmp	r5, lr
 8007b98:	d30e      	bcc.n	8007bb8 <__mdiff+0xec>
 8007b9a:	f10e 0103 	add.w	r1, lr, #3
 8007b9e:	1a09      	subs	r1, r1, r0
 8007ba0:	f021 0103 	bic.w	r1, r1, #3
 8007ba4:	3803      	subs	r0, #3
 8007ba6:	4586      	cmp	lr, r0
 8007ba8:	bf38      	it	cc
 8007baa:	2100      	movcc	r1, #0
 8007bac:	440b      	add	r3, r1
 8007bae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007bb2:	b189      	cbz	r1, 8007bd8 <__mdiff+0x10c>
 8007bb4:	6117      	str	r7, [r2, #16]
 8007bb6:	e7a3      	b.n	8007b00 <__mdiff+0x34>
 8007bb8:	f855 8b04 	ldr.w	r8, [r5], #4
 8007bbc:	fa1f f188 	uxth.w	r1, r8
 8007bc0:	4461      	add	r1, ip
 8007bc2:	140c      	asrs	r4, r1, #16
 8007bc4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007bc8:	b289      	uxth	r1, r1
 8007bca:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007bce:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007bd2:	f846 1b04 	str.w	r1, [r6], #4
 8007bd6:	e7de      	b.n	8007b96 <__mdiff+0xca>
 8007bd8:	3f01      	subs	r7, #1
 8007bda:	e7e8      	b.n	8007bae <__mdiff+0xe2>
 8007bdc:	08008572 	.word	0x08008572
 8007be0:	08008583 	.word	0x08008583

08007be4 <__d2b>:
 8007be4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007be6:	2101      	movs	r1, #1
 8007be8:	4617      	mov	r7, r2
 8007bea:	461c      	mov	r4, r3
 8007bec:	9e08      	ldr	r6, [sp, #32]
 8007bee:	f7ff fcd7 	bl	80075a0 <_Balloc>
 8007bf2:	4605      	mov	r5, r0
 8007bf4:	b930      	cbnz	r0, 8007c04 <__d2b+0x20>
 8007bf6:	4602      	mov	r2, r0
 8007bf8:	f240 310f 	movw	r1, #783	; 0x30f
 8007bfc:	4b22      	ldr	r3, [pc, #136]	; (8007c88 <__d2b+0xa4>)
 8007bfe:	4823      	ldr	r0, [pc, #140]	; (8007c8c <__d2b+0xa8>)
 8007c00:	f000 f8fe 	bl	8007e00 <__assert_func>
 8007c04:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8007c08:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8007c0c:	bb24      	cbnz	r4, 8007c58 <__d2b+0x74>
 8007c0e:	2f00      	cmp	r7, #0
 8007c10:	9301      	str	r3, [sp, #4]
 8007c12:	d026      	beq.n	8007c62 <__d2b+0x7e>
 8007c14:	4668      	mov	r0, sp
 8007c16:	9700      	str	r7, [sp, #0]
 8007c18:	f7ff fd8a 	bl	8007730 <__lo0bits>
 8007c1c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007c20:	b1e8      	cbz	r0, 8007c5e <__d2b+0x7a>
 8007c22:	f1c0 0320 	rsb	r3, r0, #32
 8007c26:	fa02 f303 	lsl.w	r3, r2, r3
 8007c2a:	430b      	orrs	r3, r1
 8007c2c:	40c2      	lsrs	r2, r0
 8007c2e:	616b      	str	r3, [r5, #20]
 8007c30:	9201      	str	r2, [sp, #4]
 8007c32:	9b01      	ldr	r3, [sp, #4]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	bf14      	ite	ne
 8007c38:	2102      	movne	r1, #2
 8007c3a:	2101      	moveq	r1, #1
 8007c3c:	61ab      	str	r3, [r5, #24]
 8007c3e:	6129      	str	r1, [r5, #16]
 8007c40:	b1bc      	cbz	r4, 8007c72 <__d2b+0x8e>
 8007c42:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007c46:	4404      	add	r4, r0
 8007c48:	6034      	str	r4, [r6, #0]
 8007c4a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007c4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c50:	6018      	str	r0, [r3, #0]
 8007c52:	4628      	mov	r0, r5
 8007c54:	b003      	add	sp, #12
 8007c56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c58:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c5c:	e7d7      	b.n	8007c0e <__d2b+0x2a>
 8007c5e:	6169      	str	r1, [r5, #20]
 8007c60:	e7e7      	b.n	8007c32 <__d2b+0x4e>
 8007c62:	a801      	add	r0, sp, #4
 8007c64:	f7ff fd64 	bl	8007730 <__lo0bits>
 8007c68:	9b01      	ldr	r3, [sp, #4]
 8007c6a:	2101      	movs	r1, #1
 8007c6c:	616b      	str	r3, [r5, #20]
 8007c6e:	3020      	adds	r0, #32
 8007c70:	e7e5      	b.n	8007c3e <__d2b+0x5a>
 8007c72:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007c76:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8007c7a:	6030      	str	r0, [r6, #0]
 8007c7c:	6918      	ldr	r0, [r3, #16]
 8007c7e:	f7ff fd37 	bl	80076f0 <__hi0bits>
 8007c82:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007c86:	e7e2      	b.n	8007c4e <__d2b+0x6a>
 8007c88:	08008572 	.word	0x08008572
 8007c8c:	08008583 	.word	0x08008583

08007c90 <__sflush_r>:
 8007c90:	898a      	ldrh	r2, [r1, #12]
 8007c92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c94:	4605      	mov	r5, r0
 8007c96:	0710      	lsls	r0, r2, #28
 8007c98:	460c      	mov	r4, r1
 8007c9a:	d457      	bmi.n	8007d4c <__sflush_r+0xbc>
 8007c9c:	684b      	ldr	r3, [r1, #4]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	dc04      	bgt.n	8007cac <__sflush_r+0x1c>
 8007ca2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	dc01      	bgt.n	8007cac <__sflush_r+0x1c>
 8007ca8:	2000      	movs	r0, #0
 8007caa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007cae:	2e00      	cmp	r6, #0
 8007cb0:	d0fa      	beq.n	8007ca8 <__sflush_r+0x18>
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007cb8:	682f      	ldr	r7, [r5, #0]
 8007cba:	6a21      	ldr	r1, [r4, #32]
 8007cbc:	602b      	str	r3, [r5, #0]
 8007cbe:	d032      	beq.n	8007d26 <__sflush_r+0x96>
 8007cc0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007cc2:	89a3      	ldrh	r3, [r4, #12]
 8007cc4:	075a      	lsls	r2, r3, #29
 8007cc6:	d505      	bpl.n	8007cd4 <__sflush_r+0x44>
 8007cc8:	6863      	ldr	r3, [r4, #4]
 8007cca:	1ac0      	subs	r0, r0, r3
 8007ccc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007cce:	b10b      	cbz	r3, 8007cd4 <__sflush_r+0x44>
 8007cd0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007cd2:	1ac0      	subs	r0, r0, r3
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	4602      	mov	r2, r0
 8007cd8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007cda:	4628      	mov	r0, r5
 8007cdc:	6a21      	ldr	r1, [r4, #32]
 8007cde:	47b0      	blx	r6
 8007ce0:	1c43      	adds	r3, r0, #1
 8007ce2:	89a3      	ldrh	r3, [r4, #12]
 8007ce4:	d106      	bne.n	8007cf4 <__sflush_r+0x64>
 8007ce6:	6829      	ldr	r1, [r5, #0]
 8007ce8:	291d      	cmp	r1, #29
 8007cea:	d82b      	bhi.n	8007d44 <__sflush_r+0xb4>
 8007cec:	4a28      	ldr	r2, [pc, #160]	; (8007d90 <__sflush_r+0x100>)
 8007cee:	410a      	asrs	r2, r1
 8007cf0:	07d6      	lsls	r6, r2, #31
 8007cf2:	d427      	bmi.n	8007d44 <__sflush_r+0xb4>
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	6062      	str	r2, [r4, #4]
 8007cf8:	6922      	ldr	r2, [r4, #16]
 8007cfa:	04d9      	lsls	r1, r3, #19
 8007cfc:	6022      	str	r2, [r4, #0]
 8007cfe:	d504      	bpl.n	8007d0a <__sflush_r+0x7a>
 8007d00:	1c42      	adds	r2, r0, #1
 8007d02:	d101      	bne.n	8007d08 <__sflush_r+0x78>
 8007d04:	682b      	ldr	r3, [r5, #0]
 8007d06:	b903      	cbnz	r3, 8007d0a <__sflush_r+0x7a>
 8007d08:	6560      	str	r0, [r4, #84]	; 0x54
 8007d0a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d0c:	602f      	str	r7, [r5, #0]
 8007d0e:	2900      	cmp	r1, #0
 8007d10:	d0ca      	beq.n	8007ca8 <__sflush_r+0x18>
 8007d12:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d16:	4299      	cmp	r1, r3
 8007d18:	d002      	beq.n	8007d20 <__sflush_r+0x90>
 8007d1a:	4628      	mov	r0, r5
 8007d1c:	f7ff fbf8 	bl	8007510 <_free_r>
 8007d20:	2000      	movs	r0, #0
 8007d22:	6360      	str	r0, [r4, #52]	; 0x34
 8007d24:	e7c1      	b.n	8007caa <__sflush_r+0x1a>
 8007d26:	2301      	movs	r3, #1
 8007d28:	4628      	mov	r0, r5
 8007d2a:	47b0      	blx	r6
 8007d2c:	1c41      	adds	r1, r0, #1
 8007d2e:	d1c8      	bne.n	8007cc2 <__sflush_r+0x32>
 8007d30:	682b      	ldr	r3, [r5, #0]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d0c5      	beq.n	8007cc2 <__sflush_r+0x32>
 8007d36:	2b1d      	cmp	r3, #29
 8007d38:	d001      	beq.n	8007d3e <__sflush_r+0xae>
 8007d3a:	2b16      	cmp	r3, #22
 8007d3c:	d101      	bne.n	8007d42 <__sflush_r+0xb2>
 8007d3e:	602f      	str	r7, [r5, #0]
 8007d40:	e7b2      	b.n	8007ca8 <__sflush_r+0x18>
 8007d42:	89a3      	ldrh	r3, [r4, #12]
 8007d44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d48:	81a3      	strh	r3, [r4, #12]
 8007d4a:	e7ae      	b.n	8007caa <__sflush_r+0x1a>
 8007d4c:	690f      	ldr	r7, [r1, #16]
 8007d4e:	2f00      	cmp	r7, #0
 8007d50:	d0aa      	beq.n	8007ca8 <__sflush_r+0x18>
 8007d52:	0793      	lsls	r3, r2, #30
 8007d54:	bf18      	it	ne
 8007d56:	2300      	movne	r3, #0
 8007d58:	680e      	ldr	r6, [r1, #0]
 8007d5a:	bf08      	it	eq
 8007d5c:	694b      	ldreq	r3, [r1, #20]
 8007d5e:	1bf6      	subs	r6, r6, r7
 8007d60:	600f      	str	r7, [r1, #0]
 8007d62:	608b      	str	r3, [r1, #8]
 8007d64:	2e00      	cmp	r6, #0
 8007d66:	dd9f      	ble.n	8007ca8 <__sflush_r+0x18>
 8007d68:	4633      	mov	r3, r6
 8007d6a:	463a      	mov	r2, r7
 8007d6c:	4628      	mov	r0, r5
 8007d6e:	6a21      	ldr	r1, [r4, #32]
 8007d70:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8007d74:	47e0      	blx	ip
 8007d76:	2800      	cmp	r0, #0
 8007d78:	dc06      	bgt.n	8007d88 <__sflush_r+0xf8>
 8007d7a:	89a3      	ldrh	r3, [r4, #12]
 8007d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d84:	81a3      	strh	r3, [r4, #12]
 8007d86:	e790      	b.n	8007caa <__sflush_r+0x1a>
 8007d88:	4407      	add	r7, r0
 8007d8a:	1a36      	subs	r6, r6, r0
 8007d8c:	e7ea      	b.n	8007d64 <__sflush_r+0xd4>
 8007d8e:	bf00      	nop
 8007d90:	dfbffffe 	.word	0xdfbffffe

08007d94 <_fflush_r>:
 8007d94:	b538      	push	{r3, r4, r5, lr}
 8007d96:	690b      	ldr	r3, [r1, #16]
 8007d98:	4605      	mov	r5, r0
 8007d9a:	460c      	mov	r4, r1
 8007d9c:	b913      	cbnz	r3, 8007da4 <_fflush_r+0x10>
 8007d9e:	2500      	movs	r5, #0
 8007da0:	4628      	mov	r0, r5
 8007da2:	bd38      	pop	{r3, r4, r5, pc}
 8007da4:	b118      	cbz	r0, 8007dae <_fflush_r+0x1a>
 8007da6:	6a03      	ldr	r3, [r0, #32]
 8007da8:	b90b      	cbnz	r3, 8007dae <_fflush_r+0x1a>
 8007daa:	f7fe fc2b 	bl	8006604 <__sinit>
 8007dae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d0f3      	beq.n	8007d9e <_fflush_r+0xa>
 8007db6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007db8:	07d0      	lsls	r0, r2, #31
 8007dba:	d404      	bmi.n	8007dc6 <_fflush_r+0x32>
 8007dbc:	0599      	lsls	r1, r3, #22
 8007dbe:	d402      	bmi.n	8007dc6 <_fflush_r+0x32>
 8007dc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007dc2:	f7fe fd26 	bl	8006812 <__retarget_lock_acquire_recursive>
 8007dc6:	4628      	mov	r0, r5
 8007dc8:	4621      	mov	r1, r4
 8007dca:	f7ff ff61 	bl	8007c90 <__sflush_r>
 8007dce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007dd0:	4605      	mov	r5, r0
 8007dd2:	07da      	lsls	r2, r3, #31
 8007dd4:	d4e4      	bmi.n	8007da0 <_fflush_r+0xc>
 8007dd6:	89a3      	ldrh	r3, [r4, #12]
 8007dd8:	059b      	lsls	r3, r3, #22
 8007dda:	d4e1      	bmi.n	8007da0 <_fflush_r+0xc>
 8007ddc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007dde:	f7fe fd19 	bl	8006814 <__retarget_lock_release_recursive>
 8007de2:	e7dd      	b.n	8007da0 <_fflush_r+0xc>

08007de4 <memcpy>:
 8007de4:	440a      	add	r2, r1
 8007de6:	4291      	cmp	r1, r2
 8007de8:	f100 33ff 	add.w	r3, r0, #4294967295
 8007dec:	d100      	bne.n	8007df0 <memcpy+0xc>
 8007dee:	4770      	bx	lr
 8007df0:	b510      	push	{r4, lr}
 8007df2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007df6:	4291      	cmp	r1, r2
 8007df8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007dfc:	d1f9      	bne.n	8007df2 <memcpy+0xe>
 8007dfe:	bd10      	pop	{r4, pc}

08007e00 <__assert_func>:
 8007e00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007e02:	4614      	mov	r4, r2
 8007e04:	461a      	mov	r2, r3
 8007e06:	4b09      	ldr	r3, [pc, #36]	; (8007e2c <__assert_func+0x2c>)
 8007e08:	4605      	mov	r5, r0
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	68d8      	ldr	r0, [r3, #12]
 8007e0e:	b14c      	cbz	r4, 8007e24 <__assert_func+0x24>
 8007e10:	4b07      	ldr	r3, [pc, #28]	; (8007e30 <__assert_func+0x30>)
 8007e12:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007e16:	9100      	str	r1, [sp, #0]
 8007e18:	462b      	mov	r3, r5
 8007e1a:	4906      	ldr	r1, [pc, #24]	; (8007e34 <__assert_func+0x34>)
 8007e1c:	f000 f842 	bl	8007ea4 <fiprintf>
 8007e20:	f000 f852 	bl	8007ec8 <abort>
 8007e24:	4b04      	ldr	r3, [pc, #16]	; (8007e38 <__assert_func+0x38>)
 8007e26:	461c      	mov	r4, r3
 8007e28:	e7f3      	b.n	8007e12 <__assert_func+0x12>
 8007e2a:	bf00      	nop
 8007e2c:	20000064 	.word	0x20000064
 8007e30:	080086e6 	.word	0x080086e6
 8007e34:	080086f3 	.word	0x080086f3
 8007e38:	08008721 	.word	0x08008721

08007e3c <_calloc_r>:
 8007e3c:	b570      	push	{r4, r5, r6, lr}
 8007e3e:	fba1 5402 	umull	r5, r4, r1, r2
 8007e42:	b934      	cbnz	r4, 8007e52 <_calloc_r+0x16>
 8007e44:	4629      	mov	r1, r5
 8007e46:	f7fd fe67 	bl	8005b18 <_malloc_r>
 8007e4a:	4606      	mov	r6, r0
 8007e4c:	b928      	cbnz	r0, 8007e5a <_calloc_r+0x1e>
 8007e4e:	4630      	mov	r0, r6
 8007e50:	bd70      	pop	{r4, r5, r6, pc}
 8007e52:	220c      	movs	r2, #12
 8007e54:	2600      	movs	r6, #0
 8007e56:	6002      	str	r2, [r0, #0]
 8007e58:	e7f9      	b.n	8007e4e <_calloc_r+0x12>
 8007e5a:	462a      	mov	r2, r5
 8007e5c:	4621      	mov	r1, r4
 8007e5e:	f7fe fc4a 	bl	80066f6 <memset>
 8007e62:	e7f4      	b.n	8007e4e <_calloc_r+0x12>

08007e64 <__ascii_mbtowc>:
 8007e64:	b082      	sub	sp, #8
 8007e66:	b901      	cbnz	r1, 8007e6a <__ascii_mbtowc+0x6>
 8007e68:	a901      	add	r1, sp, #4
 8007e6a:	b142      	cbz	r2, 8007e7e <__ascii_mbtowc+0x1a>
 8007e6c:	b14b      	cbz	r3, 8007e82 <__ascii_mbtowc+0x1e>
 8007e6e:	7813      	ldrb	r3, [r2, #0]
 8007e70:	600b      	str	r3, [r1, #0]
 8007e72:	7812      	ldrb	r2, [r2, #0]
 8007e74:	1e10      	subs	r0, r2, #0
 8007e76:	bf18      	it	ne
 8007e78:	2001      	movne	r0, #1
 8007e7a:	b002      	add	sp, #8
 8007e7c:	4770      	bx	lr
 8007e7e:	4610      	mov	r0, r2
 8007e80:	e7fb      	b.n	8007e7a <__ascii_mbtowc+0x16>
 8007e82:	f06f 0001 	mvn.w	r0, #1
 8007e86:	e7f8      	b.n	8007e7a <__ascii_mbtowc+0x16>

08007e88 <__ascii_wctomb>:
 8007e88:	4603      	mov	r3, r0
 8007e8a:	4608      	mov	r0, r1
 8007e8c:	b141      	cbz	r1, 8007ea0 <__ascii_wctomb+0x18>
 8007e8e:	2aff      	cmp	r2, #255	; 0xff
 8007e90:	d904      	bls.n	8007e9c <__ascii_wctomb+0x14>
 8007e92:	228a      	movs	r2, #138	; 0x8a
 8007e94:	f04f 30ff 	mov.w	r0, #4294967295
 8007e98:	601a      	str	r2, [r3, #0]
 8007e9a:	4770      	bx	lr
 8007e9c:	2001      	movs	r0, #1
 8007e9e:	700a      	strb	r2, [r1, #0]
 8007ea0:	4770      	bx	lr
	...

08007ea4 <fiprintf>:
 8007ea4:	b40e      	push	{r1, r2, r3}
 8007ea6:	b503      	push	{r0, r1, lr}
 8007ea8:	4601      	mov	r1, r0
 8007eaa:	ab03      	add	r3, sp, #12
 8007eac:	4805      	ldr	r0, [pc, #20]	; (8007ec4 <fiprintf+0x20>)
 8007eae:	f853 2b04 	ldr.w	r2, [r3], #4
 8007eb2:	6800      	ldr	r0, [r0, #0]
 8007eb4:	9301      	str	r3, [sp, #4]
 8007eb6:	f000 f835 	bl	8007f24 <_vfiprintf_r>
 8007eba:	b002      	add	sp, #8
 8007ebc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ec0:	b003      	add	sp, #12
 8007ec2:	4770      	bx	lr
 8007ec4:	20000064 	.word	0x20000064

08007ec8 <abort>:
 8007ec8:	2006      	movs	r0, #6
 8007eca:	b508      	push	{r3, lr}
 8007ecc:	f000 fa02 	bl	80082d4 <raise>
 8007ed0:	2001      	movs	r0, #1
 8007ed2:	f7f9 fa42 	bl	800135a <_exit>

08007ed6 <__sfputc_r>:
 8007ed6:	6893      	ldr	r3, [r2, #8]
 8007ed8:	b410      	push	{r4}
 8007eda:	3b01      	subs	r3, #1
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	6093      	str	r3, [r2, #8]
 8007ee0:	da07      	bge.n	8007ef2 <__sfputc_r+0x1c>
 8007ee2:	6994      	ldr	r4, [r2, #24]
 8007ee4:	42a3      	cmp	r3, r4
 8007ee6:	db01      	blt.n	8007eec <__sfputc_r+0x16>
 8007ee8:	290a      	cmp	r1, #10
 8007eea:	d102      	bne.n	8007ef2 <__sfputc_r+0x1c>
 8007eec:	bc10      	pop	{r4}
 8007eee:	f000 b933 	b.w	8008158 <__swbuf_r>
 8007ef2:	6813      	ldr	r3, [r2, #0]
 8007ef4:	1c58      	adds	r0, r3, #1
 8007ef6:	6010      	str	r0, [r2, #0]
 8007ef8:	7019      	strb	r1, [r3, #0]
 8007efa:	4608      	mov	r0, r1
 8007efc:	bc10      	pop	{r4}
 8007efe:	4770      	bx	lr

08007f00 <__sfputs_r>:
 8007f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f02:	4606      	mov	r6, r0
 8007f04:	460f      	mov	r7, r1
 8007f06:	4614      	mov	r4, r2
 8007f08:	18d5      	adds	r5, r2, r3
 8007f0a:	42ac      	cmp	r4, r5
 8007f0c:	d101      	bne.n	8007f12 <__sfputs_r+0x12>
 8007f0e:	2000      	movs	r0, #0
 8007f10:	e007      	b.n	8007f22 <__sfputs_r+0x22>
 8007f12:	463a      	mov	r2, r7
 8007f14:	4630      	mov	r0, r6
 8007f16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f1a:	f7ff ffdc 	bl	8007ed6 <__sfputc_r>
 8007f1e:	1c43      	adds	r3, r0, #1
 8007f20:	d1f3      	bne.n	8007f0a <__sfputs_r+0xa>
 8007f22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007f24 <_vfiprintf_r>:
 8007f24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f28:	460d      	mov	r5, r1
 8007f2a:	4614      	mov	r4, r2
 8007f2c:	4698      	mov	r8, r3
 8007f2e:	4606      	mov	r6, r0
 8007f30:	b09d      	sub	sp, #116	; 0x74
 8007f32:	b118      	cbz	r0, 8007f3c <_vfiprintf_r+0x18>
 8007f34:	6a03      	ldr	r3, [r0, #32]
 8007f36:	b90b      	cbnz	r3, 8007f3c <_vfiprintf_r+0x18>
 8007f38:	f7fe fb64 	bl	8006604 <__sinit>
 8007f3c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f3e:	07d9      	lsls	r1, r3, #31
 8007f40:	d405      	bmi.n	8007f4e <_vfiprintf_r+0x2a>
 8007f42:	89ab      	ldrh	r3, [r5, #12]
 8007f44:	059a      	lsls	r2, r3, #22
 8007f46:	d402      	bmi.n	8007f4e <_vfiprintf_r+0x2a>
 8007f48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f4a:	f7fe fc62 	bl	8006812 <__retarget_lock_acquire_recursive>
 8007f4e:	89ab      	ldrh	r3, [r5, #12]
 8007f50:	071b      	lsls	r3, r3, #28
 8007f52:	d501      	bpl.n	8007f58 <_vfiprintf_r+0x34>
 8007f54:	692b      	ldr	r3, [r5, #16]
 8007f56:	b99b      	cbnz	r3, 8007f80 <_vfiprintf_r+0x5c>
 8007f58:	4629      	mov	r1, r5
 8007f5a:	4630      	mov	r0, r6
 8007f5c:	f000 f93a 	bl	80081d4 <__swsetup_r>
 8007f60:	b170      	cbz	r0, 8007f80 <_vfiprintf_r+0x5c>
 8007f62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f64:	07dc      	lsls	r4, r3, #31
 8007f66:	d504      	bpl.n	8007f72 <_vfiprintf_r+0x4e>
 8007f68:	f04f 30ff 	mov.w	r0, #4294967295
 8007f6c:	b01d      	add	sp, #116	; 0x74
 8007f6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f72:	89ab      	ldrh	r3, [r5, #12]
 8007f74:	0598      	lsls	r0, r3, #22
 8007f76:	d4f7      	bmi.n	8007f68 <_vfiprintf_r+0x44>
 8007f78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f7a:	f7fe fc4b 	bl	8006814 <__retarget_lock_release_recursive>
 8007f7e:	e7f3      	b.n	8007f68 <_vfiprintf_r+0x44>
 8007f80:	2300      	movs	r3, #0
 8007f82:	9309      	str	r3, [sp, #36]	; 0x24
 8007f84:	2320      	movs	r3, #32
 8007f86:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007f8a:	2330      	movs	r3, #48	; 0x30
 8007f8c:	f04f 0901 	mov.w	r9, #1
 8007f90:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f94:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8008144 <_vfiprintf_r+0x220>
 8007f98:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007f9c:	4623      	mov	r3, r4
 8007f9e:	469a      	mov	sl, r3
 8007fa0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007fa4:	b10a      	cbz	r2, 8007faa <_vfiprintf_r+0x86>
 8007fa6:	2a25      	cmp	r2, #37	; 0x25
 8007fa8:	d1f9      	bne.n	8007f9e <_vfiprintf_r+0x7a>
 8007faa:	ebba 0b04 	subs.w	fp, sl, r4
 8007fae:	d00b      	beq.n	8007fc8 <_vfiprintf_r+0xa4>
 8007fb0:	465b      	mov	r3, fp
 8007fb2:	4622      	mov	r2, r4
 8007fb4:	4629      	mov	r1, r5
 8007fb6:	4630      	mov	r0, r6
 8007fb8:	f7ff ffa2 	bl	8007f00 <__sfputs_r>
 8007fbc:	3001      	adds	r0, #1
 8007fbe:	f000 80a9 	beq.w	8008114 <_vfiprintf_r+0x1f0>
 8007fc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fc4:	445a      	add	r2, fp
 8007fc6:	9209      	str	r2, [sp, #36]	; 0x24
 8007fc8:	f89a 3000 	ldrb.w	r3, [sl]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	f000 80a1 	beq.w	8008114 <_vfiprintf_r+0x1f0>
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8007fd8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007fdc:	f10a 0a01 	add.w	sl, sl, #1
 8007fe0:	9304      	str	r3, [sp, #16]
 8007fe2:	9307      	str	r3, [sp, #28]
 8007fe4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007fe8:	931a      	str	r3, [sp, #104]	; 0x68
 8007fea:	4654      	mov	r4, sl
 8007fec:	2205      	movs	r2, #5
 8007fee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ff2:	4854      	ldr	r0, [pc, #336]	; (8008144 <_vfiprintf_r+0x220>)
 8007ff4:	f7fe fc0f 	bl	8006816 <memchr>
 8007ff8:	9a04      	ldr	r2, [sp, #16]
 8007ffa:	b9d8      	cbnz	r0, 8008034 <_vfiprintf_r+0x110>
 8007ffc:	06d1      	lsls	r1, r2, #27
 8007ffe:	bf44      	itt	mi
 8008000:	2320      	movmi	r3, #32
 8008002:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008006:	0713      	lsls	r3, r2, #28
 8008008:	bf44      	itt	mi
 800800a:	232b      	movmi	r3, #43	; 0x2b
 800800c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008010:	f89a 3000 	ldrb.w	r3, [sl]
 8008014:	2b2a      	cmp	r3, #42	; 0x2a
 8008016:	d015      	beq.n	8008044 <_vfiprintf_r+0x120>
 8008018:	4654      	mov	r4, sl
 800801a:	2000      	movs	r0, #0
 800801c:	f04f 0c0a 	mov.w	ip, #10
 8008020:	9a07      	ldr	r2, [sp, #28]
 8008022:	4621      	mov	r1, r4
 8008024:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008028:	3b30      	subs	r3, #48	; 0x30
 800802a:	2b09      	cmp	r3, #9
 800802c:	d94d      	bls.n	80080ca <_vfiprintf_r+0x1a6>
 800802e:	b1b0      	cbz	r0, 800805e <_vfiprintf_r+0x13a>
 8008030:	9207      	str	r2, [sp, #28]
 8008032:	e014      	b.n	800805e <_vfiprintf_r+0x13a>
 8008034:	eba0 0308 	sub.w	r3, r0, r8
 8008038:	fa09 f303 	lsl.w	r3, r9, r3
 800803c:	4313      	orrs	r3, r2
 800803e:	46a2      	mov	sl, r4
 8008040:	9304      	str	r3, [sp, #16]
 8008042:	e7d2      	b.n	8007fea <_vfiprintf_r+0xc6>
 8008044:	9b03      	ldr	r3, [sp, #12]
 8008046:	1d19      	adds	r1, r3, #4
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	9103      	str	r1, [sp, #12]
 800804c:	2b00      	cmp	r3, #0
 800804e:	bfbb      	ittet	lt
 8008050:	425b      	neglt	r3, r3
 8008052:	f042 0202 	orrlt.w	r2, r2, #2
 8008056:	9307      	strge	r3, [sp, #28]
 8008058:	9307      	strlt	r3, [sp, #28]
 800805a:	bfb8      	it	lt
 800805c:	9204      	strlt	r2, [sp, #16]
 800805e:	7823      	ldrb	r3, [r4, #0]
 8008060:	2b2e      	cmp	r3, #46	; 0x2e
 8008062:	d10c      	bne.n	800807e <_vfiprintf_r+0x15a>
 8008064:	7863      	ldrb	r3, [r4, #1]
 8008066:	2b2a      	cmp	r3, #42	; 0x2a
 8008068:	d134      	bne.n	80080d4 <_vfiprintf_r+0x1b0>
 800806a:	9b03      	ldr	r3, [sp, #12]
 800806c:	3402      	adds	r4, #2
 800806e:	1d1a      	adds	r2, r3, #4
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	9203      	str	r2, [sp, #12]
 8008074:	2b00      	cmp	r3, #0
 8008076:	bfb8      	it	lt
 8008078:	f04f 33ff 	movlt.w	r3, #4294967295
 800807c:	9305      	str	r3, [sp, #20]
 800807e:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008148 <_vfiprintf_r+0x224>
 8008082:	2203      	movs	r2, #3
 8008084:	4650      	mov	r0, sl
 8008086:	7821      	ldrb	r1, [r4, #0]
 8008088:	f7fe fbc5 	bl	8006816 <memchr>
 800808c:	b138      	cbz	r0, 800809e <_vfiprintf_r+0x17a>
 800808e:	2240      	movs	r2, #64	; 0x40
 8008090:	9b04      	ldr	r3, [sp, #16]
 8008092:	eba0 000a 	sub.w	r0, r0, sl
 8008096:	4082      	lsls	r2, r0
 8008098:	4313      	orrs	r3, r2
 800809a:	3401      	adds	r4, #1
 800809c:	9304      	str	r3, [sp, #16]
 800809e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080a2:	2206      	movs	r2, #6
 80080a4:	4829      	ldr	r0, [pc, #164]	; (800814c <_vfiprintf_r+0x228>)
 80080a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80080aa:	f7fe fbb4 	bl	8006816 <memchr>
 80080ae:	2800      	cmp	r0, #0
 80080b0:	d03f      	beq.n	8008132 <_vfiprintf_r+0x20e>
 80080b2:	4b27      	ldr	r3, [pc, #156]	; (8008150 <_vfiprintf_r+0x22c>)
 80080b4:	bb1b      	cbnz	r3, 80080fe <_vfiprintf_r+0x1da>
 80080b6:	9b03      	ldr	r3, [sp, #12]
 80080b8:	3307      	adds	r3, #7
 80080ba:	f023 0307 	bic.w	r3, r3, #7
 80080be:	3308      	adds	r3, #8
 80080c0:	9303      	str	r3, [sp, #12]
 80080c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080c4:	443b      	add	r3, r7
 80080c6:	9309      	str	r3, [sp, #36]	; 0x24
 80080c8:	e768      	b.n	8007f9c <_vfiprintf_r+0x78>
 80080ca:	460c      	mov	r4, r1
 80080cc:	2001      	movs	r0, #1
 80080ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80080d2:	e7a6      	b.n	8008022 <_vfiprintf_r+0xfe>
 80080d4:	2300      	movs	r3, #0
 80080d6:	f04f 0c0a 	mov.w	ip, #10
 80080da:	4619      	mov	r1, r3
 80080dc:	3401      	adds	r4, #1
 80080de:	9305      	str	r3, [sp, #20]
 80080e0:	4620      	mov	r0, r4
 80080e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080e6:	3a30      	subs	r2, #48	; 0x30
 80080e8:	2a09      	cmp	r2, #9
 80080ea:	d903      	bls.n	80080f4 <_vfiprintf_r+0x1d0>
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d0c6      	beq.n	800807e <_vfiprintf_r+0x15a>
 80080f0:	9105      	str	r1, [sp, #20]
 80080f2:	e7c4      	b.n	800807e <_vfiprintf_r+0x15a>
 80080f4:	4604      	mov	r4, r0
 80080f6:	2301      	movs	r3, #1
 80080f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80080fc:	e7f0      	b.n	80080e0 <_vfiprintf_r+0x1bc>
 80080fe:	ab03      	add	r3, sp, #12
 8008100:	9300      	str	r3, [sp, #0]
 8008102:	462a      	mov	r2, r5
 8008104:	4630      	mov	r0, r6
 8008106:	4b13      	ldr	r3, [pc, #76]	; (8008154 <_vfiprintf_r+0x230>)
 8008108:	a904      	add	r1, sp, #16
 800810a:	f7fd fe2d 	bl	8005d68 <_printf_float>
 800810e:	4607      	mov	r7, r0
 8008110:	1c78      	adds	r0, r7, #1
 8008112:	d1d6      	bne.n	80080c2 <_vfiprintf_r+0x19e>
 8008114:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008116:	07d9      	lsls	r1, r3, #31
 8008118:	d405      	bmi.n	8008126 <_vfiprintf_r+0x202>
 800811a:	89ab      	ldrh	r3, [r5, #12]
 800811c:	059a      	lsls	r2, r3, #22
 800811e:	d402      	bmi.n	8008126 <_vfiprintf_r+0x202>
 8008120:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008122:	f7fe fb77 	bl	8006814 <__retarget_lock_release_recursive>
 8008126:	89ab      	ldrh	r3, [r5, #12]
 8008128:	065b      	lsls	r3, r3, #25
 800812a:	f53f af1d 	bmi.w	8007f68 <_vfiprintf_r+0x44>
 800812e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008130:	e71c      	b.n	8007f6c <_vfiprintf_r+0x48>
 8008132:	ab03      	add	r3, sp, #12
 8008134:	9300      	str	r3, [sp, #0]
 8008136:	462a      	mov	r2, r5
 8008138:	4630      	mov	r0, r6
 800813a:	4b06      	ldr	r3, [pc, #24]	; (8008154 <_vfiprintf_r+0x230>)
 800813c:	a904      	add	r1, sp, #16
 800813e:	f7fe f8b3 	bl	80062a8 <_printf_i>
 8008142:	e7e4      	b.n	800810e <_vfiprintf_r+0x1ea>
 8008144:	08008823 	.word	0x08008823
 8008148:	08008829 	.word	0x08008829
 800814c:	0800882d 	.word	0x0800882d
 8008150:	08005d69 	.word	0x08005d69
 8008154:	08007f01 	.word	0x08007f01

08008158 <__swbuf_r>:
 8008158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800815a:	460e      	mov	r6, r1
 800815c:	4614      	mov	r4, r2
 800815e:	4605      	mov	r5, r0
 8008160:	b118      	cbz	r0, 800816a <__swbuf_r+0x12>
 8008162:	6a03      	ldr	r3, [r0, #32]
 8008164:	b90b      	cbnz	r3, 800816a <__swbuf_r+0x12>
 8008166:	f7fe fa4d 	bl	8006604 <__sinit>
 800816a:	69a3      	ldr	r3, [r4, #24]
 800816c:	60a3      	str	r3, [r4, #8]
 800816e:	89a3      	ldrh	r3, [r4, #12]
 8008170:	071a      	lsls	r2, r3, #28
 8008172:	d525      	bpl.n	80081c0 <__swbuf_r+0x68>
 8008174:	6923      	ldr	r3, [r4, #16]
 8008176:	b31b      	cbz	r3, 80081c0 <__swbuf_r+0x68>
 8008178:	6823      	ldr	r3, [r4, #0]
 800817a:	6922      	ldr	r2, [r4, #16]
 800817c:	b2f6      	uxtb	r6, r6
 800817e:	1a98      	subs	r0, r3, r2
 8008180:	6963      	ldr	r3, [r4, #20]
 8008182:	4637      	mov	r7, r6
 8008184:	4283      	cmp	r3, r0
 8008186:	dc04      	bgt.n	8008192 <__swbuf_r+0x3a>
 8008188:	4621      	mov	r1, r4
 800818a:	4628      	mov	r0, r5
 800818c:	f7ff fe02 	bl	8007d94 <_fflush_r>
 8008190:	b9e0      	cbnz	r0, 80081cc <__swbuf_r+0x74>
 8008192:	68a3      	ldr	r3, [r4, #8]
 8008194:	3b01      	subs	r3, #1
 8008196:	60a3      	str	r3, [r4, #8]
 8008198:	6823      	ldr	r3, [r4, #0]
 800819a:	1c5a      	adds	r2, r3, #1
 800819c:	6022      	str	r2, [r4, #0]
 800819e:	701e      	strb	r6, [r3, #0]
 80081a0:	6962      	ldr	r2, [r4, #20]
 80081a2:	1c43      	adds	r3, r0, #1
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d004      	beq.n	80081b2 <__swbuf_r+0x5a>
 80081a8:	89a3      	ldrh	r3, [r4, #12]
 80081aa:	07db      	lsls	r3, r3, #31
 80081ac:	d506      	bpl.n	80081bc <__swbuf_r+0x64>
 80081ae:	2e0a      	cmp	r6, #10
 80081b0:	d104      	bne.n	80081bc <__swbuf_r+0x64>
 80081b2:	4621      	mov	r1, r4
 80081b4:	4628      	mov	r0, r5
 80081b6:	f7ff fded 	bl	8007d94 <_fflush_r>
 80081ba:	b938      	cbnz	r0, 80081cc <__swbuf_r+0x74>
 80081bc:	4638      	mov	r0, r7
 80081be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081c0:	4621      	mov	r1, r4
 80081c2:	4628      	mov	r0, r5
 80081c4:	f000 f806 	bl	80081d4 <__swsetup_r>
 80081c8:	2800      	cmp	r0, #0
 80081ca:	d0d5      	beq.n	8008178 <__swbuf_r+0x20>
 80081cc:	f04f 37ff 	mov.w	r7, #4294967295
 80081d0:	e7f4      	b.n	80081bc <__swbuf_r+0x64>
	...

080081d4 <__swsetup_r>:
 80081d4:	b538      	push	{r3, r4, r5, lr}
 80081d6:	4b2a      	ldr	r3, [pc, #168]	; (8008280 <__swsetup_r+0xac>)
 80081d8:	4605      	mov	r5, r0
 80081da:	6818      	ldr	r0, [r3, #0]
 80081dc:	460c      	mov	r4, r1
 80081de:	b118      	cbz	r0, 80081e8 <__swsetup_r+0x14>
 80081e0:	6a03      	ldr	r3, [r0, #32]
 80081e2:	b90b      	cbnz	r3, 80081e8 <__swsetup_r+0x14>
 80081e4:	f7fe fa0e 	bl	8006604 <__sinit>
 80081e8:	89a3      	ldrh	r3, [r4, #12]
 80081ea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80081ee:	0718      	lsls	r0, r3, #28
 80081f0:	d422      	bmi.n	8008238 <__swsetup_r+0x64>
 80081f2:	06d9      	lsls	r1, r3, #27
 80081f4:	d407      	bmi.n	8008206 <__swsetup_r+0x32>
 80081f6:	2309      	movs	r3, #9
 80081f8:	602b      	str	r3, [r5, #0]
 80081fa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80081fe:	f04f 30ff 	mov.w	r0, #4294967295
 8008202:	81a3      	strh	r3, [r4, #12]
 8008204:	e034      	b.n	8008270 <__swsetup_r+0x9c>
 8008206:	0758      	lsls	r0, r3, #29
 8008208:	d512      	bpl.n	8008230 <__swsetup_r+0x5c>
 800820a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800820c:	b141      	cbz	r1, 8008220 <__swsetup_r+0x4c>
 800820e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008212:	4299      	cmp	r1, r3
 8008214:	d002      	beq.n	800821c <__swsetup_r+0x48>
 8008216:	4628      	mov	r0, r5
 8008218:	f7ff f97a 	bl	8007510 <_free_r>
 800821c:	2300      	movs	r3, #0
 800821e:	6363      	str	r3, [r4, #52]	; 0x34
 8008220:	89a3      	ldrh	r3, [r4, #12]
 8008222:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008226:	81a3      	strh	r3, [r4, #12]
 8008228:	2300      	movs	r3, #0
 800822a:	6063      	str	r3, [r4, #4]
 800822c:	6923      	ldr	r3, [r4, #16]
 800822e:	6023      	str	r3, [r4, #0]
 8008230:	89a3      	ldrh	r3, [r4, #12]
 8008232:	f043 0308 	orr.w	r3, r3, #8
 8008236:	81a3      	strh	r3, [r4, #12]
 8008238:	6923      	ldr	r3, [r4, #16]
 800823a:	b94b      	cbnz	r3, 8008250 <__swsetup_r+0x7c>
 800823c:	89a3      	ldrh	r3, [r4, #12]
 800823e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008242:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008246:	d003      	beq.n	8008250 <__swsetup_r+0x7c>
 8008248:	4621      	mov	r1, r4
 800824a:	4628      	mov	r0, r5
 800824c:	f000 f883 	bl	8008356 <__smakebuf_r>
 8008250:	89a0      	ldrh	r0, [r4, #12]
 8008252:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008256:	f010 0301 	ands.w	r3, r0, #1
 800825a:	d00a      	beq.n	8008272 <__swsetup_r+0x9e>
 800825c:	2300      	movs	r3, #0
 800825e:	60a3      	str	r3, [r4, #8]
 8008260:	6963      	ldr	r3, [r4, #20]
 8008262:	425b      	negs	r3, r3
 8008264:	61a3      	str	r3, [r4, #24]
 8008266:	6923      	ldr	r3, [r4, #16]
 8008268:	b943      	cbnz	r3, 800827c <__swsetup_r+0xa8>
 800826a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800826e:	d1c4      	bne.n	80081fa <__swsetup_r+0x26>
 8008270:	bd38      	pop	{r3, r4, r5, pc}
 8008272:	0781      	lsls	r1, r0, #30
 8008274:	bf58      	it	pl
 8008276:	6963      	ldrpl	r3, [r4, #20]
 8008278:	60a3      	str	r3, [r4, #8]
 800827a:	e7f4      	b.n	8008266 <__swsetup_r+0x92>
 800827c:	2000      	movs	r0, #0
 800827e:	e7f7      	b.n	8008270 <__swsetup_r+0x9c>
 8008280:	20000064 	.word	0x20000064

08008284 <_raise_r>:
 8008284:	291f      	cmp	r1, #31
 8008286:	b538      	push	{r3, r4, r5, lr}
 8008288:	4604      	mov	r4, r0
 800828a:	460d      	mov	r5, r1
 800828c:	d904      	bls.n	8008298 <_raise_r+0x14>
 800828e:	2316      	movs	r3, #22
 8008290:	6003      	str	r3, [r0, #0]
 8008292:	f04f 30ff 	mov.w	r0, #4294967295
 8008296:	bd38      	pop	{r3, r4, r5, pc}
 8008298:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800829a:	b112      	cbz	r2, 80082a2 <_raise_r+0x1e>
 800829c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80082a0:	b94b      	cbnz	r3, 80082b6 <_raise_r+0x32>
 80082a2:	4620      	mov	r0, r4
 80082a4:	f000 f830 	bl	8008308 <_getpid_r>
 80082a8:	462a      	mov	r2, r5
 80082aa:	4601      	mov	r1, r0
 80082ac:	4620      	mov	r0, r4
 80082ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082b2:	f000 b817 	b.w	80082e4 <_kill_r>
 80082b6:	2b01      	cmp	r3, #1
 80082b8:	d00a      	beq.n	80082d0 <_raise_r+0x4c>
 80082ba:	1c59      	adds	r1, r3, #1
 80082bc:	d103      	bne.n	80082c6 <_raise_r+0x42>
 80082be:	2316      	movs	r3, #22
 80082c0:	6003      	str	r3, [r0, #0]
 80082c2:	2001      	movs	r0, #1
 80082c4:	e7e7      	b.n	8008296 <_raise_r+0x12>
 80082c6:	2400      	movs	r4, #0
 80082c8:	4628      	mov	r0, r5
 80082ca:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80082ce:	4798      	blx	r3
 80082d0:	2000      	movs	r0, #0
 80082d2:	e7e0      	b.n	8008296 <_raise_r+0x12>

080082d4 <raise>:
 80082d4:	4b02      	ldr	r3, [pc, #8]	; (80082e0 <raise+0xc>)
 80082d6:	4601      	mov	r1, r0
 80082d8:	6818      	ldr	r0, [r3, #0]
 80082da:	f7ff bfd3 	b.w	8008284 <_raise_r>
 80082de:	bf00      	nop
 80082e0:	20000064 	.word	0x20000064

080082e4 <_kill_r>:
 80082e4:	b538      	push	{r3, r4, r5, lr}
 80082e6:	2300      	movs	r3, #0
 80082e8:	4d06      	ldr	r5, [pc, #24]	; (8008304 <_kill_r+0x20>)
 80082ea:	4604      	mov	r4, r0
 80082ec:	4608      	mov	r0, r1
 80082ee:	4611      	mov	r1, r2
 80082f0:	602b      	str	r3, [r5, #0]
 80082f2:	f7f9 f822 	bl	800133a <_kill>
 80082f6:	1c43      	adds	r3, r0, #1
 80082f8:	d102      	bne.n	8008300 <_kill_r+0x1c>
 80082fa:	682b      	ldr	r3, [r5, #0]
 80082fc:	b103      	cbz	r3, 8008300 <_kill_r+0x1c>
 80082fe:	6023      	str	r3, [r4, #0]
 8008300:	bd38      	pop	{r3, r4, r5, pc}
 8008302:	bf00      	nop
 8008304:	20000508 	.word	0x20000508

08008308 <_getpid_r>:
 8008308:	f7f9 b810 	b.w	800132c <_getpid>

0800830c <__swhatbuf_r>:
 800830c:	b570      	push	{r4, r5, r6, lr}
 800830e:	460c      	mov	r4, r1
 8008310:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008314:	4615      	mov	r5, r2
 8008316:	2900      	cmp	r1, #0
 8008318:	461e      	mov	r6, r3
 800831a:	b096      	sub	sp, #88	; 0x58
 800831c:	da0c      	bge.n	8008338 <__swhatbuf_r+0x2c>
 800831e:	89a3      	ldrh	r3, [r4, #12]
 8008320:	2100      	movs	r1, #0
 8008322:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008326:	bf0c      	ite	eq
 8008328:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800832c:	2340      	movne	r3, #64	; 0x40
 800832e:	2000      	movs	r0, #0
 8008330:	6031      	str	r1, [r6, #0]
 8008332:	602b      	str	r3, [r5, #0]
 8008334:	b016      	add	sp, #88	; 0x58
 8008336:	bd70      	pop	{r4, r5, r6, pc}
 8008338:	466a      	mov	r2, sp
 800833a:	f000 f849 	bl	80083d0 <_fstat_r>
 800833e:	2800      	cmp	r0, #0
 8008340:	dbed      	blt.n	800831e <__swhatbuf_r+0x12>
 8008342:	9901      	ldr	r1, [sp, #4]
 8008344:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008348:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800834c:	4259      	negs	r1, r3
 800834e:	4159      	adcs	r1, r3
 8008350:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008354:	e7eb      	b.n	800832e <__swhatbuf_r+0x22>

08008356 <__smakebuf_r>:
 8008356:	898b      	ldrh	r3, [r1, #12]
 8008358:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800835a:	079d      	lsls	r5, r3, #30
 800835c:	4606      	mov	r6, r0
 800835e:	460c      	mov	r4, r1
 8008360:	d507      	bpl.n	8008372 <__smakebuf_r+0x1c>
 8008362:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008366:	6023      	str	r3, [r4, #0]
 8008368:	6123      	str	r3, [r4, #16]
 800836a:	2301      	movs	r3, #1
 800836c:	6163      	str	r3, [r4, #20]
 800836e:	b002      	add	sp, #8
 8008370:	bd70      	pop	{r4, r5, r6, pc}
 8008372:	466a      	mov	r2, sp
 8008374:	ab01      	add	r3, sp, #4
 8008376:	f7ff ffc9 	bl	800830c <__swhatbuf_r>
 800837a:	9900      	ldr	r1, [sp, #0]
 800837c:	4605      	mov	r5, r0
 800837e:	4630      	mov	r0, r6
 8008380:	f7fd fbca 	bl	8005b18 <_malloc_r>
 8008384:	b948      	cbnz	r0, 800839a <__smakebuf_r+0x44>
 8008386:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800838a:	059a      	lsls	r2, r3, #22
 800838c:	d4ef      	bmi.n	800836e <__smakebuf_r+0x18>
 800838e:	f023 0303 	bic.w	r3, r3, #3
 8008392:	f043 0302 	orr.w	r3, r3, #2
 8008396:	81a3      	strh	r3, [r4, #12]
 8008398:	e7e3      	b.n	8008362 <__smakebuf_r+0xc>
 800839a:	89a3      	ldrh	r3, [r4, #12]
 800839c:	6020      	str	r0, [r4, #0]
 800839e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083a2:	81a3      	strh	r3, [r4, #12]
 80083a4:	9b00      	ldr	r3, [sp, #0]
 80083a6:	6120      	str	r0, [r4, #16]
 80083a8:	6163      	str	r3, [r4, #20]
 80083aa:	9b01      	ldr	r3, [sp, #4]
 80083ac:	b15b      	cbz	r3, 80083c6 <__smakebuf_r+0x70>
 80083ae:	4630      	mov	r0, r6
 80083b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80083b4:	f000 f81e 	bl	80083f4 <_isatty_r>
 80083b8:	b128      	cbz	r0, 80083c6 <__smakebuf_r+0x70>
 80083ba:	89a3      	ldrh	r3, [r4, #12]
 80083bc:	f023 0303 	bic.w	r3, r3, #3
 80083c0:	f043 0301 	orr.w	r3, r3, #1
 80083c4:	81a3      	strh	r3, [r4, #12]
 80083c6:	89a3      	ldrh	r3, [r4, #12]
 80083c8:	431d      	orrs	r5, r3
 80083ca:	81a5      	strh	r5, [r4, #12]
 80083cc:	e7cf      	b.n	800836e <__smakebuf_r+0x18>
	...

080083d0 <_fstat_r>:
 80083d0:	b538      	push	{r3, r4, r5, lr}
 80083d2:	2300      	movs	r3, #0
 80083d4:	4d06      	ldr	r5, [pc, #24]	; (80083f0 <_fstat_r+0x20>)
 80083d6:	4604      	mov	r4, r0
 80083d8:	4608      	mov	r0, r1
 80083da:	4611      	mov	r1, r2
 80083dc:	602b      	str	r3, [r5, #0]
 80083de:	f7f9 f80a 	bl	80013f6 <_fstat>
 80083e2:	1c43      	adds	r3, r0, #1
 80083e4:	d102      	bne.n	80083ec <_fstat_r+0x1c>
 80083e6:	682b      	ldr	r3, [r5, #0]
 80083e8:	b103      	cbz	r3, 80083ec <_fstat_r+0x1c>
 80083ea:	6023      	str	r3, [r4, #0]
 80083ec:	bd38      	pop	{r3, r4, r5, pc}
 80083ee:	bf00      	nop
 80083f0:	20000508 	.word	0x20000508

080083f4 <_isatty_r>:
 80083f4:	b538      	push	{r3, r4, r5, lr}
 80083f6:	2300      	movs	r3, #0
 80083f8:	4d05      	ldr	r5, [pc, #20]	; (8008410 <_isatty_r+0x1c>)
 80083fa:	4604      	mov	r4, r0
 80083fc:	4608      	mov	r0, r1
 80083fe:	602b      	str	r3, [r5, #0]
 8008400:	f7f9 f808 	bl	8001414 <_isatty>
 8008404:	1c43      	adds	r3, r0, #1
 8008406:	d102      	bne.n	800840e <_isatty_r+0x1a>
 8008408:	682b      	ldr	r3, [r5, #0]
 800840a:	b103      	cbz	r3, 800840e <_isatty_r+0x1a>
 800840c:	6023      	str	r3, [r4, #0]
 800840e:	bd38      	pop	{r3, r4, r5, pc}
 8008410:	20000508 	.word	0x20000508

08008414 <_init>:
 8008414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008416:	bf00      	nop
 8008418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800841a:	bc08      	pop	{r3}
 800841c:	469e      	mov	lr, r3
 800841e:	4770      	bx	lr

08008420 <_fini>:
 8008420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008422:	bf00      	nop
 8008424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008426:	bc08      	pop	{r3}
 8008428:	469e      	mov	lr, r3
 800842a:	4770      	bx	lr
