# 3DES-FPGA
Implement 3DES with 168 bit key and 64 bit block size according to FIPS 46-3 standard, using 16 round FSM, write program in verilog, perform pre and post simulation.
