/* Generated by Yosys 0.41+83 (git sha1 7045cf509, x86_64-w64-mingw32-g++ 13.2.1 -Os) */

/* cells_not_processed =  1  */
/* src = "nor1.v:2.1-10.10" */
module nor1(a, b, out);
  wire _0_;
  /* src = "nor1.v:3.9-3.10" */
  input a;
  wire a;
  /* src = "nor1.v:4.9-4.10" */
  input b;
  wire b;
  /* src = "nor1.v:5.10-5.13" */
  output out;
  wire out;
  OR _1_ (
    .A(a),
    .B(b),
    .Y(_0_)
  );
  not _2_ (
    .A(_0_),
    .Y(out)
  );
endmodule
