/*****************************************************************************
 *
 * Copyright (c) 2013-2016 Freescale Semiconductor
 * Copyright 2017 NXP
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without modification,
 * are permitted provided that the following conditions are met:
 *
 * o Redistributions of source code must retain the above copyright notice, this list
 *   of conditions and the following disclaimer.
 *
 * o Redistributions in binary form must reproduce the above copyright notice, this
 *   list of conditions and the following disclaimer in the documentation and/or
 *   other materials provided with the distribution.
 *
 * o Neither the name of NXP nor the names of its
 *   contributors may be used to endorse or promote products derived from this
 *   software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
 * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 ****************************************************************************/

/**
 * \file    isp_graph.h
 * \brief   ISP runtime firmware (M0+)
 * \author
 * \author
 * \version 0.1
 * \date    15-10-2013
 * \note    initial version
 ****************************************************************************/

#ifndef SEQGRAPH_H
#define SEQGRAPH_H

/* *INDENT-OFF* */
#ifdef  __cplusplus
extern "C" {
#endif
/* *INDENT-ON* */

#include "seq_hw.h"

/*****************************************************************************
* consts
*****************************************************************************/

#define MAX_CONSUMER        8

#define SEQ_NUM_SDMA_OUT    4
#define SEQ_NUM_SDMA_IN     9
#define SEQ_NUM_DEV         20

#if (SEQ_NUM_SDMA_OUT < MIPI_VIRT_CHN_NUM) || (SEQ_NUM_SDMA_IN < MIPI_VIRT_CHN_NUM)
#error "Can't handle full number of MIPI channels"
#endif

/*****************************************************************************
* macros
*****************************************************************************/

#define BUF_ALIGNMENT    0x10
#define BUF_ALIGN(_v)      (((_v) + (BUF_ALIGNMENT - 1)) & ~(BUF_ALIGNMENT - 1))
#define NUM_PARA_EL(_a)    sizeof(_a) / sizeof(SEQ_CfgPara_t)
#define SHIFT_BYTE(_b)     1 << _b

/*****************************************************************************
* types
*****************************************************************************/
#ifndef __ASSEMBLER__
typedef uint32_t   Mem_t;
typedef uint32_t   Addr_t;

typedef uint32_t   SEQ_Head_Ptr_t;
typedef uint32_t   SEQ_Buf_Ptr_t;
typedef uint32_t   SEQ_Mem_Ptr_t;
typedef uint32_t   SEQ_Char_CPtr_t;
typedef uint32_t   SEQ_CfgPara_CPtr_t;

#ifdef __GNUC__
#define SEQ_GRAPH_H_UNDEFINED__GNUC__
#define SEQ_GRAPH_H_ORIGINAL_VALUE_OF__GNUC__    __GNUC__
#undef  __GNUC__
#endif

typedef enum
{
  SEQ_NODE_SCALAR = 0,
  SEQ_NODE_VECTOR = 1,
  SEQ_NODE_OTHER  = 2,
  SEQ_NODE_FWLOAD,
  SEQ_NODE_VERSION,

  SEQ_NODE_LAST,
  SEQ_NODE_SIZE   = 0x7fffffff  // *** force enum to be 32bit ***
} SEQ_Node_t;

typedef enum
{
  SEQ_OTHRIX_FDMA       = 0,
  SEQ_OTHRIX_H264ENC    = 1,
  SEQ_OTHRIX_H264DEC    = 2,
  SEQ_OTHRIX_JPEGDEC    = 3,
  SEQ_OTHRIX_MIPICSI0   = 4,
  SEQ_OTHRIX_MIPICSI1   = 5,
  SEQ_OTHRIX_VIU0       = 6,
  SEQ_OTHRIX_VIU1       = 7,
  SEQ_OTHRIX_JPEGDEC0   = 8,
  SEQ_OTHRIX_JPEGDEC1   = 9,
  SEQ_OTHRIX_JPEGDEC2   = 10,
  SEQ_OTHRIX_JPEGDEC3   = 11,
  SEQ_OTHRIX_H264DEC0   = 12,
  SEQ_OTHRIX_H264DEC1   = 13,
  SEQ_OTHRIX_H264DEC2   = 14,
  SEQ_OTHRIX_H264DEC3   = 15,

  SEQ_OTHRIX_MIPICSI0_0 = 16,
  SEQ_OTHRIX_MIPICSI0_1 = 17,
  SEQ_OTHRIX_MIPICSI0_2 = 18,
  SEQ_OTHRIX_MIPICSI0_3 = 19,

  SEQ_OTHRIX_MIPICSI1_0 = 20,
  SEQ_OTHRIX_MIPICSI1_1 = 21,
  SEQ_OTHRIX_MIPICSI1_2 = 22,
  SEQ_OTHRIX_MIPICSI1_3 = 23,

  SEQ_OTHRIX_LAST,
  SEQ_OTHRIX_SIZE       = 0x7fffffff // *** force enum to be 32bit ***
} SEQ_Othr_ix_t;

typedef uint32_t pixel_t;

/* The toleration error enum*/
enum
{
  SEQ_BUFFER_OVERRUN      = SHIFT_BYTE(0),
  SEQ_BUFFER_UNDERRUN     = SHIFT_BYTE(1),

  //FIXME: increase the size if add a new toleration
  SEQ_BUFFER_ERRORS_SIZE  = 2,
  SEQ_BUFFER_ERRORS_OTHER = (uint16_t)(0xFFFF << SEQ_BUFFER_ERRORS_SIZE)
};


// *** graph data structures ******************************
#pragma pack(push, 2)

typedef struct SEQ_Head_t
{
  // *** engine ***
  const SEQ_Node_t mcNodeType;                                          // *** 00 type of node ***
  const Addr_t     mcDevAddr;                                           // *** 04 address of hardware device ***
  const uint16_t   mcEngIndex;                                          // *** 08 index of requested engine (-1 for auto) ***
  uint16_t         mActive;                                             // *** 0a engine is running ***
  uint16_t         mDone;                                               // *** 0c engine is done for this frame ***
  uint16_t         mUpdate;                                             // *** 0e engine got some update ***
                                                                        // *** 10 (total) ***
} SEQ_Head_t
#ifdef __GNUC__
__attribute__ ((aligned(2)))
#endif
;

// *** sequencer consumer ***
typedef struct SEQ_Cons_t
{
  // *** consumer ***
  SEQ_Head_Ptr_t mpCons;                                                // *** 00 pointer to consumers (node) configuration header ***
  const uint16_t mcChann;                                               // *** 04 the devices channel used ***
  const uint16_t mcSkipLines;                                           // *** 06 number of lines to skip at frame begin ***
  const uint16_t mcLines;                                               // *** 08 number of lines required for processing ***
  const uint16_t mcLineBytes;                                           // *** 0a number of bytes per line to read ***

  // *** read ***
  uint16_t       mCurrRdIndex;                                          // *** 0c current relative index into source buffer (read) ***
  const uint16_t mcIncRdIndex;                                          // *** 0e increment of current relative index ***
  uint16_t       mLinesRead;                                            // *** 10 total lines read from buffer ***
  uint16_t       mReady;                                                // *** 12 buffer is ready to be read by this consumer ***
  uint16_t       mHighWater;                                            // *** 14 maximum difference between read and write ***
  uint16_t       mPad0;                                                 // *** 16 pad aligment ***
                                                                        // *** 18 (total) ***
} SEQ_Cons_t
#ifdef __GNUC__
__attribute__ ((aligned(2)))
#endif
;

// *** sequencer buffer ***
typedef struct SEQ_Buf_t
{
  // *** buffer ***
  SEQ_Mem_Ptr_t  mpBuf;                                                 // *** 00 pointer to output buffer ***
  const uint16_t mcLineMax;                                             // *** 04 number of lines fitting into output buffer (wrap) ***
  const uint16_t mcLineBytes;                                           // *** 06 number of bytes per line ***
  const uint16_t mcLineStride;                                          // *** 08 number of bytes to next line begin ***

  // *** write ***
  uint16_t       mStatus;                                               // *** 0a buffers status ***
  SEQ_Head_Ptr_t mpProd;                                                // *** 0c pointer to producers (node) configuration header ***
  uint16_t       mCurrWrIndex;                                          // *** 10 current relative index into output buffer (write) ***
  const uint16_t mcIncWrIndex;                                          // *** 12 increment of current relative index ***
  uint16_t       mLinesWritten;                                         // *** 14 total lines written to buffer ***
  uint16_t       mPad0;                                                 // *** 16 pad aligment ***

  // *** read ***
  SEQ_Cons_t     mConsumer[MAX_CONSUMER];                               // *** 18 consumer nodes ***
                                                                        // *** 78 (total) ***
} SEQ_Buf_t
#ifdef __GNUC__
__attribute__ ((aligned(2)))
#endif
;

// *** configuration (register) parameter ***
typedef struct SEQ_CfgPara_t
{
  const uint32_t mcIndex;                                               // *** 00 configuration parameter index ***
  const uint32_t mcValue;                                               // *** 04 configuration parameter ***
                                                                        // *** 08 (total) ***
} SEQ_CfgPara_t
#ifdef __GNUC__
__attribute__ ((aligned(2)))
#endif
;

// *** DMA transfer ***
typedef struct SEQ_Xfer_t
{
  // *** DMA ***
  const uint16_t mcRegOffs;                                             // *** 00 offset to SDMA's register ***
  const uint16_t mcStartLine;                                           // *** 02 number of first line to be used ***
  const uint16_t mcStartOffsBytes;                                      // *** 04 number of bytes to first pixel in line ***
  const uint16_t mcNumPixel;                                            // *** 06 number of pixels to transfer ***
                                                                        // *** 08 (total) ***
} SEQ_Xfer_t
#ifdef __GNUC__
__attribute__ ((aligned(2)))
#endif
;

// *** IPU ***
typedef struct SEQ_IpuDst_t
{
  SEQ_Buf_Ptr_t    mpOutBuf;                                            // *** 00 output buffer ***
  const SEQ_Xfer_t mcOutXfer;                                           // *** 04 output transfer struct ***
                                                                        // *** 0c (total) ***
} SEQ_IpuDst_t
#ifdef __GNUC__
__attribute__ ((aligned(2)))
#endif
;

typedef struct SEQ_IpuSrc_t
{
  SEQ_Buf_Ptr_t    mpInBuf;                                             // *** 00 input buffer ***
  const SEQ_Xfer_t mcInXfer;                                            // *** 04 input transfer struct ***
  const uint16_t   mcConsIx;                                            // *** 0c our index in buffers consumer array ***
  uint16_t         mPad0;                                               // *** 0e pad aligment ***
                                                                        // *** 10 (total) ***
} SEQ_IpuSrc_t
#ifdef __GNUC__
__attribute__ ((aligned(2)))
#endif
;

typedef struct SEQ_BufferClient_t
{
  SEQ_Buf_Ptr_t  mpInBuf;                                               // *** 00 input buffer ***
  const uint16_t mcConsIx;                                              // *** 04 our index in buffers consumer array ***
  uint16_t       mLineOffs;                                             // *** 06 line offset ***
  // *** 08 (total) ***
} SEQ_BufferClient_t
#ifdef __GNUC__
__attribute__ ((aligned(2)))
#endif
;

typedef struct SEQ_IpuCfg_t
{
  SEQ_Head_t         mHead;                                             // *** 00 configuration header ***

  const Addr_t       mcCodeOff;                                         // *** 10 code entry address ***

  // *** current status ***
  uint16_t           mCurrProcStep;                                     // *** 14 current processing steps ***
  const uint16_t     mcNumProcSteps;                                    // *** 16 number of processing steps per frame ***

  // *** output buffers ***
  SEQ_IpuDst_t       mOutBuf[SEQ_NUM_SDMA_OUT];                         // *** 18 output buffers ***

  // *** input data ***
  SEQ_IpuSrc_t       mInBuf[SEQ_NUM_SDMA_IN];                           // *** 48 input buffers ***

  // *** configuration parameters ***
  SEQ_CfgPara_CPtr_t mpcCfgPara;                                        // *** d8 pointer to configuration parameters ***
  const uint16_t     mcNumCfgPara;                                      // *** dc number of configuration parameters ***
  uint16_t           mPad0;                                             // *** de pad aligment ***
                                                                        // *** e0 (total) ***
} SEQ_IpuCfg_t
#ifdef __GNUC__
__attribute__ ((aligned(2)))
#endif
;

// *** MIPI ***
typedef struct SEQ_MipiCfg_t
{
  SEQ_Head_t     mHead;                                                 // *** 00 configuration header ***

  // *** output buffers ***
  SEQ_Buf_Ptr_t  mpOutBuf[MIPI_VIRT_CHN_NUM];                           // *** 10 output buffer pointer array ***
  const uint16_t mcNumInputLines;                                       // *** 20 number of input image lines ***
  uint16_t       mPad0;                                                 // *** 22 pad aligment ***
                                                                        // *** 24 (total) ***
} SEQ_MipiCfg_t
#ifdef __GNUC__
__attribute__ ((aligned(2)))
#endif
;

// *** JPEG decoder ***
typedef struct SEQ_JpegDecCfg_t
{
  SEQ_Head_t     mHead;                                                 // *** 00 configuration header ***

  // *** output buffers ***
  SEQ_Buf_Ptr_t  mpOutY;                                                // *** 10 output buffer Y component ***
  SEQ_Buf_Ptr_t  mpOutU;                                                // *** 14 output buffer U component ***
  SEQ_Buf_Ptr_t  mpOutV;                                                // *** 18 output buffer V component ***
  SEQ_Buf_Ptr_t  mpOutAlpha;                                            // *** 1c output buffer alpha component ***
  const uint16_t mcNumInputLines;                                       // *** 20 number of input image lines ***
  uint16_t       mPad0;                                                 // *** 22 pad aligment ***
                                                                        // *** 24 (total) ***
} SEQ_JpegDecCfg_t
#ifdef __GNUC__
__attribute__ ((aligned(2)))
#endif
;

// *** H.264 decoder ***
typedef struct SEQ_H264DecCfg_t
{
  SEQ_Head_t     mHead;           // *** 00 configuration header ***

  // *** output buffers ***
  SEQ_Buf_Ptr_t  mppOutY[H264_DEC_NUM_CHN];     // *** 10 output buffer Y component ***
  SEQ_Buf_Ptr_t  mppOutCb[H264_DEC_NUM_CHN];    // *** 20 output buffer U component ***
  SEQ_Buf_Ptr_t  mppOutCr[H264_DEC_NUM_CHN];    // *** 30 output buffer V component ***
  const uint16_t mcNumInputLines;               // *** 40 number of input image lines ***
  uint16_t       mPad0;                         // *** 42 pad aligment ***
                                                // *** 44 (total) ***
} SEQ_H264DecCfg_t
#ifdef __GNUC__
__attribute__ ((aligned(2)))
#endif
;

// *** H.264 encoder ***
typedef struct SEQ_H264EncCfg_t
{
  SEQ_Head_t         mHead;                                     // *** 00 configuration header ***

  // *** output buffers ***
  SEQ_BufferClient_t mInY;                                      // *** 10 input buffer Y component ***
  SEQ_BufferClient_t mInU;                                      // *** 18 input buffer U component ***
  SEQ_BufferClient_t mInV;                                      // *** 20 input buffer V component ***
  SEQ_Buf_Ptr_t      mpOutBuf;                                  // *** 28 output buffer ***
                                                                // *** 2c (total) ***
} SEQ_H264EncCfg_t
#ifdef __GNUC__
__attribute__ ((aligned(2)))
#endif
;

// *** VIU ***
typedef struct SEQ_ViuCfg_t
{
  SEQ_Head_t     mHead;                                                 // *** 00 configuration header ***

  // *** output buffer ***
  SEQ_Buf_Ptr_t  mpOutBuf;                                              // *** 10 output buffer pointer ***
  const uint16_t mcNumInputLines;                                       // *** 14 number of input image lines ***
  uint16_t       mPad0;                                                 // *** 16 pad aligment ***
                                                                        // *** 18 (total) ***
} SEQ_ViuCfg_t
#ifdef __GNUC__
__attribute__ ((aligned(2)))
#endif
;

typedef struct SEQ_FdmaDst_t
{
  SEQ_Buf_Ptr_t mpOutBuf;                                               // *** 00 output buffer ***
                                                                        // *** 04 (total) ***
} SEQ_FdmaDst_t
#ifdef __GNUC__
__attribute__ ((aligned(2)))
#endif
;

typedef struct SEQ_FdmaCfg_t
{
  SEQ_Head_t         mHead;                                             // *** 00 configuration header ***

  // *** output buffers ***
  SEQ_FdmaDst_t      mOutBuf[FDMA_CHANNELS];                            // *** 10 destination buffers ***

  // *** input data ***
  SEQ_BufferClient_t mInBuf[FDMA_CHANNELS];                             // *** 40 source buffers ***
                                                                        // *** c0 (total) ***
} SEQ_FdmaCfg_t
#ifdef __GNUC__
__attribute__ ((aligned(2)))
#endif
;

typedef struct SEQ_Load_t
{
  SEQ_Head_t     mHead;                                                 // *** 00 configuration header ***

  uint16_t       mKMEM;                                                 // *** 10 Kernel address in KMEM ***
  uint16_t       mLength;                                               // *** 12 Kernel length in bytes ***
  uint16_t       mInst;                                                 // *** 14 Kernel address in IPU instruction mem ***
  uint16_t       mPad0;                                                 // *** 16 pad aligment ***
  SEQ_Head_Ptr_t mpStart;                                               // *** 18 pointer to IPU node to start ***
                                                                        // *** 1c (total) ***
} SEQ_Load_t
#ifdef __GNUC__
__attribute__ ((aligned(2)))
#endif
;

#pragma pack(pop)

/* *INDENT-OFF* */
#ifdef  __cplusplus
}
#endif
/* *INDENT-ON* */

#ifdef SEQ_GRAPH_H_UNDEFINED__GNUC__
#define __GNUC__    SEQ_GRAPH_H_ORIGINAL_VALUE_OF__GNUC__
#undef SEQ_GRAPH_H_UNDEFINED__GNUC__
#undef SEQ_GRAPH_H_ORIGINAL_VALUE_OF__GNUC__
#endif

#else   // __ASSEMBLER__
#define SEQ_OTHRIX_FDMA          0
#define SEQ_OTHRIX_H264ENC       1
#define SEQ_OTHRIX_H264DEC       2
#define SEQ_OTHRIX_JPEGDEC       3
#define SEQ_OTHRIX_MIPICSI0      4
#define SEQ_OTHRIX_MIPICSI1      5
#define SEQ_OTHRIX_VIU0          6
#define SEQ_OTHRIX_VIU1          7
#define SEQ_OTHRIX_JPEGDEC0      8
#define SEQ_OTHRIX_JPEGDEC1      9
#define SEQ_OTHRIX_JPEGDEC2      10
#define SEQ_OTHRIX_JPEGDEC3      11
#define SEQ_OTHRIX_H264DEC0      12
#define SEQ_OTHRIX_H264DEC1      13
#define SEQ_OTHRIX_H264DEC2      14
#define SEQ_OTHRIX_H264DEC3      15
#define SEQ_OTHRIX_MIPICSI0_0    16
#define SEQ_OTHRIX_MIPICSI0_1    17
#define SEQ_OTHRIX_MIPICSI0_2    18
#define SEQ_OTHRIX_MIPICSI0_3    19
#define SEQ_OTHRIX_MIPICSI1_0    20
#define SEQ_OTHRIX_MIPICSI1_1    21
#define SEQ_OTHRIX_MIPICSI1_2    22
#define SEQ_OTHRIX_MIPICSI1_3    23
#endif

#endif /* SEQGRAPH_H */
/*EOF*/
