#ifndef PLAT_H
#define PLAT_H

#include <core.h>

#define PLAT_RO_MEM_BASE 0x7F0000
#define PLAT_RO_MEM_SIZE 0x10000

#define PLAT_RW_MEM_BASE 0xFE100000
#define PLAT_RW_MEM_SIZE 0x80000

#define PLAT_STACKHEAP_SIZE 0x2000

/* --------------------------------------- */

#define PLAT_CLK_RLIN  (80000000) // 80 MHz
#define PLAT_UART_ADDR (0xFFC7C100) // RLIN35 Base
#define UART_IRQ_ID    (438) // RLIN35 Receive completion interrupt

#define PLAT_OSTM0_BASE  (0xFFBF0000UL) // OSTM0
#define PLAT_CLK_CPU     (400000000UL)  // 400 MHz. This value depends on CKDIVMD OPTION BYTE.
// OSTM0 timer interrupt
#define TIMER_IRQ_ID (199UL)

#define PLAT_INTC1_BASE  (0xFFFC0000UL)
#define PLAT_INTC2_BASE  (0xFFF80000UL)
#define PLAT_INTIF_BASE  (0xFF090000UL)
#define PLAT_EINTS_BASE  (0xFFC00000UL)
#define PLAT_FENC_BASE   (0xFF9A3A00UL)
#define PLAT_FEINC_BASE  (0xFF9A3B00UL)
#define PLAT_IPIR_BASE   (0xFFFB9000UL)

#define PLAT_BOOTCTRL_ADDR  (0xFFFB2000UL)

#define PLAT_CLK_HSB (80000000UL)

// OSTM use CLK_HSB
#define TIMER_FREQ PLAT_CLK_HSB

#endif
