<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MIPS.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Execute_Stage.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MIPS_Test_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_Test_3_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MIPS_Test_3_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MIPS_Test_3_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1598368055" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1598368055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598368055" xil_pn:in_ck="-1833224498063406430" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1598368055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_Control.v"/>
      <outfile xil_pn:name="ALU_Control_Test_1.v"/>
      <outfile xil_pn:name="ALU_Test_3.v"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="ControlUnit_Test_2.v"/>
      <outfile xil_pn:name="Data_Mem.v"/>
      <outfile xil_pn:name="Data_Mem_Test_2.v"/>
      <outfile xil_pn:name="Decode_Stage.v"/>
      <outfile xil_pn:name="EX_MEM.v"/>
      <outfile xil_pn:name="Execute_Stage.v"/>
      <outfile xil_pn:name="Fetch_Stage.v"/>
      <outfile xil_pn:name="ID_EX.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="Instruction_Mem.v"/>
      <outfile xil_pn:name="Instruction_Mem_Test_2.v"/>
      <outfile xil_pn:name="MEM_WB.v"/>
      <outfile xil_pn:name="MIPS.v"/>
      <outfile xil_pn:name="MIPS_Test_1.v"/>
      <outfile xil_pn:name="MIPS_Test_3.v"/>
      <outfile xil_pn:name="Mux.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PC_Test_1.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="RegisterFile_Test_2.v"/>
      <outfile xil_pn:name="SignExtend.v"/>
      <outfile xil_pn:name="WriteBack_Stage.v"/>
    </transform>
    <transform xil_pn:end_ts="1598368055" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5665004079317552673" xil_pn:start_ts="1598368055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598368055" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-447723301498695233" xil_pn:start_ts="1598368055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598357331" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1973700724006901494" xil_pn:start_ts="1598357331">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598368055" xil_pn:in_ck="-1833224498063406430" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1598368055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_Control.v"/>
      <outfile xil_pn:name="ALU_Control_Test_1.v"/>
      <outfile xil_pn:name="ALU_Test_3.v"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="ControlUnit_Test_2.v"/>
      <outfile xil_pn:name="Data_Mem.v"/>
      <outfile xil_pn:name="Data_Mem_Test_2.v"/>
      <outfile xil_pn:name="Decode_Stage.v"/>
      <outfile xil_pn:name="EX_MEM.v"/>
      <outfile xil_pn:name="Execute_Stage.v"/>
      <outfile xil_pn:name="Fetch_Stage.v"/>
      <outfile xil_pn:name="ID_EX.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="Instruction_Mem.v"/>
      <outfile xil_pn:name="Instruction_Mem_Test_2.v"/>
      <outfile xil_pn:name="MEM_WB.v"/>
      <outfile xil_pn:name="MIPS.v"/>
      <outfile xil_pn:name="MIPS_Test_1.v"/>
      <outfile xil_pn:name="MIPS_Test_3.v"/>
      <outfile xil_pn:name="Mux.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PC_Test_1.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="RegisterFile_Test_2.v"/>
      <outfile xil_pn:name="SignExtend.v"/>
      <outfile xil_pn:name="WriteBack_Stage.v"/>
    </transform>
    <transform xil_pn:end_ts="1598368059" xil_pn:in_ck="-1833224498063406430" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6949612175683527057" xil_pn:start_ts="1598368055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS_Test_3_beh.prj"/>
      <outfile xil_pn:name="MIPS_Test_3_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1598368059" xil_pn:in_ck="2861366470975984752" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3607695260206198644" xil_pn:start_ts="1598368059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS_Test_3_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
