Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : { "C:/Users/Alexis/Documents/common/include" "C:/Users/Alexis/Documents/Tareas/Project_motion_segmentation/common/include" }

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top
Generics, Parameters               : { SYNT_RT_BE=1 }
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : No
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : YES
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../ip_cores/ipcore_dir/ddr2"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst - Include directory C:/Users/Alexis/Documents/common/include does not exist
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\common\DRAM16XN.v" into library work
Parsing module <DRAM16XN>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\serdes_1_to_5_diff_data.v" into library work
Parsing module <serdes_1_to_5_diff_data>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\phsaligner.v" into library work
Parsing module <phsaligner>.
INFO:HDLCompiler:693 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\phsaligner.v" Line 65. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\phsaligner.v" Line 66. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\phsaligner.v" Line 67. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\phsaligner.v" Line 68. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\phsaligner.v" Line 133. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\phsaligner.v" Line 134. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\phsaligner.v" Line 135. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\phsaligner.v" Line 136. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\phsaligner.v" Line 137. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\phsaligner.v" Line 138. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\phsaligner.v" Line 139. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\phsaligner.v" Line 169. parameter declaration becomes local in phsaligner with formal parameter declaration list
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\chnlbond.v" into library work
Parsing module <chnlbond>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\EDID\ROM_8x256.v" into library work
Parsing module <ROM_8x256>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\EDID\I2C_EDID_protocol_ctrl.v" into library work
Parsing module <I2C_EDID_protocol_ctrl>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\EDID\I2C_BYTE_TX_RX.v" into library work
Parsing module <I2C_BYTE_TX_RX>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\decode.v" into library work
Parsing module <decode>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\mem_dispatcher__write.v" into library work
Parsing module <mem_dispatcher__write>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" into library work
Parsing module <ddr2>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_out\dvi_encoder\serdes_n_to_1.v" into library work
Parsing module <serdes_n_to_1>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_out\dvi_encoder\encode.v" into library work
Parsing module <encode>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_out\dvi_encoder\convert_30to15_fifo.v" into library work
Parsing module <convert_30to15_fifo>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\Hpos_Vpos_VidEn_gen.v" into library work
Parsing module <Hpos_Vpos_VidEn_gen>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\Flag_CrossDomain.v" into library work
Parsing module <Flag_CrossDomain>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\EDID\EDID_I2C.v" into library work
Parsing module <EDID_I2C>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\dvi_decoder.v" into library work
Parsing module <dvi_decoder>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\mem_dispatcher__read.v" into library work
Parsing module <mem_dispatcher__read>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" into library work
Parsing module <ddr2_user_interface>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_out\sig_delay.v" into library work
Parsing module <sig_delay>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_out\h_sync__v_sync__gen.v" into library work
Parsing module <h_sync__v_sync__gen>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_out\dvi_encoder\dvi_encoder_top.v" into library work
Parsing module <dvi_encoder_top>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\video_receiver.v" into library work
Parsing module <video_receiver>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\mem_video__writer.v" into library work
Parsing module <mem_video__writer>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" into library work
Parsing module <user_app>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\reset_synchronizer.v" into library work
Parsing module <resetsync>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\one_shot.v" into library work
Parsing module <one_shot>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_out\dvi_tx_fixed_res.v" into library work
Parsing module <dvi_tx_fixed_res>.
Parsing verilog file "C:/Users/Alexis/Documents/Tareas/Project_motion_segmentation/common/include/verilog_utils.vh" included at line 29.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\top.v" into library work
Parsing module <top>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\infrastructure.v" into library work
Parsing module <infrastructure>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\iodrp_controller.v" into library work
Parsing module <iodrp_controller>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\iodrp_mcb_controller.v" into library work
Parsing module <iodrp_mcb_controller>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_raw_wrapper.v" into library work
Parsing module <mcb_raw_wrapper>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" into library work
Parsing module <mcb_soft_calibration>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v" into library work
Parsing module <mcb_soft_calibration_top>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_ui_top.v" into library work
Parsing module <mcb_ui_top>.
Analyzing Verilog file "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" into library work
Parsing module <memc_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\top.v" Line 82: Port CLKOUT4 is not connected to this instance

Elaborating module <top(SYNT_RT_BE=1)>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(CLKIN_PERIOD=10,CLKFBOUT_MULT=10,CLKOUT0_DIVIDE=4,CLKOUT1_DIVIDE=20,CLKOUT2_DIVIDE=40,CLKOUT3_DIVIDE=10,COMPENSATION="INTERNAL")>.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=5)>.

Elaborating module <debounce>.
WARNING:HDLCompiler:413 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\debounce.v" Line 15: Result of 21-bit expression is truncated to fit in 20-bit target.

Elaborating module <one_shot>.

Elaborating module <user_app>.

Elaborating module <ddr2_user_interface>.

Elaborating module <ddr2(C3_P0_MASK_SIZE=4,C3_P0_DATA_PORT_SIZE=32,C3_P1_MASK_SIZE=4,C3_P1_DATA_PORT_SIZE=32,DEBUG_EN=0,C3_MEMCLK_PERIOD=32'sb0110100000101,C3_CALIB_SOFT_IP="TRUE",C3_SIMULATION="FALSE",C3_RST_ACT_LOW=0,C3_INPUT_CLK_TYPE="SINGLE_ENDED",C3_MEM_ADDR_ORDER="BANK_ROW_COLUMN",C3_NUM_DQ_PINS=16,C3_MEM_ADDR_WIDTH=13,C3_MEM_BANKADDR_WIDTH=3)>.

Elaborating module <infrastructure(C_INCLK_PERIOD=32'sb010011100001111,C_RST_ACT_LOW=0,C_INPUT_CLK_TYPE="SINGLE_ENDED",C_CLKOUT0_DIVIDE=1,C_CLKOUT1_DIVIDE=1,C_CLKOUT2_DIVIDE=6,C_CLKOUT3_DIVIDE=6,C_CLKFBOUT_MULT=6,C_DIVCLK_DIVIDE=1)>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKIN1_PERIOD=9.999,CLKIN2_PERIOD=9.999,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=1,CLKOUT2_DIVIDE=6,CLKOUT3_DIVIDE=6,CLKOUT4_DIVIDE=1,CLKOUT5_DIVIDE=1,CLKOUT0_PHASE=0.0,CLKOUT1_PHASE=180.0,CLKOUT2_PHASE=0.0,CLKOUT3_PHASE=0.0,CLKOUT4_PHASE=0.0,CLKOUT5_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT5_DUTY_CYCLE=0.5,SIM_DEVICE="SPARTAN6",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=6,CLKFBOUT_PHASE=0.0,REF_JITTER=0.005)>.

Elaborating module <BUFGCE>.

Elaborating module <BUFPLL_MCB>.

Elaborating module
<memc_wrapper(C_MEMCLK_PERIOD=32'sb0110100000101,C_CALIB_SOFT_IP="TRUE",C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=18'b01010011,C_ARB_TIME_SLOT_1=18'b01010011000,C_ARB_TIME_SLOT_2=18'b010011000001,C_ARB_TIME_SLOT_3=18'b011000001010,C_ARB_TIME_SLOT_4=18'b01010011,C_ARB_TIME_SLOT_5=18'b01010011000,C_ARB_TIME_SLOT_6=18'b010011000001,C_ARB_TIME_SLOT_7=18'b011000001010,C_ARB_TIME_SLOT_8=18'b01010011,C_ARB_TIME_SLOT_9=18'b01010011000,C_ARB_TIME_SLOT_10=18'b010011000001,C_ARB_TIME_SLOT_11=18'b011000001010,C_ARB_ALGORITHM=0,C_PORT_ENABLE=6'b01111,C_PORT_CONFIG="B32_B32_B32_B32",C_MEM_TRAS=42500,C_MEM_TRCD=12500,C_MEM_TREFI=7800000,C_MEM_TRFC=127500,C_MEM_TRP=12500,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_MEM_ADDR_ORDER="BANK_ROW_COLUMN",C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR2",C_MEM_DENSITY="1Gb",C_MEM_BURST_LEN=4,C_MEM_CAS_LATENCY=5,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR2_RTT="50OHMS",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR2_3_HIG
H_TEMP_SR="NORMAL",C_MEM_DDR3_CAS_LATENCY=6,C_MEM_DDR3_ODS="DIV6",C_MEM_DDR3_RTT="DIV2",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_MOBILE_PA_SR="FULL",C_MEM_MDDR_ODS="FULL",C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_P0_MASK_SIZE=4,C_P0_DATA_PORT_SIZE=32,C_P1_MASK_SIZE=4,C_P1_DATA_PORT_SIZE=32)>.

Elaborating module
<mcb_ui_top(C_MEMCLK_PERIOD=32'sb0110100000101,C_PORT_ENABLE=6'b01111,C_MEM_ADDR_ORDER="BANK_ROW_COLUMN",C_ARB_ALGORITHM=0,C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=18'b01010011,C_ARB_TIME_SLOT_1=18'b01010011000,C_ARB_TIME_SLOT_2=18'b010011000001,C_ARB_TIME_SLOT_3=18'b011000001010,C_ARB_TIME_SLOT_4=18'b01010011,C_ARB_TIME_SLOT_5=18'b01010011000,C_ARB_TIME_SLOT_6=18'b010011000001,C_ARB_TIME_SLOT_7=18'b011000001010,C_ARB_TIME_SLOT_8=18'b01010011,C_ARB_TIME_SLOT_9=18'b01010011000,C_ARB_TIME_SLOT_10=18'b010011000001,C_ARB_TIME_SLOT_11=18'b011000001010,C_PORT_CONFIG="B32_B32_B32_B32",C_MEM_TRAS=42500,C_MEM_TRCD=12500,C_MEM_TREFI=7800000,C_MEM_TRFC=127500,C_MEM_TRP=12500,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR2",C_MEM_DENSITY="1Gb",C_MEM_BURST_LEN=4,C_MEM_CAS_LATENCY=5,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR3_CAS_LATENCY=6,C_MEM_MOBILE_PA_SR="FULL",C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR3_ODS="DIV6",C_MEM_DDR2_RTT="50OHMS",C_MEM_DDR3_RTT="DIV2",C
_MEM_MDDR_ODS="FULL",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_MEM_TZQINIT_MAXCNT=10'b1000010000,C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_RA=16'b0,C_MC_CALIBRATION_BA=3'b0,C_MC_CALIBRATION_CA=12'b0,C_CALIB_SOFT_IP="TRUE",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,C_SKIP_DYN_IN_TERM=1'b1,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_MC_CALIBRATION_CLK_DIV=1,C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_SIMULATION="FALSE",C_P0_MASK_SIZE=4,C_P0_DATA_PORT_SIZE=32,C_P1_MASK_SIZE=4,C_P1_DATA_PORT_SI
ZE=32,C_MCB_USE_EXTERNAL_BUFPLL=1)>.

Elaborating module
<mcb_raw_wrapper(C_MEMCLK_PERIOD=32'sb0110100000101,C_PORT_ENABLE=6'b01111,C_MEM_ADDR_ORDER="BANK_ROW_COLUMN",C_USR_INTERFACE_MODE="NATIVE",C_ARB_NUM_TIME_SLOTS=32'sb01100,C_ARB_TIME_SLOT_0=18'b111111100010001000,C_ARB_TIME_SLOT_1=18'b111111000100010001,C_ARB_TIME_SLOT_2=18'b111111001000100010,C_ARB_TIME_SLOT_3=18'b111111010001000100,C_ARB_TIME_SLOT_4=18'b111111100010001000,C_ARB_TIME_SLOT_5=18'b111111000100010001,C_ARB_TIME_SLOT_6=18'b111111001000100010,C_ARB_TIME_SLOT_7=18'b111111010001000100,C_ARB_TIME_SLOT_8=18'b111111100010001000,C_ARB_TIME_SLOT_9=18'b111111000100010001,C_ARB_TIME_SLOT_10=18'b111111001000100010,C_ARB_TIME_SLOT_11=18'b111111010001000100,C_PORT_CONFIG="B32_B32_B32_B32",C_MEM_TRAS=42500,C_MEM_TRCD=12500,C_MEM_TREFI=7800000,C_MEM_TRFC=127500,C_MEM_TRP=12500,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR2",C_MEM_DENSITY="1Gb",C_MEM_BURST_LEN=4,C_MEM_CAS_LATENCY=5,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR3_CAS_LATENCY=6,C_MEM_M
OBILE_PA_SR="FULL",C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR3_ODS="DIV6",C_MEM_DDR2_RTT="50OHMS",C_MEM_DDR3_RTT="DIV2",C_MEM_MDDR_ODS="FULL",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIB_BYPASS="NO",C_MC_CALIBRATION_RA=16'b0,C_MC_CALIBRATION_BA=3'b0,C_CALIB_SOFT_IP="TRUE",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,C_SKIP_DYN_IN_TERM=1'b1,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0,C_MC_CALIBRATION_CA=12'b0,C_MC_CALIBRATION_CLK_DIV=1,C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRA
TION_DELAY="HALF",C_P0_MASK_SIZE=4,C_P0_DATA_PORT_SIZE=32,C_P1_MASK_SIZE=4,C_P1_DATA_PORT_SIZE=32)>.
WARNING:HDLCompiler:872 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_raw_wrapper.v" Line 688: Using initial value of allzero since it is never assigned

Elaborating module
<MCB(PORT_CONFIG="B32_B32_B32_B32",MEM_WIDTH=16,MEM_TYPE="DDR2",MEM_BURST_LEN=4,MEM_ADDR_ORDER="BANK_ROW_COLUMN",MEM_CAS_LATENCY=5,MEM_DDR3_CAS_LATENCY=6,MEM_DDR2_WRT_RECOVERY=32'sb0101,MEM_DDR3_WRT_RECOVERY=5,MEM_MOBILE_PA_SR="FULL",MEM_DDR1_2_ODS="FULL",MEM_DDR3_ODS="DIV6",MEM_DDR2_RTT="50OHMS",MEM_DDR3_RTT="DIV2",MEM_DDR3_ADD_LATENCY="OFF",MEM_DDR2_ADD_LATENCY=0,MEM_MOBILE_TC_SR=0,MEM_MDDR_ODS="FULL",MEM_DDR2_DIFF_DQS_EN="YES",MEM_DDR2_3_PA_SR="FULL",MEM_DDR3_CAS_WR_LATENCY=5,MEM_DDR3_AUTO_SR="ENABLED",MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",MEM_DDR3_DYN_WRT_ODT="OFF",MEM_RA_SIZE=13,MEM_BA_SIZE=3,MEM_CA_SIZE=10,MEM_RAS_VAL=32'sb01101,MEM_RCD_VAL=32'sb0100,MEM_REFI_VAL=32'sb0100100001100,MEM_RFC_VAL=32'sb0100111,MEM_RP_VAL=32'sb0100,MEM_WR_VAL=32'sb0101,MEM_RTP_VAL=32'sb011,MEM_WTR_VAL=32'sb011,CAL_BYPASS="NO",CAL_RA=16'b0,CAL_BA=3'b0,CAL_CA=12'b0,CAL_CLK_DIV=1,CAL_DELAY="HALF",ARB_NUM_TIME_SLOTS=32'sb01100,ARB_TIME_SLOT_0=18'b111111100010001000,ARB_TIME_SLOT_1=18'b111111000100010001,ARB_TIME_SLOT_2=18'b1111110010
00100010,ARB_TIME_SLOT_3=18'b111111010001000100,ARB_TIME_SLOT_4=18'b111111100010001000,ARB_TIME_SLOT_5=18'b111111000100010001,ARB_TIME_SLOT_6=18'b111111001000100010,ARB_TIME_SLOT_7=18'b111111010001000100,ARB_TIME_SLOT_8=18'b111111100010001000,ARB_TIME_SLOT_9=18'b111111000100010001,ARB_TIME_SLOT_10=18'b111111001000100010,ARB_TIME_SLOT_11=18'b111111010001000100)>.

Elaborating module <mcb_soft_calibration_top(C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=0,SKIP_DYNAMIC_CAL=0,SKIP_DYN_IN_TERM=1'b1,C_SIMULATION="FALSE",C_MEM_TYPE="DDR2")>.

Elaborating module <mcb_soft_calibration(C_MEM_TZQINIT_MAXCNT=32'b01000000000,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=0,SKIP_DYNAMIC_CAL=0,SKIP_DYN_IN_TERM=1'b1,C_SIMULATION="FALSE",C_MEM_TYPE="DDR2")>.
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 407: Assignment to Half_MV_DU ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 409: Assignment to Half_MV_DD ignored, since the identifier is never used

Elaborating module <iodrp_controller>.

Elaborating module <iodrp_mcb_controller>.
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 442: Assignment to MCB_READ_DATA ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 726: Assignment to State_Start_DynCal_R1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 783: Assignment to MCB_UODATAVALID_U ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 946: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 996: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 997: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 998: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 999: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 1000: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 1001: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" Line 829: Assignment to IODRPCTRLR_USE_BKST ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v" Line 219: Assignment to Max_Value ignored, since the identifier is never used

Elaborating module <IOBUF>.

Elaborating module <IODRP2>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=15)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=5)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="SLAVE",DATA_WIDTH=2)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <OBUFT>.

Elaborating module <OBUFTDS>.

Elaborating module <IOBUFDS>.

Elaborating module <PULLDOWN>.

Elaborating module <PULLUP>.
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 789: Assignment to sysclk_2x_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 790: Assignment to sysclk_2x_180_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 791: Assignment to pll_ce_0_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 792: Assignment to pll_ce_90_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 793: Assignment to pll_lock_bufpll_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 986: Assignment to uo_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 987: Assignment to uo_data_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 989: Assignment to uo_cmd_ready_in ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 990: Assignment to uo_refrsh_flag ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 991: Assignment to uo_cal_start ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 992: Assignment to uo_sdo ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 993: Assignment to status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1010: Assignment to s0_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1015: Assignment to s0_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1016: Assignment to s0_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1017: Assignment to s0_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1018: Assignment to s0_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1030: Assignment to s0_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1031: Assignment to s0_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1032: Assignment to s0_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1033: Assignment to s0_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1034: Assignment to s0_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1035: Assignment to s0_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1050: Assignment to s1_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1055: Assignment to s1_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1056: Assignment to s1_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1057: Assignment to s1_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1058: Assignment to s1_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1070: Assignment to s1_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1071: Assignment to s1_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1072: Assignment to s1_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1073: Assignment to s1_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1074: Assignment to s1_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1075: Assignment to s1_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1090: Assignment to s2_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1095: Assignment to s2_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1096: Assignment to s2_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1097: Assignment to s2_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1098: Assignment to s2_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1110: Assignment to s2_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1111: Assignment to s2_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1112: Assignment to s2_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1113: Assignment to s2_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1114: Assignment to s2_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1115: Assignment to s2_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1130: Assignment to s3_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1135: Assignment to s3_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1136: Assignment to s3_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1137: Assignment to s3_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1138: Assignment to s3_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1150: Assignment to s3_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1151: Assignment to s3_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1152: Assignment to s3_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1153: Assignment to s3_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1154: Assignment to s3_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1155: Assignment to s3_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1170: Assignment to s4_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1175: Assignment to s4_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1176: Assignment to s4_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1177: Assignment to s4_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1178: Assignment to s4_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1190: Assignment to s4_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1191: Assignment to s4_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1192: Assignment to s4_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1193: Assignment to s4_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1194: Assignment to s4_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1195: Assignment to s4_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1210: Assignment to s5_axi_awready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1215: Assignment to s5_axi_wready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1216: Assignment to s5_axi_bid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1217: Assignment to s5_axi_bresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1218: Assignment to s5_axi_bvalid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1230: Assignment to s5_axi_arready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1231: Assignment to s5_axi_rid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1232: Assignment to s5_axi_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1233: Assignment to s5_axi_rresp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1234: Assignment to s5_axi_rlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 1235: Assignment to s5_axi_rvalid ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 437: Net <s0_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 438: Net <s0_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 439: Net <s0_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 440: Net <s0_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 441: Net <s0_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 442: Net <s0_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 443: Net <s0_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 444: Net <s0_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 445: Net <s0_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 446: Net <s0_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 447: Net <s0_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 448: Net <s0_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 450: Net <s0_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 451: Net <s0_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 452: Net <s0_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 453: Net <s0_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 458: Net <s0_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 459: Net <s0_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 460: Net <s0_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 461: Net <s0_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 462: Net <s0_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 463: Net <s0_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 464: Net <s0_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 465: Net <s0_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 466: Net <s0_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 467: Net <s0_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 468: Net <s0_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 475: Net <s0_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 477: Net <s1_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 478: Net <s1_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 479: Net <s1_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 480: Net <s1_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 481: Net <s1_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 482: Net <s1_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 483: Net <s1_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 484: Net <s1_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 485: Net <s1_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 486: Net <s1_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 487: Net <s1_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 488: Net <s1_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 490: Net <s1_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 491: Net <s1_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 492: Net <s1_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 493: Net <s1_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 498: Net <s1_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 499: Net <s1_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 500: Net <s1_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 501: Net <s1_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 502: Net <s1_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 503: Net <s1_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 504: Net <s1_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 505: Net <s1_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 506: Net <s1_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 507: Net <s1_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 508: Net <s1_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 515: Net <s1_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 517: Net <s2_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 518: Net <s2_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 519: Net <s2_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 520: Net <s2_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 521: Net <s2_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 522: Net <s2_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 523: Net <s2_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 524: Net <s2_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 525: Net <s2_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 526: Net <s2_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 527: Net <s2_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 528: Net <s2_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 530: Net <s2_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 531: Net <s2_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 532: Net <s2_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 533: Net <s2_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 538: Net <s2_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 539: Net <s2_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 540: Net <s2_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 541: Net <s2_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 542: Net <s2_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 543: Net <s2_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 544: Net <s2_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 545: Net <s2_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 546: Net <s2_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 547: Net <s2_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 548: Net <s2_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 555: Net <s2_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 557: Net <s3_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 558: Net <s3_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 559: Net <s3_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 560: Net <s3_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 561: Net <s3_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 562: Net <s3_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 563: Net <s3_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 564: Net <s3_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 565: Net <s3_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 566: Net <s3_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 567: Net <s3_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 568: Net <s3_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 570: Net <s3_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 571: Net <s3_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 572: Net <s3_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 573: Net <s3_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 578: Net <s3_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 579: Net <s3_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 580: Net <s3_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 581: Net <s3_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 582: Net <s3_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 583: Net <s3_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 584: Net <s3_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 585: Net <s3_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 586: Net <s3_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 587: Net <s3_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 588: Net <s3_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 595: Net <s3_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 597: Net <s4_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 598: Net <s4_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 599: Net <s4_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 600: Net <s4_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 601: Net <s4_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 602: Net <s4_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 603: Net <s4_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 604: Net <s4_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 605: Net <s4_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 606: Net <s4_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 607: Net <s4_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 608: Net <s4_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 610: Net <s4_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 611: Net <s4_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 612: Net <s4_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 613: Net <s4_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 618: Net <s4_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 619: Net <s4_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 620: Net <s4_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 621: Net <s4_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 622: Net <s4_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 623: Net <s4_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 624: Net <s4_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 625: Net <s4_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 626: Net <s4_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 627: Net <s4_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 628: Net <s4_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 635: Net <s4_axi_rready> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 637: Net <s5_axi_aclk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 638: Net <s5_axi_aresetn> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 639: Net <s5_axi_awid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 640: Net <s5_axi_awaddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 641: Net <s5_axi_awlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 642: Net <s5_axi_awsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 643: Net <s5_axi_awburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 644: Net <s5_axi_awlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 645: Net <s5_axi_awcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 646: Net <s5_axi_awprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 647: Net <s5_axi_awqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 648: Net <s5_axi_awvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 650: Net <s5_axi_wdata[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 651: Net <s5_axi_wstrb[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 652: Net <s5_axi_wlast> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 653: Net <s5_axi_wvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 658: Net <s5_axi_bready> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 659: Net <s5_axi_arid[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 660: Net <s5_axi_araddr[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 661: Net <s5_axi_arlen[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 662: Net <s5_axi_arsize[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 663: Net <s5_axi_arburst[1]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 664: Net <s5_axi_arlock[0]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 665: Net <s5_axi_arcache[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 666: Net <s5_axi_arprot[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 667: Net <s5_axi_arqos[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 668: Net <s5_axi_arvalid> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" Line 675: Net <s5_axi_rready> does not have a driver.
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 693: Assignment to c3_p4_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 694: Assignment to c3_p4_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 701: Assignment to c3_p4_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 702: Assignment to c3_p4_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 703: Assignment to c3_p4_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 704: Assignment to c3_p4_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 705: Assignment to c3_p4_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 710: Assignment to c3_p4_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 711: Assignment to c3_p4_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 712: Assignment to c3_p4_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 713: Assignment to c3_p4_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 714: Assignment to c3_p4_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 715: Assignment to c3_p4_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 724: Assignment to c3_p5_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 725: Assignment to c3_p5_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 732: Assignment to c3_p5_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 733: Assignment to c3_p5_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 734: Assignment to c3_p5_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 735: Assignment to c3_p5_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 736: Assignment to c3_p5_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 741: Assignment to c3_p5_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 742: Assignment to c3_p5_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 743: Assignment to c3_p5_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 744: Assignment to c3_p5_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 745: Assignment to c3_p5_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 746: Assignment to c3_p5_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 749: Assignment to c3_selfrefresh_mode ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 340: Net <c3_p4_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 341: Net <c3_p4_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 342: Net <c3_p4_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 343: Net <c3_p4_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 344: Net <c3_p4_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 347: Net <c3_p4_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 348: Net <c3_p4_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 349: Net <c3_p4_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 350: Net <c3_p4_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 356: Net <c3_p4_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 357: Net <c3_p4_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 364: Net <c3_p5_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 365: Net <c3_p5_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 366: Net <c3_p5_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 367: Net <c3_p5_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 368: Net <c3_p5_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 371: Net <c3_p5_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 372: Net <c3_p5_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 373: Net <c3_p5_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 374: Net <c3_p5_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 380: Net <c3_p5_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" Line 381: Net <c3_p5_rd_en> does not have a driver.
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 138: Assignment to c3_rst0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 148: Assignment to c3_p0_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 149: Assignment to c3_p0_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 152: Size mismatch in connection of port <c3_p0_wr_mask>. Formal port size is 4-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 157: Assignment to c3_p0_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 158: Assignment to c3_p0_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 162: Assignment to c3_p0_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 165: Assignment to c3_p0_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 166: Assignment to c3_p0_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 173: Assignment to c3_p1_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 174: Assignment to c3_p1_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 177: Size mismatch in connection of port <c3_p1_wr_mask>. Formal port size is 4-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 182: Assignment to c3_p1_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 183: Assignment to c3_p1_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 187: Assignment to c3_p1_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 190: Assignment to c3_p1_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 191: Assignment to c3_p1_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 197: Assignment to c3_p2_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 198: Assignment to c3_p2_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 201: Size mismatch in connection of port <c3_p2_wr_mask>. Formal port size is 4-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 206: Assignment to c3_p2_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 207: Assignment to c3_p2_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 211: Assignment to c3_p2_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 214: Assignment to c3_p2_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 215: Assignment to c3_p2_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 221: Assignment to c3_p3_cmd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 222: Assignment to c3_p3_cmd_full ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 225: Size mismatch in connection of port <c3_p3_wr_mask>. Formal port size is 4-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 230: Assignment to c3_p3_wr_underrun ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 231: Assignment to c3_p3_wr_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 235: Assignment to c3_p3_rd_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 238: Assignment to c3_p3_rd_overflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" Line 239: Assignment to c3_p3_rd_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 134: Assignment to c3_p0_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 135: Assignment to c3_p0_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 136: Assignment to c3_p0_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 138: Assignment to c3_p0_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 149: Assignment to c3_p1_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 150: Assignment to c3_p1_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 152: Assignment to c3_p1_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 153: Assignment to c3_p1_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 155: Assignment to c3_p1_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 163: Assignment to c3_p2_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 164: Assignment to c3_p2_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 165: Assignment to c3_p2_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 167: Assignment to c3_p2_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 168: Assignment to c3_p2_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 170: Assignment to c3_p2_rd_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 178: Assignment to c3_p3_wr_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 179: Assignment to c3_p3_wr_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 180: Assignment to c3_p3_wr_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 182: Assignment to c3_p3_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 183: Assignment to c3_p3_rd_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 185: Assignment to c3_p3_rd_empty ignored, since the identifier is never used

Elaborating module <mem_dispatcher__read(FIFO_LENGTH=64,WORDS_TO_READ=640,BUFF_ADDR_BITS=10,PORT_64_BITS=0)>.
WARNING:HDLCompiler:413 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 322: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 338: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 287: Assignment to curr_vpos ignored, since the identifier is never used

Elaborating module <video_receiver(H_RES_PIX=640,V_RES_PIX=480)>.

Elaborating module <EDID_I2C(rom_init_file="rom_data/edid_2.coe")>.

Elaborating module <I2C_EDID_protocol_ctrl>.

Elaborating module <I2C_BYTE_TX_RX>.

Elaborating module <ROM_8x256(rom_init_file="rom_data/edid_2.coe")>.
Reading initialization file \":\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\EDID\/rom_data/edid_2.coe\".

Elaborating module <dvi_decoder>.

Elaborating module <IBUFDS(IOSTANDARD="TMDS_33",DIFF_TERM="FALSE")>.

Elaborating module <BUFIO2(DIVIDE_BYPASS="TRUE",DIVIDE=1)>.

Elaborating module <PLL_BASE(CLKIN_PERIOD=40,CLKFBOUT_MULT=20,CLKOUT0_DIVIDE=2,CLKOUT1_DIVIDE=20,CLKOUT2_DIVIDE=10,COMPENSATION="INTERNAL")>.

Elaborating module <decode>.

Elaborating module <serdes_1_to_5_diff_data(DIFF_TERM="FALSE",BITSLIP_ENABLE="TRUE")>.
WARNING:HDLCompiler:413 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\serdes_1_to_5_diff_data.v" Line 248: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\serdes_1_to_5_diff_data.v" Line 250: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\serdes_1_to_5_diff_data.v" Line 251: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <IBUFDS(DIFF_TERM="FALSE")>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="STAY_AT_LIMIT",DELAY_SRC="IDATAIN",SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="WRAPAROUND",DELAY_SRC="IDATAIN",SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="MASTER",INTERFACE_TYPE="RETIMED")>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="SLAVE",INTERFACE_TYPE="RETIMED")>.

Elaborating module <phsaligner>.
WARNING:HDLCompiler:1308 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\phsaligner.v" Line 174: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\phsaligner.v" Line 221: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <chnlbond>.

Elaborating module <DRAM16XN(data_width=10)>.

Elaborating module <RAM16X1D>.
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\dvi_decoder.v" Line 215: Assignment to de_g ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\dvi_decoder.v" Line 237: Assignment to de_r ignored, since the identifier is never used

Elaborating module <Hpos_Vpos_VidEn_gen(H_RES_PIX=640,V_RES_PIX=480,BITS_PER_PIXEL=24,LINE_READY_COMP=600)>.

Elaborating module <mem_video__writer(H_RES_PIX=640,V_RES_PIX=480,BASE_ADDR=0)>.

Elaborating module <mem_dispatcher__write(MICRO_TOP=64,MACRO_TOP=640,RAM_ADDR_BITS=32'sb01010,DDR_PORT_BITS=32)>.
WARNING:HDLCompiler:413 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\mem_dispatcher__write.v" Line 141: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\mem_dispatcher__write.v" Line 59: Assignment to os_start_past ignored, since the identifier is never used

Elaborating module <Flag_CrossDomain>.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 57: Net <c3_p2_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 58: Net <c3_p2_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 59: Net <c3_p2_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 60: Net <c3_p2_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" Line 63: Net <c3_p0_wr_data[31]> does not have a driver.

Elaborating module <resetsync>.

Elaborating module <dvi_tx_fixed_res(H_RES_PIX=640,V_RES_PIX=480,H_FN_PRCH=32,H_SYNC_PW=88,H_BK_PRCH=32,V_FN_PRCH=10,V_SYNC_PW=5,V_BK_PRCH=10,H_SYNC_POL=0,V_SYNC_POL=0,LATENCY=1)>.

Elaborating module <h_sync__v_sync__gen(H_PIXELS=640,V_LINES=480,H_FN_PRCH=32,H_SYNC_PW=88,H_BK_PRCH=32,V_FN_PRCH=10,V_SYNC_PW=5,V_BK_PRCH=10,H_SYNC_POL=1'b0,V_SYNC_POL=1'b0)>.

Elaborating module <sig_delay(BUS_BITS=3,DELAY=1)>.

Elaborating module <dvi_encoder_top>.

Elaborating module <serdes_n_to_1(SF=5)>.

Elaborating module <OSERDES2(DATA_WIDTH=5,DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",SERDES_MODE="MASTER",OUTPUT_MODE="DIFFERENTIAL")>.

Elaborating module <OSERDES2(DATA_WIDTH=5,DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",SERDES_MODE="SLAVE",OUTPUT_MODE="DIFFERENTIAL")>.

Elaborating module <OBUFDS>.

Elaborating module <encode>.

Elaborating module <convert_30to15_fifo>.

Elaborating module <FDC>.

Elaborating module <DRAM16XN(data_width=30)>.

Elaborating module <FDP>.

Elaborating module <FD>.

Elaborating module <FDR>.

Elaborating module <FDRE>.

Elaborating module <FDE>.
WARNING:HDLCompiler:189 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\top.v" Line 215: Size mismatch in connection of port <HPos>. Formal port size is 10-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\top.v" Line 216: Size mismatch in connection of port <VPos>. Formal port size is 9-bit while actual signal size is 11-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\top.v".
        SYNT_RT_BE = 1
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\debounce.v".
        NDELAY = 200000
        NBITS = 20
    Found 1-bit register for signal <clean>.
    Found 20-bit register for signal <count>.
    Found 1-bit register for signal <xnew>.
    Found 20-bit adder for signal <count[19]_GND_6_o_add_3_OUT> created at line 15.
    Found 1-bit comparator equal for signal <n0000> created at line 13
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <debounce> synthesized.

Synthesizing Unit <one_shot>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\one_shot.v".
    Found 1-bit register for signal <sigOut>.
    Found 2-bit register for signal <shift>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <one_shot> synthesized.

Synthesizing Unit <user_app>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v".
WARNING:Xst:647 - Input <app_timer_tick> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vid_active_pix> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" line 101: Output port <c3_p0_wr_count> of the instance <DDR2_MCB_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" line 101: Output port <c3_p0_rd_count> of the instance <DDR2_MCB_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" line 101: Output port <c3_p1_wr_count> of the instance <DDR2_MCB_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" line 101: Output port <c3_p1_rd_data> of the instance <DDR2_MCB_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" line 101: Output port <c3_p1_rd_count> of the instance <DDR2_MCB_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" line 101: Output port <c3_p2_wr_count> of the instance <DDR2_MCB_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" line 101: Output port <c3_p2_rd_data> of the instance <DDR2_MCB_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" line 101: Output port <c3_p2_rd_count> of the instance <DDR2_MCB_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" line 101: Output port <c3_p3_wr_count> of the instance <DDR2_MCB_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" line 101: Output port <c3_p3_rd_data> of the instance <DDR2_MCB_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" line 101: Output port <c3_p3_rd_count> of the instance <DDR2_MCB_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" line 101: Output port <c3_p0_wr_full> of the instance <DDR2_MCB_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" line 101: Output port <c3_p0_wr_empty> of the instance <DDR2_MCB_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" line 101: Output port <c3_p1_wr_empty> of the instance <DDR2_MCB_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" line 101: Output port <c3_p1_rd_empty> of the instance <DDR2_MCB_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" line 101: Output port <c3_p2_wr_full> of the instance <DDR2_MCB_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" line 101: Output port <c3_p2_wr_empty> of the instance <DDR2_MCB_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" line 101: Output port <c3_p2_rd_empty> of the instance <DDR2_MCB_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" line 101: Output port <c3_p3_wr_full> of the instance <DDR2_MCB_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" line 101: Output port <c3_p3_wr_empty> of the instance <DDR2_MCB_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" line 101: Output port <c3_p3_rd_empty> of the instance <DDR2_MCB_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\node_atlys\hdl_sources\user_app.v" line 249: Output port <busy_read_unit> of the instance <mem_dispatcher__read_unit> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <c3_p2_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p0_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p2_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p3_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <rd_line_buffer_r>, simulation mismatch.
    Found 640x8-bit dual-port RAM <Mram_rd_line_buffer_r> for signal <rd_line_buffer_r>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <rd_line_buffer_g>, simulation mismatch.
    Found 640x8-bit dual-port RAM <Mram_rd_line_buffer_g> for signal <rd_line_buffer_g>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <rd_line_buffer_b>, simulation mismatch.
    Found 640x8-bit dual-port RAM <Mram_rd_line_buffer_b> for signal <rd_line_buffer_b>.
    Found 8-bit register for signal <Data_OUT_1_GREEN_8>.
    Found 8-bit register for signal <Data_OUT_1_BLUE_8>.
    Found 24-bit register for signal <vid_data_out>.
    Found 1-bit register for signal <os_start_rd>.
    Found 30-bit register for signal <init_add_rd>.
    Found 8-bit register for signal <Data_OUT_1_RED_8>.
    Found 8-bit subtractor for signal <PWR_8_o_buff_R[7]_sub_9_OUT> created at line 222.
    Found 8-bit subtractor for signal <PWR_8_o_buff_G[7]_sub_11_OUT> created at line 223.
    Found 8-bit subtractor for signal <PWR_8_o_buff_B[7]_sub_13_OUT> created at line 224.
    Found 11x12-bit multiplier for signal <vid_vpos[10]_PWR_8_o_MuLt_30_OUT> created at line 291.
    Found 11-bit comparator greater for signal <vid_hpos[10]_GND_8_o_LessThan_19_o> created at line 235
    Summary:
	inferred   3 RAM(s).
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  79 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <user_app> synthesized.

Synthesizing Unit <ddr2_user_interface>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v".
WARNING:Xst:647 - Input <c3_p0_wr_mask<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c3_p1_wr_mask<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c3_p2_wr_mask<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <c3_p3_wr_mask<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_rst0> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p0_cmd_empty> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p0_cmd_full> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p0_wr_underrun> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p0_wr_error> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p0_rd_full> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p0_rd_overflow> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p0_rd_error> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p1_cmd_empty> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p1_cmd_full> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p1_wr_underrun> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p1_wr_error> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p1_rd_full> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p1_rd_overflow> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p1_rd_error> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p2_cmd_empty> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p2_cmd_full> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p2_wr_underrun> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p2_wr_error> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p2_rd_full> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p2_rd_overflow> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p2_rd_error> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p3_cmd_empty> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p3_cmd_full> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p3_wr_underrun> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p3_wr_error> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p3_rd_full> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p3_rd_overflow> of the instance <u_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ddr2_user_interface.v" line 115: Output port <c3_p3_rd_error> of the instance <u_ddr2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ddr2_user_interface> synthesized.

Synthesizing Unit <ddr2>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v".
        C3_P0_MASK_SIZE = 4
        C3_P0_DATA_PORT_SIZE = 32
        C3_P1_MASK_SIZE = 4
        C3_P1_DATA_PORT_SIZE = 32
        DEBUG_EN = 0
        C3_MEMCLK_PERIOD = 3333
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        C3_RST_ACT_LOW = 0
        C3_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C3_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 3
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p4_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p4_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p4_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p5_wr_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p5_rd_data> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p5_rd_count> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <mcbx_dram_ddr3_rst> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <selfrefresh_mode> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p4_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p4_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p4_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p4_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p4_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p4_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p4_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p4_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p4_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p4_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p5_cmd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p5_cmd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p5_wr_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p5_wr_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p5_wr_underrun> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p5_wr_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p5_rd_empty> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p5_rd_full> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p5_rd_overflow> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\ddr2.v" line 519: Output port <p5_rd_error> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <c3_p4_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p4_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <c3_p5_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ddr2> synthesized.

Synthesizing Unit <infrastructure>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\infrastructure.v".
        C_INCLK_PERIOD = 9999
        C_RST_ACT_LOW = 0
        C_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C_CLKOUT0_DIVIDE = 1
        C_CLKOUT1_DIVIDE = 1
        C_CLKOUT2_DIVIDE = 6
        C_CLKOUT3_DIVIDE = 6
        C_CLKFBOUT_MULT = 6
        C_DIVCLK_DIVIDE = 1
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "MAX_FANOUT = 10" for signal <rst0_sync_r>.
    Set property "KEEP = TRUE" for signal <sys_clk_ibufg>.
WARNING:Xst:647 - Input <sys_clk_p> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_clk_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <syn_clk0_powerup_pll_locked>.
    Found 1-bit register for signal <powerup_pll_locked>.
    Found 25-bit register for signal <rst0_sync_r>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <infrastructure> synthesized.

Synthesizing Unit <memc_wrapper>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v".
        C_MEMCLK_PERIOD = 3333
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
        C_PORT_ENABLE = 6'b001111
        C_PORT_CONFIG = "B32_B32_B32_B32"
        C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
        C_ARB_ALGORITHM = 0
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b000000000001010011
        C_ARB_TIME_SLOT_1 = 18'b000000001010011000
        C_ARB_TIME_SLOT_2 = 18'b000000010011000001
        C_ARB_TIME_SLOT_3 = 18'b000000011000001010
        C_ARB_TIME_SLOT_4 = 18'b000000000001010011
        C_ARB_TIME_SLOT_5 = 18'b000000001010011000
        C_ARB_TIME_SLOT_6 = 18'b000000010011000001
        C_ARB_TIME_SLOT_7 = 18'b000000011000001010
        C_ARB_TIME_SLOT_8 = 18'b000000000001010011
        C_ARB_TIME_SLOT_9 = 18'b000000001010011000
        C_ARB_TIME_SLOT_10 = 18'b000000010011000001
        C_ARB_TIME_SLOT_11 = 18'b000000011000001010
        C_MEM_TRAS = 42500
        C_MEM_TRCD = 12500
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 12500
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MC_CALIB_BYPASS = "NO"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_CALIB_SOFT_IP = "TRUE"
        C_SIMULATION = "FALSE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <uo_data> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <status> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s0_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s0_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s0_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s0_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s0_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s1_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s1_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s1_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s1_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s1_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s2_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s2_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s2_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s2_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s2_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s3_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s3_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s3_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s3_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s3_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s4_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s4_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s4_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s4_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s4_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s5_axi_bid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s5_axi_bresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s5_axi_rid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s5_axi_rdata> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s5_axi_rresp> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <sysclk_2x_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <sysclk_2x_180_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <pll_ce_0_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <pll_ce_90_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <pll_lock_bufpll_o> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <uo_data_valid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <uo_cmd_ready_in> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <uo_refrsh_flag> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <uo_cal_start> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <uo_sdo> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s0_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s0_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s0_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s0_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s0_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s0_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s1_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s1_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s1_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s1_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s1_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s1_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s2_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s2_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s2_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s2_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s2_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s2_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s3_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s3_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s3_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s3_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s3_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s3_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s4_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s4_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s4_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s4_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s4_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s4_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s5_axi_awready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s5_axi_wready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s5_axi_bvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s5_axi_arready> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s5_axi_rlast> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\memc_wrapper.v" line 781: Output port <s5_axi_rvalid> of the instance <mcb_ui_top_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <s0_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wstrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_araddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arlen> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arsize> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arburst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arlock> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arcache> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arprot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arqos> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_aclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_aresetn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <memc_wrapper> synthesized.

Synthesizing Unit <mcb_ui_top>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_ui_top.v".
        C_MEMCLK_PERIOD = 3333
        C_PORT_ENABLE = 6'b001111
        C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
        C_USR_INTERFACE_MODE = "NATIVE"
        C_ARB_ALGORITHM = 0
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b000000000001010011
        C_ARB_TIME_SLOT_1 = 18'b000000001010011000
        C_ARB_TIME_SLOT_2 = 18'b000000010011000001
        C_ARB_TIME_SLOT_3 = 18'b000000011000001010
        C_ARB_TIME_SLOT_4 = 18'b000000000001010011
        C_ARB_TIME_SLOT_5 = 18'b000000001010011000
        C_ARB_TIME_SLOT_6 = 18'b000000010011000001
        C_ARB_TIME_SLOT_7 = 18'b000000011000001010
        C_ARB_TIME_SLOT_8 = 18'b000000000001010011
        C_ARB_TIME_SLOT_9 = 18'b000000001010011000
        C_ARB_TIME_SLOT_10 = 18'b000000010011000001
        C_ARB_TIME_SLOT_11 = 18'b000000011000001010
        C_PORT_CONFIG = "B32_B32_B32_B32"
        C_MEM_TRAS = 42500
        C_MEM_TRCD = 12500
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 12500
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = 10'b1000010000
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = 16'b0000000000000000
        C_MC_CALIBRATION_BA = 3'b000
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1'b1
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = 12'b000000000000
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_SIMULATION = "FALSE"
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
        C_MCB_USE_EXTERNAL_BUFPLL = 1
        C_S0_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S0_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S0_AXI_ENABLE = 0
        C_S0_AXI_ID_WIDTH = 4
        C_S0_AXI_ADDR_WIDTH = 64
        C_S0_AXI_DATA_WIDTH = 32
        C_S0_AXI_SUPPORTS_READ = 1
        C_S0_AXI_SUPPORTS_WRITE = 1
        C_S0_AXI_SUPPORTS_NARROW_BURST = 1
        C_S0_AXI_REG_EN0 = 20'b00000000000000000000
        C_S0_AXI_REG_EN1 = 20'b00000001000000000000
        C_S0_AXI_STRICT_COHERENCY = 1
        C_S0_AXI_ENABLE_AP = 0
        C_S1_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S1_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S1_AXI_ENABLE = 0
        C_S1_AXI_ID_WIDTH = 4
        C_S1_AXI_ADDR_WIDTH = 64
        C_S1_AXI_DATA_WIDTH = 32
        C_S1_AXI_SUPPORTS_READ = 1
        C_S1_AXI_SUPPORTS_WRITE = 1
        C_S1_AXI_SUPPORTS_NARROW_BURST = 1
        C_S1_AXI_REG_EN0 = 20'b00000000000000000000
        C_S1_AXI_REG_EN1 = 20'b00000001000000000000
        C_S1_AXI_STRICT_COHERENCY = 1
        C_S1_AXI_ENABLE_AP = 0
        C_S2_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S2_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S2_AXI_ENABLE = 0
        C_S2_AXI_ID_WIDTH = 4
        C_S2_AXI_ADDR_WIDTH = 64
        C_S2_AXI_DATA_WIDTH = 32
        C_S2_AXI_SUPPORTS_READ = 1
        C_S2_AXI_SUPPORTS_WRITE = 1
        C_S2_AXI_SUPPORTS_NARROW_BURST = 1
        C_S2_AXI_REG_EN0 = 20'b00000000000000000000
        C_S2_AXI_REG_EN1 = 20'b00000001000000000000
        C_S2_AXI_STRICT_COHERENCY = 1
        C_S2_AXI_ENABLE_AP = 0
        C_S3_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S3_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S3_AXI_ENABLE = 0
        C_S3_AXI_ID_WIDTH = 4
        C_S3_AXI_ADDR_WIDTH = 64
        C_S3_AXI_DATA_WIDTH = 32
        C_S3_AXI_SUPPORTS_READ = 1
        C_S3_AXI_SUPPORTS_WRITE = 1
        C_S3_AXI_SUPPORTS_NARROW_BURST = 1
        C_S3_AXI_REG_EN0 = 20'b00000000000000000000
        C_S3_AXI_REG_EN1 = 20'b00000001000000000000
        C_S3_AXI_STRICT_COHERENCY = 1
        C_S3_AXI_ENABLE_AP = 0
        C_S4_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S4_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S4_AXI_ENABLE = 0
        C_S4_AXI_ID_WIDTH = 4
        C_S4_AXI_ADDR_WIDTH = 64
        C_S4_AXI_DATA_WIDTH = 32
        C_S4_AXI_SUPPORTS_READ = 1
        C_S4_AXI_SUPPORTS_WRITE = 1
        C_S4_AXI_SUPPORTS_NARROW_BURST = 1
        C_S4_AXI_REG_EN0 = 20'b00000000000000000000
        C_S4_AXI_REG_EN1 = 20'b00000001000000000000
        C_S4_AXI_STRICT_COHERENCY = 1
        C_S4_AXI_ENABLE_AP = 0
        C_S5_AXI_BASEADDR = 32'b00000000000000000000000000000000
        C_S5_AXI_HIGHADDR = 32'b00000000000000000000000000000000
        C_S5_AXI_ENABLE = 0
        C_S5_AXI_ID_WIDTH = 4
        C_S5_AXI_ADDR_WIDTH = 64
        C_S5_AXI_DATA_WIDTH = 32
        C_S5_AXI_SUPPORTS_READ = 1
        C_S5_AXI_SUPPORTS_WRITE = 1
        C_S5_AXI_SUPPORTS_NARROW_BURST = 1
        C_S5_AXI_REG_EN0 = 20'b00000000000000000000
        C_S5_AXI_REG_EN1 = 20'b00000001000000000000
        C_S5_AXI_STRICT_COHERENCY = 1
        C_S5_AXI_ENABLE_AP = 0
WARNING:Xst:647 - Input <s0_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arburst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s0_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s1_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s2_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s3_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s4_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_aclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_aresetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s5_axi_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <s0_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rresp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s0_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s1_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s2_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s3_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s4_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_awready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_wready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_bvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_arready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rlast> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s5_axi_rvalid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mcb_ui_top> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_raw_wrapper.v".
        C_MEMCLK_PERIOD = 3333
        C_PORT_ENABLE = 6'b001111
        C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
        C_USR_INTERFACE_MODE = "NATIVE"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b111111100010001000
        C_ARB_TIME_SLOT_1 = 18'b111111000100010001
        C_ARB_TIME_SLOT_2 = 18'b111111001000100010
        C_ARB_TIME_SLOT_3 = 18'b111111010001000100
        C_ARB_TIME_SLOT_4 = 18'b111111100010001000
        C_ARB_TIME_SLOT_5 = 18'b111111000100010001
        C_ARB_TIME_SLOT_6 = 18'b111111001000100010
        C_ARB_TIME_SLOT_7 = 18'b111111010001000100
        C_ARB_TIME_SLOT_8 = 18'b111111100010001000
        C_ARB_TIME_SLOT_9 = 18'b111111000100010001
        C_ARB_TIME_SLOT_10 = 18'b111111001000100010
        C_ARB_TIME_SLOT_11 = 18'b111111010001000100
        C_PORT_CONFIG = "B32_B32_B32_B32"
        C_MEM_TRAS = 42500
        C_MEM_TRCD = 12500
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 12500
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = 32'b00000000000000000000001000000000
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = 16'b0000000000000000
        C_MC_CALIBRATION_BA = 3'b000
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1'b1
        C_SIMULATION = "FALSE"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = 12'b000000000000
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_sdi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_broadcast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_drp_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_done_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <p4_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mcbx_dram_ddr3_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <syn_uiclk_pll_lock>.
    Found 1-bit register for signal <soft_cal_selfrefresh_req>.
    Found 1-bit register for signal <normal_operation_window>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r1<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r2<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r3<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <mcb_soft_calibration_top>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v".
        C_MEM_TZQINIT_MAXCNT = 32'b00000000000000000000001000000000
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1'b1
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR2"
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v" line 172: Output port <Max_Value> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ZIO_IN_R2>.
    Found 1-bit register for signal <RZQ_IN_R1>.
    Found 1-bit register for signal <RZQ_IN_R2>.
    Found 1-bit register for signal <ZIO_IN_R1>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <mcb_soft_calibration_top> synthesized.

Synthesizing Unit <mcb_soft_calibration>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration.v".
        C_MEM_TZQINIT_MAXCNT = 32'b00000000000000000000001000000000
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_SIMULATION = "FALSE"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1'b1
        C_MEM_TYPE = "DDR2"
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "syn_maxfan = 1" for signal <Active_IODRP>.
    Set property "MAX_FANOUT = 1" for signal <Active_IODRP>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "IOB = FALSE" for signal <DONE_SOFTANDHARD_CAL>.
    Set property "syn_maxfan = 5" for signal <Pre_SYSRST>.
    Set property "MAX_FANOUT = 5" for signal <Pre_SYSRST>.
WARNING:Xst:647 - Input <MCB_UODATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UODATAVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UOCMDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UO_CAL_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" line 422: Output port <DRP_BKST> of the instance <iodrp_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" line 439: Output port <read_data> of the instance <iodrp_mcb_controller> is unconnected or connected to loadless signal.
    Register <MCB_UIUDQSDEC> equivalent to <MCB_UILDQSDEC> has been removed
    Register <MCB_UIUDQSINC> equivalent to <MCB_UILDQSINC> has been removed
    Found 1-bit register for signal <CKE_Train>.
    Found 1-bit register for signal <Block_Reset>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R3>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R1>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R2>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R3>.
    Found 1-bit register for signal <PLL_LOCK_R1>.
    Found 1-bit register for signal <PLL_LOCK_R2>.
    Found 16-bit register for signal <WAIT_200us_COUNTER>.
    Found 10-bit register for signal <RstCounter>.
    Found 1-bit register for signal <Rst_condition1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_REQ>.
    Found 1-bit register for signal <WAIT_SELFREFRESH_EXIT_DQS_CAL>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH>.
    Found 1-bit register for signal <START_DYN_CAL_STATE_R1>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1>.
    Found 1-bit register for signal <SELFREFRESH_MODE>.
    Found 1-bit register for signal <WaitCountEnable>.
    Found 8-bit register for signal <WaitTimer>.
    Found 1-bit register for signal <WarmEnough>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <MCB_CMD_VALID>.
    Found 5-bit register for signal <MCB_UIADDR>.
    Found 1-bit register for signal <MCB_UICMDEN>.
    Found 1-bit register for signal <MCB_UIDONECAL>.
    Found 1-bit register for signal <MCB_USE_BKST>.
    Found 1-bit register for signal <MCB_UIDRPUPDATE>.
    Found 1-bit register for signal <Pre_SYSRST>.
    Found 1-bit register for signal <IODRPCTRLR_CMD_VALID>.
    Found 8-bit register for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Found 8-bit register for signal <IODRPCTRLR_WRITE_DATA>.
    Found 1-bit register for signal <IODRPCTRLR_R_WB>.
    Found 6-bit register for signal <P_Term>.
    Found 7-bit register for signal <N_Term>.
    Found 6-bit register for signal <P_Term_s>.
    Found 7-bit register for signal <N_Term_w>.
    Found 6-bit register for signal <P_Term_w>.
    Found 7-bit register for signal <N_Term_s>.
    Found 6-bit register for signal <P_Term_Prev>.
    Found 7-bit register for signal <N_Term_Prev>.
    Found 2-bit register for signal <Active_IODRP>.
    Found 1-bit register for signal <MCB_UILDQSINC>.
    Found 1-bit register for signal <MCB_UILDQSDEC>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <First_Dyn_Cal_Done>.
    Found 8-bit register for signal <Max_Value>.
    Found 8-bit register for signal <Max_Value_Previous>.
    Found 6-bit register for signal <STATE>.
    Found 8-bit register for signal <DQS_DELAY>.
    Found 8-bit register for signal <DQS_DELAY_INITIAL>.
    Found 8-bit register for signal <TARGET_DQS_DELAY>.
    Found 1-bit register for signal <First_In_Term_Done>.
    Found 1-bit register for signal <MCB_UICMD>.
    Found 4-bit register for signal <MCB_UIDQCOUNT>.
    Found 8-bit register for signal <counter_inc>.
    Found 8-bit register for signal <counter_dec>.
    Found 1-bit register for signal <DONE_SOFTANDHARD_CAL>.
    Found 1-bit register for signal <RST_reg>.
INFO:Xst:1799 - State 111010 is never reached in FSM <STATE>.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 59                                             |
    | Transitions        | 135                                            |
    | Inputs             | 26                                             |
    | Outputs            | 29                                             |
    | Clock              | UI_CLK (rising_edge)                           |
    | Reset              | RST_reg (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <Max_Value_Delta_Up> created at line 406.
    Found 8-bit subtractor for signal <Max_Value_Delta_Dn> created at line 408.
    Found 7-bit subtractor for signal <GND_21_o_GND_21_o_sub_64_OUT> created at line 946.
    Found 8-bit subtractor for signal <GND_21_o_GND_21_o_sub_99_OUT> created at line 1001.
    Found 8-bit subtractor for signal <DQS_DELAY[7]_GND_21_o_sub_229_OUT> created at line 1500.
    Found 16-bit adder for signal <WAIT_200us_COUNTER[15]_GND_21_o_add_12_OUT> created at line 511.
    Found 10-bit adder for signal <RstCounter[9]_GND_21_o_add_17_OUT> created at line 568.
    Found 8-bit adder for signal <WaitTimer[7]_GND_21_o_add_38_OUT> created at line 752.
    Found 6-bit adder for signal <count[5]_GND_21_o_add_47_OUT> created at line 775.
    Found 6-bit adder for signal <P_Term[5]_GND_21_o_add_62_OUT> created at line 942.
    Found 10-bit adder for signal <n0705[9:0]> created at line 471.
    Found 11-bit adder for signal <n0708[10:0]> created at line 471.
    Found 12-bit adder for signal <n0711[11:0]> created at line 471.
    Found 7-bit adder for signal <N_Term[6]_GND_21_o_add_76_OUT> created at line 992.
    Found 8-bit adder for signal <n0731[7:0]> created at line 471.
    Found 9-bit adder for signal <n0734[8:0]> created at line 471.
    Found 10-bit adder for signal <n0737[9:0]> created at line 471.
    Found 11-bit adder for signal <n0740[10:0]> created at line 471.
    Found 12-bit adder for signal <n0743[11:0]> created at line 471.
    Found 10-bit adder for signal <n0755[9:0]> created at line 471.
    Found 11-bit adder for signal <n0758[10:0]> created at line 471.
    Found 12-bit adder for signal <n0761[11:0]> created at line 471.
    Found 13-bit adder for signal <n0764[12:0]> created at line 471.
    Found 14-bit adder for signal <n0767[13:0]> created at line 471.
    Found 10-bit adder for signal <n0773> created at line 471.
    Found 8-bit adder for signal <counter_inc[7]_GND_21_o_add_211_OUT> created at line 1470.
    Found 8-bit adder for signal <DQS_DELAY[7]_GND_21_o_add_214_OUT> created at line 1475.
    Found 8-bit adder for signal <counter_dec[7]_GND_21_o_add_225_OUT> created at line 1495.
    Found 15-bit adder for signal <_n0870> created at line 471.
    Found 15-bit adder for signal <n0476> created at line 471.
    Found 13-bit adder for signal <_n0876> created at line 471.
    Found 13-bit adder for signal <n0484> created at line 471.
    Found 13-bit adder for signal <_n0881> created at line 471.
    Found 13-bit adder for signal <n0466> created at line 471.
    Found 1-bit 3-to-1 multiplexer for signal <IODRP_SDO> created at line 795.
    Found 10-bit comparator greater for signal <RstCounter[9]_PWR_20_o_LessThan_17_o> created at line 566
    Found 8-bit comparator greater for signal <Dec_Flag> created at line 763
    Found 8-bit comparator greater for signal <Inc_Flag> created at line 764
    Found 6-bit comparator equal for signal <n0153> created at line 1008
    Found 7-bit comparator equal for signal <n0162> created at line 1041
    Found 6-bit comparator greater for signal <count[5]_PWR_20_o_LessThan_189_o> created at line 1412
    Found 8-bit comparator greater for signal <Max_Value[7]_Max_Value_Previous[7]_LessThan_195_o> created at line 1444
    Found 8-bit comparator greater for signal <n0242> created at line 1444
    Found 8-bit comparator greater for signal <Max_Value_Previous[7]_Max_Value[7]_LessThan_199_o> created at line 1449
    Found 8-bit comparator greater for signal <n0246> created at line 1449
    Found 8-bit comparator greater for signal <DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o> created at line 1472
    Found 8-bit comparator lessequal for signal <n0260> created at line 1472
    Found 8-bit comparator greater for signal <DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_227_o> created at line 1497
    Found 8-bit comparator lessequal for signal <n0278> created at line 1497
    WARNING:Xst:2404 -  FFs/Latches <MCB_UICMDIN<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    Summary:
	inferred  33 Adder/Subtractor(s).
	inferred 210 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  44 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mcb_soft_calibration> synthesized.

Synthesizing Unit <iodrp_controller>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\iodrp_controller.v".
    Set property "FSM_ENCODING = one-hot" for signal <state>.
    Set property "FSM_ENCODING = one-hot" for signal <nextstate>.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_22_o_add_15_OUT> created at line 186.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_controller> synthesized.

Synthesizing Unit <iodrp_mcb_controller>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\ipcore_dir\ddr2\user_design\rtl\mcb_controller\iodrp_mcb_controller.v".
    Set property "FSM_ENCODING = GRAY" for signal <state>.
    Set property "FSM_ENCODING = GRAY" for signal <nextstate>.
WARNING:Xst:647 - Input <drp_ioi_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg<7:0>>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <MCB_UIREAD>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | GRAY                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_23_o_add_16_OUT> created at line 301.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_mcb_controller> synthesized.

Synthesizing Unit <mem_dispatcher__read>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\mem_dispatcher__read.v".
        FIFO_LENGTH = 64
        WORDS_TO_READ = 640
        BUFF_ADDR_BITS = 10
        PORT_64_BITS = 1'b0
    Found 1-bit register for signal <busy_read_unit>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <lock>.
    Found 10-bit register for signal <buff_add>.
    Found 30-bit register for signal <port_cmd_byte_addr>.
    Found 17-bit register for signal <rec_words_count>.
    Found 16-bit register for signal <n_data_rd>.
    Found 1-bit register for signal <pn_rd_en_state>.
    Found 1-bit register for signal <port_cmd_en>.
    Found 6-bit register for signal <port_cmd_bl>.
    Found 7-bit register for signal <fifo_count>.
    Found 10-bit register for signal <data_out__addr>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 30-bit subtractor for signal <init_mem_addr[29]_GND_59_o_sub_8_OUT> created at line 122.
    Found 16-bit subtractor for signal <n_data_rd[15]_GND_59_o_sub_21_OUT> created at line 139.
    Found 6-bit subtractor for signal <n_data_rd[5]_GND_59_o_sub_22_OUT> created at line 142.
    Found 10-bit subtractor for signal <buff_add[9]_GND_59_o_sub_39_OUT> created at line 173.
    Found 7-bit subtractor for signal <fifo_count[6]_GND_59_o_sub_40_OUT> created at line 174.
    Found 17-bit subtractor for signal <rec_words_count[16]_GND_59_o_sub_41_OUT> created at line 175.
    Found 30-bit adder for signal <port_cmd_byte_addr[29]_GND_59_o_add_24_OUT> created at line 148.
    Found 10-bit adder for signal <buff_add[9]_GND_59_o_add_31_OUT> created at line 159.
    Found 7-bit adder for signal <fifo_count[6]_GND_59_o_add_32_OUT> created at line 160.
    Found 17-bit adder for signal <rec_words_count[16]_GND_59_o_add_33_OUT> created at line 161.
    Found 16-bit comparator greater for signal <GND_59_o_n_data_rd[15]_LessThan_20_o> created at line 137
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 100 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  20 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mem_dispatcher__read> synthesized.

Synthesizing Unit <video_receiver>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\video_receiver.v".
        H_RES_PIX = 640
        V_RES_PIX = 480
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\video_receiver.v" line 73: Output port <sdout> of the instance <dvi_decoder_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\video_receiver.v" line 73: Output port <reset> of the instance <dvi_decoder_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\video_receiver.v" line 73: Output port <pclkx2> of the instance <dvi_decoder_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\video_receiver.v" line 73: Output port <pclkx10> of the instance <dvi_decoder_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\video_receiver.v" line 73: Output port <pllclk0> of the instance <dvi_decoder_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\video_receiver.v" line 73: Output port <pllclk1> of the instance <dvi_decoder_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\video_receiver.v" line 73: Output port <pllclk2> of the instance <dvi_decoder_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\video_receiver.v" line 73: Output port <pll_lckd> of the instance <dvi_decoder_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\video_receiver.v" line 73: Output port <serdesstrobe> of the instance <dvi_decoder_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\video_receiver.v" line 73: Output port <tmdsclk> of the instance <dvi_decoder_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\video_receiver.v" line 73: Output port <blue_vld> of the instance <dvi_decoder_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\video_receiver.v" line 73: Output port <green_vld> of the instance <dvi_decoder_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\video_receiver.v" line 73: Output port <red_vld> of the instance <dvi_decoder_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\video_receiver.v" line 73: Output port <blue_rdy> of the instance <dvi_decoder_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\video_receiver.v" line 73: Output port <green_rdy> of the instance <dvi_decoder_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\video_receiver.v" line 73: Output port <red_rdy> of the instance <dvi_decoder_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\video_receiver.v" line 73: Output port <psalgnerr> of the instance <dvi_decoder_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <video_receiver> synthesized.

Synthesizing Unit <EDID_I2C>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\EDID\EDID_I2C.v".
        rom_init_file = "rom_data/edid_2.coe"
    Summary:
	no macro.
Unit <EDID_I2C> synthesized.

Synthesizing Unit <I2C_EDID_protocol_ctrl>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\EDID\I2C_EDID_protocol_ctrl.v".
    Found 1-bit register for signal <generate_ack>.
    Found 1-bit register for signal <tx_data>.
    Found 1-bit register for signal <valid_dev_addr>.
    Found 1-bit register for signal <operation_started>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <word_offset>.
    Found 1-bit register for signal <start_operation>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <word_offset[7]_GND_63_o_add_27_OUT> created at line 201.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred  47 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <I2C_EDID_protocol_ctrl> synthesized.

Synthesizing Unit <I2C_BYTE_TX_RX>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\EDID\I2C_BYTE_TX_RX.v".
    Found 2-bit register for signal <sda_pin_reg>.
    Found 1-bit register for signal <byte_received_ret>.
    Found 1-bit register for signal <byte_received>.
    Found 1-bit register for signal <operation_completed>.
    Found 8-bit register for signal <data_received>.
    Found 1-bit register for signal <line_ack>.
    Found 1-bit register for signal <SDA_PIN_enable_out>.
    Found 3-bit register for signal <bit_counter>.
    Found 1-bit register for signal <send_ack>.
    Found 1-bit register for signal <write_op>.
    Found 8-bit register for signal <data_out>.
    Found 1-bit register for signal <SDA_PIN_driver>.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <scl_pin_reg>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_counter[2]_GND_64_o_add_21_OUT> created at line 162.
    Found 1-bit tristate buffer for signal <SDA_PIN> created at line 34
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred  29 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <I2C_BYTE_TX_RX> synthesized.

Synthesizing Unit <ROM_8x256>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\EDID\ROM_8x256.v".
        rom_init_file = "rom_data/edid_2.coe"
WARNING:Xst:2999 - Signal 'EDID_ROM', unconnected in block 'ROM_8x256', is tied to its initial value.
    Found 256x8-bit single-port Read Only RAM <Mram_EDID_ROM> for signal <EDID_ROM>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <ROM_8x256> synthesized.

Synthesizing Unit <dvi_decoder>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\dvi_decoder.v".
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\dvi_decoder.v" line 197: Output port <c0> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\dvi_decoder.v" line 197: Output port <c1> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\dvi_decoder.v" line 197: Output port <de> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\dvi_decoder.v" line 219: Output port <c0> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\dvi_decoder.v" line 219: Output port <c1> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\dvi_decoder.v" line 219: Output port <de> of the instance <dec_r> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dvi_decoder> synthesized.

Synthesizing Unit <decode>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\decode.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
    Found 1-bit register for signal <toggle>.
    Found 5-bit register for signal <raw5bit_q>.
    Found 10-bit register for signal <rawword>.
    Found 1-bit register for signal <bitslip_q>.
    Found 1-bit register for signal <bitslipx2>.
    Found 1-bit register for signal <c0>.
    Found 1-bit register for signal <c1>.
    Found 1-bit register for signal <de>.
    Found 8-bit register for signal <dout>.
    Found 10-bit register for signal <sdout>.
    Found 1-bit register for signal <flipgearx2>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <decode> synthesized.

Synthesizing Unit <serdes_1_to_5_diff_data>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\serdes_1_to_5_diff_data.v".
        DIFF_TERM = "FALSE"
        SIM_TAP_DELAY = 49
        BITSLIP_ENABLE = "TRUE"
    Found 9-bit register for signal <counter>.
    Found 5-bit register for signal <pdcounter>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <cal_data_master>.
    Found 1-bit register for signal <cal_data_sint>.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <ce_data_inta>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <rst_data>.
    Found 1-bit register for signal <busy_data_d>.
    Found 1-bit register for signal <incdec_data_d>.
    Found 1-bit register for signal <valid_data_d>.
    Found 1-bit register for signal <ce_data>.
    Found 1-bit register for signal <inc_data_int>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 36                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | gclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <counter[8]_GND_72_o_add_2_OUT> created at line 122.
    Found 5-bit adder for signal <pdcounter[4]_GND_72_o_add_54_OUT> created at line 224.
    Found 5-bit adder for signal <pdcounter[4]_PWR_74_o_add_57_OUT> created at line 227.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serdes_1_to_5_diff_data> synthesized.

Synthesizing Unit <phsaligner>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\phsaligner.v".
        OPENEYE_CNT_WD = 3
        CTKNCNTWD = 7
        SRCHTIMERWD = 12
    Found 1-bit register for signal <ctkn_srh_rst>.
    Found 1-bit register for signal <ctkn_cnt_rst>.
    Found 3-bit register for signal <bitslip_cnt>.
    Found 6-bit register for signal <cstate>.
    Found 1-bit register for signal <psaligned>.
    Found 1-bit register for signal <bitslip>.
    Found 1-bit register for signal <flipgear>.
    Found 1-bit register for signal <blnkprd_cnt>.
    Found 1-bit register for signal <rcvd_ctkn_q>.
    Found 1-bit register for signal <blnkbgn>.
    Found 12-bit register for signal <ctkn_srh_timer>.
    Found 1-bit register for signal <ctkn_srh_tout>.
    Found 7-bit register for signal <ctkn_counter>.
    Found 1-bit register for signal <ctkn_cnt_tout>.
    Found 1-bit register for signal <rcvd_ctkn>.
    Found finite state machine <FSM_7> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000001                                         |
    | Power Up State     | 000001                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <ctkn_srh_timer[11]_GND_80_o_add_6_OUT> created at line 98.
    Found 7-bit adder for signal <ctkn_counter[6]_GND_80_o_add_12_OUT> created at line 122.
    Found 3-bit adder for signal <bitslip_cnt[2]_GND_80_o_add_32_OUT> created at line 245.
    Found 1-bit adder for signal <blnkprd_cnt[0]_PWR_80_o_add_33_OUT<0>> created at line 255.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <phsaligner> synthesized.

Synthesizing Unit <chnlbond>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\chnlbond.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\dvi_decoder\chnlbond.v" line 86: Output port <O_DATA_OUT> of the instance <cbfifo_i> is unconnected or connected to loadless signal.
    Register <we> equivalent to <rawdata_vld_q> has been removed
    Found 4-bit register for signal <wa>.
    Found 10-bit register for signal <sdata>.
    Found 1-bit register for signal <rcvd_ctkn>.
    Found 1-bit register for signal <rcvd_ctkn_q>.
    Found 1-bit register for signal <blnkbgn>.
    Found 1-bit register for signal <skip_line>.
    Found 1-bit register for signal <iamrdy>.
    Found 1-bit register for signal <rawdata_vld_q>.
    Found 1-bit register for signal <rawdata_vld_rising>.
    Found 1-bit register for signal <ra_en>.
    Found 4-bit register for signal <ra>.
    Found 4-bit adder for signal <wa[3]_GND_82_o_add_2_OUT> created at line 79.
    Found 4-bit adder for signal <ra[3]_GND_82_o_add_17_OUT> created at line 167.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <chnlbond> synthesized.

Synthesizing Unit <DRAM16XN_1>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\common\DRAM16XN.v".
        data_width = 10
    Summary:
	no macro.
Unit <DRAM16XN_1> synthesized.

Synthesizing Unit <Hpos_Vpos_VidEn_gen>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\Hpos_Vpos_VidEn_gen.v".
        H_RES_PIX = 640
        V_RES_PIX = 480
        BITS_PER_PIXEL = 24
        LINE_READY_COMP = 600
    Found 2-bit register for signal <h_sync_shift>.
    Found 1-bit register for signal <line_ready>.
    Found 1-bit register for signal <frame_ready>.
    Found 10-bit register for signal <Hpos>.
    Found 9-bit register for signal <Vpos>.
    Found 1-bit register for signal <VidEn>.
    Found 1-bit register for signal <waiting_vsync>.
    Found 1-bit register for signal <waiting_hsync>.
    Found 1-bit register for signal <waiting_first_pix>.
    Found 24-bit register for signal <pixel_out>.
    Found 2-bit register for signal <v_sync_shift>.
    Found 9-bit adder for signal <Vpos[8]_GND_85_o_add_7_OUT> created at line 90.
    Found 10-bit adder for signal <Hpos[9]_GND_85_o_add_15_OUT> created at line 105.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Hpos_Vpos_VidEn_gen> synthesized.

Synthesizing Unit <mem_video__writer>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\mem_video__writer.v".
        H_RES_PIX = 640
        V_RES_PIX = 480
        BASE_ADDR = 30'b000000000000000000000000000000
        USE_MULT = 1
WARNING:Xst:647 - Input <frame_ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\mem_video__writer.v" line 82: Output port <busy_unit> of the instance <mem_dispatcher__write_unit> is unconnected or connected to loadless signal.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <line_buffer>, simulation mismatch.
    Found 640x24-bit dual-port RAM <Mram_line_buffer> for signal <line_buffer>.
    Found 1-bit register for signal <start_write>.
    Found 9-bit register for signal <v_count>.
    Found 1-bit register for signal <write_line>.
    Found 30-bit register for signal <init_add_wr>.
    Found 24-bit register for signal <data_in>.
    Found 12x9-bit multiplier for signal <PWR_85_o_v_count[8]_MuLt_9_OUT> created at line 149.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred  65 D-type flip-flop(s).
Unit <mem_video__writer> synthesized.

Synthesizing Unit <mem_dispatcher__write>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\ip_cores\mem_dispatcher__write.v".
        MICRO_TOP = 64
        MACRO_TOP = 640
        RAM_ADDR_BITS = 10
        DDR_PORT_BITS = 32
    Found 1-bit register for signal <busy_unit>.
    Found 2-bit register for signal <state>.
    Found 30-bit register for signal <port_cmd_byte_addr>.
    Found 1-bit register for signal <first_burst>.
    Found 1-bit register for signal <port_cmd_en>.
    Found 10-bit register for signal <data_in__addr>.
    Found 7-bit register for signal <micro_count>.
    Found 17-bit register for signal <macro_count>.
    Found 1-bit register for signal <pn_wr_en_state>.
    Found 1-bit register for signal <lock>.
    Found 1-bit register for signal <top>.
    Found 3-bit register for signal <port_cmd_instr>.
    Found 6-bit register for signal <port_cmd_bl>.
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <data_in__addr[9]_GND_87_o_sub_28_OUT> created at line 122.
    Found 17-bit subtractor for signal <macro_count[16]_GND_87_o_sub_30_OUT> created at line 124.
    Found 7-bit subtractor for signal <n0124[6:0]> created at line 141.
    Found 7-bit adder for signal <micro_count[6]_GND_87_o_add_18_OUT> created at line 111.
    Found 17-bit adder for signal <macro_count[16]_GND_87_o_add_19_OUT> created at line 112.
    Found 10-bit adder for signal <data_in__addr[9]_GND_87_o_add_20_OUT> created at line 113.
    Found 30-bit adder for signal <port_cmd_byte_addr[29]_GND_87_o_add_44_OUT> created at line 147.
    Found 7-bit 3-to-1 multiplexer for signal <micro_count[6]_GND_87_o_mux_46_OUT> created at line 131.
    Found 1-bit 3-to-1 multiplexer for signal <lock_GND_87_o_MUX_674_o> created at line 131.
    Found 7-bit comparator greater for signal <PWR_86_o_micro_count[6]_LessThan_26_o> created at line 119
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  79 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  31 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mem_dispatcher__write> synthesized.

Synthesizing Unit <Flag_CrossDomain>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_in\Flag_CrossDomain.v".
    Found 3-bit register for signal <SyncA_clkB>.
    Found 1-bit register for signal <FlagToggle_clkA>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Flag_CrossDomain> synthesized.

Synthesizing Unit <resetsync>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\reset_synchronizer.v".
    Found 1-bit register for signal <oRstSync>.
    Found 1-bit register for signal <R1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <resetsync> synthesized.

Synthesizing Unit <dvi_tx_fixed_res>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_out\dvi_tx_fixed_res.v".
        H_RES_PIX = 640
        V_RES_PIX = 480
        H_FN_PRCH = 32
        H_SYNC_PW = 88
        H_BK_PRCH = 32
        V_FN_PRCH = 10
        V_SYNC_PW = 5
        V_BK_PRCH = 10
        H_SYNC_POL = 1'b0
        V_SYNC_POL = 1'b0
        LATENCY = 1
        H_POS_BITS = 0
        V_POS_BITS = 0
    Summary:
	no macro.
Unit <dvi_tx_fixed_res> synthesized.

Synthesizing Unit <h_sync__v_sync__gen>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_out\h_sync__v_sync__gen.v".
        H_PIXELS = 640
        V_LINES = 480
        H_FN_PRCH = 32
        H_SYNC_PW = 88
        H_BK_PRCH = 32
        V_FN_PRCH = 10
        V_SYNC_PW = 5
        V_BK_PRCH = 10
        H_SYNC_POL = 1'b0
        V_SYNC_POL = 1'b0
    Found 10-bit register for signal <h_count_req>.
    Found 9-bit register for signal <v_count_req>.
    Found 1-bit register for signal <h_sync>.
    Found 1-bit register for signal <v_sync>.
    Found 1-bit register for signal <active_req_data>.
    Found 1-bit register for signal <active_send>.
    Found 10-bit register for signal <h_sync_per_counter>.
    Found 9-bit register for signal <v_sync_per_counter>.
    Found 1-bit register for signal <blanking_active_line>.
    Found 1-bit register for signal <h_active_comp_d>.
    Found 10-bit adder for signal <h_sync_per_counter[9]_GND_92_o_add_10_OUT> created at line 146.
    Found 9-bit adder for signal <v_sync_per_counter[8]_GND_92_o_add_11_OUT> created at line 157.
    Found 9-bit adder for signal <v_count_req[8]_GND_92_o_add_14_OUT> created at line 167.
    Found 10-bit adder for signal <h_count_req[9]_GND_92_o_add_21_OUT> created at line 200.
    Found 10-bit comparator greater for signal <h_active_start_comp> created at line 104
    Found 10-bit comparator greater for signal <h_active_end_comp> created at line 105
    Found 9-bit comparator greater for signal <v_active_start_comp> created at line 108
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <h_sync__v_sync__gen> synthesized.

Synthesizing Unit <sig_delay>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_out\sig_delay.v".
        BUS_BITS = 3
        DELAY = 1
    Found 3-bit register for signal <shift_reg_1>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <sig_delay> synthesized.

Synthesizing Unit <dvi_encoder_top>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_out\dvi_encoder\dvi_encoder_top.v".
    Found 1-bit register for signal <toggle>.
    Found 5-bit register for signal <tmdsclkint>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <dvi_encoder_top> synthesized.

Synthesizing Unit <serdes_n_to_1>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_out\dvi_encoder\serdes_n_to_1.v".
        SF = 5
    Summary:
	no macro.
Unit <serdes_n_to_1> synthesized.

Synthesizing Unit <encode>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_out\dvi_encoder\encode.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
    Found 10-bit register for signal <dout>.
    Found 5-bit register for signal <cnt>.
    Found 8-bit register for signal <din_q>.
    Found 4-bit register for signal <n1q_m>.
    Found 4-bit register for signal <n0q_m>.
    Found 1-bit register for signal <de_q>.
    Found 1-bit register for signal <de_reg>.
    Found 1-bit register for signal <c0_q>.
    Found 1-bit register for signal <c0_reg>.
    Found 1-bit register for signal <c1_q>.
    Found 1-bit register for signal <c1_reg>.
    Found 9-bit register for signal <q_m_reg>.
    Found 4-bit register for signal <n1d>.
    Found 4-bit subtractor for signal <PWR_97_o_BUS_0017_sub_29_OUT> created at line 110.
    Found 5-bit subtractor for signal <n0233> created at line 169.
    Found 5-bit subtractor for signal <n0235> created at line 175.
    Found 5-bit subtractor for signal <n0236> created at line 175.
    Found 2-bit adder for signal <n0183[1:0]> created at line 66.
    Found 3-bit adder for signal <n0186[2:0]> created at line 66.
    Found 2-bit adder for signal <n0204[1:0]> created at line 109.
    Found 3-bit adder for signal <n0207[2:0]> created at line 109.
    Found 5-bit adder for signal <n0232> created at line 169.
    Found 5-bit adder for signal <cnt[4]_GND_99_o_add_47_OUT> created at line 169.
    Found 5-bit adder for signal <cnt[4]_GND_99_o_add_50_OUT> created at line 175.
    Found 4-bit adder for signal <_n0248> created at line 66.
    Found 4-bit adder for signal <_n0249> created at line 66.
    Found 4-bit adder for signal <_n0250> created at line 66.
    Found 4-bit adder for signal <_n0251> created at line 66.
    Found 4-bit adder for signal <BUS_0003_GND_99_o_add_7_OUT> created at line 66.
    Found 4-bit adder for signal <_n0253> created at line 109.
    Found 4-bit adder for signal <_n0254> created at line 109.
    Found 4-bit adder for signal <_n0255> created at line 109.
    Found 4-bit adder for signal <_n0256> created at line 109.
    Found 4-bit adder for signal <BUS_0010_GND_99_o_add_20_OUT> created at line 109.
    Found 5-bit adder for signal <cnt[4]_GND_99_o_sub_43_OUT> created at line 162.
    Found 5-bit adder for signal <cnt[4]_GND_99_o_sub_41_OUT> created at line 162.
    Found 4x10-bit Read Only RAM for signal <c1_reg_PWR_97_o_wide_mux_53_OUT>
    Found 4-bit comparator greater for signal <GND_99_o_n1d[3]_LessThan_11_o> created at line 77
    Found 4-bit comparator equal for signal <n1q_m[3]_n0q_m[3]_equal_33_o> created at line 121
    Found 4-bit comparator greater for signal <n0q_m[3]_n1q_m[3]_LessThan_34_o> created at line 125
    Found 4-bit comparator greater for signal <n1q_m[3]_n0q_m[3]_LessThan_35_o> created at line 125
    Summary:
	inferred   1 RAM(s).
	inferred  23 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <encode> synthesized.

Synthesizing Unit <convert_30to15_fifo>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_out\dvi_encoder\convert_30to15_fifo.v".
        ADDR0 = 4'b0000
        ADDR1 = 4'b0001
        ADDR2 = 4'b0010
        ADDR3 = 4'b0011
        ADDR4 = 4'b0100
        ADDR5 = 4'b0101
        ADDR6 = 4'b0110
        ADDR7 = 4'b0111
        ADDR8 = 4'b1000
        ADDR9 = 4'b1001
        ADDR10 = 4'b1010
        ADDR11 = 4'b1011
        ADDR12 = 4'b1100
        ADDR13 = 4'b1101
        ADDR14 = 4'b1110
        ADDR15 = 4'b1111
    Set property "ASYNC_REG = TRUE" for instance <fdp_rst>.
INFO:Xst:3210 - "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\HDMI_out\dvi_encoder\convert_30to15_fifo.v" line 64: Output port <O_DATA_OUT> of the instance <fifo_u> is unconnected or connected to loadless signal.
    Found 16x4-bit Read Only RAM for signal <wa_d>
    Found 16x4-bit Read Only RAM for signal <ra_d>
    Summary:
	inferred   2 RAM(s).
	inferred   1 Multiplexer(s).
Unit <convert_30to15_fifo> synthesized.

Synthesizing Unit <DRAM16XN_2>.
    Related source file is "C:\Users\Alexis\Documents\Tareas\Project_motion_segmentation\common\hdl_sources\HDMI\common\DRAM16XN.v".
        data_width = 30
    Summary:
	no macro.
Unit <DRAM16XN_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 16x4-bit single-port Read Only RAM                    : 2
 256x8-bit single-port Read Only RAM                   : 1
 4x10-bit single-port Read Only RAM                    : 3
 640x24-bit dual-port RAM                              : 1
 640x8-bit dual-port RAM                               : 3
# Multipliers                                          : 2
 12x11-bit multiplier                                  : 1
 12x9-bit multiplier                                   : 1
# Adders/Subtractors                                   : 151
 1-bit adder                                           : 3
 10-bit adder                                          : 8
 10-bit addsub                                         : 2
 11-bit adder                                          : 3
 12-bit adder                                          : 6
 13-bit adder                                          : 5
 14-bit adder                                          : 1
 15-bit adder                                          : 2
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 17-bit addsub                                         : 2
 2-bit adder                                           : 6
 20-bit adder                                          : 1
 3-bit adder                                           : 12
 30-bit adder                                          : 1
 30-bit addsub                                         : 1
 4-bit adder                                           : 36
 4-bit subtractor                                      : 3
 5-bit adder                                           : 18
 5-bit subtractor                                      : 9
 6-bit adder                                           : 2
 6-bit subtractor                                      : 1
 7-bit adder                                           : 5
 7-bit addsub                                          : 1
 7-bit subtractor                                      : 2
 8-bit adder                                           : 5
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 6
 9-bit adder                                           : 7
# Registers                                            : 358
 1-bit register                                        : 223
 10-bit register                                       : 19
 12-bit register                                       : 3
 16-bit register                                       : 2
 17-bit register                                       : 2
 2-bit register                                        : 9
 20-bit register                                       : 1
 24-bit register                                       : 4
 25-bit register                                       : 1
 3-bit register                                        : 9
 30-bit register                                       : 4
 4-bit register                                        : 16
 5-bit register                                        : 11
 6-bit register                                        : 7
 7-bit register                                        : 9
 8-bit register                                        : 28
 9-bit register                                        : 10
# Comparators                                          : 33
 1-bit comparator equal                                : 1
 10-bit comparator greater                             : 3
 11-bit comparator greater                             : 1
 16-bit comparator greater                             : 1
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 1
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
 9-bit comparator greater                              : 1
# Multiplexers                                         : 350
 1-bit 2-to-1 multiplexer                              : 225
 1-bit 3-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 19
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 12
 3-bit 2-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 3
 5-bit 2-to-1 multiplexer                              : 24
 6-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 13
 7-bit 3-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 35
 9-bit 2-to-1 multiplexer                              : 7
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 13
# Xors                                                 : 89
 1-bit xor2                                            : 89

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <EDID_I2C>.
INFO:Xst:3226 - The RAM <ROM_8x256__1/Mram_EDID_ROM> will be implemented as a BLOCK RAM, absorbing the following register(s): <ROM_8x256__1/data_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ctrl_to_ROM>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ROM_to_I2Cbus> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <EDID_I2C> synthesized (advanced).

Synthesizing (advanced) Unit <Hpos_Vpos_VidEn_gen>.
The following registers are absorbed into counter <Hpos>: 1 register on signal <Hpos>.
The following registers are absorbed into counter <Vpos>: 1 register on signal <Vpos>.
Unit <Hpos_Vpos_VidEn_gen> synthesized (advanced).

Synthesizing (advanced) Unit <chnlbond>.
The following registers are absorbed into counter <wa>: 1 register on signal <wa>.
The following registers are absorbed into counter <ra>: 1 register on signal <ra>.
Unit <chnlbond> synthesized (advanced).

Synthesizing (advanced) Unit <convert_30to15_fifo>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_wa_d> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wa>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <wa_d>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ra_d> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ra>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ra_d>          |          |
    -----------------------------------------------------------------------
Unit <convert_30to15_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <encode>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0010_GND_99_o_add_20_OUT_Madd1> :
 	<Madd__n0253> in block <encode>, 	<Madd__n0254> in block <encode>, 	<Madd__n0256_Madd> in block <encode>, 	<Madd_n0204[1:0]> in block <encode>, 	<Madd_BUS_0010_GND_99_o_add_20_OUT_Madd> in block <encode>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0003_GND_99_o_add_7_OUT_Madd1> :
 	<Madd__n0248> in block <encode>, 	<Madd__n0249> in block <encode>, 	<Madd__n0251_Madd> in block <encode>, 	<Madd_n0183[1:0]> in block <encode>, 	<Madd_BUS_0003_GND_99_o_add_7_OUT_Madd> in block <encode>.
INFO:Xst:3231 - The small RAM <Mram_c1_reg_PWR_97_o_wide_mux_53_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(c1_reg,c0_reg)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <dout> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_c1_reg_PWR_97_o_wide_mux_53_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
Unit <encode> synthesized (advanced).

Synthesizing (advanced) Unit <h_sync__v_sync__gen>.
The following registers are absorbed into counter <h_sync_per_counter>: 1 register on signal <h_sync_per_counter>.
The following registers are absorbed into counter <h_count_req>: 1 register on signal <h_count_req>.
The following registers are absorbed into counter <v_count_req>: 1 register on signal <v_count_req>.
The following registers are absorbed into counter <v_sync_per_counter>: 1 register on signal <v_sync_per_counter>.
Unit <h_sync__v_sync__gen> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_mcb_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_mcb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_soft_calibration>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <WAIT_200us_COUNTER>: 1 register on signal <WAIT_200us_COUNTER>.
The following registers are absorbed into counter <RstCounter>: 1 register on signal <RstCounter>.
The following registers are absorbed into counter <DQS_DELAY>: 1 register on signal <DQS_DELAY>.
The following registers are absorbed into counter <counter_inc>: 1 register on signal <counter_inc>.
The following registers are absorbed into counter <counter_dec>: 1 register on signal <counter_dec>.
The following registers are absorbed into counter <WaitTimer>: 1 register on signal <WaitTimer>.
	The following adders/subtractors are grouped into adder tree <Madd_n0466_Madd1> :
 	<Madd_n0708[10:0]_Madd> in block <mcb_soft_calibration>, 	<Madd_n0711[11:0]_Madd> in block <mcb_soft_calibration>, 	<Madd__n0881_Madd> in block <mcb_soft_calibration>.
	The following adders/subtractors are grouped into adder tree <Madd_n0737[9:0]1> :
 	<Madd_n0731[7:0]> in block <mcb_soft_calibration>, 	<Madd_n0734[8:0]> in block <mcb_soft_calibration>, 	<Madd_n0737[9:0]> in block <mcb_soft_calibration>.
Unit <mcb_soft_calibration> synthesized (advanced).

Synthesizing (advanced) Unit <mem_video__writer>.
	Found pipelined multiplier on signal <PWR_85_o_v_count[8]_MuLt_9_OUT>:INFO:Xst:3226 - The RAM <Mram_line_buffer> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_dispatcher__write_unit/data_in__addr> <data_in>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 24-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <vid_clk>       | rise     |
    |     weA            | connected to signal <data_en>       | high     |
    |     addrA          | connected to signal <h_pos>         |          |
    |     diA            | connected to signal <(R_in,G_in,B_in)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 640-word x 24-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <mem_clk>       | rise     |
    |     addrB          | connected to signal <mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT> |          |
    |     doB            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_PWR_85_o_v_count[8]_MuLt_9_OUT by adding 2 register level(s).
Unit <mem_video__writer> synthesized (advanced).

Synthesizing (advanced) Unit <phsaligner>.
The following registers are absorbed into counter <ctkn_srh_timer>: 1 register on signal <ctkn_srh_timer>.
The following registers are absorbed into counter <ctkn_counter>: 1 register on signal <ctkn_counter>.
Unit <phsaligner> synthesized (advanced).

Synthesizing (advanced) Unit <serdes_1_to_5_diff_data>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <serdes_1_to_5_diff_data> synthesized (advanced).

Synthesizing (advanced) Unit <user_app>.
	Found pipelined multiplier on signal <vid_vpos[10]_PWR_8_o_MuLt_30_OUT>:INFO:Xst:3226 - The RAM <Mram_rd_line_buffer_r> will be implemented as a BLOCK RAM, absorbing the following register(s): <Data_OUT_1_RED_8,Data_OUT_1_GREEN_8,Data_OUT_1_BLUE_8>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <c3_clk0>       | rise     |
    |     weA            | connected to signal <c3_p0_rd_en>   | high     |
    |     addrA          | connected to signal <wr_buff_add>   |          |
    |     diA            | connected to signal <PWR_8_o_buff_R[7]_sub_9_OUT> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <app_clk>       | rise     |
    |     addrB          | connected to signal <vid_hpos<9:0>> |          |
    |     doB            | connected to internal node          |          |
    |     dorstB         | connected to internal node          | low      |
    | reset value        | 00000000                                       |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_rd_line_buffer_g> will be implemented as a BLOCK RAM, absorbing the following register(s): <Data_OUT_1_RED_8,Data_OUT_1_GREEN_8,Data_OUT_1_BLUE_8_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <c3_clk0>       | rise     |
    |     weA            | connected to signal <c3_p0_rd_en>   | high     |
    |     addrA          | connected to signal <wr_buff_add>   |          |
    |     diA            | connected to signal <PWR_8_o_buff_G[7]_sub_11_OUT> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <app_clk>       | rise     |
    |     addrB          | connected to signal <vid_hpos<9:0>> |          |
    |     doB            | connected to internal node          |          |
    |     dorstB         | connected to internal node          | low      |
    | reset value        | 00000000                                       |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_rd_line_buffer_b> will be implemented as a BLOCK RAM, absorbing the following register(s): <Data_OUT_1_RED_8,Data_OUT_1_GREEN_8,Data_OUT_1_BLUE_8_sliced_sliced> <vid_data_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <c3_clk0>       | rise     |
    |     weA            | connected to signal <c3_p0_rd_en>   | high     |
    |     addrA          | connected to signal <wr_buff_add>   |          |
    |     diA            | connected to signal <PWR_8_o_buff_B[7]_sub_13_OUT> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 640-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <app_clk>       | rise     |
    |     addrB          | connected to signal <vid_hpos<9:0>> |          |
    |     doB            | connected to signal <vid_data_out>  |          |
    |     dorstB         | connected to internal node          | low      |
    | reset value        | 00000000                                       |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_vid_vpos[10]_PWR_8_o_MuLt_30_OUT by adding 2 register level(s).
Unit <user_app> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 16x4-bit single-port distributed Read Only RAM        : 2
 256x8-bit single-port block Read Only RAM             : 1
 4x10-bit single-port distributed Read Only RAM        : 3
 640x24-bit dual-port block RAM                        : 1
 640x8-bit dual-port block RAM                         : 3
# Multipliers                                          : 2
 12x11-bit multiplier                                  : 1
 12x9-bit multiplier                                   : 1
# Adders/Subtractors                                   : 71
 1-bit adder                                           : 3
 10-bit adder                                          : 7
 10-bit addsub                                         : 2
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 16-bit subtractor                                     : 1
 17-bit addsub                                         : 2
 3-bit adder                                           : 4
 30-bit adder                                          : 1
 30-bit addsub                                         : 1
 4-bit subtractor                                      : 3
 5-bit adder                                           : 18
 5-bit subtractor                                      : 9
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 2
 7-bit addsub                                          : 1
 7-bit subtractor                                      : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 6
 9-bit adder                                           : 4
# Adder Trees                                          : 8
 10-bit / 4-inputs adder tree                          : 1
 4-bit / 6-inputs adder tree                           : 6
 8-bit / 5-inputs adder tree                           : 1
# Counters                                             : 31
 10-bit up counter                                     : 4
 12-bit up counter                                     : 3
 16-bit up counter                                     : 1
 20-bit up counter                                     : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 6
 6-bit up counter                                      : 1
 7-bit up counter                                      : 3
 8-bit up counter                                      : 3
 8-bit updown counter                                  : 1
 9-bit up counter                                      : 6
# Registers                                            : 1095
 Flip-Flops                                            : 1095
# Comparators                                          : 33
 1-bit comparator equal                                : 1
 10-bit comparator greater                             : 3
 11-bit comparator greater                             : 1
 16-bit comparator greater                             : 1
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 1
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
 9-bit comparator greater                              : 1
# Multiplexers                                         : 435
 1-bit 2-to-1 multiplexer                              : 327
 1-bit 3-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 15
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 12
 3-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 24
 6-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 13
 7-bit 3-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 31
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 13
# Xors                                                 : 89
 1-bit xor2                                            : 89

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <init_add_rd_23> has a constant value of 0 in block <user_app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <init_add_rd_24> has a constant value of 0 in block <user_app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <init_add_rd_25> has a constant value of 0 in block <user_app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <init_add_rd_26> has a constant value of 0 in block <user_app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <init_add_rd_27> has a constant value of 0 in block <user_app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <init_add_rd_28> has a constant value of 0 in block <user_app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <init_add_rd_29> has a constant value of 0 in block <user_app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <soft_cal_selfrefresh_req> (without init value) has a constant value of 0 in block <mcb_raw_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <init_add_wr_21> has a constant value of 0 in block <mem_video__writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <init_add_wr_22> has a constant value of 0 in block <mem_video__writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <init_add_wr_23> has a constant value of 0 in block <mem_video__writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <init_add_wr_24> has a constant value of 0 in block <mem_video__writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <init_add_wr_25> has a constant value of 0 in block <mem_video__writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <init_add_wr_26> has a constant value of 0 in block <mem_video__writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <init_add_wr_27> has a constant value of 0 in block <mem_video__writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <init_add_wr_28> has a constant value of 0 in block <mem_video__writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <init_add_wr_29> has a constant value of 0 in block <mem_video__writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_dispatcher__write_unit/port_cmd_instr_0> (without init value) has a constant value of 0 in block <mem_video__writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_dispatcher__write_unit/port_cmd_instr_1> (without init value) has a constant value of 0 in block <mem_video__writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_dispatcher__write_unit/port_cmd_instr_2> (without init value) has a constant value of 0 in block <mem_video__writer>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <tmdsclkint_0> in Unit <dvi_encoder_top> is equivalent to the following 4 FFs/Latches, which will be removed : <tmdsclkint_1> <tmdsclkint_2> <tmdsclkint_3> <tmdsclkint_4> 
INFO:Xst:2261 - The FF/Latch <HDMI_out_1/latency_fix/shift_reg_1_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <one_shot_1/shift_0> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_mcb_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <WAIT_SELFREFRESH_EXIT_DQS_CAL> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <WaitCountEnable> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <SELFREFRESH_MCB_MODE_R3> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <START_DYN_CAL_STATE_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <syn_clk0_powerup_pll_locked> (without init value) has a constant value of 1 in block <infrastructure>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <powerup_pll_locked> (without init value) has a constant value of 1 in block <infrastructure>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <user_app_1/FSM_3> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <user_app_1/video_receiver_1/edid_1/FSM_4> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 010
 010   | 011
 001   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/FSM_5> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 01
 10    | 11
 01    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/FSM_6> on signal <state[1:4]> with user encoding.
Optimizing FSM <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/des_0/FSM_6> on signal <state[1:4]> with user encoding.
Optimizing FSM <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/FSM_6> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 0001  | 0001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/FSM_7> on signal <cstate[1:6]> with user encoding.
Optimizing FSM <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/FSM_7> on signal <cstate[1:6]> with user encoding.
Optimizing FSM <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/FSM_7> on signal <cstate[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000001
 000010 | 000010
 000100 | 000100
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/FSM_0> on signal <STATE[1:58]> with one-hot encoding.
----------------------------------------------------------------------
 State  | Encoding
----------------------------------------------------------------------
 000000 | 0000000000000000000000000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000000000000000000000000010000
 000101 | 0000000000000000000000000000000000000000000000000000100000
 000110 | 0000000000000000000000000000000000000000000000000001000000
 000111 | 0000000000000000000000000000000000000000000000000010000000
 001000 | 0000000000000000000000000000000000000000000000000100000000
 001001 | 0000000000000000000000000000000000000000000000001000000000
 001010 | 0000000000000000000000000000000000000000000000010000000000
 001011 | 0000000000000000000000000000000000000000000000100000000000
 001100 | 0000000000000000000000000000000000000000000001000000000000
 001101 | 0000000000000000000000000000000000000000000010000000000000
 100010 | 0000000000000000000000000000000000000000000100000000000000
 010000 | 0000000000000000000000000000000000000000001000000000000000
 001110 | 0000000000000000000000000000000000000000010000000000000000
 001111 | 0000000000000000000000000000000000000000100000000000000000
 010001 | 0000000000000000000000000000000000000001000000000000000000
 010010 | 0000000000000000000000000000000000000010000000000000000000
 010011 | 0000000000000000000000000000000000000100000000000000000000
 010100 | 0000000000000000000000000000000000001000000000000000000000
 010101 | 0000000000000000000000000000000000010000000000000000000000
 010110 | 0000000000000000000000000000000000100000000000000000000000
 010111 | 0000000000000000000000000000000001000000000000000000000000
 011000 | 0000000000000000000000000000000010000000000000000000000000
 011001 | 0000000000000000000000000000000100000000000000000000000000
 011010 | 0000000000000000000000000000001000000000000000000000000000
 011011 | 0000000000000000000000000000010000000000000000000000000000
 011100 | 0000000000000000000000000000100000000000000000000000000000
 011101 | 0000000000000000000000000001000000000000000000000000000000
 011110 | 0000000000000000000000000010000000000000000000000000000000
 011111 | 0000000000000000000000000100000000000000000000000000000000
 100000 | 0000000000000000000000001000000000000000000000000000000000
 100001 | 0000000000000000000000010000000000000000000000000000000000
 100011 | 0000000000000000000000100000000000000000000000000000000000
 100100 | 0000000000000000000001000000000000000000000000000000000000
 100101 | 0000000000000000000010000000000000000000000000000000000000
 110010 | 0000000000000000000100000000000000000000000000000000000000
 110001 | 0000000000000000001000000000000000000000000000000000000000
 100111 | 0000000000000000010000000000000000000000000000000000000000
 100110 | 0000000000000000100000000000000000000000000000000000000000
 101000 | 0000000000000001000000000000000000000000000000000000000000
 101001 | 0000000000000010000000000000000000000000000000000000000000
 101010 | 0000000000000100000000000000000000000000000000000000000000
 101011 | 0000000000001000000000000000000000000000000000000000000000
 101100 | 0000000000010000000000000000000000000000000000000000000000
 101101 | 0000000000100000000000000000000000000000000000000000000000
 101110 | 0000000001000000000000000000000000000000000000000000000000
 101111 | 0000000010000000000000000000000000000000000000000000000000
 110000 | 0000000100000000000000000000000000000000000000000000000000
 110011 | 0000001000000000000000000000000000000000000000000000000000
 110100 | 0000010000000000000000000000000000000000000000000000000000
 110101 | 0000100000000000000000000000000000000000000000000000000000
 110110 | 0001000000000000000000000000000000000000000000000000000000
 111000 | 0010000000000000000000000000000000000000000000000000000000
 111001 | 0100000000000000000000000000000000000000000000000000000000
 110111 | 1000000000000000000000000000000000000000000000000000000000
 111010 | unreached
----------------------------------------------------------------------
Optimizing FSM <user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/FSM_1> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 111   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
-------------------
Optimizing FSM <user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/FSM_2> on signal <state[1:4]> with GRAY encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0011
 0011  | 0010
 0111  | 0110
 0100  | 0111
 0101  | 0101
 0110  | 0100
 1000  | 1100
 1001  | 1101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <user_app_1/mem_video__writer_1/FSM_8> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_dispatcher__read_unit/n_data_rd_0> has a constant value of 0 in block <user_app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_dispatcher__read_unit/n_data_rd_1> has a constant value of 0 in block <user_app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_dispatcher__read_unit/n_data_rd_2> has a constant value of 0 in block <user_app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_dispatcher__read_unit/n_data_rd_3> has a constant value of 0 in block <user_app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_dispatcher__read_unit/n_data_rd_4> has a constant value of 0 in block <user_app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem_dispatcher__read_unit/n_data_rd_5> has a constant value of 0 in block <user_app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_dispatcher__read_unit/port_cmd_bl_0> (without init value) has a constant value of 1 in block <user_app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_dispatcher__read_unit/port_cmd_bl_1> (without init value) has a constant value of 1 in block <user_app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_dispatcher__read_unit/port_cmd_bl_2> (without init value) has a constant value of 1 in block <user_app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_dispatcher__read_unit/port_cmd_bl_3> (without init value) has a constant value of 1 in block <user_app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_dispatcher__read_unit/port_cmd_bl_4> (without init value) has a constant value of 1 in block <user_app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_dispatcher__read_unit/port_cmd_bl_5> (without init value) has a constant value of 1 in block <user_app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mem_dispatcher__read_unit/n_data_rd_6> of sequential type is unconnected in block <user_app>.
WARNING:Xst:2677 - Node <mem_dispatcher__read_unit/n_data_rd_7> of sequential type is unconnected in block <user_app>.
WARNING:Xst:2677 - Node <mem_dispatcher__read_unit/n_data_rd_8> of sequential type is unconnected in block <user_app>.
WARNING:Xst:2677 - Node <mem_dispatcher__read_unit/n_data_rd_9> of sequential type is unconnected in block <user_app>.
WARNING:Xst:2677 - Node <mem_dispatcher__read_unit/n_data_rd_10> of sequential type is unconnected in block <user_app>.
WARNING:Xst:2677 - Node <mem_dispatcher__read_unit/n_data_rd_11> of sequential type is unconnected in block <user_app>.
WARNING:Xst:2677 - Node <mem_dispatcher__read_unit/n_data_rd_12> of sequential type is unconnected in block <user_app>.
WARNING:Xst:2677 - Node <mem_dispatcher__read_unit/n_data_rd_13> of sequential type is unconnected in block <user_app>.
WARNING:Xst:2677 - Node <mem_dispatcher__read_unit/n_data_rd_14> of sequential type is unconnected in block <user_app>.
WARNING:Xst:2677 - Node <mem_dispatcher__read_unit/n_data_rd_15> of sequential type is unconnected in block <user_app>.
INFO:Xst:1901 - Instance PLL_ISERDES in unit PLL_ISERDES of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:1901 - Instance U_BUFG_CLK1 in unit infrastructure of type BUFGCE has been replaced by BUFGMUX
INFO:Xst:1901 - Instance PLL_clocks_gen in unit PLL_clocks_gen of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <init_add_rd_21> in Unit <user_app> is equivalent to the following FF/Latch, which will be removed : <init_add_rd_22> 
INFO:Xst:2261 - The FF/Latch <MCB_UIADDR_2> in Unit <mcb_soft_calibration> is equivalent to the following 2 FFs/Latches, which will be removed : <MCB_UIADDR_3> <MCB_UIADDR_4> 
INFO:Xst:2261 - The FF/Latch <n1q_m_0> in Unit <encode> is equivalent to the following FF/Latch, which will be removed : <n0q_m_0> 
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <n1q_m_0> is unconnected in block <encode>.
WARNING:Xst:2677 - Node <one_shot_1/sigOut> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <one_shot_1/shift_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/mem_dispatcher__read_unit/port_cmd_byte_addr_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/mem_dispatcher__read_unit/port_cmd_byte_addr_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/mem_dispatcher__read_unit/port_cmd_byte_addr_27> of sequential type is unconnected in block <top>.

Optimizing unit <DRAM16XN_1> ...

Optimizing unit <DRAM16XN_2> ...

Optimizing unit <top> ...

Optimizing unit <dvi_decoder> ...

Optimizing unit <decode> ...

Optimizing unit <serdes_1_to_5_diff_data> ...

Optimizing unit <phsaligner> ...

Optimizing unit <chnlbond> ...

Optimizing unit <Hpos_Vpos_VidEn_gen> ...

Optimizing unit <mcb_soft_calibration_top> ...

Optimizing unit <mcb_soft_calibration> ...

Optimizing unit <iodrp_controller> ...

Optimizing unit <iodrp_mcb_controller> ...

Optimizing unit <infrastructure> ...

Optimizing unit <mem_video__writer> ...

Optimizing unit <debounce> ...

Optimizing unit <dvi_encoder_top> ...

Optimizing unit <encode> ...
WARNING:Xst:1710 - FF/Latch <cnt_0> (without init value) has a constant value of 0 in block <encode>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <convert_30to15_fifo> ...

Optimizing unit <h_sync__v_sync__gen> ...
WARNING:Xst:1710 - FF/Latch <user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <HDMI_out_1/dvi_tx0/encr/c1_q> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <HDMI_out_1/dvi_tx0/encr/c0_q> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <HDMI_out_1/dvi_tx0/encg/c1_q> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <HDMI_out_1/dvi_tx0/encg/c0_q> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HDMI_out_1/dvi_tx0/encr/c1_reg> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HDMI_out_1/dvi_tx0/encr/c0_reg> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HDMI_out_1/dvi_tx0/encg/c1_reg> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <HDMI_out_1/dvi_tx0/encg/c0_reg> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/sdout_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/sdout_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/sdout_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/sdout_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/sdout_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/sdout_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/sdout_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/sdout_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/sdout_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/sdout_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/de> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/c1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/c0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/sdout_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/sdout_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/sdout_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/sdout_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/sdout_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/sdout_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/sdout_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/sdout_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/sdout_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/sdout_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/de> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/c1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/c0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/sdout_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/sdout_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/sdout_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/sdout_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/sdout_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/sdout_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/sdout_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/sdout_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/sdout_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/sdout_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/frame_ready> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_0> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/cbnd/rawdata_vld_rising> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/cbnd/rawdata_vld_rising> <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/cbnd/rawdata_vld_rising> 
INFO:Xst:2261 - The FF/Latch <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/enable> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/des_0/enable> <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/enable> 
INFO:Xst:2261 - The FF/Latch <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/cbnd/wa_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/cbnd/wa_0> <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/cbnd/wa_0> 
INFO:Xst:2261 - The FF/Latch <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/cbnd/wa_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/cbnd/wa_1> <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/cbnd/wa_1> 
INFO:Xst:2261 - The FF/Latch <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/cbnd/wa_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/cbnd/wa_2> <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/cbnd/wa_2> 
INFO:Xst:2261 - The FF/Latch <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/cbnd/wa_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/cbnd/wa_3> <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/cbnd/wa_3> 
INFO:Xst:2261 - The FF/Latch <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/toggle> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/toggle> <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/toggle> 
INFO:Xst:2261 - The FF/Latch <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/cbnd/rawdata_vld_q> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/cbnd/rawdata_vld_q> <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/cbnd/rawdata_vld_q> 
INFO:Xst:2261 - The FF/Latch <HDMI_out_1/dvi_tx0/encr/de_q> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <HDMI_out_1/dvi_tx0/encg/de_q> <HDMI_out_1/dvi_tx0/encb/de_q> 
INFO:Xst:2261 - The FF/Latch <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/counter_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/des_0/counter_0> <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/counter_0> 
INFO:Xst:2261 - The FF/Latch <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/counter_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/des_0/counter_1> <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/counter_1> 
INFO:Xst:2261 - The FF/Latch <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/des_0/counter_2> <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/counter_2> 
INFO:Xst:2261 - The FF/Latch <HDMI_out_1/dvi_tx0/encr/de_reg> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <HDMI_out_1/dvi_tx0/encg/de_reg> <HDMI_out_1/dvi_tx0/encb/de_reg> 
INFO:Xst:2261 - The FF/Latch <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/des_0/counter_3> <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/counter_3> 
INFO:Xst:2261 - The FF/Latch <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/des_0/counter_4> <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/counter_4> 
INFO:Xst:2261 - The FF/Latch <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/des_0/counter_5> <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/counter_5> 
INFO:Xst:2261 - The FF/Latch <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/des_0/counter_6> <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/counter_6> 
INFO:Xst:2261 - The FF/Latch <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/des_0/counter_7> <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/counter_7> 
INFO:Xst:2261 - The FF/Latch <user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <user_app_1/video_receiver_1/dvi_decoder_1/dec_g/des_0/counter_8> <user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/counter_8> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 9.
FlipFlop user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST has been replicated 2 time(s)
FlipFlop user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/lock has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <user_app_1/mem_video__writer_1/Flag_CrossDomain_1/SyncA_clkB_1>.
	Found 3-bit shift register for signal <HDMI_out_1/dvi_tx0/encr/de_reg>.
	Found 3-bit shift register for signal <HDMI_out_1/dvi_tx0/encb/c1_reg>.
	Found 3-bit shift register for signal <HDMI_out_1/dvi_tx0/encb/c0_reg>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1202
 Flip-Flops                                            : 1202
# Shift Registers                                      : 4
 2-bit shift register                                  : 1
 3-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2437
#      GND                         : 1
#      INV                         : 62
#      LUT1                        : 108
#      LUT2                        : 170
#      LUT3                        : 388
#      LUT4                        : 209
#      LUT5                        : 283
#      LUT6                        : 664
#      MULT_AND                    : 7
#      MUXCY                       : 253
#      MUXF7                       : 14
#      VCC                         : 1
#      XORCY                       : 277
# FlipFlops/Latches                : 1206
#      FD                          : 333
#      FDC                         : 127
#      FDCE                        : 38
#      FDE                         : 275
#      FDP                         : 11
#      FDPE                        : 3
#      FDR                         : 216
#      FDRE                        : 193
#      FDS                         : 9
#      FDSE                        : 1
# RAMS                             : 66
#      RAM16X1D                    : 60
#      RAMB16BWER                  : 1
#      RAMB8BWER                   : 5
# Shift Registers                  : 4
#      SRLC16E                     : 4
# Clock Buffers                    : 8
#      BUFG                        : 7
#      BUFGMUX                     : 1
# IO Buffers                       : 73
#      BUFIO2                      : 1
#      IBUF                        : 10
#      IBUFDS                      : 4
#      IBUFG                       : 1
#      IOBUF                       : 19
#      IOBUFDS                     : 2
#      OBUF                        : 8
#      OBUFDS                      : 4
#      OBUFT                       : 23
#      OBUFTDS                     : 1
# DSPs                             : 2
#      DSP48A1                     : 2
# Others                           : 99
#      BUFPLL                      : 2
#      BUFPLL_MCB                  : 1
#      IODELAY2                    : 6
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      ISERDES2                    : 6
#      MCB                         : 1
#      OSERDES2                    : 52
#      PLL_ADV                     : 3
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1206  out of  54576     2%  
 Number of Slice LUTs:                 2008  out of  27288     7%  
    Number used as Logic:              1884  out of  27288     6%  
    Number used as Memory:              124  out of   6408     1%  
       Number used as RAM:              120
       Number used as SRL:                4

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2261
   Number with an unused Flip Flop:    1055  out of   2261    46%  
   Number with an unused LUT:           253  out of   2261    11%  
   Number of fully used LUT-FF pairs:   953  out of   2261    42%  
   Number of unique control sets:        81

IO Utilization: 
 Number of IOs:                          83
 Number of bonded IOBs:                  83  out of    218    38%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of    116     3%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  
 Number of DSP48A1s:                      2  out of     58     3%  
 Number of PLL_ADVs:                      3  out of      4    75%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                              | Clock buffer(FF name)  | Load  |
--------------------------------------------------------------------------+------------------------+-------+
PLL_clocks_gen/CLKOUT2                                                    | BUFG                   | 302   |
PLL_clocks_gen/CLKOUT3                                                    | PLL_ADV:CLKOUT2        | 185   |
user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT1             | BUFG                   | 305   |
user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT2             | BUFG                   | 119   |
user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/mcb_drp_clk_bufg_in| BUFGMUX                | 317   |
PLL_clocks_gen/CLKOUT1                                                    | BUFG                   | 55    |
--------------------------------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.041ns (Maximum Frequency: 142.022MHz)
   Minimum input arrival time before clock: 6.447ns
   Maximum output required time after clock: 4.419ns
   Maximum combinational path delay: 4.372ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLL_clocks_gen/CLKOUT2'
  Clock period: 3.080ns (frequency: 324.649MHz)
  Total number of paths / destination ports: 772 / 86
-------------------------------------------------------------------------
Offset:              3.080ns (Levels of Logic = 28)
  Source:            user_app_1/Mmult_vid_vpos[10]_PWR_8_o_MuLt_30_OUT (DSP)
  Destination:       user_app_1/mem_dispatcher__read_unit/port_cmd_byte_addr_26 (FF)
  Source Clock:      PLL_clocks_gen/CLKOUT2 rising
  Destination Clock: PLL_clocks_gen/CLKOUT3 rising

  Data Path: user_app_1/Mmult_vid_vpos[10]_PWR_8_o_MuLt_30_OUT to user_app_1/mem_dispatcher__read_unit/port_cmd_byte_addr_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->M0       2   1.227   0.721  user_app_1/Mmult_vid_vpos[10]_PWR_8_o_MuLt_30_OUT (user_app_1/init_add_rd<0>)
     LUT3:I1->O            1   0.203   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_lut<0> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<0> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<1> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<2> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<3> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<4> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<5> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<6> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<7> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<8> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<9> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<10> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<11> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<12> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<13> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<14> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<15> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<16> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<17> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<18> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<19> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<20> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<21> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<22> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<23> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<24> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<24>)
     MUXCY:CI->O           0   0.019   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<25> (user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_cy<25>)
     XORCY:CI->O           1   0.180   0.000  user_app_1/mem_dispatcher__read_unit/Mmux_port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT_rs_xor<26> (user_app_1/mem_dispatcher__read_unit/port_cmd_byte_addr[29]_port_cmd_byte_addr[29]_mux_29_OUT<26>)
     FDE:D                     0.102          user_app_1/mem_dispatcher__read_unit/port_cmd_byte_addr_26
    ----------------------------------------
    Total                      3.080ns (2.359ns logic, 0.721ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/mcb_drp_clk_bufg_in'
  Clock period: 1.633ns (frequency: 612.276MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              1.633ns (Levels of Logic = 1)
  Source:            user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (FF)
  Destination:       user_app_1/mem_dispatcher__read_unit/state_FSM_FFd2 (FF)
  Source Clock:      user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/mcb_drp_clk_bufg_in rising
  Destination Clock: PLL_clocks_gen/CLKOUT3 rising

  Data Path: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL to user_app_1/mem_dispatcher__read_unit/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL)
     LUT6:I3->O            1   0.205   0.000  user_app_1/mem_dispatcher__read_unit/state_FSM_FFd2-In3 (user_app_1/mem_dispatcher__read_unit/state_FSM_FFd2-In)
     FD:D                      0.102          user_app_1/mem_dispatcher__read_unit/state_FSM_FFd2
    ----------------------------------------
    Total                      1.633ns (0.754ns logic, 0.879ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT1'
  Clock period: 1.507ns (frequency: 663.460MHz)
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.507ns (Levels of Logic = 1)
  Source:            user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/bitslip (FF)
  Destination:       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/bitslipx2 (FF)
  Source Clock:      user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT1 rising
  Destination Clock: user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT2 rising

  Data Path: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/bitslip to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/bitslipx2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.755  user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/bitslip (user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/bitslip)
     LUT2:I0->O            1   0.203   0.000  user_app_1/video_receiver_1/dvi_decoder_1/dec_r/bitslip_bitslip_q_AND_197_o1 (user_app_1/video_receiver_1/dvi_decoder_1/dec_r/bitslip_bitslip_q_AND_197_o)
     FD:D                      0.102          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/bitslipx2
    ----------------------------------------
    Total                      1.507ns (0.752ns logic, 0.755ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT2'
  Clock period: 2.634ns (frequency: 379.636MHz)
  Total number of paths / destination ports: 75 / 33
-------------------------------------------------------------------------
Offset:              2.634ns (Levels of Logic = 2)
  Source:            user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_1 (FF)
  Destination:       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Source Clock:      user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT2 rising
  Destination Clock: user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT1 rising

  Data Path: user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_1 to user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.995  user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_1 (user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_1)
     LUT5:I0->O            1   0.203   0.684  user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0 (N535)
     LUT6:I4->O            1   0.203   0.000  user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4 (user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_151_o)
     FD:D                      0.102          user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn
    ----------------------------------------
    Total                      2.634ns (0.955ns logic, 1.679ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT1'
  Clock period: 4.079ns (frequency: 245.167MHz)
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.079ns (Levels of Logic = 0)
  Source:            user_app_1/mem_video__writer_1/v_count_8 (FF)
  Destination:       user_app_1/mem_video__writer_1/Mmult_PWR_85_o_v_count[8]_MuLt_9_OUT (DSP)
  Source Clock:      user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT1 rising
  Destination Clock: PLL_clocks_gen/CLKOUT3 rising

  Data Path: user_app_1/mem_video__writer_1/v_count_8 to user_app_1/mem_video__writer_1/Mmult_PWR_85_o_v_count[8]_MuLt_9_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  user_app_1/mem_video__writer_1/v_count_8 (user_app_1/mem_video__writer_1/v_count_8)
     DSP48A1:A8                3.053          user_app_1/mem_video__writer_1/Mmult_PWR_85_o_v_count[8]_MuLt_9_OUT
    ----------------------------------------
    Total                      4.079ns (3.500ns logic, 0.579ns route)
                                       (85.8% logic, 14.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLL_clocks_gen/CLKOUT2'
  Clock period: 3.763ns (frequency: 265.773MHz)
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              3.763ns (Levels of Logic = 1)
  Source:            resetsync_1/oRstSync (FF)
  Destination:       HDMI_out_1/dvi_tx0/toggle (FF)
  Source Clock:      PLL_clocks_gen/CLKOUT2 rising
  Destination Clock: PLL_clocks_gen/CLKOUT1 rising

  Data Path: resetsync_1/oRstSync to HDMI_out_1/dvi_tx0/toggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.819  resetsync_1/oRstSync (resetsync_1/oRstSync)
     LUT2:I0->O           98   0.203   1.864  pll_locked_reset_sync_OR_197_o1 (pll_locked_reset_sync_OR_197_o)
     FDC:CLR                   0.430          HDMI_out_1/dvi_tx0/toggle
    ----------------------------------------
    Total                      3.763ns (1.080ns logic, 2.683ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLL_clocks_gen/CLKOUT1'
  Clock period: 1.767ns (frequency: 566.057MHz)
  Total number of paths / destination ports: 120 / 120
-------------------------------------------------------------------------
Offset:              1.767ns (Levels of Logic = 0)
  Source:            HDMI_out_1/dvi_tx0/pixel2x/fdc_ra0 (FF)
  Destination:       HDMI_out_1/dvi_tx0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U (RAM)
  Source Clock:      PLL_clocks_gen/CLKOUT1 rising
  Destination Clock: PLL_clocks_gen/CLKOUT2 rising

  Data Path: HDMI_out_1/dvi_tx0/pixel2x/fdc_ra0 to HDMI_out_1/dvi_tx0/pixel2x/fifo_u/dram16s[29].i_RAM16X1D_U
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            34   0.447   1.320  HDMI_out_1/dvi_tx0/pixel2x/fdc_ra0 (HDMI_out_1/dvi_tx0/pixel2x/ra<0>)
     RAM16X1D:DPRA0            0.000          HDMI_out_1/dvi_tx0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U
    ----------------------------------------
    Total                      1.767ns (0.447ns logic, 1.320ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLL_clocks_gen/CLKOUT2'
  Clock period: 5.940ns (frequency: 168.347MHz)
  Total number of paths / destination ports: 12092 / 653
-------------------------------------------------------------------------
Delay:               5.940ns (Levels of Logic = 5)
  Source:            HDMI_out_1/dvi_tx0/encr/din_q_0 (FF)
  Destination:       HDMI_out_1/dvi_tx0/encr/n0q_m_2 (FF)
  Source Clock:      PLL_clocks_gen/CLKOUT2 rising
  Destination Clock: PLL_clocks_gen/CLKOUT2 rising

  Data Path: HDMI_out_1/dvi_tx0/encr/din_q_0 to HDMI_out_1/dvi_tx0/encr/n0q_m_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.447   0.982  HDMI_out_1/dvi_tx0/encr/din_q_0 (HDMI_out_1/dvi_tx0/encr/din_q_0)
     LUT4:I3->O            3   0.205   0.879  HDMI_out_1/dvi_tx0/encr/Mmux_q_m<3>121 (HDMI_out_1/dvi_tx0/encr/Mmux_q_m<3>12)
     LUT5:I2->O            4   0.205   0.788  HDMI_out_1/dvi_tx0/encr/Mmux_q_m<3>11 (HDMI_out_1/dvi_tx0/encr/q_m<3>)
     LUT6:I4->O            4   0.203   0.912  HDMI_out_1/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd91 (HDMI_out_1/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd9)
     LUT5:I2->O            1   0.205   0.808  HDMI_out_1/dvi_tx0/encr/Msub_PWR_97_o_BUS_0017_sub_29_OUT_xor<2>12 (HDMI_out_1/dvi_tx0/encr/Msub_PWR_97_o_BUS_0017_sub_29_OUT_xor<2>11)
     LUT6:I3->O            1   0.205   0.000  HDMI_out_1/dvi_tx0/encr/Msub_PWR_97_o_BUS_0017_sub_29_OUT_xor<2>14 (HDMI_out_1/dvi_tx0/encr/PWR_97_o_BUS_0017_sub_29_OUT<2>)
     FD:D                      0.102          HDMI_out_1/dvi_tx0/encr/n0q_m_2
    ----------------------------------------
    Total                      5.940ns (1.572ns logic, 4.368ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLL_clocks_gen/CLKOUT3'
  Clock period: 7.041ns (frequency: 142.022MHz)
  Total number of paths / destination ports: 9500 / 354
-------------------------------------------------------------------------
Delay:               7.041ns (Levels of Logic = 6)
  Source:            user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count_16 (FF)
  Destination:       user_app_1/mem_video__writer_1/Mram_line_buffer2 (RAM)
  Source Clock:      PLL_clocks_gen/CLKOUT3 rising
  Destination Clock: PLL_clocks_gen/CLKOUT3 rising

  Data Path: user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count_16 to user_app_1/mem_video__writer_1/Mram_line_buffer2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.995  user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count_16 (user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count_16)
     LUT5:I0->O           19   0.203   1.072  user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o<16>3 (user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o<16>2)
     LUT6:I5->O            1   0.205   0.000  user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<1>11_G (N586)
     MUXF7:I1->O           4   0.140   0.912  user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<1>11 (user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<1>)
     LUT6:I3->O            8   0.205   0.803  user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<3>11 (user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<3>)
     LUT6:I5->O            4   0.205   0.684  user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<7>11_SW0 (N291)
     LUT6:I5->O            2   0.205   0.616  user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<8>_01 (user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<8>_0_0)
     RAMB8BWER:ADDRBRDADDR11        0.350          user_app_1/mem_video__writer_1/Mram_line_buffer2
    ----------------------------------------
    Total                      7.041ns (1.960ns logic, 5.081ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT1'
  Clock period: 5.205ns (frequency: 192.129MHz)
  Total number of paths / destination ports: 2794 / 804
-------------------------------------------------------------------------
Delay:               5.205ns (Levels of Logic = 4)
  Source:            user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/Hpos_0 (FF)
  Destination:       user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/Hpos_9 (FF)
  Source Clock:      user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT1 rising
  Destination Clock: user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT1 rising

  Data Path: user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/Hpos_0 to user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/Hpos_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   0.912  user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/Hpos_0 (user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/Hpos_0)
     LUT3:I0->O            1   0.205   0.580  user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/GND_85_o_GND_85_o_equal_18_o<9>1_SW0 (N44)
     LUT6:I5->O            3   0.205   0.651  user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/GND_85_o_GND_85_o_equal_18_o<9>1 (user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/GND_85_o_GND_85_o_equal_18_o<9>1)
     LUT3:I2->O            2   0.205   0.617  user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/n0018<9>1 (user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/n0018)
     LUT6:I5->O           10   0.205   0.856  user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/_n0216_inv1 (user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/_n0216_inv)
     FDRE:CE                   0.322          user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/Hpos_0
    ----------------------------------------
    Total                      5.205ns (1.589ns logic, 3.616ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT2'
  Clock period: 5.361ns (frequency: 186.527MHz)
  Total number of paths / destination ports: 1270 / 119
-------------------------------------------------------------------------
Delay:               5.361ns (Levels of Logic = 3)
  Source:            user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/state_FSM_FFd2 (FF)
  Destination:       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_4 (FF)
  Source Clock:      user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT2 rising
  Destination Clock: user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT2 rising

  Data Path: user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/state_FSM_FFd2 to user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             22   0.447   1.362  user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/state_FSM_FFd2 (user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/state_FSM_FFd2)
     LUT3:I0->O            2   0.205   0.981  user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv15 (user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv14)
     LUT6:I0->O            1   0.203   0.924  user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv18 (user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv17)
     LUT6:I1->O            5   0.203   0.714  user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv19 (user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv)
     FDCE:CE                   0.322          user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0
    ----------------------------------------
    Total                      5.361ns (1.380ns logic, 3.981ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/mcb_drp_clk_bufg_in'
  Clock period: 6.606ns (frequency: 151.376MHz)
  Total number of paths / destination ports: 25463 / 707
-------------------------------------------------------------------------
Delay:               6.606ns (Levels of Logic = 7)
  Source:            user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2 (FF)
  Destination:       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6 (FF)
  Source Clock:      user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/mcb_drp_clk_bufg_in rising
  Destination Clock: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/mcb_drp_clk_bufg_in rising

  Data Path: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            30   0.447   1.492  user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2 (user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2)
     LUT3:I0->O            1   0.205   0.000  user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<2> (user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_lut<2>)
     MUXCY:S->O            1   0.172   0.000  user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_cy<2> (user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_cy<2>)
     XORCY:CI->O           6   0.180   0.745  user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0761[11:0]_xor<3> (user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0761[11:0]<3>)
     LUT6:I5->O           11   0.205   0.883  user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_cy<0>521 (user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0767[13:0]_Madd_cy<0>52)
     LUT6:I5->O            5   0.205   0.715  user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>711 (user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>71)
     LUT5:I4->O            2   0.205   0.845  user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>81 (user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>81)
     LUT6:I3->O            1   0.205   0.000  user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0476_Madd_xor<0>101 (user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0476<9>)
     FDRE:D                    0.102          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6
    ----------------------------------------
    Total                      6.606ns (1.926ns logic, 4.680ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLL_clocks_gen/CLKOUT1'
  Clock period: 2.881ns (frequency: 347.120MHz)
  Total number of paths / destination ports: 219 / 93
-------------------------------------------------------------------------
Delay:               2.881ns (Levels of Logic = 1)
  Source:            HDMI_out_1/dvi_tx0/pixel2x/sync_gen (FF)
  Destination:       HDMI_out_1/dvi_tx0/pixel2x/sync_gen (FF)
  Source Clock:      PLL_clocks_gen/CLKOUT1 rising
  Destination Clock: PLL_clocks_gen/CLKOUT1 rising

  Data Path: HDMI_out_1/dvi_tx0/pixel2x/sync_gen to HDMI_out_1/dvi_tx0/pixel2x/sync_gen
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             50   0.447   1.547  HDMI_out_1/dvi_tx0/pixel2x/sync_gen (HDMI_out_1/dvi_tx0/pixel2x/sync)
     INV:I->O              1   0.206   0.579  HDMI_out_1/dvi_tx0/pixel2x/sync_INV_215_o1_INV_0 (HDMI_out_1/dvi_tx0/pixel2x/sync_INV_215_o)
     FDR:D                     0.102          HDMI_out_1/dvi_tx0/pixel2x/sync_gen
    ----------------------------------------
    Total                      2.881ns (0.755ns logic, 2.126ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLL_clocks_gen/CLKOUT3'
  Total number of paths / destination ports: 1013 / 188
-------------------------------------------------------------------------
Offset:              6.447ns (Levels of Logic = 4)
  Source:            user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0:P1WRFULL (PAD)
  Destination:       user_app_1/mem_video__writer_1/Mram_line_buffer2 (RAM)
  Destination Clock: PLL_clocks_gen/CLKOUT3 rising

  Data Path: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0:P1WRFULL to user_app_1/mem_video__writer_1/Mram_line_buffer2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:P1WRFULL          76   0.000   2.063  user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (user_app_1/c3_p1_wr_full)
     LUT5:I0->O           21   0.203   1.114  user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_micro_count[6]_GND_87_o_mux_46_OUT111 (user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_micro_count[6]_GND_87_o_mux_46_OUT11)
     LUT6:I5->O            8   0.205   0.803  user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<3>11 (user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<3>)
     LUT6:I5->O            4   0.205   0.684  user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<7>11_SW0 (N291)
     LUT6:I5->O            2   0.205   0.616  user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<8>_01 (user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<8>_0_0)
     RAMB8BWER:ADDRBRDADDR11        0.350          user_app_1/mem_video__writer_1/Mram_line_buffer2
    ----------------------------------------
    Total                      6.447ns (1.168ns logic, 5.279ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLL_clocks_gen/CLKOUT2'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              4.589ns (Levels of Logic = 4)
  Source:            EDID_IN_SCL (PAD)
  Destination:       user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/SDA_PIN_enable_out (FF)
  Destination Clock: PLL_clocks_gen/CLKOUT2 rising

  Data Path: EDID_IN_SCL to user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/SDA_PIN_enable_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   1.130  EDID_IN_SCL_IBUF (EDID_IN_SCL_IBUF)
     LUT5:I1->O            1   0.203   0.944  user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/Mmux_SDA_PIN_enable_out_SDA_PIN_enable_out_MUX_497_o1_SW1 (N563)
     LUT6:I0->O            1   0.203   0.580  user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/Mmux_SDA_PIN_enable_out_SDA_PIN_enable_out_MUX_497_o1 (user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/SDA_PIN_enable_out_SDA_PIN_enable_out_MUX_497_o)
     LUT4:I3->O            1   0.205   0.000  user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/SDA_PIN_enable_out_rstpot1 (user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/SDA_PIN_enable_out_rstpot1)
     FD:D                      0.102          user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/SDA_PIN_enable_out
    ----------------------------------------
    Total                      4.589ns (1.935ns logic, 2.654ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 110 / 104
-------------------------------------------------------------------------
Offset:              3.652ns (Levels of Logic = 1)
  Source:            user_app_1/video_receiver_1/dvi_decoder_1/ioclk_buf:LOCK (PAD)
  Destination:       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/toggle (FF)
  Destination Clock: user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT2 rising

  Data Path: user_app_1/video_receiver_1/dvi_decoder_1/ioclk_buf:LOCK to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/toggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           25   0.000   1.192  user_app_1/video_receiver_1/dvi_decoder_1/ioclk_buf (user_app_1/video_receiver_1/dvi_decoder_1/bufpll_lock)
     INV:I->O             92   0.206   1.824  user_app_1/video_receiver_1/dvi_decoder_1/reset1_INV_0 (user_app_1/video_receiver_1/dvi_decoder_1/reset)
     FDC:CLR                   0.430          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/toggle
    ----------------------------------------
    Total                      3.652ns (0.636ns logic, 3.016ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 45 / 45
-------------------------------------------------------------------------
Offset:              3.652ns (Levels of Logic = 1)
  Source:            user_app_1/video_receiver_1/dvi_decoder_1/ioclk_buf:LOCK (PAD)
  Destination:       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/cstate_FSM_FFd1 (FF)
  Destination Clock: user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT1 rising

  Data Path: user_app_1/video_receiver_1/dvi_decoder_1/ioclk_buf:LOCK to user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/cstate_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           25   0.000   1.192  user_app_1/video_receiver_1/dvi_decoder_1/ioclk_buf (user_app_1/video_receiver_1/dvi_decoder_1/bufpll_lock)
     INV:I->O             92   0.206   1.824  user_app_1/video_receiver_1/dvi_decoder_1/reset1_INV_0 (user_app_1/video_receiver_1/dvi_decoder_1/reset)
     FDC:CLR                   0.430          user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/bitslip_cnt_0
    ----------------------------------------
    Total                      3.652ns (0.636ns logic, 3.016ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/mcb_drp_clk_bufg_in'
  Total number of paths / destination ports: 127 / 99
-------------------------------------------------------------------------
Offset:              4.412ns (Levels of Logic = 3)
  Source:            user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG (PAD)
  Destination:       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Destination Clock: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/mcb_drp_clk_bufg_in rising

  Data Path: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:UOREFRSHFLAG      12   0.000   1.273  user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/uo_refrsh_flag)
     LUT6:I0->O            4   0.203   0.684  user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_21_o_equal_233_o<2>1 (user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_21_o_equal_233_o)
     LUT6:I5->O            2   0.205   0.721  user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv4 (user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv4)
     LUT6:I4->O            8   0.203   0.802  user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1681_inv1 (user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1681_inv)
     FDRE:CE                   0.322          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    ----------------------------------------
    Total                      4.412ns (0.933ns logic, 3.479ns route)
                                       (21.1% logic, 78.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLL_clocks_gen/CLKOUT2'
  Total number of paths / destination ports: 10 / 9
-------------------------------------------------------------------------
Offset:              4.419ns (Levels of Logic = 2)
  Source:            user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/SDA_PIN_enable_out (FF)
  Destination:       EDID_IN_SDA (PAD)
  Source Clock:      PLL_clocks_gen/CLKOUT2 rising

  Data Path: user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/SDA_PIN_enable_out to EDID_IN_SDA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/SDA_PIN_enable_out (user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/SDA_PIN_enable_out)
     INV:I->O              1   0.206   0.579  user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/SDA_PIN_enable_out_inv1_INV_0 (user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/SDA_PIN_enable_out_inv)
     IOBUF:T->IO               2.571          EDID_IN_SDA_IOBUF (EDID_IN_SDA)
    ----------------------------------------
    Total                      4.419ns (3.224ns logic, 1.195ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/mcb_drp_clk_bufg_in'
  Total number of paths / destination ports: 124 / 71
-------------------------------------------------------------------------
Offset:              3.455ns (Levels of Logic = 2)
  Source:            user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window (FF)
  Destination:       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO:T (PAD)
  Source Clock:      user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/mcb_drp_clk_bufg_in rising

  Data Path: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO:T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.845  user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window (user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window)
     LUT3:I0->O           81   0.205   1.751  user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst11 (user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst)
     INV:I->O              0   0.206   0.000  user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN1_INV_0 (user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN)
    IODRP2:ODATAIN             0.000          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ
    ----------------------------------------
    Total                      3.455ns (0.858ns logic, 2.597ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLL_clocks_gen/CLKOUT3'
  Total number of paths / destination ports: 86 / 86
-------------------------------------------------------------------------
Offset:              2.179ns (Levels of Logic = 0)
  Source:            user_app_1/mem_video__writer_1/Mram_line_buffer1 (RAM)
  Destination:       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0:P1WRDATA17 (PAD)
  Source Clock:      PLL_clocks_gen/CLKOUT3 rising

  Data Path: user_app_1/mem_video__writer_1/Mram_line_buffer1 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0:P1WRDATA17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOPB1    1   1.600   0.579  user_app_1/mem_video__writer_1/Mram_line_buffer1 (user_app_1/c3_p1_wr_data<17>)
    MCB:P1WRDATA17             0.000          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    ----------------------------------------
    Total                      2.179ns (1.600ns logic, 0.579ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.097ns (Levels of Logic = 0)
  Source:            user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/inc_data_int (FF)
  Destination:       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/iodelay_s:INC (PAD)
  Source Clock:      user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT2 rising

  Data Path: user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/inc_data_int to user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/iodelay_s:INC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/inc_data_int (user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/inc_data_int)
    IODELAY2:INC               0.000          user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/iodelay_m
    ----------------------------------------
    Total                      1.097ns (0.447ns logic, 0.650ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLL_clocks_gen/CLKOUT1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.161ns (Levels of Logic = 0)
  Source:            HDMI_out_1/dvi_tx0/tmdsclkint_0 (FF)
  Destination:       HDMI_out_1/dvi_tx0/clkout/oserdes_m:D1 (PAD)
  Source Clock:      PLL_clocks_gen/CLKOUT1 rising

  Data Path: HDMI_out_1/dvi_tx0/tmdsclkint_0 to HDMI_out_1/dvi_tx0/clkout/oserdes_m:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.714  HDMI_out_1/dvi_tx0/tmdsclkint_0 (HDMI_out_1/dvi_tx0/tmdsclkint_0)
    OSERDES2:D1                0.000          HDMI_out_1/dvi_tx0/clkout/oserdes_s
    ----------------------------------------
    Total                      1.161ns (0.447ns logic, 0.714ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 855 / 799
-------------------------------------------------------------------------
Delay:               4.372ns (Levels of Logic = 2)
  Source:            switch<7> (PAD)
  Destination:       led<7> (PAD)

  Data Path: switch<7> to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  switch_7_IBUF (led_7_OBUF)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      4.372ns (3.793ns logic, 0.579ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock PLL_clocks_gen/CLKOUT1
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
PLL_clocks_gen/CLKOUT1|    2.881|         |         |         |
PLL_clocks_gen/CLKOUT2|    3.763|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock PLL_clocks_gen/CLKOUT2
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
PLL_clocks_gen/CLKOUT1|    1.767|         |         |         |
PLL_clocks_gen/CLKOUT2|    5.940|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock PLL_clocks_gen/CLKOUT3
--------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------+---------+---------+---------+---------+
PLL_clocks_gen/CLKOUT2                                                    |    3.080|         |         |         |
PLL_clocks_gen/CLKOUT3                                                    |    7.041|         |         |         |
user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/mcb_drp_clk_bufg_in|    1.633|         |         |         |
user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT1             |    4.079|         |         |         |
--------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------+---------+---------+---------+---------+
user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/mcb_drp_clk_bufg_in|    6.606|         |         |         |
--------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT1
-------------------------------------------------------------+---------+---------+---------+---------+
                                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------+---------+---------+---------+---------+
user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT1|    5.205|         |         |         |
user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT2|    2.634|         |         |         |
-------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT2
-------------------------------------------------------------+---------+---------+---------+---------+
                                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------+---------+---------+---------+---------+
user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT1|    1.507|         |         |         |
user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/CLKOUT2|    5.361|         |         |         |
-------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 47.00 secs
Total CPU time to Xst completion: 46.35 secs
 
--> 

Total memory usage is 318040 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1068 (   0 filtered)
Number of infos    :  228 (   0 filtered)

