/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [5:0] _04_;
  reg [8:0] _05_;
  wire [4:0] _06_;
  reg [9:0] _07_;
  reg [7:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [28:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [3:0] celloutsig_0_46z;
  wire [4:0] celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_95z;
  wire celloutsig_0_96z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [22:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = ~(celloutsig_0_14z[11] & celloutsig_0_2z[11]);
  assign celloutsig_0_5z = celloutsig_0_2z[13] | ~(_00_);
  assign celloutsig_0_96z = celloutsig_0_52z[1] | ~(celloutsig_0_80z);
  assign celloutsig_0_29z = celloutsig_0_14z[8] | ~(celloutsig_0_24z);
  assign celloutsig_1_2z = celloutsig_1_0z[4] | celloutsig_1_1z;
  assign celloutsig_1_13z = in_data[119] | _02_;
  assign celloutsig_0_41z = celloutsig_0_30z ^ celloutsig_0_24z;
  assign celloutsig_1_5z = celloutsig_1_0z[2] ^ celloutsig_1_1z;
  assign celloutsig_0_80z = ~(celloutsig_0_35z ^ celloutsig_0_36z[0]);
  assign celloutsig_0_24z = ~(celloutsig_0_7z ^ celloutsig_0_8z);
  reg [2:0] _19_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _19_ <= 3'h0;
    else _19_ <= in_data[53:51];
  assign { _03_[3], _00_, _03_[1] } = _19_;
  reg [5:0] _20_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _20_ <= 6'h00;
    else _20_ <= { celloutsig_0_41z, celloutsig_0_46z, celloutsig_0_15z };
  assign { _04_[5:1], _01_ } = _20_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _05_ <= 9'h000;
    else _05_ <= in_data[155:147];
  reg [4:0] _22_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _22_ <= 5'h00;
    else _22_ <= celloutsig_1_8z[5:1];
  assign { _02_, _06_[3:0] } = _22_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _07_ <= 10'h000;
    else _07_ <= { celloutsig_1_8z[9:1], celloutsig_1_12z };
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _08_ <= 8'h00;
    else _08_ <= in_data[47:40];
  assign celloutsig_1_1z = { in_data[159:143], celloutsig_1_0z } == in_data[176:152];
  assign celloutsig_0_27z = { celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_21z } == { celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_26z };
  assign celloutsig_0_33z = { celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_1z, _03_[3], _00_, _03_[1], celloutsig_0_15z, celloutsig_0_29z } == celloutsig_0_14z;
  assign celloutsig_0_37z = { celloutsig_0_19z[2:1], celloutsig_0_15z, celloutsig_0_35z, celloutsig_0_28z, celloutsig_0_35z } === { celloutsig_0_23z, celloutsig_0_33z, celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_23z };
  assign celloutsig_1_12z = _05_[5:1] === { celloutsig_1_8z[8:5], celloutsig_1_5z };
  assign celloutsig_0_30z = { _08_[7:2], celloutsig_0_28z } === { celloutsig_0_18z[2:1], celloutsig_0_17z, celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_13z };
  assign celloutsig_1_6z = in_data[143:136] > { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_8z[6:0], celloutsig_1_5z, celloutsig_1_8z } > { celloutsig_1_10z[5:3], celloutsig_1_13z, celloutsig_1_5z, _07_, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_10z = { in_data[30:23], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z } <= { celloutsig_0_3z[5:3], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_9z = ! { celloutsig_0_8z, _03_[3], _00_, _03_[1] };
  assign celloutsig_0_23z = ! celloutsig_0_14z[8:5];
  assign celloutsig_1_4z = celloutsig_1_0z[6:1] || celloutsig_1_0z[6:1];
  assign celloutsig_0_17z = celloutsig_0_2z[24:6] || { celloutsig_0_14z[7:1], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_26z = celloutsig_0_18z || { celloutsig_0_3z[5:4], celloutsig_0_9z };
  assign celloutsig_0_36z = { celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_35z } * celloutsig_0_2z[24:22];
  assign celloutsig_1_11z = celloutsig_1_6z ? { 1'h1, celloutsig_1_4z, _02_, _06_[3:0] } : celloutsig_1_0z[7:1];
  assign celloutsig_0_13z = { celloutsig_0_1z[1], _03_[3], _00_, _03_[1], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z } != { celloutsig_0_1z[3:1], celloutsig_0_12z };
  assign celloutsig_0_0z = in_data[28:25] !== in_data[39:36];
  assign celloutsig_0_95z = ~ celloutsig_0_36z;
  assign celloutsig_1_3z = ~ { celloutsig_1_0z[2:0], celloutsig_1_1z };
  assign celloutsig_0_1z = ~ in_data[91:88];
  assign celloutsig_0_3z = ~ in_data[26:19];
  assign celloutsig_0_52z = { _04_[4:1], celloutsig_0_8z } | { in_data[90:88], celloutsig_0_37z, celloutsig_0_16z };
  assign celloutsig_1_10z = { _05_[4:1], celloutsig_1_0z } | { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[37:9] | in_data[77:49];
  assign celloutsig_0_6z = & celloutsig_0_3z[4:0];
  assign celloutsig_0_8z = & { _03_[3], _03_[1], _00_, celloutsig_0_1z[3:2] };
  assign celloutsig_0_11z = | { celloutsig_0_2z[26:25], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z, _03_[3], _00_, _03_[1] };
  assign celloutsig_0_16z = | { celloutsig_0_14z[2], celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_35z = ~^ { celloutsig_0_2z[2], celloutsig_0_8z, celloutsig_0_30z };
  assign celloutsig_0_21z = ~^ in_data[61:55];
  assign celloutsig_0_18z = { in_data[77], celloutsig_0_13z, celloutsig_0_10z } >> { celloutsig_0_1z[3:2], celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_1z[2:1], celloutsig_0_6z, celloutsig_0_9z } << { celloutsig_0_1z[3:2], celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_14z = { celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_12z } << { in_data[17:7], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_19z = celloutsig_0_3z[2:0] >> celloutsig_0_12z[3:1];
  assign celloutsig_1_8z = { in_data[190], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z } >>> { _05_[8:1], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_46z = celloutsig_0_25z[4:1] - celloutsig_0_2z[12:9];
  assign celloutsig_1_19z = { in_data[135:133], _07_, celloutsig_1_8z } - { celloutsig_1_0z[4:0], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_18z, celloutsig_1_12z };
  assign celloutsig_0_20z = { _03_[3], _00_, _03_[1], celloutsig_0_8z, celloutsig_0_0z } - { in_data[86:85], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_1_0z = in_data[152:145] ^ in_data[182:175];
  assign celloutsig_0_25z = { celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_0z } ^ { celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_10z };
  assign celloutsig_0_7z = ~((in_data[73] & celloutsig_0_0z) | (celloutsig_0_5z & celloutsig_0_5z));
  assign celloutsig_0_28z = ~((celloutsig_0_23z & in_data[36]) | (celloutsig_0_9z & celloutsig_0_20z[0]));
  assign { _03_[2], _03_[0] } = { _00_, celloutsig_0_21z };
  assign _04_[0] = _01_;
  assign _06_[4] = _02_;
  assign { out_data[128], out_data[118:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z, celloutsig_0_96z };
endmodule
