###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Sun Mar  5 17:46:15 2023
#  Design:            fifo1_sram
#  Command:           defOut -selected ../outputs/fifo1_sram.floorplan.innovus.macros.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN fifo1_sram ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 10.0320 ;
    DESIGN FE_CORE_BOX_UR_X REAL 590.0640 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 10.0320 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 590.0640 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 600096 600096 ) ;

COMPONENTS 379 ;
- fifomem/genblk1_0__U SRAM2RW128x8 + FIXED ( 10032 366320 ) FE
 ;
- fifomem/genblk1_1__U SRAM2RW128x8 + FIXED ( 10032 299440 ) W
 ;
- fifomem/genblk1_2__U SRAM2RW128x8 + FIXED ( 76304 10032 ) S
 ;
- fifomem/genblk1_3__U SRAM2RW128x8 + FIXED ( 221160 10032 ) FS
 ;
- fifomem/genblk1_4__U SRAM2RW128x8 + FIXED ( 155040 10032 ) S
 ;
- fifomem/genblk1_5__U SRAM2RW128x8 + FIXED ( 10184 10032 ) FS
 ;
- fifomem/genblk1_6__U SRAM2RW128x8 + FIXED ( 10184 165528 ) N
 ;
- fifomem/genblk1_7__U SRAM2RW128x8 + FIXED ( 155040 142120 ) N
 ;
- fifomem/g234__2398 NAND2X0_RVT + FIXED ( 87400 142120 ) FS
 ;
- fifomem/g235__5107 OR2X1_RVT + FIXED ( 153672 138776 ) FS
 ;
- fifomem/g236__6260 OR2X1_RVT + FIXED ( 114760 152152 ) FS
 ;
- fifomem/g237__4319 OR2X1_RVT + FIXED ( 86184 142120 ) S
 ;
- fifomem/g238__8428 OR2X1_RVT + FIXED ( 120840 150480 ) N
 ;
- fifomem/g239__5526 OR2X1_RVT + FIXED ( 86336 152152 ) S
 ;
- fifomem/g240__6783 NAND2X0_RVT + FIXED ( 122512 142120 ) S
 ;
- fifomem/g241__3680 NAND3X0_RVT + FIXED ( 153824 148808 ) S
 ;
- fifomem/g242 INVX0_RVT + FIXED ( 95760 143792 ) FN
 ;
- fifomem/g243__1617 NAND2X0_RVT + FIXED ( 114000 150480 ) FN
 ;
- fifomem/g244__2802 NAND2X0_RVT + FIXED ( 113088 152152 ) FS
 ;
- fifomem/g245 INVX0_RVT + FIXED ( 121752 142120 ) FS
 ;
- fifomem/g246__1705 NAND2X0_RVT + FIXED ( 114912 150480 ) N
 ;
- fifomem/g247__5122 NAND2X0_RVT + FIXED ( 153976 140448 ) N
 ;
- fifomem/g248 INVX0_RVT + FIXED ( 87552 152152 ) S
 ;
- fifomem/g249 INVX1_RVT + FIXED ( 113240 150480 ) FN
 ;
- fifomem/g250 INVX1_RVT + FIXED ( 114000 152152 ) S
 ;
- fifomem/g251__8246 NAND2X0_RVT + FIXED ( 113088 143792 ) N
 ;
- fifomem/g252__7098 OR2X1_RVT + FIXED ( 147440 117040 ) N
 ;
- fifomem/g253__6131 OR2X1_RVT + FIXED ( 115064 148808 ) FS
 ;
- fifomem/g254__1881 OR2X1_RVT + FIXED ( 114760 143792 ) N
 ;
- fifomem/g255__5115 OR2X1_RVT + FIXED ( 122968 153824 ) N
 ;
- fifomem/g256__7482 OR2X1_RVT + FIXED ( 113848 148808 ) FS
 ;
- fifomem/g257__4733 NAND2X0_RVT + FIXED ( 124184 142120 ) S
 ;
- fifomem/g258__6161 NAND3X0_RVT + FIXED ( 148656 147136 ) FN
 ;
- fifomem/g259 INVX0_RVT + FIXED ( 114000 143792 ) FN
 ;
- fifomem/g260__9315 NAND2X0_RVT + FIXED ( 114000 147136 ) FN
 ;
- fifomem/g261__9945 NAND2X0_RVT + FIXED ( 114456 145464 ) FS
 ;
- fifomem/g262 INVX0_RVT + FIXED ( 123424 142120 ) FS
 ;
- fifomem/g263__2883 NAND2X0_RVT + FIXED ( 113544 145464 ) S
 ;
- fifomem/g264__2346 NAND2X0_RVT + FIXED ( 147744 120384 ) N
 ;
- fifomem/g265 INVX0_RVT + FIXED ( 113088 148808 ) FS
 ;
- fifomem/g266 INVX1_RVT + FIXED ( 112784 145464 ) S
 ;
- fifomem/g267 INVX1_RVT + FIXED ( 115368 145464 ) FS
 ;
- rptr_empty/rptr_reg_9_ SDFFARX1_RVT + FIXED ( 143944 75240 ) FS
 ;
- rptr_empty/rptr_reg_6_ SDFFARX1_RVT + FIXED ( 149416 78584 ) FS
 ;
- rptr_empty/rptr_reg_7_ SDFFARX1_RVT + FIXED ( 149416 76912 ) N
 ;
- rptr_empty/rptr_reg_8_ SDFFARX1_RVT + FIXED ( 143944 76912 ) N
 ;
- rptr_empty/rptr_reg_5_ SDFFARX1_RVT + FIXED ( 149416 75240 ) FS
 ;
- rptr_empty/rptr_reg_4_ SDFFARX1_RVT + FIXED ( 149416 73568 ) N
 ;
- rptr_empty/rptr_reg_3_ SDFFARX1_RVT + FIXED ( 149416 38456 ) FS
 ;
- rptr_empty/g3524 INVX1_RVT + FIXED ( 143640 73568 ) FN
 ;
- rptr_empty/g3526 INVX1_RVT + FIXED ( 148656 78584 ) S
 ;
- rptr_empty/rptr_reg_2_ SDFFARX1_RVT + FIXED ( 149416 36784 ) N
 ;
- rptr_empty/rptr_reg_1_ SDFFARX1_RVT + FIXED ( 149416 33440 ) N
 ;
- rptr_empty/g3532 INVX1_RVT + FIXED ( 142880 73568 ) FN
 ;
- rptr_empty/g3533 INVX1_RVT + FIXED ( 149872 60192 ) N
 ;
- rptr_empty/rptr_reg_0_ SDFFARX1_RVT + FIXED ( 149416 30096 ) N
 ;
- rptr_empty/g3538 INVX1_RVT + FIXED ( 148656 73568 ) FN
 ;
- rptr_empty/g3542__6417 OR2X1_RVT + FIXED ( 142272 68552 ) FS
 ;
- rptr_empty/g3544 INVX1_RVT + FIXED ( 150328 56848 ) N
 ;
- rptr_empty/g3545__5477 OR2X1_RVT + FIXED ( 147440 55176 ) FS
 ;
- rptr_empty/g3546__2398 OR2X1_RVT + FIXED ( 147288 51832 ) S
 ;
- rptr_empty/g3548__5107 OR2X1_RVT + FIXED ( 148656 55176 ) S
 ;
- rptr_empty/g3549__6260 OR2X1_RVT + FIXED ( 142272 63536 ) N
 ;
- rptr_empty/g3551 INVX0_RVT + FIXED ( 148656 33440 ) FN
 ;
- rptr_empty/g3552 INVX1_RVT + FIXED ( 148656 38456 ) S
 ;
- rptr_empty/g3555__8428 AO21X1_RVT + FIXED ( 150632 21736 ) S
 ;
- rptr_empty/g3564__3680 NAND2X0_RVT + FIXED ( 150328 18392 ) S
 ;
- rptr_empty/g3566 INVX0_RVT + FIXED ( 149872 31768 ) FS
 ;
- rptr_empty/g3574 INVX1_RVT + FIXED ( 151848 20064 ) N
 ;
- rptr_empty/g3575__5122 NAND4X0_RVT + FIXED ( 147592 56848 ) FN
 ;
- rptr_empty/g3576__8246 NAND3X0_RVT + FIXED ( 149416 20064 ) FN
 ;
- rptr_empty/g3594__1881 NAND2X0_RVT + FIXED ( 147744 28424 ) S
 ;
- rptr_empty/g2__4733 AND2X1_RVT + FIXED ( 142272 28424 ) FS
 ;
- rptr_empty/g3611__9945 OR2X1_RVT + FIXED ( 142272 66880 ) FN
 ;
- rptr_empty/g3612__2883 OR2X1_RVT + FIXED ( 146984 65208 ) S
 ;
- rptr_empty/g3613__2346 OR3X2_RVT + FIXED ( 149416 53504 ) N
 ;
- rptr_empty/g3614__1666 OR2X1_RVT + FIXED ( 149264 50160 ) FN
 ;
- rptr_empty/g3615__7410 NAND2X0_RVT + FIXED ( 152000 26752 ) FN
 ;
- rptr_empty/g3623__6417 AND3X1_RVT + FIXED ( 150480 20064 ) FN
 ;
- rptr_empty/g3626__5107 AND2X1_RVT + FIXED ( 149416 21736 ) S
 ;
- rptr_empty/g3627__6260 XNOR2X2_RVT + FIXED ( 145008 70224 ) FN
 ;
- rptr_empty/g3630__8428 HADDX1_RVT + FIXED ( 148656 58520 ) FS
 ;
- rptr_empty/g3632__5526 HADDX1_RVT + FIXED ( 143488 66880 ) N
 ;
- rptr_empty/g3634__6783 HADDX1_RVT + FIXED ( 142272 70224 ) FN
 ;
- rptr_empty/g3636__3680 HADDX1_RVT + FIXED ( 152912 56848 ) FN
 ;
- rptr_empty/g3638__1617 HADDX1_RVT + FIXED ( 152912 55176 ) S
 ;
- rptr_empty/rbin_reg_0_ DFFARX1_RVT + FIXED ( 150632 31768 ) FS
 ;
- rptr_empty/rbin_reg_1_ DFFARX1_RVT + FIXED ( 150632 28424 ) S
 ;
- rptr_empty/rbin_reg_2_ DFFARX1_RVT + FIXED ( 150632 25080 ) FS
 ;
- rptr_empty/rbin_reg_3_ DFFARX1_RVT + FIXED ( 150632 23408 ) N
 ;
- rptr_empty/rbin_reg_4_ DFFARX1_RVT + FIXED ( 150632 58520 ) S
 ;
- rptr_empty/rbin_reg_5_ DFFARX1_RVT + FIXED ( 150632 61864 ) FS
 ;
- rptr_empty/rbin_reg_6_ DFFARX1_RVT + FIXED ( 150632 60192 ) N
 ;
- rptr_empty/rbin_reg_7_ DFFARX1_RVT + FIXED ( 150632 63536 ) N
 ;
- rptr_empty/rbin_reg_8_ DFFARX1_RVT + FIXED ( 144400 73568 ) FN
 ;
- rptr_empty/rbin_reg_9_ DFFARX1_RVT + FIXED ( 150632 71896 ) S
 ;
- rptr_empty/rbin_reg_10_ DFFARX1_RVT + FIXED ( 146376 71896 ) FS
 ;
- rptr_empty/rempty_reg DFFASX1_RVT + FIXED ( 150632 35112 ) S
 ;
- rptr_empty/g4419__6131 AND4X1_RVT + FIXED ( 149872 55176 ) S
 ;
- rptr_empty/g4420__1881 AND4X1_RVT + FIXED ( 148352 60192 ) N
 ;
- rptr_empty/g4421__5115 OA221X1_RVT + FIXED ( 149416 43472 ) N
 ;
- rptr_empty/g4422__7482 XNOR3X1_RVT + FIXED ( 151240 68552 ) S
 ;
- rptr_empty/g4423__4733 XNOR3X1_RVT + FIXED ( 151240 65208 ) S
 ;
- rptr_empty/g4424__6161 XNOR3X1_RVT + FIXED ( 151240 48488 ) S
 ;
- rptr_empty/g4425__9315 XNOR3X1_RVT + FIXED ( 151240 41800 ) S
 ;
- rptr_empty/g4426__9945 XNOR3X1_RVT + FIXED ( 151240 46816 ) FN
 ;
- rptr_empty/g4427__2883 OR2X1_RVT + FIXED ( 150024 48488 ) S
 ;
- rptr_empty/g4428__2346 NAND2X0_RVT + FIXED ( 148504 43472 ) FN
 ;
- rptr_empty/g4429__1666 OR2X1_RVT + FIXED ( 148504 66880 ) N
 ;
- rptr_empty/g4430__7410 NAND2X0_RVT + FIXED ( 148200 65208 ) S
 ;
- rptr_empty/g4431__6417 NAND2X0_RVT + FIXED ( 148960 40128 ) FN
 ;
- rptr_empty/g4433__2398 NAND2X0_RVT + FIXED ( 149112 48488 ) S
 ;
- rptr_empty/g4434__5107 OA222X1_RVT + FIXED ( 147288 50160 ) FN
 ;
- rptr_empty/g4435__6260 XNOR3X1_RVT + FIXED ( 151240 45144 ) S
 ;
- rptr_empty/g4436__4319 AOI21X1_RVT + FIXED ( 148808 61864 ) FS
 ;
- rptr_empty/g4438__8428 OA21X1_RVT + FIXED ( 142272 55176 ) S
 ;
- rptr_empty/g4439__5526 OA22X1_RVT + FIXED ( 147136 63536 ) N
 ;
- rptr_empty/g4440__6783 AOI22X1_RVT + FIXED ( 151088 56848 ) FN
 ;
- rptr_empty/g4441__3680 XNOR2X1_RVT + FIXED ( 151848 40128 ) FN
 ;
- rptr_empty/g4442__1617 XNOR3X1_RVT + FIXED ( 151240 70224 ) FN
 ;
- rptr_empty/g4443__2802 XNOR3X1_RVT + FIXED ( 151240 43472 ) FN
 ;
- rptr_empty/g4444__1705 XNOR3X1_RVT + FIXED ( 151240 66880 ) FN
 ;
- rptr_empty/g4445__5122 OA22X1_RVT + FIXED ( 151392 55176 ) S
 ;
- rptr_empty/g4446__8246 XNOR3X1_RVT + FIXED ( 151240 51832 ) S
 ;
- rptr_empty/g4447__7098 XNOR3X1_RVT + FIXED ( 147592 68552 ) S
 ;
- rptr_empty/g4448__6131 XNOR3X1_RVT + FIXED ( 151240 50160 ) FN
 ;
- rptr_empty/g4449__1881 XNOR3X1_RVT + FIXED ( 146984 35112 ) FS
 ;
- rptr_empty/g4450__5115 NAND2X0_RVT + FIXED ( 142272 53504 ) FN
 ;
- rptr_empty/g4451__7482 MUX21X1_RVT + FIXED ( 148656 28424 ) FS
 ;
- rptr_empty/g4452__4733 MUX21X1_RVT + FIXED ( 146528 66880 ) N
 ;
- rptr_empty/g4453__6161 MUX21X1_RVT + FIXED ( 150936 53504 ) N
 ;
- rptr_empty/g4454__9315 MUX21X1_RVT + FIXED ( 149264 51832 ) FS
 ;
- rptr_empty/g4455__9945 MUX21X1_RVT + FIXED ( 147136 48488 ) FS
 ;
- rptr_empty/g4456__2883 MUX21X1_RVT + FIXED ( 152152 21736 ) S
 ;
- rptr_empty/g4457__2346 MUX21X1_RVT + FIXED ( 143488 68552 ) FS
 ;
- rptr_empty/g4458 INVX1_RVT + FIXED ( 143792 55176 ) FS
 ;
- rptr_empty/g4459 INVX0_RVT + FIXED ( 150480 50160 ) N
 ;
- rptr_empty/g4460__1666 OA22X1_RVT + FIXED ( 147744 70224 ) FN
 ;
- rptr_empty/g4461__7410 MUX21X1_RVT + FIXED ( 142272 31768 ) FS
 ;
- rptr_empty/g4462__6417 AO22X1_RVT + FIXED ( 149112 25080 ) S
 ;
- rptr_empty/g4463__5477 OA22X1_RVT + FIXED ( 148808 56848 ) N
 ;
- rptr_empty/g4464__2398 OA22X1_RVT + FIXED ( 147896 53504 ) FN
 ;
- rptr_empty/g4465__5107 OA22X1_RVT + FIXED ( 152912 53504 ) FN
 ;
- rptr_empty/g4466__6260 MUX21X1_RVT + FIXED ( 149264 70224 ) FN
 ;
- rptr_empty/g4467__4319 MUX21X1_RVT + FIXED ( 152912 26752 ) N
 ;
- rptr_empty/g4480 INVX4_RVT + FIXED ( 14440 586872 ) S
 ;
- rptr_empty/g4481 INVX1_RVT + FIXED ( 148504 51832 ) S
 ;
- rptr_empty/g4482 INVX0_RVT + FIXED ( 148048 61864 ) S
 ;
- rptr_empty/g4502__3680 HADDX1_RVT + FIXED ( 148656 63536 ) FN
 ;
- rptr_empty/g75 AO221X1_RVT + FIXED ( 150176 26752 ) N
 ;
- rptr_empty/g76 AND3X1_RVT + FIXED ( 148808 26752 ) N
 ;
- rptr_empty/g63 OA21X1_RVT + FIXED ( 142272 50160 ) N
 ;
- rptr_empty/g65 NAND2X0_RVT + FIXED ( 142272 51832 ) S
 ;
- rptr_empty/g64 AND4X1_RVT + FIXED ( 149720 46816 ) FN
 ;
- rptr_empty/g62 AND4X1_RVT + FIXED ( 148200 45144 ) S
 ;
- rptr_empty/g15 OR2X1_RVT + FIXED ( 146376 68552 ) S
 ;
- rptr_empty/g16 OR4X1_RVT + FIXED ( 149112 65208 ) FS
 ;
- rptr_empty/g51 AO22X1_RVT + FIXED ( 148352 31768 ) FS
 ;
- rptr_empty/g53 AND2X1_RVT + FIXED ( 148200 30096 ) FN
 ;
- rptr_empty/g85 AO22X1_RVT + FIXED ( 149720 41800 ) FS
 ;
- rptr_empty/g87 NOR2X0_RVT + FIXED ( 146984 43472 ) N
 ;
- rptr_empty/g86 OR2X1_RVT + FIXED ( 148504 41800 ) FS
 ;
- rptr_empty/g23 OR2X1_RVT + FIXED ( 147440 58520 ) FS
 ;
- rptr_empty/g25 INVX8_RVT + FIXED ( 142272 26752 ) FN
 ;
- rptr_empty/g4504 AND4X1_RVT + FIXED ( 149720 66880 ) N
 ;
- rptr_empty/g49 AO22X1_RVT + FIXED ( 147896 23408 ) N
 ;
- rptr_empty/g4514 AND2X1_RVT + FIXED ( 149416 23408 ) FN
 ;
- rptr_empty/g50 NAND2X0_RVT + FIXED ( 148504 21736 ) FS
 ;
- rptr_empty/g6 NAND2X0_RVT + FIXED ( 147440 31768 ) S
 ;
- rptr_empty/g66 MUX21X1_RVT + FIXED ( 149872 40128 ) N
 ;
- rptr_empty/g68 AND4X1_RVT + FIXED ( 149720 45144 ) S
 ;
- rptr_empty/g67 AND4X1_RVT + FIXED ( 148200 46816 ) N
 ;
- rptr_empty/g3595_0__4516 NAND4X0_RVT + FIXED ( 147592 26752 ) N
 ;
- sync_r2w/wq2_rptr_reg_7_ DFFARX1_RVT + FIXED ( 150632 123728 ) N
 ;
- sync_r2w/wq2_rptr_reg_9_ DFFARX1_RVT + FIXED ( 146376 113696 ) FN
 ;
- sync_r2w/wq2_rptr_reg_10_ DFFARX1_RVT + FIXED ( 142576 143792 ) FN
 ;
- sync_r2w/wq2_rptr_reg_3_ DFFARX1_RVT + FIXED ( 150632 115368 ) FS
 ;
- sync_r2w/wq2_rptr_reg_2_ DFFARX1_RVT + FIXED ( 150632 113696 ) N
 ;
- sync_r2w/wq2_rptr_reg_6_ DFFARX1_RVT + FIXED ( 146376 112024 ) FS
 ;
- sync_r2w/wq2_rptr_reg_1_ DFFARX1_RVT + FIXED ( 150632 112024 ) FS
 ;
- sync_r2w/wq2_rptr_reg_0_ DFFARX1_RVT + FIXED ( 150632 122056 ) FS
 ;
- sync_r2w/wq2_rptr_reg_8_ DFFARX1_RVT + FIXED ( 146376 115368 ) FS
 ;
- sync_r2w/wq2_rptr_reg_5_ DFFARX1_RVT + FIXED ( 142272 110352 ) FN
 ;
- sync_r2w/wq2_rptr_reg_4_ DFFARX1_RVT + FIXED ( 150632 125400 ) FS
 ;
- sync_r2w/wq1_rptr_reg_8_ DFFARX1_RVT + FIXED ( 144400 108680 ) S
 ;
- sync_r2w/wq1_rptr_reg_7_ DFFARX1_RVT + FIXED ( 150632 96976 ) FN
 ;
- sync_r2w/wq1_rptr_reg_6_ DFFARX1_RVT + FIXED ( 146376 96976 ) FN
 ;
- sync_r2w/wq1_rptr_reg_9_ DFFARX1_RVT + FIXED ( 146376 105336 ) FS
 ;
- sync_r2w/wq1_rptr_reg_10_ DFFARX1_RVT + FIXED ( 146376 100320 ) FN
 ;
- sync_r2w/wq1_rptr_reg_5_ DFFARX1_RVT + FIXED ( 146376 91960 ) S
 ;
- sync_r2w/wq1_rptr_reg_1_ DFFARX1_RVT + FIXED ( 150632 91960 ) S
 ;
- sync_r2w/wq1_rptr_reg_3_ DFFARX1_RVT + FIXED ( 150632 105336 ) S
 ;
- sync_r2w/wq1_rptr_reg_0_ DFFARX1_RVT + FIXED ( 150632 90288 ) FN
 ;
- sync_r2w/wq1_rptr_reg_2_ DFFARX1_RVT + FIXED ( 150632 93632 ) FN
 ;
- sync_r2w/wq1_rptr_reg_4_ DFFARX1_RVT + FIXED ( 150632 100320 ) FN
 ;
- sync_w2r/rq2_wptr_reg_7_ DFFARX1_RVT + FIXED ( 146376 80256 ) N
 ;
- sync_w2r/rq2_wptr_reg_9_ DFFARX1_RVT + FIXED ( 146376 85272 ) S
 ;
- sync_w2r/rq2_wptr_reg_10_ DFFARX1_RVT + FIXED ( 150632 83600 ) N
 ;
- sync_w2r/rq2_wptr_reg_3_ DFFARX1_RVT + FIXED ( 150632 80256 ) N
 ;
- sync_w2r/rq2_wptr_reg_2_ DFFARX1_RVT + FIXED ( 150632 81928 ) FS
 ;
- sync_w2r/rq2_wptr_reg_6_ DFFARX1_RVT + FIXED ( 146376 83600 ) N
 ;
- sync_w2r/rq2_wptr_reg_1_ DFFARX1_RVT + FIXED ( 146376 81928 ) S
 ;
- sync_w2r/rq2_wptr_reg_0_ DFFARX1_RVT + FIXED ( 146376 103664 ) FN
 ;
- sync_w2r/rq2_wptr_reg_8_ DFFARX1_RVT + FIXED ( 150632 86944 ) N
 ;
- sync_w2r/rq2_wptr_reg_5_ DFFARX1_RVT + FIXED ( 146376 86944 ) FN
 ;
- sync_w2r/rq2_wptr_reg_4_ DFFARX1_RVT + FIXED ( 150632 88616 ) S
 ;
- sync_w2r/rq1_wptr_reg_8_ DFFARX1_RVT + FIXED ( 146376 88616 ) FS
 ;
- sync_w2r/rq1_wptr_reg_7_ DFFARX1_RVT + FIXED ( 146376 93632 ) FN
 ;
- sync_w2r/rq1_wptr_reg_6_ DFFARX1_RVT + FIXED ( 146376 95304 ) S
 ;
- sync_w2r/rq1_wptr_reg_9_ DFFARX1_RVT + FIXED ( 146376 101992 ) FS
 ;
- sync_w2r/rq1_wptr_reg_10_ DFFARX1_RVT + FIXED ( 146376 98648 ) FS
 ;
- sync_w2r/rq1_wptr_reg_5_ DFFARX1_RVT + FIXED ( 150632 98648 ) S
 ;
- sync_w2r/rq1_wptr_reg_1_ DFFARX1_RVT + FIXED ( 150632 101992 ) FS
 ;
- sync_w2r/rq1_wptr_reg_3_ DFFARX1_RVT + FIXED ( 146376 90288 ) FN
 ;
- sync_w2r/rq1_wptr_reg_0_ DFFARX1_RVT + FIXED ( 150632 103664 ) FN
 ;
- sync_w2r/rq1_wptr_reg_2_ DFFARX1_RVT + FIXED ( 150632 85272 ) S
 ;
- sync_w2r/rq1_wptr_reg_4_ DFFARX1_RVT + FIXED ( 150632 95304 ) FS
 ;
- wptr_full/wptr_reg_7_ SDFFARX1_RVT + FIXED ( 143944 107008 ) N
 ;
- wptr_full/wptr_reg_6_ SDFFARX1_RVT + FIXED ( 149416 107008 ) N
 ;
- wptr_full/wptr_reg_8_ SDFFARX1_RVT + FIXED ( 123272 147136 ) N
 ;
- wptr_full/wptr_reg_5_ SDFFARX1_RVT + FIXED ( 149416 108680 ) FS
 ;
- wptr_full/wptr_reg_9_ SDFFARX1_RVT + FIXED ( 124792 145464 ) FS
 ;
- wptr_full/wptr_reg_4_ SDFFARX1_RVT + FIXED ( 149416 110352 ) N
 ;
- wptr_full/wptr_reg_3_ SDFFARX1_RVT + FIXED ( 149416 117040 ) N
 ;
- wptr_full/g3727 INVX1_RVT + FIXED ( 142272 105336 ) S
 ;
- wptr_full/wptr_reg_2_ SDFFARX1_RVT + FIXED ( 149416 118712 ) FS
 ;
- wptr_full/wptr_reg_1_ SDFFARX1_RVT + FIXED ( 131936 147136 ) N
 ;
- wptr_full/g3731 INVX1_RVT + FIXED ( 148656 108680 ) S
 ;
- wptr_full/g3732 INVX1_RVT + FIXED ( 122512 147136 ) FN
 ;
- wptr_full/wptr_reg_0_ SDFFARX1_RVT + FIXED ( 149416 142120 ) FS
 ;
- wptr_full/g3738 INVX1_RVT + FIXED ( 148656 110352 ) FN
 ;
- wptr_full/g3742__1705 OR2X1_RVT + FIXED ( 123576 148808 ) S
 ;
- wptr_full/g3743 INVX1_RVT + FIXED ( 132392 142120 ) S
 ;
- wptr_full/g3745__8246 OR2X1_RVT + FIXED ( 148200 130416 ) FN
 ;
- wptr_full/g3747__7098 OR2X1_RVT + FIXED ( 122056 150480 ) N
 ;
- wptr_full/g3750 INVX1_RVT + FIXED ( 148656 117040 ) FN
 ;
- wptr_full/g3751 INVX0_RVT + FIXED ( 133152 150480 ) FN
 ;
- wptr_full/g3752__5115 OR3X2_RVT + FIXED ( 124792 148808 ) FS
 ;
- wptr_full/g3758__9315 OR2X1_RVT + FIXED ( 130720 147136 ) N
 ;
- wptr_full/g3766 INVX0_RVT + FIXED ( 149568 140448 ) FN
 ;
- wptr_full/g3773 INVX1_RVT + FIXED ( 149720 147136 ) N
 ;
- wptr_full/g3775__5107 NAND4X0_RVT + FIXED ( 133152 142120 ) FS
 ;
- wptr_full/g3776__6260 NAND3X0_RVT + FIXED ( 143792 148808 ) S
 ;
- wptr_full/g3795__6783 NAND2X0_RVT + FIXED ( 140144 150480 ) N
 ;
- wptr_full/fopt3800 INVX1_RVT + FIXED ( 133304 152152 ) S
 ;
- wptr_full/g2__3680 AND2X1_RVT + FIXED ( 145312 150480 ) FN
 ;
- wptr_full/g3812__5122 AND2X1_RVT + FIXED ( 131176 152152 ) FS
 ;
- wptr_full/g3816__6131 HADDX1_RVT + FIXED ( 145768 120384 ) FN
 ;
- wptr_full/g3818__1881 HADDX1_RVT + FIXED ( 124488 152152 ) FS
 ;
- wptr_full/g3820__5115 HADDX1_RVT + FIXED ( 121600 148808 ) FS
 ;
- wptr_full/g3822__7482 HADDX1_RVT + FIXED ( 148656 120384 ) N
 ;
- wptr_full/g3824__4733 HADDX1_RVT + FIXED ( 131024 143792 ) N
 ;
- wptr_full/wbin_reg_0_ DFFARX1_RVT + FIXED ( 150632 150480 ) N
 ;
- wptr_full/wbin_reg_1_ DFFARX1_RVT + FIXED ( 141056 150480 ) FN
 ;
- wptr_full/wbin_reg_2_ DFFARX1_RVT + FIXED ( 133000 148808 ) FS
 ;
- wptr_full/wbin_reg_3_ DFFARX1_RVT + FIXED ( 149568 148808 ) FS
 ;
- wptr_full/wbin_reg_4_ DFFARX1_RVT + FIXED ( 133000 143792 ) N
 ;
- wptr_full/wbin_reg_5_ DFFARX1_RVT + FIXED ( 146376 122056 ) FS
 ;
- wptr_full/wbin_reg_6_ DFFARX1_RVT + FIXED ( 150632 120384 ) N
 ;
- wptr_full/wbin_reg_7_ DFFARX1_RVT + FIXED ( 150632 132088 ) FS
 ;
- wptr_full/wbin_reg_8_ DFFARX1_RVT + FIXED ( 121904 143792 ) FN
 ;
- wptr_full/wbin_reg_9_ DFFARX1_RVT + FIXED ( 120536 145464 ) S
 ;
- wptr_full/wbin_reg_10_ DFFARX1_RVT + FIXED ( 130264 145464 ) FS
 ;
- wptr_full/wfull_reg DFFARX1_RVT + FIXED ( 141816 147136 ) N
 ;
- wptr_full/g4474__1666 AND4X1_RVT + FIXED ( 152000 135432 ) FS
 ;
- wptr_full/g4475__7410 OA221X1_RVT + FIXED ( 152304 143792 ) N
 ;
- wptr_full/g4476__6417 AND4X1_RVT + FIXED ( 148504 138776 ) S
 ;
- wptr_full/g4477__5477 XNOR3X1_RVT + FIXED ( 140296 142120 ) S
 ;
- wptr_full/g4478__2398 XNOR3X1_RVT + FIXED ( 144400 140448 ) FN
 ;
- wptr_full/g4479__5107 XNOR3X1_RVT + FIXED ( 151240 128744 ) S
 ;
- wptr_full/g4480__6260 XNOR3X1_RVT + FIXED ( 151240 145464 ) FS
 ;
- wptr_full/g4481__4319 XNOR3X1_RVT + FIXED ( 151240 133760 ) FN
 ;
- wptr_full/g4482__8428 OR2X1_RVT + FIXED ( 148504 133760 ) N
 ;
- wptr_full/g4483__5526 NAND2X0_RVT + FIXED ( 150328 145464 ) S
 ;
- wptr_full/g4484__6783 OR2X1_RVT + FIXED ( 142272 140448 ) N
 ;
- wptr_full/g4485__3680 NAND2X0_RVT + FIXED ( 143488 140448 ) FN
 ;
- wptr_full/g4486__1617 NAND2X0_RVT + FIXED ( 151392 143792 ) N
 ;
- wptr_full/g4488__1705 NAND2X0_RVT + FIXED ( 149720 132088 ) FS
 ;
- wptr_full/g4489__5122 OA222X1_RVT + FIXED ( 149264 137104 ) FN
 ;
- wptr_full/g4490__8246 XNOR3X1_RVT + FIXED ( 150328 140448 ) FN
 ;
- wptr_full/g4491__7098 OA21X1_RVT + FIXED ( 142272 138776 ) FS
 ;
- wptr_full/g4493__6131 OA21X1_RVT + FIXED ( 149720 135432 ) FS
 ;
- wptr_full/g4494__1881 AOI22X1_RVT + FIXED ( 149416 128744 ) S
 ;
- wptr_full/g4495__5115 AOI22X1_RVT + FIXED ( 143792 138776 ) FS
 ;
- wptr_full/g4497__7482 XNOR3X1_RVT + FIXED ( 151240 137104 ) N
 ;
- wptr_full/g4498__4733 XNOR3X1_RVT + FIXED ( 146680 145464 ) FS
 ;
- wptr_full/g4499__6161 XNOR3X1_RVT + FIXED ( 150024 138776 ) S
 ;
- wptr_full/g4500__9315 OA22X1_RVT + FIXED ( 151392 130416 ) N
 ;
- wptr_full/g4501__9945 XNOR3X1_RVT + FIXED ( 151240 127072 ) FN
 ;
- wptr_full/g4502__2883 XNOR3X1_RVT + FIXED ( 134520 145464 ) FS
 ;
- wptr_full/g4503__2346 XNOR3X1_RVT + FIXED ( 147592 127072 ) FN
 ;
- wptr_full/g4504__1666 XNOR3X1_RVT + FIXED ( 575624 583528 ) S
 ;
- wptr_full/g4505__7410 NAND2X0_RVT + FIXED ( 148808 135432 ) S
 ;
- wptr_full/g4506__6417 MUX21X1_RVT + FIXED ( 141968 152152 ) FS
 ;
- wptr_full/g4507__5477 MUX21X1_RVT + FIXED ( 126160 143792 ) N
 ;
- wptr_full/g4508__2398 MUX21X1_RVT + FIXED ( 149416 130416 ) N
 ;
- wptr_full/g4509__5107 MUX21X1_RVT + FIXED ( 148656 125400 ) FS
 ;
- wptr_full/g4510__6260 MUX21X1_RVT + FIXED ( 143488 133760 ) N
 ;
- wptr_full/g4511__4319 MUX21X1_RVT + FIXED ( 150480 147136 ) N
 ;
- wptr_full/g4512__8428 MUX21X1_RVT + FIXED ( 131024 148808 ) FS
 ;
- wptr_full/g4513 INVX0_RVT + FIXED ( 148504 137104 ) N
 ;
- wptr_full/g4514 INVX0_RVT + FIXED ( 141816 143792 ) N
 ;
- wptr_full/g4515__5526 OA22X1_RVT + FIXED ( 148200 132088 ) FS
 ;
- wptr_full/g4516__6783 OA22X1_RVT + FIXED ( 149112 123728 ) FN
 ;
- wptr_full/g4517__3680 MUX21X1_RVT + FIXED ( 141816 148808 ) FS
 ;
- wptr_full/g4518__1617 AO22X1_RVT + FIXED ( 140296 147136 ) N
 ;
- wptr_full/g4519__2802 OA22X1_RVT + FIXED ( 152912 130416 ) FN
 ;
- wptr_full/g4520__1705 AO22X1_RVT + FIXED ( 137408 147136 ) N
 ;
- wptr_full/g4521__5122 MUX21X1_RVT + FIXED ( 139840 143792 ) N
 ;
- wptr_full/g4522__8246 MUX21X1_RVT + FIXED ( 139840 148808 ) FS
 ;
- wptr_full/g4534 INVX4_RVT + FIXED ( 579272 583528 ) FS
 ;
- wptr_full/g4537 INVX1_RVT + FIXED ( 151240 135432 ) FS
 ;
- wptr_full/g4556__5115 HADDX1_RVT + FIXED ( 140144 145464 ) FS
 ;
- wptr_full/g4558__7482 HADDX1_RVT + FIXED ( 152456 147136 ) N
 ;
- wptr_full/g49 AO22X1_RVT + FIXED ( 148048 148808 ) FS
 ;
- wptr_full/g51 AND2X1_RVT + FIXED ( 149416 150480 ) FN
 ;
- wptr_full/g50 NAND2X0_RVT + FIXED ( 148504 150480 ) N
 ;
- wptr_full/g75 AO221X1_RVT + FIXED ( 140144 152152 ) FS
 ;
- wptr_full/g76 AND3X1_RVT + FIXED ( 141208 153824 ) FN
 ;
- wptr_full/g66 AND4X1_RVT + FIXED ( 149720 133760 ) FN
 ;
- wptr_full/g65 OA21X1_RVT + FIXED ( 147896 128744 ) FS
 ;
- wptr_full/g67 NAND2X0_RVT + FIXED ( 146984 128744 ) S
 ;
- wptr_full/g64 AND4X1_RVT + FIXED ( 149872 143792 ) FN
 ;
- wptr_full/g4561 AO22X1_RVT + FIXED ( 150176 152152 ) S
 ;
- wptr_full/g53 AND2X1_RVT + FIXED ( 151696 152152 ) S
 ;
- wptr_full/g52 NAND2X0_RVT + FIXED ( 149264 152152 ) S
 ;
- wptr_full/g5 OR2X1_RVT + FIXED ( 147896 123728 ) FN
 ;
- wptr_full/g6 OR2X1_RVT + FIXED ( 142272 133760 ) N
 ;
- wptr_full/g4563 OR2X1_RVT + FIXED ( 123272 152152 ) FS
 ;
- wptr_full/g4564 OR2X1_RVT + FIXED ( 131176 142120 ) S
 ;
- wptr_full/g4566 OR2X1_RVT + FIXED ( 148200 118712 ) FS
 ;
- wptr_full/g4567 OR2X1_RVT + FIXED ( 147440 125400 ) FS
 ;
- wptr_full/g4568 INVX8_RVT + FIXED ( 121448 152152 ) S
 ;
- wptr_full/g62 AND4X1_RVT + FIXED ( 143944 142120 ) FS
 ;
- wptr_full/g4570 AO221X1_RVT + FIXED ( 124944 150480 ) FN
 ;
- wptr_full/g4571 NOR3X0_RVT + FIXED ( 123272 150480 ) FN
 ;
- wptr_full/g4586 AO22X1_RVT + FIXED ( 131632 150480 ) N
 ;
- wptr_full/g4587 AND2X1_RVT + FIXED ( 133912 150480 ) FN
 ;
- wptr_full/g4588 NAND2X0_RVT + FIXED ( 132392 152152 ) FS
 ;
- wptr_full/g4589 AO22X1_RVT + FIXED ( 143488 130416 ) N
 ;
- wptr_full/g4591 NOR2X0_RVT + FIXED ( 142272 132088 ) FS
 ;
- wptr_full/g4592 OR2X1_RVT + FIXED ( 142272 130416 ) N
 ;
- wptr_full/g4593 MUX21X1_RVT + FIXED ( 142120 145464 ) S
 ;
- wptr_full/g68 AND4X1_RVT + FIXED ( 148352 143792 ) FN
 ;
- wptr_full/g4594 AND4X1_RVT + FIXED ( 148048 140448 ) FN
 ;
- wptr_full/g3794__4595 NAND4X0_RVT + FIXED ( 130416 150480 ) N
 ;
- io_b_rclk I1025_NS + FIXED ( 0 0 ) N
 ;
- io_b_rinc I1025_NS + FIXED ( 100016 0 ) N
 ;
- io_b_rrst_n I1025_NS + FIXED ( 200032 0 ) N
 ;
- io_b_wclk I1025_NS + FIXED ( 300048 0 ) N
 ;
- io_b_wclk2x I1025_NS + FIXED ( 400064 0 ) N
 ;
- io_b_winc I1025_NS + FIXED ( 500080 0 ) N
 ;
- io_b_wrst_n I1025_NS + FIXED ( 600096 0 ) N
 ;
- io_l_rdata_0_ D8I1025_NS + FIXED ( 0 0 ) E
 ;
- io_l_rdata_1_ D8I1025_NS + FIXED ( 0 85728 ) E
 ;
- io_l_rdata_2_ D8I1025_NS + FIXED ( 0 171456 ) E
 ;
- io_l_rdata_3_ D8I1025_NS + FIXED ( 0 257184 ) E
 ;
- io_l_rdata_4_ D8I1025_NS + FIXED ( 0 342912 ) E
 ;
- io_l_rdata_5_ D8I1025_NS + FIXED ( 0 428640 ) E
 ;
- io_l_rdata_6_ D8I1025_NS + FIXED ( 0 514368 ) E
 ;
- io_l_rdata_7_ D8I1025_NS + FIXED ( 0 600096 ) E
 ;
- io_r_wdata_in_0_ I1025_NS + FIXED ( 600096 0 ) W
 ;
- io_r_wdata_in_1_ I1025_NS + FIXED ( 600096 85728 ) W
 ;
- io_r_wdata_in_2_ I1025_NS + FIXED ( 600096 171456 ) W
 ;
- io_r_wdata_in_3_ I1025_NS + FIXED ( 600096 257184 ) W
 ;
- io_r_wdata_in_4_ I1025_NS + FIXED ( 600096 342912 ) W
 ;
- io_r_wdata_in_5_ I1025_NS + FIXED ( 600096 428640 ) W
 ;
- io_r_wdata_in_6_ I1025_NS + FIXED ( 600096 514368 ) W
 ;
- io_r_wdata_in_7_ I1025_NS + FIXED ( 600096 600096 ) W
 ;
- io_t_rempty D8I1025_NS + FIXED ( 0 600096 ) S
 ;
- io_t_wfull D8I1025_NS + FIXED ( 600096 600096 ) S
 ;
- wdata_reg_6_ DFFARX1_RVT + FIXED ( 585504 509960 ) S
 ;
- wdata_reg_0_ DFFARX1_RVT + FIXED ( 585504 10032 ) FN
 ;
- wdata_reg_4_ DFFARX1_RVT + FIXED ( 585504 341088 ) FN
 ;
- wdata_reg_7_ DFFARX1_RVT + FIXED ( 585504 508288 ) FN
 ;
- wdata_reg_3_ DFFARX1_RVT + FIXED ( 585504 255816 ) S
 ;
- wdata_reg_1_ DFFARX1_RVT + FIXED ( 585504 85272 ) S
 ;
- wdata_reg_5_ DFFARX1_RVT + FIXED ( 585504 428032 ) FN
 ;
- wdata_reg_2_ DFFARX1_RVT + FIXED ( 585504 170544 ) FN
 ;
END COMPONENTS

PINS 25 ;
- rdata[7] + NET rdata[7] + DIRECTION OUTPUT + USE SIGNAL
 ;
- rdata[6] + NET rdata[6] + DIRECTION OUTPUT + USE SIGNAL
 ;
- rdata[5] + NET rdata[5] + DIRECTION OUTPUT + USE SIGNAL
 ;
- rdata[4] + NET rdata[4] + DIRECTION OUTPUT + USE SIGNAL
 ;
- rdata[3] + NET rdata[3] + DIRECTION OUTPUT + USE SIGNAL
 ;
- rdata[2] + NET rdata[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- rdata[1] + NET rdata[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- rdata[0] + NET rdata[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
- wfull + NET wfull + DIRECTION OUTPUT + USE SIGNAL
 ;
- rempty + NET rempty + DIRECTION OUTPUT + USE SIGNAL
 ;
- wdata_in[7] + NET wdata_in[7] + DIRECTION INPUT + USE SIGNAL
 ;
- wdata_in[6] + NET wdata_in[6] + DIRECTION INPUT + USE SIGNAL
 ;
- wdata_in[5] + NET wdata_in[5] + DIRECTION INPUT + USE SIGNAL
 ;
- wdata_in[4] + NET wdata_in[4] + DIRECTION INPUT + USE SIGNAL
 ;
- wdata_in[3] + NET wdata_in[3] + DIRECTION INPUT + USE SIGNAL
 ;
- wdata_in[2] + NET wdata_in[2] + DIRECTION INPUT + USE SIGNAL
 ;
- wdata_in[1] + NET wdata_in[1] + DIRECTION INPUT + USE SIGNAL
 ;
- wdata_in[0] + NET wdata_in[0] + DIRECTION INPUT + USE SIGNAL
 ;
- winc + NET winc + DIRECTION INPUT + USE SIGNAL
 ;
- wclk + NET wclk + DIRECTION INPUT + USE SIGNAL
 ;
- wclk2x + NET wclk2x + DIRECTION INPUT + USE SIGNAL
 ;
- wrst_n + NET wrst_n + DIRECTION INPUT + USE SIGNAL
 ;
- rinc + NET rinc + DIRECTION INPUT + USE SIGNAL
 ;
- rclk + NET rclk + DIRECTION INPUT + USE SIGNAL
 ;
- rrst_n + NET rrst_n + DIRECTION INPUT + USE SIGNAL
 ;
END PINS

END DESIGN
