Vivado Simulator 2017.4
Time resolution is 1 ps
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. RAM_testbench.RAM_testbench.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /RAM_testbench/RAM_testbench/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_0  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. RAM_testbench.RAM_testbench.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /RAM_testbench/RAM_testbench/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_0  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (8192), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. RAM_testbench.RAM_testbench.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /RAM_testbench/RAM_testbench/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_0  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (8192), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. RAM_testbench.RAM_testbench.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /RAM_testbench/RAM_testbench/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_0  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-19] MEMORY_SIZE (8192), READ_DATA_WIDTH_B (16), and ADDR_WIDTH_B (16) together imply that the addressable range exceeds the memory size for this configuration which uses port B read operations. RAM_testbench.RAM_testbench.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /RAM_testbench/RAM_testbench/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_0  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. RAM_testbench.RAM_testbench.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /RAM_testbench/RAM_testbench/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_0  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. RAM_testbench.RAM_testbench.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /RAM_testbench/RAM_testbench/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_0  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: [XPM_MEMORY 30-16] MEMORY_SIZE (8192), WRITE_DATA_WIDTH_A (16), and ADDR_WIDTH_A (16) together imply that the addressable range exceeds the memory size for this configuration which uses port A write operations. RAM_testbench.RAM_testbench.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Itera