{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540394862069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540394862082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 10:27:41 2018 " "Processing started: Wed Oct 24 10:27:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540394862082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394862082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394862082 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/18.0/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/18.0/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394862535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540394864179 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540394864179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "Z:/Documents/Quartus Projects/VendingMachine/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540394879672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394879672 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \";\", or an identifier (\"end\" is a reserved keyword) VendingMachine.vhd(53) " "VHDL syntax error at VendingMachine.vhd(53) near text \"end\";  expecting \";\", or an identifier (\"end\" is a reserved keyword)" {  } { { "VendingMachine.vhd" "" { Text "Z:/Documents/Quartus Projects/VendingMachine/VendingMachine.vhd" 53 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394881144 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" VendingMachine.vhd(56) " "VHDL syntax error at VendingMachine.vhd(56) near text \"process\";  expecting \"if\"" {  } { { "VendingMachine.vhd" "" { Text "Z:/Documents/Quartus Projects/VendingMachine/VendingMachine.vhd" 56 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394881151 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement VendingMachine.vhd(58) " "VHDL syntax error at VendingMachine.vhd(58) near text \"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "VendingMachine.vhd" "" { Text "Z:/Documents/Quartus Projects/VendingMachine/VendingMachine.vhd" 58 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394881151 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" VendingMachine.vhd(59) " "VHDL syntax error at VendingMachine.vhd(59) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "VendingMachine.vhd" "" { Text "Z:/Documents/Quartus Projects/VendingMachine/VendingMachine.vhd" 59 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394881151 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" VendingMachine.vhd(61) " "VHDL syntax error at VendingMachine.vhd(61) near text \"process\";  expecting \"if\"" {  } { { "VendingMachine.vhd" "" { Text "Z:/Documents/Quartus Projects/VendingMachine/VendingMachine.vhd" 61 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394881151 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement VendingMachine.vhd(63) " "VHDL syntax error at VendingMachine.vhd(63) near text \"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "VendingMachine.vhd" "" { Text "Z:/Documents/Quartus Projects/VendingMachine/VendingMachine.vhd" 63 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394881151 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" VendingMachine.vhd(64) " "VHDL syntax error at VendingMachine.vhd(64) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "VendingMachine.vhd" "" { Text "Z:/Documents/Quartus Projects/VendingMachine/VendingMachine.vhd" 64 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394881151 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" VendingMachine.vhd(68) " "VHDL syntax error at VendingMachine.vhd(68) near text \"process\";  expecting \"if\"" {  } { { "VendingMachine.vhd" "" { Text "Z:/Documents/Quartus Projects/VendingMachine/VendingMachine.vhd" 68 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394881151 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement VendingMachine.vhd(70) " "VHDL syntax error at VendingMachine.vhd(70) near text \"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "VendingMachine.vhd" "" { Text "Z:/Documents/Quartus Projects/VendingMachine/VendingMachine.vhd" 70 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394881151 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" VendingMachine.vhd(71) " "VHDL syntax error at VendingMachine.vhd(71) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "VendingMachine.vhd" "" { Text "Z:/Documents/Quartus Projects/VendingMachine/VendingMachine.vhd" 71 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394881151 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" VendingMachine.vhd(91) " "VHDL syntax error at VendingMachine.vhd(91) near text \"process\";  expecting \"if\"" {  } { { "VendingMachine.vhd" "" { Text "Z:/Documents/Quartus Projects/VendingMachine/VendingMachine.vhd" 91 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394881152 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement VendingMachine.vhd(93) " "VHDL syntax error at VendingMachine.vhd(93) near text \"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "VendingMachine.vhd" "" { Text "Z:/Documents/Quartus Projects/VendingMachine/VendingMachine.vhd" 93 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394881152 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" VendingMachine.vhd(94) " "VHDL syntax error at VendingMachine.vhd(94) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "VendingMachine.vhd" "" { Text "Z:/Documents/Quartus Projects/VendingMachine/VendingMachine.vhd" 94 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394881152 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" VendingMachine.vhd(114) " "VHDL syntax error at VendingMachine.vhd(114) near text \"process\";  expecting \"if\"" {  } { { "VendingMachine.vhd" "" { Text "Z:/Documents/Quartus Projects/VendingMachine/VendingMachine.vhd" 114 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394881152 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement VendingMachine.vhd(116) " "VHDL syntax error at VendingMachine.vhd(116) near text \"process\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "VendingMachine.vhd" "" { Text "Z:/Documents/Quartus Projects/VendingMachine/VendingMachine.vhd" 116 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394881152 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" VendingMachine.vhd(117) " "VHDL syntax error at VendingMachine.vhd(117) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "VendingMachine.vhd" "" { Text "Z:/Documents/Quartus Projects/VendingMachine/VendingMachine.vhd" 117 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394881152 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" VendingMachine.vhd(137) " "VHDL syntax error at VendingMachine.vhd(137) near text \"process\";  expecting \"if\"" {  } { { "VendingMachine.vhd" "" { Text "Z:/Documents/Quartus Projects/VendingMachine/VendingMachine.vhd" 137 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394881152 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"OUTPUT\";  expecting \"if\" VendingMachine.vhd(139) " "VHDL syntax error at VendingMachine.vhd(139) near text \"OUTPUT\";  expecting \"if\"" {  } { { "VendingMachine.vhd" "" { Text "Z:/Documents/Quartus Projects/VendingMachine/VendingMachine.vhd" 139 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394881152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendingmachine.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vendingmachine.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394881163 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 18 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540394881542 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 24 10:28:01 2018 " "Processing ended: Wed Oct 24 10:28:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540394881542 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540394881542 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540394881542 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394881542 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 20 s 1  " "Quartus Prime Full Compilation was unsuccessful. 20 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540394882410 ""}
