#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x15500cc00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1550095b0 .scope module, "Lab2_ES_tb" "Lab2_ES_tb" 3 6;
 .timescale 0 0;
v0x155024400_0 .var/i "error_count", 31 0;
v0x1550244c0_0 .net "led", 4 0, L_0x1550250c0;  1 drivers
v0x155024560_0 .var "reset", 0 0;
v0x155024610_0 .var "s0", 3 0;
v0x1550246e0_0 .var "s1", 3 0;
v0x1550247f0_0 .net "seg", 6 0, v0x155023ac0_0;  1 drivers
v0x1550248c0_0 .net "select0", 0 0, L_0x155025170;  1 drivers
v0x155024950_0 .net "select1", 0 0, L_0x155025260;  1 drivers
v0x1550249e0_0 .var "test_passed", 0 0;
E_0x15500d040 .event anyedge, v0x155024240_0, v0x155024130_0;
E_0x155009cc0 .event anyedge, v0x155024130_0, v0x155024240_0, v0x155024400_0;
E_0x15500d1d0/0 .event negedge, v0x155024240_0;
E_0x15500d1d0/1 .event posedge, v0x155024240_0;
E_0x15500d1d0 .event/or E_0x15500d1d0/0, E_0x15500d1d0/1;
E_0x15500d210/0 .event negedge, v0x155024130_0;
E_0x15500d210/1 .event posedge, v0x155024130_0;
E_0x15500d210 .event/or E_0x15500d210/0, E_0x15500d210/1;
E_0x15500d250 .event posedge, v0x155024240_0, v0x155024130_0;
S_0x1550089a0 .scope module, "dut" "Lab2_ES" 3 19, 4 4 0, S_0x1550095b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 4 "s0";
    .port_info 2 /INPUT 4 "s1";
    .port_info 3 /OUTPUT 7 "seg";
    .port_info 4 /OUTPUT 5 "led";
    .port_info 5 /OUTPUT 1 "select0";
    .port_info 6 /OUTPUT 1 "select1";
L_0x1550250c0 .functor BUFZ 5, L_0x155024f40, C4<00000>, C4<00000>, C4<00000>;
L_0x155025170 .functor BUFZ 1, v0x155023ba0_0, C4<0>, C4<0>, C4<0>;
L_0x155025260 .functor NOT 1, v0x155023ba0_0, C4<0>, C4<0>, C4<0>;
v0x155023ba0_0 .var "display_select", 0 0;
v0x155023c40_0 .net "internal_clk", 0 0, L_0x155024af0;  1 drivers
v0x155023d00_0 .net "led", 4 0, L_0x1550250c0;  alias, 1 drivers
v0x155023db0_0 .net "muxed_input", 3 0, L_0x155024b60;  1 drivers
v0x155023e60_0 .net "reset", 0 0, v0x155024560_0;  1 drivers
v0x155023f30_0 .net "s0", 3 0, v0x155024610_0;  1 drivers
v0x155023fd0_0 .net "s1", 3 0, v0x1550246e0_0;  1 drivers
v0x155024080_0 .net "seg", 6 0, v0x155023ac0_0;  alias, 1 drivers
v0x155024130_0 .net "select0", 0 0, L_0x155025170;  alias, 1 drivers
v0x155024240_0 .net "select1", 0 0, L_0x155025260;  alias, 1 drivers
v0x1550242e0_0 .net "sum", 4 0, L_0x155024f40;  1 drivers
E_0x155009930/0 .event negedge, v0x155023e60_0;
E_0x155009930/1 .event posedge, v0x1550234c0_0;
E_0x155009930 .event/or E_0x155009930/0, E_0x155009930/1;
L_0x155024b60 .functor MUXZ 4, v0x155024610_0, v0x1550246e0_0, v0x155023ba0_0, C4<>;
S_0x155012ac0 .scope module, "adder" "five_bit_adder" 4 35, 5 5 0, S_0x1550089a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "s1";
    .port_info 1 /INPUT 4 "s2";
    .port_info 2 /OUTPUT 5 "sum";
v0x15500c720_0 .net *"_ivl_0", 4 0, L_0x155024c40;  1 drivers
L_0x1380400a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155022aa0_0 .net *"_ivl_3", 0 0, L_0x1380400a0;  1 drivers
v0x155022b50_0 .net *"_ivl_4", 4 0, L_0x155024dc0;  1 drivers
L_0x1380400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155022c10_0 .net *"_ivl_7", 0 0, L_0x1380400e8;  1 drivers
v0x155022cc0_0 .net "s1", 3 0, v0x155024610_0;  alias, 1 drivers
v0x155022db0_0 .net "s2", 3 0, v0x1550246e0_0;  alias, 1 drivers
v0x155022e60_0 .net "sum", 4 0, L_0x155024f40;  alias, 1 drivers
L_0x155024c40 .concat [ 4 1 0 0], v0x155024610_0, L_0x1380400a0;
L_0x155024dc0 .concat [ 4 1 0 0], v0x1550246e0_0, L_0x1380400e8;
L_0x155024f40 .arith/sum 5, L_0x155024c40, L_0x155024dc0;
S_0x155022f40 .scope module, "hf_osc" "HSOC" 4 22, 6 6 0, S_0x1550089a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLKHFEN";
    .port_info 1 /INPUT 1 "CLKHFPU";
    .port_info 2 /OUTPUT 1 "CLKHF";
P_0x155023110 .param/l "CLKHF_DIV" 0 6 13, C4<01>;
v0x1550234c0_0 .net "CLKHF", 0 0, L_0x155024af0;  alias, 1 drivers
L_0x138040010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x155023570_0 .net "CLKHFEN", 0 0, L_0x138040010;  1 drivers
L_0x138040058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x155023610_0 .net "CLKHFPU", 0 0, L_0x138040058;  1 drivers
v0x1550236c0_0 .var "internal_clk", 0 0;
S_0x155023200 .scope generate, "genblk1" "genblk1" 6 35, 6 35 0, S_0x155022f40;
 .timescale 0 0;
L_0x155024af0 .functor BUFZ 1, v0x155023410_0, C4<0>, C4<0>, C4<0>;
v0x155023410_0 .var "div_clk", 0 0;
E_0x1550233c0 .event posedge, v0x1550236c0_0;
S_0x1550237b0 .scope module, "seven_segment_decoder" "seven_segment" 4 29, 7 5 0, S_0x1550089a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "num";
    .port_info 1 /OUTPUT 7 "seg";
v0x155023a00_0 .net "num", 3 0, L_0x155024b60;  alias, 1 drivers
v0x155023ac0_0 .var "seg", 6 0;
E_0x1550239a0 .event anyedge, v0x155023a00_0;
    .scope S_0x155023200;
T_0 ;
    %wait E_0x1550233c0;
    %load/vec4 v0x155023410_0;
    %inv;
    %assign/vec4 v0x155023410_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x155022f40;
T_1 ;
    %load/vec4 v0x155023570_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x155023610_0;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1550236c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1550236c0_0, 0, 1;
    %delay 1, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1550236c0_0, 0, 1;
    %delay 2, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1550237b0;
T_2 ;
Ewait_0 .event/or E_0x1550239a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x155023a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x155023ac0_0, 0, 7;
    %jmp T_2.17;
T_2.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x155023ac0_0, 0, 7;
    %jmp T_2.17;
T_2.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x155023ac0_0, 0, 7;
    %jmp T_2.17;
T_2.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x155023ac0_0, 0, 7;
    %jmp T_2.17;
T_2.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x155023ac0_0, 0, 7;
    %jmp T_2.17;
T_2.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x155023ac0_0, 0, 7;
    %jmp T_2.17;
T_2.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x155023ac0_0, 0, 7;
    %jmp T_2.17;
T_2.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x155023ac0_0, 0, 7;
    %jmp T_2.17;
T_2.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x155023ac0_0, 0, 7;
    %jmp T_2.17;
T_2.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x155023ac0_0, 0, 7;
    %jmp T_2.17;
T_2.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x155023ac0_0, 0, 7;
    %jmp T_2.17;
T_2.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x155023ac0_0, 0, 7;
    %jmp T_2.17;
T_2.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x155023ac0_0, 0, 7;
    %jmp T_2.17;
T_2.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v0x155023ac0_0, 0, 7;
    %jmp T_2.17;
T_2.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v0x155023ac0_0, 0, 7;
    %jmp T_2.17;
T_2.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x155023ac0_0, 0, 7;
    %jmp T_2.17;
T_2.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v0x155023ac0_0, 0, 7;
    %jmp T_2.17;
T_2.17 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1550089a0;
T_3 ;
    %wait E_0x155009930;
    %load/vec4 v0x155023e60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155023ba0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x155023ba0_0;
    %inv;
    %assign/vec4 v0x155023ba0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1550095b0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1550249e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155024400_0, 0, 32;
    %end;
    .thread T_4, $init;
    .scope S_0x1550095b0;
T_5 ;
    %vpi_call/w 3 31 "$display", "=== Lab2_ES Multiplexing Testbench Starting ===" {0 0 0};
    %vpi_call/w 3 32 "$display", "Testing ONLY select0 and select1 multiplexing behavior" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155024560_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x155024610_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1550246e0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155024560_0, 0, 1;
    %vpi_call/w 3 42 "$display", "Reset released at time %t", $time {0 0 0};
    %wait E_0x15500d250;
    %vpi_call/w 3 46 "$display", "First select0 value: %b, select1: %b at time %t", v0x1550248c0_0, v0x155024950_0, $time {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x155024610_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x1550246e0_0, 0, 4;
    %vpi_call/w 3 52 "$display", "Changed inputs: s0=%b, s1=%b at time %t", v0x155024610_0, v0x1550246e0_0, $time {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x155024610_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1550246e0_0, 0, 4;
    %vpi_call/w 3 57 "$display", "Changed inputs: s0=%b, s1=%b at time %t", v0x155024610_0, v0x1550246e0_0, $time {0 0 0};
    %delay 1000, 0;
    %load/vec4 v0x1550249e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x155024400_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call/w 3 63 "$display", "=== MULTIPLEXING TEST PASSED ===" {0 0 0};
    %vpi_call/w 3 64 "$display", "All select0/select1 multiplexing tests completed successfully" {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 66 "$display", "=== MULTIPLEXING TEST FAILED ===" {0 0 0};
    %vpi_call/w 3 67 "$display", "Error count: %d", v0x155024400_0 {0 0 0};
T_5.1 ;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1550095b0;
T_6 ;
    %wait E_0x15500d210;
    %load/vec4 v0x1550248c0_0;
    %cmpi/ne 1, 1, 1;
    %jmp/0xz  T_6.0, 6;
    %vpi_call/w 3 76 "$display", "Time %t: select0 transition to %b, select1=%b", $time, v0x1550248c0_0, v0x155024950_0 {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1550095b0;
T_7 ;
    %wait E_0x15500d1d0;
    %load/vec4 v0x155024950_0;
    %cmpi/ne 1, 1, 1;
    %jmp/0xz  T_7.0, 6;
    %vpi_call/w 3 82 "$display", "Time %t: select1 transition to %b, select0=%b", $time, v0x155024950_0, v0x1550248c0_0 {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1550095b0;
T_8 ;
    %wait E_0x155009cc0;
    %load/vec4 v0x1550248c0_0;
    %cmpi/ne 1, 1, 1;
    %flag_get/vec4 6;
    %jmp/0 T_8.2, 6;
    %load/vec4 v0x155024950_0;
    %pushi/vec4 1, 1, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1550248c0_0;
    %load/vec4 v0x155024950_0;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_8.3, 6;
    %vpi_call/w 3 91 "$error", "Phase relationship error: select0=%b, select1=%b (should be opposite)", v0x1550248c0_0, v0x155024950_0 {0 0 0};
    %load/vec4 v0x155024400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x155024400_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1550249e0_0, 0, 1;
T_8.3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1550095b0;
T_9 ;
    %wait E_0x15500d040;
    %load/vec4 v0x1550248c0_0;
    %cmpi/e 1, 1, 1;
    %jmp/1 T_9.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x1550248c0_0;
    %cmpi/e 0, 1, 1;
    %flag_or 6, 8;
T_9.2;
    %jmp/0xz  T_9.0, 6;
    %vpi_call/w 3 101 "$warning", "select0 has invalid value: %b at time %t", v0x1550248c0_0, $time {0 0 0};
T_9.0 ;
    %load/vec4 v0x155024950_0;
    %cmpi/e 1, 1, 1;
    %jmp/1 T_9.5, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x155024950_0;
    %cmpi/e 0, 1, 1;
    %flag_or 6, 8;
T_9.5;
    %jmp/0xz  T_9.3, 6;
    %vpi_call/w 3 104 "$warning", "select1 has invalid value: %b at time %t", v0x155024950_0, $time {0 0 0};
T_9.3 ;
    %jmp T_9;
    .thread T_9, $push;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "Lab2_ES_tb.sv";
    "Lab2_ES.sv";
    "five_bit_adder.sv";
    "HSOC.sv";
    "seven_segment.sv";
