Analysis & Synthesis report for EPT_4CE6_AF_D1_Top
Mon Nov 02 14:12:40 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Top-level Entity: |EPT_4CE6_AF_D1_Top
 15. Parameter Settings for User Entity Instance: active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST
 16. Parameter Settings for User Entity Instance: eptWireOR:wireOR
 17. Port Connectivity Checks: "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 02 14:12:40 2015      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; EPT_4CE6_AF_D1_Top                         ;
; Top-level Entity Name              ; EPT_4CE6_AF_D1_Top                         ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 559                                        ;
;     Total combinational functions  ; 443                                        ;
;     Dedicated logic registers      ; 297                                        ;
; Total registers                    ; 297                                        ;
; Total pins                         ; 86                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; EPT_4CE6_AF_D1_Top ; EPT_4CE6_AF_D1_Top ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                       ;
+------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                                           ; Library ;
+------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../src/active_trigger.vqm          ; yes             ; User Verilog Quartus Mapping File  ; C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Data_Collector/src/active_trigger.vqm          ;         ;
; ../src/ft_245_state_machine.v      ; yes             ; User Verilog HDL File              ; C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v      ;         ;
; ../src/endpoint_registers.vqm      ; yes             ; User Verilog Quartus Mapping File  ; C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm      ;         ;
; ../src/active_transfer_library.v   ; yes             ; User Verilog HDL File              ; C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Data_Collector/src/active_transfer_library.v   ;         ;
; ../src/active_transfer.vqm         ; yes             ; User Verilog Quartus Mapping File  ; C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Data_Collector/src/active_transfer.vqm         ;         ;
; ../src/active_control_register.vqm ; yes             ; User Verilog Quartus Mapping File  ; C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Data_Collector/src/active_control_register.vqm ;         ;
; ../src/active_block.vqm            ; yes             ; User Verilog Quartus Mapping File  ; C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Data_Collector/src/active_block.vqm            ;         ;
; ../src/eptWireOR.v                 ; yes             ; User Verilog HDL File              ; C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Data_Collector/src/eptWireOR.v                 ;         ;
; ../src/EPT_4CE6_AF_D1_Top.v        ; yes             ; User Verilog HDL File              ; C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v        ;         ;
; ../src/define.v                    ; yes             ; User Verilog HDL File              ; C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Data_Collector/src/define.v                    ;         ;
+------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 559         ;
;                                             ;             ;
; Total combinational functions               ; 443         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 140         ;
;     -- 3 input functions                    ; 103         ;
;     -- <=2 input functions                  ; 200         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 333         ;
;     -- arithmetic mode                      ; 110         ;
;                                             ;             ;
; Total registers                             ; 297         ;
;     -- Dedicated logic registers            ; 297         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 86          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; aa[0]~input ;
; Maximum fan-out                             ; 309         ;
; Total fan-out                               ; 2609        ;
; Average fan-out                             ; 2.71        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Library Name ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
; |EPT_4CE6_AF_D1_Top                                       ; 443 (87)          ; 297 (72)     ; 0           ; 0            ; 0       ; 0         ; 86   ; 0            ; |EPT_4CE6_AF_D1_Top                                                                                                     ; work         ;
;    |active_block:BLOCK_TRANSFER_INST|                     ; 66 (66)           ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EPT_4CE6_AF_D1_Top|active_block:BLOCK_TRANSFER_INST                                                                    ; work         ;
;    |active_control_register:ACTIVE_CONTROL_REG_INST|      ; 12 (12)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EPT_4CE6_AF_D1_Top|active_control_register:ACTIVE_CONTROL_REG_INST                                                     ; work         ;
;    |active_transfer:ACTIVE_TRANSFER_INST_1|               ; 6 (6)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EPT_4CE6_AF_D1_Top|active_transfer:ACTIVE_TRANSFER_INST_1                                                              ; work         ;
;    |active_transfer:ACTIVE_TRANSFER_INST_2|               ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EPT_4CE6_AF_D1_Top|active_transfer:ACTIVE_TRANSFER_INST_2                                                              ; work         ;
;    |active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST| ; 214 (0)           ; 126 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST                                                ; work         ;
;       |endpoint_registers:ENDPOINT_REGISTERS_INST|        ; 165 (165)         ; 104 (104)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST     ; work         ;
;       |ft_245_state_machine:FT_245_STATE_MACHINE_INST|    ; 49 (49)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST ; work         ;
;    |active_trigger:ACTIVE_TRIGGER_INST|                   ; 31 (31)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EPT_4CE6_AF_D1_Top|active_trigger:ACTIVE_TRIGGER_INST                                                                  ; work         ;
;    |eptWireOR:wireOR|                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EPT_4CE6_AF_D1_Top|eptWireOR:wireOR                                                                                    ; work         ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                                                 ; Latch Enable Signal                                                                                          ; Free of Timing Hazards ;
+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_RD_N               ; GND                                                                                                          ; yes                    ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[6] ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ; yes                    ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[7] ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ; yes                    ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|DATA_BYTE_READY        ; GND                                                                                                          ; yes                    ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[0] ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ; yes                    ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[5] ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ; yes                    ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[4] ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ; yes                    ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[3] ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ; yes                    ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[2] ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ; yes                    ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_REGISTER_DECODE[1] ; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] ; yes                    ;
; Number of user-specified and inferred latches = 10                                                                         ;                                                                                                              ;                        ;
+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                ; Reason for Removal                     ;
+--------------------------------------------------------------------------------------------------------------+----------------------------------------+
; random_number[0..3]                                                                                          ; Stuck at GND due to stuck port data_in ;
; random_num_counter[0..3]                                                                                     ; Lost fanout                            ;
; active_block:BLOCK_TRANSFER_INST|block_transfer_state.IDLE                                                   ; Lost fanout                            ;
; active_block:BLOCK_TRANSFER_INST|transfer_received~reg0                                                      ; Lost fanout                            ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[5] ; Stuck at GND due to stuck port data_in ;
; active_transfer:ACTIVE_TRANSFER_INST_1|start_transfer_in                                                     ; Stuck at GND due to stuck port sload   ;
; active_transfer:ACTIVE_TRANSFER_INST_1|start_transfer_reg                                                    ; Stuck at GND due to stuck port sload   ;
; active_transfer:ACTIVE_TRANSFER_INST_1|start_transfer_count[1]                                               ; Lost fanout                            ;
; active_transfer:ACTIVE_TRANSFER_INST_1|transfer_busy~reg0                                                    ; Lost fanout                            ;
; active_transfer:ACTIVE_TRANSFER_INST_1|transfer_received~reg0                                                ; Lost fanout                            ;
; active_transfer:ACTIVE_TRANSFER_INST_1|start_transfer_count[0]                                               ; Lost fanout                            ;
; active_transfer:ACTIVE_TRANSFER_INST_2|transfer_busy~reg0                                                    ; Lost fanout                            ;
; active_transfer:ACTIVE_TRANSFER_INST_1|transfer_busy_reg.01                                                  ; Lost fanout                            ;
; active_transfer:ACTIVE_TRANSFER_INST_1|transfer_busy_reg.10                                                  ; Lost fanout                            ;
; active_transfer:ACTIVE_TRANSFER_INST_2|transfer_busy_reg.01                                                  ; Lost fanout                            ;
; active_transfer:ACTIVE_TRANSFER_INST_2|transfer_busy_reg.10                                                  ; Lost fanout                            ;
; Total Number of Removed Registers = 22                                                                       ;                                        ;
+--------------------------------------------------------------------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                  ;
+-----------------------------------------------------------+---------------------------+----------------------------------------------------------------------+
; Register name                                             ; Reason for Removal        ; Registers Removed due to This Register                               ;
+-----------------------------------------------------------+---------------------------+----------------------------------------------------------------------+
; active_transfer:ACTIVE_TRANSFER_INST_1|start_transfer_in  ; Stuck at GND              ; active_transfer:ACTIVE_TRANSFER_INST_1|start_transfer_count[1],      ;
;                                                           ; due to stuck port sload   ; active_transfer:ACTIVE_TRANSFER_INST_1|transfer_received~reg0,       ;
;                                                           ;                           ; active_transfer:ACTIVE_TRANSFER_INST_1|start_transfer_count[0],      ;
;                                                           ;                           ; active_transfer:ACTIVE_TRANSFER_INST_1|transfer_busy_reg.01,         ;
;                                                           ;                           ; active_transfer:ACTIVE_TRANSFER_INST_1|transfer_busy_reg.10          ;
; random_number[3]                                          ; Stuck at GND              ; random_num_counter[3], random_num_counter[2], random_num_counter[1], ;
;                                                           ; due to stuck port data_in ; random_num_counter[0]                                                ;
; active_transfer:ACTIVE_TRANSFER_INST_2|transfer_busy~reg0 ; Lost Fanouts              ; active_transfer:ACTIVE_TRANSFER_INST_2|transfer_busy_reg.01,         ;
;                                                           ;                           ; active_transfer:ACTIVE_TRANSFER_INST_2|transfer_busy_reg.10          ;
; active_transfer:ACTIVE_TRANSFER_INST_1|start_transfer_reg ; Stuck at GND              ; active_transfer:ACTIVE_TRANSFER_INST_1|transfer_busy~reg0            ;
;                                                           ; due to stuck port sload   ;                                                                      ;
+-----------------------------------------------------------+---------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 297   ;
; Number of registers using Synchronous Clear  ; 26    ;
; Number of registers using Synchronous Load   ; 46    ;
; Number of registers using Asynchronous Clear ; 286   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 192   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                 ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------+---------+
; led_delay_counter[9]                                                                                              ; 2       ;
; led_delay_counter[8]                                                                                              ; 2       ;
; led_delay_counter[7]                                                                                              ; 1       ;
; led_delay_counter[6]                                                                                              ; 1       ;
; led_delay_counter[5]                                                                                              ; 1       ;
; led_delay_counter[4]                                                                                              ; 1       ;
; led_delay_counter[3]                                                                                              ; 1       ;
; led_delay_counter[2]                                                                                              ; 1       ;
; led_delay_counter[1]                                                                                              ; 1       ;
; led_delay_counter[0]                                                                                              ; 1       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|USB_WR        ; 4       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[0]      ; 9       ;
; active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|usb_rxf_n_reg ; 4       ;
; timer_value[9]                                                                                                    ; 2       ;
; timer_value[8]                                                                                                    ; 2       ;
; state[0]                                                                                                          ; 2       ;
; Total number of inverted registers = 16                                                                           ;         ;
+-------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |EPT_4CE6_AF_D1_Top|transfer_write_byte[7]                                                                                                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |EPT_4CE6_AF_D1_Top|led_delay_counter[22]                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[7] ;
; 16:1               ; 4 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |EPT_4CE6_AF_D1_Top|led_reg[0]                                                                                                                ;
; 11:1               ; 4 bits    ; 28 LEs        ; 12 LEs               ; 16 LEs                 ; Yes        ; |EPT_4CE6_AF_D1_Top|shift_count_value[1]                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |EPT_4CE6_AF_D1_Top|led_delay_counter[7]                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |EPT_4CE6_AF_D1_Top|led_delay_counter[9]                                                                                                      ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |EPT_4CE6_AF_D1_Top|Add2                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |EPT_4CE6_AF_D1_Top ;
+-----------------+--------------------------+---------------------------------------+
; Parameter Name  ; Value                    ; Type                                  ;
+-----------------+--------------------------+---------------------------------------+
; IDLE            ; 0                        ; Signed Integer                        ;
; SELECT_MODE     ; 1                        ; Signed Integer                        ;
; LOAD_REGISTER   ; 2                        ; Signed Integer                        ;
; LOAD_LEDS       ; 3                        ; Signed Integer                        ;
; WAIT_FOR_TIMER  ; 6                        ; Signed Integer                        ;
; RANDOM_NUMBER   ; 0001                     ; Unsigned Binary                       ;
; SHIFT_LEFT      ; 0010                     ; Unsigned Binary                       ;
; SHIFT_RIGHT     ; 0011                     ; Unsigned Binary                       ;
; COUNT_UP        ; 0100                     ; Unsigned Binary                       ;
; COUNT_DOWN      ; 0101                     ; Unsigned Binary                       ;
; STATIC_VALUE    ; 000110                   ; Unsigned Binary                       ;
; TIMER_LOW_LIMIT ; 000000000000001111111111 ; Unsigned Binary                       ;
+-----------------+--------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST ;
+-------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                           ;
+-------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; IDLE                    ; 0     ; Signed Integer                                                                                                 ;
; ASSERT_RD_N             ; 1     ; Signed Integer                                                                                                 ;
; WAIT_FOR_RD_COMPLETION  ; 2     ; Signed Integer                                                                                                 ;
; WAIT_FOR_DE_ASSERT_RD_N ; 3     ; Signed Integer                                                                                                 ;
; DE_ASSERT_RD_N          ; 4     ; Signed Integer                                                                                                 ;
; CHECK_TXE               ; 5     ; Signed Integer                                                                                                 ;
; ASSERT_WR               ; 6     ; Signed Integer                                                                                                 ;
; WAIT_FOR_WR_COMPLETION  ; 7     ; Signed Integer                                                                                                 ;
; DE_ASSERT_WR            ; 8     ; Signed Integer                                                                                                 ;
+-------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eptWireOR:wireOR ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; N              ; 4     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"                                                   ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ENDPOINT_BUSY  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; FT_245_SM_BUSY ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 86                          ;
; cycloneiii_ff         ; 297                         ;
;     CLR               ; 85                          ;
;     CLR SLD           ; 17                          ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 77                          ;
;     ENA CLR SCLR      ; 26                          ;
;     ENA CLR SLD       ; 81                          ;
;     plain             ; 3                           ;
; cycloneiii_io_obuf    ; 27                          ;
; cycloneiii_lcell_comb ; 486                         ;
;     arith             ; 110                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 71                          ;
;         3 data inputs ; 38                          ;
;     normal            ; 376                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 54                          ;
;         2 data inputs ; 116                         ;
;         3 data inputs ; 65                          ;
;         4 data inputs ; 140                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.60                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Mon Nov 02 14:12:02 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EPT_4CE6_AF_D1_Top -c EPT_4CE6_AF_D1_Top
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_data_collector/src/active_trigger.vqm
    Info (12023): Found entity 1: active_trigger
Warning (12019): Can't analyze file -- file ../src/mux.v is missing
Warning (12019): Can't analyze file -- file ../src/lfsr.v is missing
Warning (12019): Can't analyze file -- file ../src/flipflop.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_data_collector/src/ft_245_state_machine.v
    Info (12023): Found entity 1: ft_245_state_machine
Info (12021): Found 1 design units, including 1 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_data_collector/src/endpoint_registers.vqm
    Info (12023): Found entity 1: endpoint_registers
Info (12021): Found 1 design units, including 1 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_data_collector/src/active_transfer_library.v
    Info (12023): Found entity 1: active_transfer_library
Info (12021): Found 1 design units, including 1 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_data_collector/src/active_transfer.vqm
    Info (12023): Found entity 1: active_transfer
Info (12021): Found 1 design units, including 1 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_data_collector/src/active_control_register.vqm
    Info (12023): Found entity 1: active_control_register
Info (12021): Found 1 design units, including 1 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_data_collector/src/active_block.vqm
    Info (12023): Found entity 1: active_block
Warning (12019): Can't analyze file -- file ../src/write_control_logic.v is missing
Warning (12019): Can't analyze file -- file ../src/sync_fifo.v is missing
Warning (12019): Can't analyze file -- file ../src/read_control_logic.v is missing
Warning (12019): Can't analyze file -- file ../src/mem_array.v is missing
Warning (12019): Can't analyze file -- file ../src/tb_define.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_data_collector/src/eptwireor.v
    Info (12023): Found entity 1: eptWireOR
Info (12021): Found 1 design units, including 1 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_data_collector/src/ept_4ce6_af_d1_top.v
    Info (12023): Found entity 1: EPT_4CE6_AF_D1_Top
Info (12021): Found 0 design units, including 0 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_data_collector/src/define.v
Info (12127): Elaborating entity "EPT_4CE6_AF_D1_Top" for the top level hierarchy
Warning (10858): Verilog HDL warning at EPT_4CE6_AF_D1_Top.v(122): object led_reset used but never assigned
Warning (10858): Verilog HDL warning at EPT_4CE6_AF_D1_Top.v(183): object random_number_generated used but never assigned
Warning (10240): Verilog HDL Always Construct warning at EPT_4CE6_AF_D1_Top.v(292): inferring latch(es) for variable "timer_value", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "led_reset" at EPT_4CE6_AF_D1_Top.v(122) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "random_number_generated" at EPT_4CE6_AF_D1_Top.v(183) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "timer_value[0]" at EPT_4CE6_AF_D1_Top.v(292)
Info (10041): Inferred latch for "timer_value[1]" at EPT_4CE6_AF_D1_Top.v(292)
Info (10041): Inferred latch for "timer_value[2]" at EPT_4CE6_AF_D1_Top.v(292)
Info (10041): Inferred latch for "timer_value[3]" at EPT_4CE6_AF_D1_Top.v(292)
Info (10041): Inferred latch for "timer_value[4]" at EPT_4CE6_AF_D1_Top.v(292)
Info (10041): Inferred latch for "timer_value[5]" at EPT_4CE6_AF_D1_Top.v(292)
Info (10041): Inferred latch for "timer_value[6]" at EPT_4CE6_AF_D1_Top.v(292)
Info (10041): Inferred latch for "timer_value[7]" at EPT_4CE6_AF_D1_Top.v(292)
Info (12128): Elaborating entity "active_control_register" for hierarchy "active_control_register:ACTIVE_CONTROL_REG_INST"
Info (12128): Elaborating entity "active_transfer_library" for hierarchy "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST"
Info (12128): Elaborating entity "ft_245_state_machine" for hierarchy "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"
Warning (10858): Verilog HDL warning at ft_245_state_machine.v(96): object usb_rxf_reg used but never assigned
Warning (10235): Verilog HDL Always Construct warning at ft_245_state_machine.v(162): variable "USB_DATA_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ft_245_state_machine.v(164): variable "USB_REGISTER_DECODE" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at ft_245_state_machine.v(157): inferring latch(es) for variable "USB_REGISTER_DECODE", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ft_245_state_machine.v(340): inferring latch(es) for variable "USB_RD_N", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at ft_245_state_machine.v(423): variable "USB_WR" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (10041): Inferred latch for "USB_RD_N" at ft_245_state_machine.v(340)
Info (10041): Inferred latch for "USB_REGISTER_DECODE[0]" at ft_245_state_machine.v(161)
Info (10041): Inferred latch for "USB_REGISTER_DECODE[1]" at ft_245_state_machine.v(161)
Info (10041): Inferred latch for "USB_REGISTER_DECODE[2]" at ft_245_state_machine.v(161)
Info (10041): Inferred latch for "USB_REGISTER_DECODE[3]" at ft_245_state_machine.v(161)
Info (10041): Inferred latch for "USB_REGISTER_DECODE[4]" at ft_245_state_machine.v(161)
Info (10041): Inferred latch for "USB_REGISTER_DECODE[5]" at ft_245_state_machine.v(161)
Info (10041): Inferred latch for "USB_REGISTER_DECODE[6]" at ft_245_state_machine.v(161)
Info (10041): Inferred latch for "USB_REGISTER_DECODE[7]" at ft_245_state_machine.v(161)
Info (10041): Inferred latch for "DATA_BYTE_READY" at ft_245_state_machine.v(118)
Info (12128): Elaborating entity "endpoint_registers" for hierarchy "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST"
Info (12128): Elaborating entity "eptWireOR" for hierarchy "eptWireOR:wireOR"
Info (12128): Elaborating entity "active_trigger" for hierarchy "active_trigger:ACTIVE_TRIGGER_INST"
Info (12128): Elaborating entity "active_transfer" for hierarchy "active_transfer:ACTIVE_TRANSFER_INST_1"
Info (12128): Elaborating entity "active_block" for hierarchy "active_block:BLOCK_TRANSFER_INST"
Warning (286000): Resynthesizing Cyclone or Stratix WYSIWYG primitives into Cyclone III WYSIWYG primitives; however, resynthesized WYSIWYG primitives may not produce optimal compilation results.
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "bc_out[0]" is stuck at GND
    Warning (13410): Pin "XIO_1[0]" is stuck at GND
    Warning (13410): Pin "XIO_1[1]" is stuck at GND
    Warning (13410): Pin "XIO_1[2]" is stuck at GND
    Warning (13410): Pin "XIO_1[3]" is stuck at GND
    Warning (13410): Pin "XIO_1[4]" is stuck at GND
    Warning (13410): Pin "XIO_1[5]" is stuck at GND
    Warning (13410): Pin "XIO_1[6]" is stuck at GND
    Warning (13410): Pin "XIO_1[7]" is stuck at GND
    Warning (13410): Pin "XIO_2[0]" is stuck at GND
    Warning (13410): Pin "XIO_2[2]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "active_control_register:ACTIVE_CONTROL_REG_INST|CONTROL_REGISTER[0]~reg0_ICOMBOUT"
    Info (17048): Logic cell "active_transfer:ACTIVE_TRANSFER_INST_2|transfer_to_device[2]~reg0_ICOMBOUT"
    Info (17048): Logic cell "active_control_register:ACTIVE_CONTROL_REG_INST|CONTROL_REGISTER[6]~reg0_ICOMBOUT"
    Info (17048): Logic cell "active_control_register:ACTIVE_CONTROL_REG_INST|CONTROL_REGISTER[4]~reg0_ICOMBOUT"
    Info (17048): Logic cell "active_transfer:ACTIVE_TRANSFER_INST_2|state_in[3]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer:ACTIVE_TRANSFER_INST_1|transfer_to_device[2]~reg0_ICOMBOUT"
    Info (17048): Logic cell "active_transfer:ACTIVE_TRANSFER_INST_1|uc_out~8"
    Info (17048): Logic cell "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[0]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[0]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[0]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer:ACTIVE_TRANSFER_INST_2|uc_out~9"
    Info (17048): Logic cell "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[1]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[1]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[1]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|address_from_device[2]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[2]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[2]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[3]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[3]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[4]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[4]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[5]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[5]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[6]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[6]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|length_from_device[7]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|payload_from_device[7]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[2]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[0]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|endpoint_registers:ENDPOINT_REGISTERS_INST|control_multiplexor[1]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer:ACTIVE_TRANSFER_INST_1|to_transfer_update~ICOMBOUT"
    Info (17048): Logic cell "active_block:BLOCK_TRANSFER_INST|ept_length[0]~reg0_ICOMBOUT"
    Info (17048): Logic cell "active_block:BLOCK_TRANSFER_INST|ept_length[4]~reg0_ICOMBOUT"
    Info (17048): Logic cell "active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[4]~ICOMBOUT"
    Info (17048): Logic cell "active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[5]~ICOMBOUT"
    Info (17048): Logic cell "active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[2]~ICOMBOUT"
    Info (17048): Logic cell "active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[3]~ICOMBOUT"
    Info (17048): Logic cell "active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[7]~ICOMBOUT"
    Info (17048): Logic cell "active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[6]~ICOMBOUT"
    Info (17048): Logic cell "active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[0]~ICOMBOUT"
    Info (17048): Logic cell "active_trigger:ACTIVE_TRIGGER_INST|previous_to_trigupdate[1]~ICOMBOUT"
    Info (17048): Logic cell "active_transfer:ACTIVE_TRANSFER_INST_1|state_in[3]~ICOMBOUT"
Info (144001): Generated suppressed messages file C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/output_files/EPT_4CE6_AF_D1_Top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 23 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "XIO_2_IN[0]"
    Warning (15610): No output dependent on input pin "XIO_2_IN[2]"
    Warning (15610): No output dependent on input pin "XIO_2_IN[4]"
    Warning (15610): No output dependent on input pin "XIO_4[0]"
    Warning (15610): No output dependent on input pin "XIO_4[1]"
    Warning (15610): No output dependent on input pin "XIO_4[2]"
    Warning (15610): No output dependent on input pin "XIO_5[1]"
    Warning (15610): No output dependent on input pin "XIO_5[4]"
    Warning (15610): No output dependent on input pin "XIO_5[5]"
    Warning (15610): No output dependent on input pin "XIO_5[6]"
    Warning (15610): No output dependent on input pin "XIO_5[7]"
    Warning (15610): No output dependent on input pin "XIO_7[0]"
    Warning (15610): No output dependent on input pin "XIO_7[1]"
    Warning (15610): No output dependent on input pin "XIO_7[2]"
    Warning (15610): No output dependent on input pin "XIO_7[3]"
    Warning (15610): No output dependent on input pin "XIO_7[4]"
    Warning (15610): No output dependent on input pin "XIO_7[5]"
    Warning (15610): No output dependent on input pin "UBA"
    Warning (15610): No output dependent on input pin "UBB"
    Warning (15610): No output dependent on input pin "SD_DATA[0]"
    Warning (15610): No output dependent on input pin "SD_DATA[1]"
    Warning (15610): No output dependent on input pin "SD_DATA[2]"
    Warning (15610): No output dependent on input pin "SD_DATA[3]"
Info (21057): Implemented 656 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 41 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 570 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 695 megabytes
    Info: Processing ended: Mon Nov 02 14:12:40 2015
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/output_files/EPT_4CE6_AF_D1_Top.map.smsg.


