{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620123091747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620123091747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 04 13:11:31 2021 " "Processing started: Tue May 04 13:11:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620123091747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620123091747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c -c i2c " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c -c i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620123091747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620123092810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620123092810 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "unnamed.qsys " "Elaborating Platform Designer system entity \"unnamed.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620123104294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.04.14:11:49 Progress: Loading unnamed/unnamed.qsys " "2021.05.04.14:11:49 Progress: Loading unnamed/unnamed.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620123109247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.04.14:11:50 Progress: Reading input file " "2021.05.04.14:11:50 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620123110169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.04.14:11:50 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\] " "2021.05.04.14:11:50 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620123110294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.04.14:11:50 Progress: Parameterizing module in_system_sources_probes_0 " "2021.05.04.14:11:50 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620123110841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.04.14:11:50 Progress: Building connections " "2021.05.04.14:11:50 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620123110841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.04.14:11:50 Progress: Parameterizing connections " "2021.05.04.14:11:50 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620123110841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.04.14:11:50 Progress: Validating " "2021.05.04.14:11:50 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620123110872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.04.14:11:51 Progress: Done reading input file " "2021.05.04.14:11:51 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620123111872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unnamed: Generating unnamed \"unnamed\" for QUARTUS_SYNTH " "Unnamed: Generating unnamed \"unnamed\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620123113028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"unnamed\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"unnamed\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620123113651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unnamed: Done \"unnamed\" with 2 modules, 2 files " "Unnamed: Done \"unnamed\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620123113651 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "unnamed.qsys " "Finished elaborating Platform Designer system entity \"unnamed.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620123114480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/unnamed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unnamed/synthesis/unnamed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unnamed-rtl " "Found design unit 1: unnamed-rtl" {  } { { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/i2c/unnamed/synthesis/unnamed.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620123116328 ""} { "Info" "ISGN_ENTITY_NAME" "1 unnamed " "Found entity 1: unnamed" {  } { { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/i2c/unnamed/synthesis/unnamed.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620123116328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620123116328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unnamed/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file unnamed/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "unnamed/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/i2c/unnamed/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620123116391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620123116391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/i2c/i2c_master.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620123116391 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/i2c/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620123116391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620123116391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i2c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.bdf" "" { Schematic "C:/i2c/i2c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620123116407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620123116407 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/i2c/db/ip/unnamed/submodules/altsource_probe_top.v C:/i2c/unnamed/synthesis/submodules/altsource_probe_top.v " "File \"c:/i2c/db/ip/unnamed/submodules/altsource_probe_top.v\" is a duplicate of already analyzed file \"C:/i2c/unnamed/synthesis/submodules/altsource_probe_top.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1620123116407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unnamed/submodules/altsource_probe_top.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/unnamed/submodules/altsource_probe_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620123116407 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "unnamed unnamed " "Can't compile duplicate declarations of entity \"unnamed\" into library \"unnamed\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "unnamed unnamed/synthesis/unnamed.vhd unnamed " "Instance could be entity \"unnamed\" in file unnamed/synthesis/unnamed.vhd compiled in library unnamed" {  } { { "unnamed/synthesis/unnamed.vhd" "" { Text "C:/i2c/unnamed/synthesis/unnamed.vhd" 9 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1620123116422 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "unnamed c:/i2c/db/ip/unnamed/unnamed.v unnamed " "Instance could be entity \"unnamed\" in file c:/i2c/db/ip/unnamed/unnamed.v compiled in library unnamed" {  } { { "db/ip/unnamed/unnamed.v" "" { Text "C:/i2c/db/ip/unnamed/unnamed.v" 6 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1620123116422 ""}  } { { "db/ip/unnamed/unnamed.v" "" { Text "C:/i2c/db/ip/unnamed/unnamed.v" 6 -1 0 } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620123116422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unnamed/unnamed.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unnamed/unnamed.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620123116422 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620123116657 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 04 13:11:56 2021 " "Processing ended: Tue May 04 13:11:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620123116657 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620123116657 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620123116657 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620123116657 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 5 s 1  " "Quartus Prime Flow was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620123118016 ""}
