<!DOCTYPE html>
<html lang="" xml:lang="">
<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <title>Chapter 3 Running Linux on FPGA VexRiscv CPU implementation | FGPA for RISC-V CPU running Linux</title>
  <meta name="description" content="Chapter 3 Running Linux on FPGA VexRiscv CPU implementation | FGPA for RISC-V CPU running Linux" />
  <meta name="generator" content="bookdown 0.21 and GitBook 2.6.7" />

  <meta property="og:title" content="Chapter 3 Running Linux on FPGA VexRiscv CPU implementation | FGPA for RISC-V CPU running Linux" />
  <meta property="og:type" content="book" />
  
  
  <meta property="og:description" content="Chapter 3 Running Linux on FPGA VexRiscv CPU implementation | FGPA for RISC-V CPU running Linux" />
  

  <meta name="twitter:card" content="summary" />
  <meta name="twitter:title" content="Chapter 3 Running Linux on FPGA VexRiscv CPU implementation | FGPA for RISC-V CPU running Linux" />
  
  <meta name="twitter:description" content="Chapter 3 Running Linux on FPGA VexRiscv CPU implementation | FGPA for RISC-V CPU running Linux" />
  

<meta name="author" content="Marconi Jiang" />


<meta name="date" content="2021-06-24" />

  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <meta name="apple-mobile-web-app-capable" content="yes" />
  <meta name="apple-mobile-web-app-status-bar-style" content="black" />
  
  
<link rel="prev" href="fpga-hello-world-led.html"/>
<link rel="next" href="references-.html"/>
<script src="libs/header-attrs-2.7/header-attrs.js"></script>
<script src="libs/jquery-2.2.3/jquery.min.js"></script>
<link href="libs/gitbook-2.6.7/css/style.css" rel="stylesheet" />
<link href="libs/gitbook-2.6.7/css/plugin-table.css" rel="stylesheet" />
<link href="libs/gitbook-2.6.7/css/plugin-bookdown.css" rel="stylesheet" />
<link href="libs/gitbook-2.6.7/css/plugin-highlight.css" rel="stylesheet" />
<link href="libs/gitbook-2.6.7/css/plugin-search.css" rel="stylesheet" />
<link href="libs/gitbook-2.6.7/css/plugin-fontsettings.css" rel="stylesheet" />
<link href="libs/gitbook-2.6.7/css/plugin-clipboard.css" rel="stylesheet" />












<link rel="stylesheet" href="style.css" type="text/css" />
</head>

<body>



  <div class="book without-animation with-summary font-size-2 font-family-1" data-basepath=".">

    <div class="book-summary">
      <nav role="navigation">

<ul class="summary">
<li><a href="./">用 FPGA 實現 RISC-V CPU 執行 Linux OS </a></li>

<li class="divider"></li>
<li class="chapter" data-level="1" data-path="index.html"><a href="index.html"><i class="fa fa-check"></i><b>1</b> 前言</a></li>
<li class="chapter" data-level="2" data-path="fpga-hello-world-led.html"><a href="fpga-hello-world-led.html"><i class="fa fa-check"></i><b>2</b> <span style="color:green"> FPGA 入門 Hello World 程式 - 點亮 LED</span></a>
<ul>
<li class="chapter" data-level="2.1" data-path="fpga-hello-world-led.html"><a href="fpga-hello-world-led.html#硬體準備"><i class="fa fa-check"></i><b>2.1</b> 硬體準備</a></li>
<li class="chapter" data-level="2.2" data-path="fpga-hello-world-led.html"><a href="fpga-hello-world-led.html#安裝-intel-altera-ide-quartus-於-ubuntu-18.04"><i class="fa fa-check"></i><b>2.2</b> 安裝 intel Altera IDE Quartus 於 Ubuntu 18.04：</a>
<ul>
<li class="chapter" data-level="2.2.1" data-path="fpga-hello-world-led.html"><a href="fpga-hello-world-led.html#安裝-altera-ide-quartus-設定及遇到的問題"><i class="fa fa-check"></i><b>2.2.1</b> 安裝 Altera IDE Quartus 設定及遇到的問題</a></li>
</ul></li>
<li class="chapter" data-level="2.3" data-path="fpga-hello-world-led.html"><a href="fpga-hello-world-led.html#安裝-device-我們在安裝-quartus-已經安裝過了-如果需要重新安裝時-選擇-quartus-menu-tools---install-devices"><i class="fa fa-check"></i><b>2.3</b> 安裝 device : 我們在安裝 Quartus 已經安裝過了, 如果需要重新安裝時, 選擇 Quartus menu Tools - Install devices…</a></li>
<li class="chapter" data-level="2.4" data-path="fpga-hello-world-led.html"><a href="fpga-hello-world-led.html#建立新專案-quartus-menu-選擇-file---new-project-wizard-一步步執行"><i class="fa fa-check"></i><b>2.4</b> 建立新專案 : Quartus menu 選擇 File - New Project Wizard… 一步步執行</a></li>
<li class="chapter" data-level="2.5" data-path="fpga-hello-world-led.html"><a href="fpga-hello-world-led.html#建立新檔案-quartus-menu-選擇-file---new-後-再選擇-design-files---vhdl-file-點選-ok-即可-會出現-vdhl1.vhd-這個檔案-可以自行改名稱後儲存."><i class="fa fa-check"></i><b>2.5</b> 建立新檔案 : Quartus menu 選擇 File - New… 後, 再選擇 Design Files - VHDL File 點選 OK 即可, 會出現 Vdhl1.vhd 這個檔案, 可以自行改名稱後儲存.</a></li>
<li class="chapter" data-level="2.6" data-path="fpga-hello-world-led.html"><a href="fpga-hello-world-led.html#輸入-vhdl-檔案內容"><i class="fa fa-check"></i><b>2.6</b> 輸入 VHDL 檔案內容</a></li>
<li class="chapter" data-level="2.7" data-path="fpga-hello-world-led.html"><a href="fpga-hello-world-led.html#vhdl-檔案內容建立完成後-進入-quartus-menu-的-processing---start-compilation-來編譯程式-編譯結果沒有-error-但有不少-warning-不妨礙."><i class="fa fa-check"></i><b>2.7</b> VHDL 檔案內容建立完成後, 進入 Quartus menu 的 Processing - Start Compilation 來編譯程式, 編譯結果沒有 error, 但有不少 warning, 不妨礙.</a></li>
<li class="chapter" data-level="2.8" data-path="fpga-hello-world-led.html"><a href="fpga-hello-world-led.html#確認腳位-quartus-menu-選取-assignment---pin-planner-會出現類似下圖-這次需要設定-location-我們這次用到-led0-跟-pb-push-button-按鍵的意思-需要設定這-2-個-node-的-location"><i class="fa fa-check"></i><b>2.8</b> 確認腳位, Quartus menu 選取 Assignment - Pin Planner, 會出現類似下圖, 這次需要設定 Location, 我們這次用到 LED0 跟 PB (push button 按鍵的意思), 需要設定這 2 個 Node 的 location</a></li>
<li class="chapter" data-level="2.9" data-path="fpga-hello-world-led.html"><a href="fpga-hello-world-led.html#再編譯一次-processing---start-compilation"><i class="fa fa-check"></i><b>2.9</b> 再編譯一次, Processing - Start Compilation</a></li>
<li class="chapter" data-level="2.10" data-path="fpga-hello-world-led.html"><a href="fpga-hello-world-led.html#燒錄-quartus-menu-選擇-tools---programmer"><i class="fa fa-check"></i><b>2.10</b> 燒錄: Quartus menu 選擇 Tools - Programmer</a></li>
<li class="chapter" data-level="2.11" data-path="fpga-hello-world-led.html"><a href="fpga-hello-world-led.html#bonus-1-轉檔-從-vhdl-檔案轉成-verilog-格式-程式下載點-httpdoolittle.icarus.comlarryvhd2vl"><i class="fa fa-check"></i><b>2.11</b> Bonus 1 : 轉檔, 從 VHDL 檔案轉成 Verilog 格式, 程式下載點 <span>http://doolittle.icarus.com/~larry/vhd2vl/</span></a></li>
<li class="chapter" data-level="2.12" data-path="fpga-hello-world-led.html"><a href="fpga-hello-world-led.html#bonus-2-後來才發現-intel-有個-youtube---how-to-begin-a-simple-fgpa-design-比較完整-也比較複雜了點-其實省略一些還是可以動作-我的文章只有文字-可以配合這-youtube-會更清楚"><i class="fa fa-check"></i><b>2.12</b> Bonus 2 : 後來才發現 intel 有個 <span>youtube - How to begin a simple FGPA design</span> 比較完整 (也比較複雜了點, 其實省略一些還是可以動作), 我的文章只有文字, 可以配合這 youtube 會更清楚</a></li>
</ul></li>
<li class="chapter" data-level="3" data-path="running-linux-on-fpga-vexriscv-cpu-implementation.html"><a href="running-linux-on-fpga-vexriscv-cpu-implementation.html"><i class="fa fa-check"></i><b>3</b> Running Linux on FPGA VexRiscv CPU implementation</a>
<ul>
<li class="chapter" data-level="3.1" data-path="running-linux-on-fpga-vexriscv-cpu-implementation.html"><a href="running-linux-on-fpga-vexriscv-cpu-implementation.html#準備工作"><i class="fa fa-check"></i><b>3.1</b> 準備工作</a></li>
<li class="chapter" data-level="3.2" data-path="running-linux-on-fpga-vexriscv-cpu-implementation.html"><a href="running-linux-on-fpga-vexriscv-cpu-implementation.html#軟體安裝"><i class="fa fa-check"></i><b>3.2</b> 軟體安裝</a>
<ul>
<li class="chapter" data-level="3.2.1" data-path="running-linux-on-fpga-vexriscv-cpu-implementation.html"><a href="running-linux-on-fpga-vexriscv-cpu-implementation.html#軟體介紹"><i class="fa fa-check"></i><b>3.2.1</b> 軟體介紹</a></li>
<li class="chapter" data-level="3.2.2" data-path="running-linux-on-fpga-vexriscv-cpu-implementation.html"><a href="running-linux-on-fpga-vexriscv-cpu-implementation.html#適用開發板"><i class="fa fa-check"></i><b>3.2.2</b> 適用開發板</a></li>
<li class="chapter" data-level="3.2.3" data-path="running-linux-on-fpga-vexriscv-cpu-implementation.html"><a href="running-linux-on-fpga-vexriscv-cpu-implementation.html#預備安裝"><i class="fa fa-check"></i><b>3.2.3</b> 預備安裝</a></li>
<li class="chapter" data-level="3.2.4" data-path="running-linux-on-fpga-vexriscv-cpu-implementation.html"><a href="running-linux-on-fpga-vexriscv-cpu-implementation.html#pre-built-bitstreams-跟-linuxopensbi-images"><i class="fa fa-check"></i><b>3.2.4</b> Pre-built Bitstreams 跟 Linux/OpenSBI images</a></li>
<li class="chapter" data-level="3.2.5" data-path="running-linux-on-fpga-vexriscv-cpu-implementation.html"><a href="running-linux-on-fpga-vexriscv-cpu-implementation.html#安裝-litex"><i class="fa fa-check"></i><b>3.2.5</b> 安裝 LiteX</a></li>
<li class="chapter" data-level="3.2.6" data-path="running-linux-on-fpga-vexriscv-cpu-implementation.html"><a href="running-linux-on-fpga-vexriscv-cpu-implementation.html#安裝-risc-v-toolchain"><i class="fa fa-check"></i><b>3.2.6</b> 安裝 RISC-V toolchain</a></li>
<li class="chapter" data-level="3.2.7" data-path="running-linux-on-fpga-vexriscv-cpu-implementation.html"><a href="running-linux-on-fpga-vexriscv-cpu-implementation.html#安裝-openocd-做硬體測試時需要-所以我們需要安裝"><i class="fa fa-check"></i><b>3.2.7</b> 安裝 OpenOCD (做硬體測試時需要, 所以我們需要安裝)</a></li>
<li class="chapter" data-level="3.2.8" data-path="running-linux-on-fpga-vexriscv-cpu-implementation.html"><a href="running-linux-on-fpga-vexriscv-cpu-implementation.html#執行-litex-模擬"><i class="fa fa-check"></i><b>3.2.8</b> 執行 LiteX 模擬</a></li>
<li class="chapter" data-level="3.2.9" data-path="running-linux-on-fpga-vexriscv-cpu-implementation.html"><a href="running-linux-on-fpga-vexriscv-cpu-implementation.html#在硬體上測試"><i class="fa fa-check"></i><b>3.2.9</b> 在硬體上測試</a></li>
<li class="chapter" data-level="3.2.10" data-path="running-linux-on-fpga-vexriscv-cpu-implementation.html"><a href="running-linux-on-fpga-vexriscv-cpu-implementation.html#option-選項---configureuse-the-peripherals"><i class="fa fa-check"></i><b>3.2.10</b> Option 選項 - Configure/Use the peripherals</a></li>
</ul></li>
</ul></li>
<li class="chapter" data-level="" data-path="references-.html"><a href="references-.html"><i class="fa fa-check"></i>References 參考文獻</a></li>
<li class="appendix"><span><b>附录</b></span></li>
<li class="chapter" data-level="A" data-path="appendixa.html"><a href="appendixa.html"><i class="fa fa-check"></i><b>A</b> Appendix A</a></li>
<li class="chapter" data-level="B" data-path="appendixb.html"><a href="appendixb.html"><i class="fa fa-check"></i><b>B</b> Appendix B</a></li>
<li class="divider"></li>
<li><a href="https://github.com/marconi1964/FPGA4RISC-V" target="blank">FPGA for RISC-V CPU running Linux</a></li>

</ul>

      </nav>
    </div>

    <div class="book-body">
      <div class="body-inner">
        <div class="book-header" role="navigation">
          <h1>
            <i class="fa fa-circle-o-notch fa-spin"></i><a href="./">FGPA for RISC-V CPU running Linux</a>
          </h1>
        </div>

        <div class="page-wrapper" tabindex="-1" role="main">
          <div class="page-inner">

            <section class="normal" id="section-">
<div id="running-linux-on-fpga-vexriscv-cpu-implementation" class="section level1" number="3">
<h1><span class="header-section-number">Chapter 3</span> Running Linux on FPGA VexRiscv CPU implementation</h1>
<p>從上一個章節的 FPGA Hello world - 點亮 LED 的範例, 直接跳到 RISC-V CPU 跑 Linux 似乎有點快, 不過, 有時候, 動手做比了解原理更簡單, 這實驗看起來不容易, 做起來還真的不難, 比我想像的要簡單很多. (而且, 全部加起來的費用不到 1,000 台幣)</p>
<div id="準備工作" class="section level2" number="3.1">
<h2><span class="header-section-number">3.1</span> 準備工作</h2>
<p>硬體說明<br />
* The FPGA hardware for this project is based on <a href="http://www.chinaqmtech.com/download_fpga">QMTech Altera Cyclone IV EP4CE15F23CBN core board</a>, <a href="./CYCLONE_IV_EP4CE15_V04_20190312">Mac 硬碟</a><br />
* <a href="https://www.aliexpress.com/item/32949281189.html">where to buy</a><br />
* <a href="https://shopee.tw/-easy_diy-Lubcf-USB-Blaster-BLASTER-ALTERA-CPLD-FPGA-下載器-附線-i.63186309.3753087358?fbclid=IwAR0u_4WgFE9IFFWeJeAc5vtgOOFynzJmk7OTgZuB6-HI-O4wABDc_SqGUr0">intel Altera USB Blaster</a> : intel 在併購 Altera 後將這條 cable 改成很普通的名字, 叫做 <a href="https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_usb_blstr.pdf">FPGA download cable</a><br />
* <a href="https://www.ruten.com.tw/item/show?22116911378630">USB 轉 TTL RS232 cable</a><br />
* 線路圖</p>
<p><img src="../images/LiteX_EP4CE15F23_UARTConnection.png" width="400"/></p>
<p>軟體說明<br />
* 基於 <a href="https://github.com/litex-hub/linux-on-litex-vexriscv">linux-on-litex-vexriscv</a> 的步驟<br />
* 需要安裝其它套件<br />
* LiteX 是基礎 <a href="https://github.com/enjoy-digital/litex">LiteX - build your hardware, easily</a><br />
* <a href="https://github.com/litex-hub/pythondata-cpu-vexriscv">pythondata-cpu-vexriscv</a><br />
* SpinalHDL (用於產生 VHDL/Verilog 檔案):<a href="https://spinalhdl.github.io/SpinalDoc-RTD/SpinalHDL/Getting%20Started/getting_started.html">需要安裝 Java JDK 及 Scala SBT</a><br />
* 安裝 Altera IDE Quartus (見上節)<br />
* 安裝 PIP3 : linux-on-litex-vexriscv 使用 Python3, Python3 已經是 Ubuntu 18.04 標配, 如果還沒有安裝 PIP3, 記得要安裝. (如果不小心下錯指令跟版本到 Python 或 PIP, 程式會報錯, 需要使用 &gt;= Python 3.5, 再安裝 PIP3 即可)</p>
<pre><code>$ sudo apt install python3-pip 
$</code></pre>
</div>
<div id="軟體安裝" class="section level2" number="3.2">
<h2><span class="header-section-number">3.2</span> 軟體安裝</h2>
<div id="軟體介紹" class="section level3" number="3.2.1">
<h3><span class="header-section-number">3.2.1</span> 軟體介紹</h3>
<p><a href="https://github.com/litex-hub/linux-on-litex-vexriscv">linux-on-litex-vexriscv</a> 開宗明義就提到結合 Spinal HDL 跟 Migen 來 deploy 到各種不同的 FPGA 開發板來實現, 以 VexRiscv CPU (Spinal HDL 撰寫) 為中心, 用 LiteX (基於 Migen Python DSL) 建立 SOC.</p>
</div>
<div id="適用開發板" class="section level3" number="3.2.2">
<h3><span class="header-section-number">3.2.2</span> 適用開發板</h3>
<p>適用多種不同的 FPGA 品牌跟開發板, 雖然規格跟功能各有不同, 但都適用同一套安裝程序. 我手上的 QMTech EP4CE15F23CBN Altera Cyclone IV 規格是最低的, 也可以運作.</p>
</div>
<div id="預備安裝" class="section level3" number="3.2.3">
<h3><span class="header-section-number">3.2.3</span> 預備安裝</h3>
<pre><code>$ sudo apt install build-essential device-tree-compiler wget git python3-setuptools
$ git clone https://github.com/litex-hub/linux-on-litex-vexriscv
$ cd linux-on-litex-vexriscv
$</code></pre>
</div>
<div id="pre-built-bitstreams-跟-linuxopensbi-images" class="section level3" number="3.2.4">
<h3><span class="header-section-number">3.2.4</span> Pre-built Bitstreams 跟 Linux/OpenSBI images</h3>
<p>下載<a href="https://github.com/litex-hub/linux-on-litex-vexriscv/issues/164">image</a>, 需要下載至 linux-on-litex-vexriscv/images 目錄下<br />
* inux_2020_12_30.zip (5.10-stable)： 包含 “Image,” “rootfs.cpio”<br />
* opensbi_2020_12_15.zip ： 包含 “opensbi.bin”<br />
至於 .dtb, 會在之後產生 QMTech_EP4CE15F 所需的 rv32.dtb</p>
</div>
<div id="安裝-litex" class="section level3" number="3.2.5">
<h3><span class="header-section-number">3.2.5</span> 安裝 LiteX</h3>
<p>到 <a href="https://github.com/enjoy-digital/litex">Enjoy-digital/litex</a> 有完整的安裝過程及模擬</p>
<div id="安裝-migenlitex-及-litexs-核心" class="section level4" number="3.2.5.1">
<h4><span class="header-section-number">3.2.5.1</span> 安裝 Migen/LiteX 及 LiteX’s 核心:</h4>
<pre><code>$ wget https://raw.githubusercontent.com/enjoy-digital/litex/master/litex_setup.py
$ chmod +x litex_setup.py
# $ ./litex_setup.py init install --user (--user to install to user directory)  # 應該是在 --user 後接上欲安裝的目錄
$ ./litex_setup.py init install --user   # 會安裝在 ~ 目錄下</code></pre>
<p>會在 ~ 目錄下安裝 LiteX 所需的許多檔案目錄</p>
</div>
<div id="更新-第一次安裝可省略" class="section level4" number="3.2.5.2">
<h4><span class="header-section-number">3.2.5.2</span> 更新 (第一次安裝可省略)</h4>
<p>後續如果有需要更新 github repo 的內容, 利用以下指令</p>
<pre><code>$ cd linux-on-litex-vexriscv/
$ ./litex_setup.py update</code></pre>
</div>
<div id="安裝-risc-v-toolchain-如果想要的話-testcreate-a-soc-with-a-cpu" class="section level4" number="3.2.5.3">
<h4><span class="header-section-number">3.2.5.3</span> 安裝 RISC-V toolchain (如果想要的話 test/create a SoC with a CPU):</h4>
<pre><code>$ cd linux-on-litex-vexriscv/
$ ./litex_setup.py gcc</code></pre>
</div>
<div id="build-開發板" class="section level4" number="3.2.5.4">
<h4><span class="header-section-number">3.2.5.4</span> Build 開發板</h4>
<p>到上個步驟 litex_setup.py 建立的目錄下的子目錄 litex-boards/litex_boards/targets 去執行</p>
<pre><code># 以我的例子 litex_setup.py 目錄建立在 ～
$ cd ~
$ cd litex-boards/litex_boards/targets
$ ./qmtech_ep4ce15.py
$</code></pre>
</div>
<div id="安裝及在筆電上測試-litex-我們可以安裝-在筆電上模擬測試" class="section level4" number="3.2.5.5">
<h4><span class="header-section-number">3.2.5.5</span> 安裝及在筆電上測試 LiteX (我們可以安裝, 在筆電上模擬測試)</h4>
<pre><code>$ sudo apt install libevent-dev libjson-c-dev verilator
$ lxsim --cpu-type=vexriscv</code></pre>
<p>進入 litex 環境後, 出現以下螢幕, 可以輸入 help 來看可用的指令有哪些, 用 ctrl-c 結束 litex, 回到 Ubuntu 環境</p>
<p><img src="https://raw.githubusercontent.com/enjoy-digital/litex/master/doc/bios_screenshot.png"/></p>
</div>
</div>
<div id="安裝-risc-v-toolchain" class="section level3" number="3.2.6">
<h3><span class="header-section-number">3.2.6</span> 安裝 RISC-V toolchain</h3>
<p>回到 <a href="https://github.com/litex-hub/linux-on-litex-vexriscv">linux-on-litex-vexriscv</a> 的步驟, 接下去安裝</p>
<pre><code>$ wget https://static.dev.sifive.com/dev-tools/riscv64-unknown-elf-gcc-8.1.0-2019.01.0-x86_64-linux-ubuntu14.tar.gz
$ tar -xvf riscv64-unknown-elf-gcc-8.1.0-2019.01.0-x86_64-linux-ubuntu14.tar.gz
$ export PATH=$PATH:$PWD/riscv64-unknown-elf-gcc-8.1.0-2019.01.0-x86_64-linux-ubuntu14/bin/
$</code></pre>
</div>
<div id="安裝-openocd-做硬體測試時需要-所以我們需要安裝" class="section level3" number="3.2.7">
<h3><span class="header-section-number">3.2.7</span> 安裝 OpenOCD (做硬體測試時需要, 所以我們需要安裝)</h3>
<pre><code>$ sudo apt install libtool automake pkg-config libusb-1.0-0-dev
$ git clone https://github.com/ntfreak/openocd.git
$ cd openocd
$ ./bootstrap
$ ./configure --enable-ftdi
$ make
$ sudo make install
$</code></pre>
</div>
<div id="執行-litex-模擬" class="section level3" number="3.2.8">
<h3><span class="header-section-number">3.2.8</span> 執行 LiteX 模擬</h3>
<div id="安裝-spinalhdl-需要安裝-java-sdk-跟-scala-的-sbt" class="section level4" number="3.2.8.1">
<h4><span class="header-section-number">3.2.8.1</span> 安裝 SpinalHDL 需要安裝 Java SDK 跟 Scala 的 SBT</h4>
<p><a href="https://spinalhdl.github.io/SpinalDoc-RTD/SpinalHDL/Getting%20Started/getting_started.html">SpinalHDL - get started</a></p>
<pre><code>$ sudo apt-get install openjdk-8-jdk
$ sudo apt-get install scala
$ echo &quot;deb https://dl.bintray.com/sbt/debian /&quot; | sudo tee -a /etc/apt/sources.list.d/sbt.list
$ sudo apt-key adv --keyserver hkp://keyserver.ubuntu.com:80 --recv 642AC823
$ sudo apt-get update
$ sudo apt-get install sbt
$ git clone https://github.com/SpinalHDL/SpinalTemplateSbt.git SpinalTemplateSbt
$ cd SpinalTemplateSbt
$ sbt run   # select &quot;mylib.MyTopLevelVhdl&quot; in the menu
$ ls MyTopLevel.vhd</code></pre>
</div>
<div id="執行模擬" class="section level4" number="3.2.8.2">
<h4><span class="header-section-number">3.2.8.2</span> 執行模擬</h4>
<pre><code>$ cd /linux-on-litex-vexriscv/
$ ./sim.py</code></pre>
</div>
</div>
<div id="在硬體上測試" class="section level3" number="3.2.9">
<h3><span class="header-section-number">3.2.9</span> 在硬體上測試</h3>
<div id="build-fpga-bitstream" class="section level4" number="3.2.9.1">
<h4><span class="header-section-number">3.2.9.1</span> Build FPGA bitstream</h4>
<p>我將部份的 log po 上, 完整 log, 請看 <a href="https://github.com/marconi1964/FPGA4RISC-V/blob/main/litex_lxterm.log">litex_lxterm.log</a></p>
<pre><code># github 上原始指令
# $ ./make.py --board=XXYY --cpu-count=X --build
# 配合 FPGA 開發板修改後的指令如下
ubuntu@ubuntu:~/linux-on-litex-vexriscv$ ./make.py --board=qmtech_ep4ce15 --cpu-count=1 --build
INFO:SoC:        __   _ __      _  __  
INFO:SoC:       / /  (_) /____ | |/_/  
INFO:SoC:      / /__/ / __/ -_)&gt;  &lt;    
INFO:SoC:     /____/_/\__/\__/_/|_|  
INFO:SoC:  Build your hardware, easily!
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:Creating SoC... (2021-06-23 21:55:13)
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:FPGA device : EP4CE15F23C8.
INFO:SoC:System clock: 50.00MHz.
INFO:SoCBusHandler:Creating Bus Handler...
INFO:SoCBusHandler:32-bit wishbone Bus, 4.0GiB Address Space.
INFO:SoCBusHandler:Adding reserved Bus Regions...
INFO:SoCBusHandler:Bus Handler created.
INFO:SoCCSRHandler:Creating CSR Handler...
INFO:SoCCSRHandler:32-bit CSR Bus, 32-bit Aligned, 16.0KiB Address Space, 2048B Paging, big Ordering (Up to 32 Locations).
INFO:SoCCSRHandler:Adding reserved CSRs...
INFO:SoCCSRHandler:ctrl CSR added at Location 0.
INFO:SoCCSRHandler:uart CSR added at Location 2.
INFO:SoCCSRHandler:timer0 CSR added at Location 3.
INFO:SoCCSRHandler:CSR Handler created.
INFO:SoCIRQHandler:Creating IRQ Handler...
INFO:SoCIRQHandler:IRQ Handler (up to 32 Locations).
INFO:SoCIRQHandler:Adding reserved IRQs...
INFO:SoCIRQHandler:IRQ Handler created.
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:Initial SoC:
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:32-bit wishbone Bus, 4.0GiB Address Space.
INFO:SoC:32-bit CSR Bus, 32-bit Aligned, 16.0KiB Address Space, 2048B Paging, big Ordering (Up to 32 Locations).
CSR Locations: (3)
- ctrl   : 0
- uart   : 2
- timer0 : 3
INFO:SoC:IRQ Handler (up to 32 Locations).
INFO:SoC:--------------------------------------------------------------------------------

......

Info: Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 592 megabytes
    Info: Processing ended: Wed Jun 23 21:57:07 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08
Info: *******************************************************************
Info: Running Quartus Prime Convert_programming_file
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation&#39;s design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Jun 23 21:57:07 2021
Info: Command: quartus_cpf -c qmtech_ep4ce15.sof qmtech_ep4ce15.rbf
Info: Quartus Prime Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 323 megabytes
    Info: Processing ended: Wed Jun 23 21:57:07 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00</code></pre>
<p>–board=XXYY 裡面的 XXYY, 可以參照 (github) linux-on-litex-vexriscv/make.py 裡面的 supported_boards 冒號左邊的定義</p>
<pre><code>supported_boards = {
    # Xilinx
    &quot;acorn_cle_215&quot;:    AcornCLE215,
    &quot;arty&quot;:             Arty,
    &quot;arty_a7&quot;:          ArtyA7,
    &quot;arty_s7&quot;:          ArtyS7,
    &quot;netv2&quot;:            NeTV2,
    &quot;genesys2&quot;:         Genesys2,
    &quot;kc705&quot;:            KC705,
    &quot;kcu105&quot;:           KCU105,
    &quot;zcu104&quot;:           ZCU104,
    &quot;nexys4ddr&quot;:        Nexys4DDR,
    &quot;nexys_video&quot;:      NexysVideo,
    &quot;minispartan6&quot;:     MiniSpartan6,
    &quot;pipistrello&quot;:      Pipistrello,
    &quot;xcu1525&quot;:          XCU1525,
    &quot;qmtech_wukong&quot;:    Qmtech_WuKong,
    &quot;sds1104xe&quot;:        SDS1104XE,

    # Lattice
    &quot;versa_ecp5&quot;:      VersaECP5,
    &quot;ulx3s&quot;:           ULX3S,
    &quot;hadbadge&quot;:        HADBadge,
    &quot;orangecrab&quot;:      OrangeCrab,
    &quot;camlink_4k&quot;:      CamLink4K,
    &quot;trellisboard&quot;:    TrellisBoard,
    &quot;ecpix5&quot;:          ECPIX5,
    &quot;colorlight_i5&quot;:   Colorlight_i5,

    # Altera/Intel
    &quot;de0nano&quot;:         De0Nano,
    &quot;de10nano&quot;:        De10Nano,
    &quot;qmtech_ep4ce15&quot;:  Qmtech_EP4CE15,
}
</code></pre>
</div>
<div id="load-fpga-bitstream" class="section level4" number="3.2.9.2">
<h4><span class="header-section-number">3.2.9.2</span> Load FPGA bitstream</h4>
<p>上傳 bitstream 到 FPGA 板, 將部份的 log po 於下方, 完整 log, 請看 <a href="https://github.com/marconi1964/FPGA4RISC-V/blob/main/litex_lxterm.log">litex_lxterm.log</a></p>
<pre><code>ubuntu@ubuntu:~/linux-on-litex-vexriscv$ ./make.py --board=qmtech_ep4ce15 --cpu-count=1 --load

INFO:SoC:        __   _ __      _  __  
INFO:SoC:       / /  (_) /____ | |/_/  
INFO:SoC:      / /__/ / __/ -_)&gt;  &lt;    
INFO:SoC:     /____/_/\__/\__/_/|_|  
INFO:SoC:  Build your hardware, easily!
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:Creating SoC... (2021-06-23 22:03:34)
INFO:SoC:--------------------------------------------------------------------------------
INFO:SoC:FPGA device : EP4CE15F23C8.
INFO:SoC:System clock: 50.00MHz.

.......

Info: Command: quartus_pgm -m jtag -c USB-Blaster -o p;/home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.sof@1
Info (213045): Using programming cable &quot;USB-Blaster [2-2.1]&quot;
Info (213011): Using programming file /home/ubuntu/linux-on-litex-vexriscv/build/qmtech_ep4ce15/gateware/qmtech_ep4ce15.sof with checksum 0x0091D628 for device EP4CE15F23@1
Info (209060): Started Programmer operation at Wed Jun 23 22:03:39 2021
Info (209016): Configuring device index 1
Info (209017): Device 1 contains JTAG ID code 0x020F20DD
Info (209007): Configuration succeeded -- 1 device(s) configured
Info (209011): Successfully performed operation(s)
Info (209061): Ended Programmer operation at Wed Jun 23 22:03:40 2021
Info: Quartus Prime Programmer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 329 megabytes
    Info: Processing ended: Wed Jun 23 22:03:40 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:00
$</code></pre>
</div>
<div id="load-linux-images-透過-serial-port-到-fpga-板" class="section level4" number="3.2.9.3">
<h4><span class="header-section-number">3.2.9.3</span> Load Linux images 透過 Serial port 到 FPGA 板</h4>
<pre><code>$ lxterm --images=images/boot.json /dev/ttyUSBX --speed=1e6
$</code></pre>
<p>執行 lxterm 程式後, 再去按下 QMTech FPGA 板子的 RESET 按鍵, 就可以順利從 serial port 下載 Linux images (這是原版漏的內容, 花了半天的時間在空等, 也沒有錯誤訊息, 因為 FPGA 板子比較早開機, 筆電的 images 比較晚送到, 就彼此在等對方. reset FPGA 板子後, 重新開始 negotiation 的 protocol, 馬上開始上傳 images)</p>
<p><img src="../images/LiteX_screenshot.png" width=600/></p>
</div>
</div>
<div id="option-選項---configureuse-the-peripherals" class="section level3" number="3.2.10">
<h3><span class="header-section-number">3.2.10</span> Option 選項 - Configure/Use the peripherals</h3>
<p>參考 <a href="https://github.com/litex-hub/linux-on-litex-vexriscv/blob/master/HOWTO.md">HOWTO</a> 文件來 configure 已及 Linux 週邊設定.</p>
<div id="創建-linux-binaries-optional" class="section level4" number="3.2.10.1">
<h4><span class="header-section-number">3.2.10.1</span> 創建 Linux binaries (optional) :</h4>
<pre><code>$ git clone http://github.com/buildroot/buildroot
$ cd buildroot
$ make BR2_EXTERNAL=../linux-on-litex-vexriscv/buildroot/ litex_vexriscv_defconfig
$ make</code></pre>
<p>產生的 binaries 位於目錄 output/images/ 下</p>
</div>
<div id="創建-opensbi-binary-optional" class="section level4" number="3.2.10.2">
<h4><span class="header-section-number">3.2.10.2</span> 創建 OpenSBI binary (optional) :</h4>
<pre><code>$ git clone https://github.com/litex-hub/opensbi --branch 0.8-linux-on-litex-vexriscv
$ cd opensbi
$ make CROSS_COMPILE=riscv-none-embed- PLATFORM=litex/vexriscv
$</code></pre>
<p>產生的 binary 位於目錄 build/platform/litex/vexriscv/firmware/fw_jump.bin</p>
</div>
<div id="創建-vexriscv-linux-variant-optional-我跳過這部分" class="section level4" number="3.2.10.3">
<h4><span class="header-section-number">3.2.10.3</span> 創建 VexRiscv Linux variant (optional) ：我跳過這部分</h4>
<p>If the VexRiscv configuration you ask isn’t already generated, you will need to install java and SBT on your machine to enable their local on demande generation.</p>
<p>To install java and SBT see Install VexRiscv requirements: <a href="https://github.com/enjoy-digital/VexRiscv-verilog#requirements" class="uri">https://github.com/enjoy-digital/VexRiscv-verilog#requirements</a></p>
</div>
<div id="udev-rules-optional-我跳過這部分" class="section level4" number="3.2.10.4">
<h4><span class="header-section-number">3.2.10.4</span> Udev rules (optional) ： 我跳過這部分</h4>
<p>Not needed but can make loading/flashing bitstreams easier:</p>
<pre><code>$ git clone https://github.com/litex-hub/litex-buildenv-udev
$ cd litex-buildenv-udev
$ make install
$ make reload</code></pre>

</div>
</div>
</div>
</div>
            </section>

          </div>
        </div>
      </div>
<a href="fpga-hello-world-led.html" class="navigation navigation-prev " aria-label="Previous page"><i class="fa fa-angle-left"></i></a>
<a href="references-.html" class="navigation navigation-next " aria-label="Next page"><i class="fa fa-angle-right"></i></a>
    </div>
  </div>
<script src="libs/gitbook-2.6.7/js/app.min.js"></script>
<script src="libs/gitbook-2.6.7/js/lunr.js"></script>
<script src="libs/gitbook-2.6.7/js/clipboard.min.js"></script>
<script src="libs/gitbook-2.6.7/js/plugin-search.js"></script>
<script src="libs/gitbook-2.6.7/js/plugin-sharing.js"></script>
<script src="libs/gitbook-2.6.7/js/plugin-fontsettings.js"></script>
<script src="libs/gitbook-2.6.7/js/plugin-bookdown.js"></script>
<script src="libs/gitbook-2.6.7/js/jquery.highlight.js"></script>
<script src="libs/gitbook-2.6.7/js/plugin-clipboard.js"></script>
<script>
gitbook.require(["gitbook"], function(gitbook) {
gitbook.start({
"sharing": {
"github": false,
"facebook": true,
"twitter": true,
"linkedin": false,
"weibo": false,
"instapaper": false,
"vk": false,
"all": ["facebook", "twitter", "linkedin", "weibo", "instapaper"]
},
"fontsettings": {
"theme": "white",
"family": "sans",
"size": 2
},
"edit": {
"link": null,
"text": null
},
"history": {
"link": null,
"text": null
},
"view": {
"link": null,
"text": null
},
"download": ["FPGA for RISC-V CPU running Linux.pdf", "FPGA for RISC-V CPU running Linux.epub"],
"toc": {
"collapse": "subsection"
}
});
});
</script>

</body>

</html>
