\begin{table}[h!]
	\centering
	\caption{Spill-level cuts for the different run periods.}
	\label{tab:spillQA}
	\begin{tabular}{l|llll}
		\hline
		Description                                                                     & Roadset 57 \& 59 & Roadset 62, 67 \& 70 & Run 5          & Run 6          \\ \hline
		Duty Factor                                                                     & $[15,60] $       & $[10, 60] $          & $[10, 60] $    & $[10, 60] $    \\
		G2SEM                                                                           & $[2e12, 1e13]$   & $[2e12, 1e13]$       & $[2e12, 1e13]$ & $[2e12, 1e13]$ \\
		QIEsum                                                                          & $[4e10, 1e12]$   & $[4e10, 1e12]$       & $[4e10, 1e12]$ & $[4e10, 1e12]$ \\
		FMAG                                                                            & $[1950, 2050]$   & $[1950, 2050]$       & $[1950, 2050]$ & $[1950, 2050]$ \\
		KMAG                                                                            & $[1550,1650]$    & $[1550,1650]$        & $[1550,1650]$  & $[1550,1650]$  \\
		TargetPos                                                                       & $[1,7]$          & $[1,7]$              & $[1,7]$        & $[1,7]$        \\
		Inhibit                                                                         & $[4e9, 1e11]$    & $[4e9, 2e11]$        & $[4e9, 2e11]$  & $[4e9, 2e11]$  \\
		Busy                                                                            & $[4e9, 1e11]$    & $[4e9, 1e11]$        & $[4e9, 1e11]$  & $[4e9, 1e11]$  \\
		AcceptedFPGA1                                                                   & $[1e3, 8e3]$     & $[1e2, 6e3]$         & $[1e2, 6e3]$   & $[1e2, 6e3]$   \\
		AfterInhFPGA1                                                                   & $[1e3, 3e4]$     & $[1e2, 1e4]$         & $[1e2, 1e4]$   & $[1e2, 1e4]$   \\
		Accepted/AfterInh                                                               & $[0.2, 0.9]$     & $[0.2, 1.05]$        & $[0.2, 1.05]$  & $[0.2, 1.05]$  \\
		TSGo                                                                            & $[1e3, 8e3]$     & $[1e2, 6e3]$         & $[1e2, 6e3]$   & $[1e2, 6e3]$   \\
		\begin{tabular}[c]{@{}l@{}}\# of Tracks found \\ per AcceptedFPGA1\end{tabular} &                  &                      &                & $(0.4,1.6)$    \\ \hline
	\end{tabular}
\end{table}
