# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AES_TEST_1.srcs/sources_1/new/aes_pkg.vhd" \
"../../../../AES_TEST_1.srcs/sources_1/new/add_round_key.vhd" \
"../../../../AES_TEST_1.srcs/sim_1/new/add_round_key_tb.vhd" \

# Do not sort compile order
nosort
