#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu May 15 20:11:44 2025
# Process ID: 24784
# Current directory: C:/dakshitha/nano_processor_project/nano_processor.runs/synth_1
# Command line: vivado.exe -log processor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor.tcl
# Log file: C:/dakshitha/nano_processor_project/nano_processor.runs/synth_1/processor.vds
# Journal file: C:/dakshitha/nano_processor_project/nano_processor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source processor.tcl -notrace
Command: synth_design -top processor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20792 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 436.121 ; gain = 95.152
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'processor' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:45]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Program_ROM.vhd:31' bound to instance 'P_ROM' of component 'Program_ROM' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:160]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Program_ROM.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (1#1) [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Program_ROM.vhd:36]
INFO: [Synth 8-3491] module 'Instruction_decoder' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Instruction_decoder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_decoder' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:166]
INFO: [Synth 8-638] synthesizing module 'Instruction_decoder' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Instruction_decoder.vhd:47]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder' of component 'Decoder_2_to_4' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Instruction_decoder.vhd:63]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (2#1) [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Instruction_decoder' (3#1) [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Instruction_decoder.vhd:47]
INFO: [Synth 8-3491] module 'Reg_Bank' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:33' bound to instance 'Register_Bank' of component 'Reg_Bank' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:180]
INFO: [Synth 8-638] synthesizing module 'Reg_Bank' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:48]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_0' of component 'Decoder_3_to_8' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:51]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (4#1) [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:79]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (5#1) [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:88]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:97]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:106]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:115]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:124]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:133]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'Reg_Bank' (6#1) [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:48]
INFO: [Synth 8-3491] module 'MUX_8_way_4_Bit' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/MUX_8_Way_4_Bit.vhd:34' bound to instance 'MUX_A' of component 'MUX_8_way_4_Bit' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:196]
INFO: [Synth 8-638] synthesizing module 'MUX_8_way_4_Bit' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/MUX_8_Way_4_Bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_way_4_Bit' (7#1) [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/MUX_8_Way_4_Bit.vhd:48]
INFO: [Synth 8-3491] module 'MUX_8_way_4_Bit' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/MUX_8_Way_4_Bit.vhd:34' bound to instance 'MUX_B' of component 'MUX_8_way_4_Bit' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:210]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/RCA_4.vhd:34' bound to instance 'Adder_subtractor' of component 'RCA_4' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:224]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/RCA_4.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA0_0' of component 'FA' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/RCA_4.vhd:67]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:54]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (8#1) [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'FA' (9#1) [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA0_1' of component 'FA' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/RCA_4.vhd:75]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA0_2' of component 'FA' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/RCA_4.vhd:83]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA0_3' of component 'FA' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/RCA_4.vhd:91]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA1_0' of component 'FA' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/RCA_4.vhd:108]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA1_1' of component 'FA' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/RCA_4.vhd:116]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA1_2' of component 'FA' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/RCA_4.vhd:124]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA1_3' of component 'FA' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/RCA_4.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (10#1) [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/RCA_4.vhd:44]
INFO: [Synth 8-3491] module 'MUX_2_4' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/MUX_2_4.vhd:34' bound to instance 'MUX_2_way_4_bit' of component 'MUX_2_4' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:236]
INFO: [Synth 8-638] synthesizing module 'MUX_2_4' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/MUX_2_4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_4' (11#1) [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/MUX_2_4.vhd:41]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/LUT_16_7.vhd:30' bound to instance 'LUT' of component 'LUT_16_7' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:245]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/LUT_16_7.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (12#1) [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/imports/new/LUT_16_7.vhd:35]
WARNING: [Synth 8-3848] Net Zero in module/entity processor does not have driver. [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:38]
WARNING: [Synth 8-3848] Net LED_out in module/entity processor does not have driver. [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:39]
WARNING: [Synth 8-3848] Net Anode in module/entity processor does not have driver. [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:41]
WARNING: [Synth 8-3848] Net jmp_flags in module/entity processor does not have driver. [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:149]
WARNING: [Synth 8-3848] Net program_rom_address in module/entity processor does not have driver. [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'processor' (13#1) [C:/dakshitha/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:45]
WARNING: [Synth 8-3331] design RCA_4 has unconnected port C_in
WARNING: [Synth 8-3331] design processor has unconnected port Zero
WARNING: [Synth 8-3331] design processor has unconnected port LED_out[3]
WARNING: [Synth 8-3331] design processor has unconnected port LED_out[2]
WARNING: [Synth 8-3331] design processor has unconnected port LED_out[1]
WARNING: [Synth 8-3331] design processor has unconnected port LED_out[0]
WARNING: [Synth 8-3331] design processor has unconnected port Anode[3]
WARNING: [Synth 8-3331] design processor has unconnected port Anode[2]
WARNING: [Synth 8-3331] design processor has unconnected port Anode[1]
WARNING: [Synth 8-3331] design processor has unconnected port Anode[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 491.609 ; gain = 150.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 491.609 ; gain = 150.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 491.609 ; gain = 150.641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-5544] ROM "default_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 491.609 ; gain = 150.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	                4 Bit    Registers := 8     
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module MUX_8_way_4_Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module RCA_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module MUX_2_4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design processor has unconnected port Zero
WARNING: [Synth 8-3331] design processor has unconnected port LED_out[3]
WARNING: [Synth 8-3331] design processor has unconnected port LED_out[2]
WARNING: [Synth 8-3331] design processor has unconnected port LED_out[1]
WARNING: [Synth 8-3331] design processor has unconnected port LED_out[0]
WARNING: [Synth 8-3331] design processor has unconnected port Anode[3]
WARNING: [Synth 8-3331] design processor has unconnected port Anode[2]
WARNING: [Synth 8-3331] design processor has unconnected port Anode[1]
WARNING: [Synth 8-3331] design processor has unconnected port Anode[0]
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_2/Q_reg[0]' (FDCE) to 'Register_Bank/Reg_7/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank/Reg_7/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_2/Q_reg[1]' (FDCE) to 'Register_Bank/Reg_7/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank/Reg_7/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_2/Q_reg[2]' (FDCE) to 'Register_Bank/Reg_7/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank/Reg_7/Q_reg[2] )
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_2/Q_reg[3]' (FDCE) to 'Register_Bank/Reg_7/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank/Reg_7/Q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank/Reg_0/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_0/Q_reg[1]' (FDCE) to 'Register_Bank/Reg_0/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank/Reg_0/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_0/Q_reg[2]' (FDCE) to 'Register_Bank/Reg_0/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank/Reg_0/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_0/Q_reg[3]' (FDCE) to 'Register_Bank/Reg_0/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank/Reg_0/Q_reg[0] )
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_0/Q_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_1/Q_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_1/Q_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_1/Q_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_1/Q_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_3/Q_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_3/Q_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_3/Q_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_3/Q_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_4/Q_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_4/Q_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_4/Q_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_4/Q_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_5/Q_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_5/Q_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_5/Q_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_5/Q_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_6/Q_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_6/Q_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_6/Q_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_6/Q_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_7/Q_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_7/Q_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_7/Q_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_7/Q_reg[3]) is unused and will be removed from module processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 611.918 ; gain = 270.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 611.918 ; gain = 270.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 611.918 ; gain = 270.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 611.918 ; gain = 270.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 611.918 ; gain = 270.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 611.918 ; gain = 270.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 611.918 ; gain = 270.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 611.918 ; gain = 270.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 611.918 ; gain = 270.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUF  |     9|
|2     |OBUFT |     9|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    18|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 611.918 ; gain = 270.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 611.918 ; gain = 270.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 611.918 ; gain = 270.949
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 719.609 ; gain = 390.914
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/dakshitha/nano_processor_project/nano_processor.runs/synth_1/processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_utilization_synth.rpt -pb processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 719.609 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 15 20:12:05 2025...
