
17. Printing statistics.

=== tt_um_htfab_latch_test ===

   Number of wires:                 12
   Number of wire bits:             47
   Number of public wires:          10
   Number of public wire bits:      45
   Number of ports:                  8
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     sg13g2_buf_1                   24
     sg13g2_dlhq_1                   1
     sg13g2_dllrq_1                  1
     sg13g2_tiehi                    1
     sg13g2_tielo                    1

   Chip area for module '\tt_um_htfab_latch_test': 248.572800
     of which used for sequential elements: 0.000000 (0.00%)

