
LAB10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000fa0  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00000fa0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000084  20000434  000013d4  00020434  2**2
                  ALLOC
  3 .stack        00002000  200004b8  00001458  00020434  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002045c  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000e1a7  00000000  00000000  000204b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000e34  00000000  00000000  0002e65c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00000461  00000000  00000000  0002f490  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000001a0  00000000  00000000  0002f8f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000120  00000000  00000000  0002fa91  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000018f9  00000000  00000000  0002fbb1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00003972  00000000  00000000  000314aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006f73e  00000000  00000000  00034e1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000046c  00000000  00000000  000a455c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
   0:	b8 24 00 20 35 02 00 00 31 02 00 00 31 02 00 00     .$. 5...1...1...
	...
  2c:	31 02 00 00 00 00 00 00 00 00 00 00 31 02 00 00     1...........1...
  3c:	4d 05 00 00 31 02 00 00 31 02 00 00 31 02 00 00     M...1...1...1...
  4c:	31 02 00 00 31 02 00 00 31 02 00 00 31 02 00 00     1...1...1...1...
  5c:	31 02 00 00 31 02 00 00 31 02 00 00 31 02 00 00     1...1...1...1...
  6c:	31 02 00 00 31 02 00 00 c9 06 00 00 31 02 00 00     1...1.......1...
  7c:	31 02 00 00 31 02 00 00 31 02 00 00 fd 01 00 00     1...1...1.......
  8c:	31 02 00 00 31 02 00 00 00 00 00 00 00 00 00 00     1...1...........
  9c:	31 02 00 00 31 02 00 00 31 02 00 00 31 02 00 00     1...1...1...1...
  ac:	31 02 00 00 00 00 00 00                             1.......

000000b4 <__do_global_dtors_aux>:
  b4:	b510      	push	{r4, lr}
  b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
  b8:	7823      	ldrb	r3, [r4, #0]
  ba:	2b00      	cmp	r3, #0
  bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
  be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
  c0:	2b00      	cmp	r3, #0
  c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
  c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
  c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
  c8:	bf00      	nop
  ca:	2301      	movs	r3, #1
  cc:	7023      	strb	r3, [r4, #0]
  ce:	bd10      	pop	{r4, pc}
  d0:	20000434 	.word	0x20000434
  d4:	00000000 	.word	0x00000000
  d8:	00000fa0 	.word	0x00000fa0

000000dc <frame_dummy>:
  dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
  de:	b510      	push	{r4, lr}
  e0:	2b00      	cmp	r3, #0
  e2:	d003      	beq.n	ec <frame_dummy+0x10>
  e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
  e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
  e8:	e000      	b.n	ec <frame_dummy+0x10>
  ea:	bf00      	nop
  ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
  ee:	6803      	ldr	r3, [r0, #0]
  f0:	2b00      	cmp	r3, #0
  f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
  f4:	bd10      	pop	{r4, pc}
  f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
  f8:	2b00      	cmp	r3, #0
  fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
  fc:	4798      	blx	r3
  fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
 100:	00000000 	.word	0x00000000
 104:	20000438 	.word	0x20000438
 108:	00000fa0 	.word	0x00000fa0
 10c:	00000fa0 	.word	0x00000fa0
 110:	00000000 	.word	0x00000000

00000114 <counter_set>:

//============================================================================
void counter_set(uint8_t value)
{
	// Set the Period to be value + 1 Events - as we are zero-base counting
	TC3->COUNT8.PER.reg	 = value;
 114:	4b03      	ldr	r3, [pc, #12]	; (124 <counter_set+0x10>)
 116:	7518      	strb	r0, [r3, #20]
	// If we were in MFRQ mode, do this
	//TC3->COUNT8.CC->reg	 = value;
	while (TC3->COUNT8.STATUS.bit.SYNCBUSY);
 118:	001a      	movs	r2, r3
 11a:	7bd3      	ldrb	r3, [r2, #15]
 11c:	09db      	lsrs	r3, r3, #7
 11e:	d1fc      	bne.n	11a <counter_set+0x6>
}
 120:	4770      	bx	lr
 122:	46c0      	nop			; (mov r8, r8)
 124:	42002c00 	.word	0x42002c00

00000128 <counter_enable>:

//============================================================================
void counter_enable()
{
	TC3->COUNT8.CTRLA.bit.ENABLE = 1;
 128:	4a04      	ldr	r2, [pc, #16]	; (13c <counter_enable+0x14>)
 12a:	8813      	ldrh	r3, [r2, #0]
 12c:	2102      	movs	r1, #2
 12e:	430b      	orrs	r3, r1
 130:	8013      	strh	r3, [r2, #0]
	while (TC3->COUNT8.STATUS.bit.SYNCBUSY);
 132:	7bd3      	ldrb	r3, [r2, #15]
 134:	09db      	lsrs	r3, r3, #7
 136:	d1fc      	bne.n	132 <counter_enable+0xa>

}
 138:	4770      	bx	lr
 13a:	46c0      	nop			; (mov r8, r8)
 13c:	42002c00 	.word	0x42002c00

00000140 <counter_disable>:

//============================================================================
void counter_disable()
{
	TC3->COUNT8.CTRLA.bit.ENABLE = 0;
 140:	4a04      	ldr	r2, [pc, #16]	; (154 <counter_disable+0x14>)
 142:	8813      	ldrh	r3, [r2, #0]
 144:	2102      	movs	r1, #2
 146:	438b      	bics	r3, r1
 148:	8013      	strh	r3, [r2, #0]
	while (TC3->COUNT8.STATUS.bit.SYNCBUSY);
 14a:	7bd3      	ldrb	r3, [r2, #15]
 14c:	09db      	lsrs	r3, r3, #7
 14e:	d1fc      	bne.n	14a <counter_disable+0xa>
}
 150:	4770      	bx	lr
 152:	46c0      	nop			; (mov r8, r8)
 154:	42002c00 	.word	0x42002c00

00000158 <counter_init>:
{
 158:	b510      	push	{r4, lr}
	PM->APBCMASK.bit.TC3_ = 1;
 15a:	4a1a      	ldr	r2, [pc, #104]	; (1c4 <counter_init+0x6c>)
 15c:	6a11      	ldr	r1, [r2, #32]
 15e:	2380      	movs	r3, #128	; 0x80
 160:	011b      	lsls	r3, r3, #4
 162:	430b      	orrs	r3, r1
 164:	6213      	str	r3, [r2, #32]
	PORT->Group[0].DIRSET.reg = (1 << 7);
 166:	4b18      	ldr	r3, [pc, #96]	; (1c8 <counter_init+0x70>)
 168:	2280      	movs	r2, #128	; 0x80
 16a:	609a      	str	r2, [r3, #8]
	PORT->Group[0].DIRSET.reg = (1 << 14);
 16c:	2280      	movs	r2, #128	; 0x80
 16e:	01d2      	lsls	r2, r2, #7
 170:	609a      	str	r2, [r3, #8]
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(GCLK_CLKCTRL_ID_TCC2_TC3) |
 172:	4a16      	ldr	r2, [pc, #88]	; (1cc <counter_init+0x74>)
 174:	4b16      	ldr	r3, [pc, #88]	; (1d0 <counter_init+0x78>)
 176:	805a      	strh	r2, [r3, #2]
	while(GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY);
 178:	001a      	movs	r2, r3
 17a:	7853      	ldrb	r3, [r2, #1]
 17c:	b25b      	sxtb	r3, r3
 17e:	2b00      	cmp	r3, #0
 180:	dbfb      	blt.n	17a <counter_init+0x22>
	counter_disable();
 182:	4b14      	ldr	r3, [pc, #80]	; (1d4 <counter_init+0x7c>)
 184:	4798      	blx	r3
	TC3->COUNT16.INTENSET.reg = TC_INTENSET_OVF;  // Enable overflow interrupt
 186:	4b14      	ldr	r3, [pc, #80]	; (1d8 <counter_init+0x80>)
 188:	2201      	movs	r2, #1
 18a:	735a      	strb	r2, [r3, #13]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 18c:	2180      	movs	r1, #128	; 0x80
 18e:	02c9      	lsls	r1, r1, #11
 190:	4a12      	ldr	r2, [pc, #72]	; (1dc <counter_init+0x84>)
 192:	6011      	str	r1, [r2, #0]
	TC3->COUNT8.CTRLA.bit.MODE = TC_CTRLA_MODE_COUNT8_Val;
 194:	881a      	ldrh	r2, [r3, #0]
 196:	210c      	movs	r1, #12
 198:	438a      	bics	r2, r1
 19a:	2104      	movs	r1, #4
 19c:	430a      	orrs	r2, r1
 19e:	801a      	strh	r2, [r3, #0]
	TC3->COUNT8.CTRLA.bit.WAVEGEN = TC_CTRLA_WAVEGEN_NFRQ_Val;
 1a0:	881a      	ldrh	r2, [r3, #0]
 1a2:	2160      	movs	r1, #96	; 0x60
 1a4:	438a      	bics	r2, r1
 1a6:	801a      	strh	r2, [r3, #0]
	TC3->COUNT8.EVCTRL.bit.EVACT = TC_EVCTRL_EVACT_COUNT_Val;
 1a8:	895a      	ldrh	r2, [r3, #10]
 1aa:	3959      	subs	r1, #89	; 0x59
 1ac:	438a      	bics	r2, r1
 1ae:	2102      	movs	r1, #2
 1b0:	430a      	orrs	r2, r1
 1b2:	815a      	strh	r2, [r3, #10]
	TC3->COUNT8.EVCTRL.bit.TCEI = 1;
 1b4:	895a      	ldrh	r2, [r3, #10]
 1b6:	2120      	movs	r1, #32
 1b8:	430a      	orrs	r2, r1
 1ba:	815a      	strh	r2, [r3, #10]
	counter_set((2 * 4096 - 1));
 1bc:	20ff      	movs	r0, #255	; 0xff
 1be:	4b08      	ldr	r3, [pc, #32]	; (1e0 <counter_init+0x88>)
 1c0:	4798      	blx	r3
}
 1c2:	bd10      	pop	{r4, pc}
 1c4:	40000400 	.word	0x40000400
 1c8:	41004400 	.word	0x41004400
 1cc:	0000401b 	.word	0x0000401b
 1d0:	40000c00 	.word	0x40000c00
 1d4:	00000141 	.word	0x00000141
 1d8:	42002c00 	.word	0x42002c00
 1dc:	e000e100 	.word	0xe000e100
 1e0:	00000115 	.word	0x00000115

000001e4 <counter_flagGet>:

//============================================================================

uint8_t counter_flagGet()
{
	return flag;
 1e4:	4b01      	ldr	r3, [pc, #4]	; (1ec <counter_flagGet+0x8>)
 1e6:	7818      	ldrb	r0, [r3, #0]
 1e8:	b2c0      	uxtb	r0, r0
}
 1ea:	4770      	bx	lr
 1ec:	20000450 	.word	0x20000450

000001f0 <counter_flagSet>:

//============================================================================

void counter_flagSet(uint8_t value)
{
	flag = value;
 1f0:	4b01      	ldr	r3, [pc, #4]	; (1f8 <counter_flagSet+0x8>)
 1f2:	7018      	strb	r0, [r3, #0]
}
 1f4:	4770      	bx	lr
 1f6:	46c0      	nop			; (mov r8, r8)
 1f8:	20000450 	.word	0x20000450

000001fc <TC3_Handler>:
//     | .__/ |  \  .__/
//
//------------------------------------------------------------------------------
void TC3_Handler(void)
{
	if (TC3->COUNT16.INTFLAG.bit.OVF)
 1fc:	4b09      	ldr	r3, [pc, #36]	; (224 <TC3_Handler+0x28>)
 1fe:	7b9b      	ldrb	r3, [r3, #14]
 200:	07db      	lsls	r3, r3, #31
 202:	d400      	bmi.n	206 <TC3_Handler+0xa>
		PORT->Group[0].OUTCLR.reg = (1 << 14);
		//DelayTicks(75);
		PORT->Group[0].OUTCLR.reg = (1 << 07);
		counter_flagSet(1);
	}
 204:	4770      	bx	lr
		TC3->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;  // Clear interrupt flag
 206:	2201      	movs	r2, #1
 208:	4b06      	ldr	r3, [pc, #24]	; (224 <TC3_Handler+0x28>)
 20a:	739a      	strb	r2, [r3, #14]
		PORT->Group[0].OUTSET.reg = (1 << 07);
 20c:	4b06      	ldr	r3, [pc, #24]	; (228 <TC3_Handler+0x2c>)
 20e:	2180      	movs	r1, #128	; 0x80
 210:	6199      	str	r1, [r3, #24]
		PORT->Group[0].OUTSET.reg = (1 << 14);
 212:	2080      	movs	r0, #128	; 0x80
 214:	01c0      	lsls	r0, r0, #7
 216:	6198      	str	r0, [r3, #24]
		PORT->Group[0].OUTCLR.reg = (1 << 14);
 218:	6158      	str	r0, [r3, #20]
		PORT->Group[0].OUTCLR.reg = (1 << 07);
 21a:	6159      	str	r1, [r3, #20]
	flag = value;
 21c:	4b03      	ldr	r3, [pc, #12]	; (22c <TC3_Handler+0x30>)
 21e:	701a      	strb	r2, [r3, #0]
 220:	e7f0      	b.n	204 <TC3_Handler+0x8>
 222:	46c0      	nop			; (mov r8, r8)
 224:	42002c00 	.word	0x42002c00
 228:	41004400 	.word	0x41004400
 22c:	20000450 	.word	0x20000450

00000230 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
 230:	e7fe      	b.n	230 <Dummy_Handler>
	...

00000234 <Reset_Handler>:
{
 234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
 236:	4a2a      	ldr	r2, [pc, #168]	; (2e0 <Reset_Handler+0xac>)
 238:	4b2a      	ldr	r3, [pc, #168]	; (2e4 <Reset_Handler+0xb0>)
 23a:	429a      	cmp	r2, r3
 23c:	d011      	beq.n	262 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
 23e:	001a      	movs	r2, r3
 240:	4b29      	ldr	r3, [pc, #164]	; (2e8 <Reset_Handler+0xb4>)
 242:	429a      	cmp	r2, r3
 244:	d20d      	bcs.n	262 <Reset_Handler+0x2e>
 246:	4a29      	ldr	r2, [pc, #164]	; (2ec <Reset_Handler+0xb8>)
 248:	3303      	adds	r3, #3
 24a:	1a9b      	subs	r3, r3, r2
 24c:	089b      	lsrs	r3, r3, #2
 24e:	3301      	adds	r3, #1
 250:	009b      	lsls	r3, r3, #2
 252:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
 254:	4823      	ldr	r0, [pc, #140]	; (2e4 <Reset_Handler+0xb0>)
 256:	4922      	ldr	r1, [pc, #136]	; (2e0 <Reset_Handler+0xac>)
 258:	588c      	ldr	r4, [r1, r2]
 25a:	5084      	str	r4, [r0, r2]
 25c:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
 25e:	429a      	cmp	r2, r3
 260:	d1fa      	bne.n	258 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
 262:	4a23      	ldr	r2, [pc, #140]	; (2f0 <Reset_Handler+0xbc>)
 264:	4b23      	ldr	r3, [pc, #140]	; (2f4 <Reset_Handler+0xc0>)
 266:	429a      	cmp	r2, r3
 268:	d20a      	bcs.n	280 <Reset_Handler+0x4c>
 26a:	43d3      	mvns	r3, r2
 26c:	4921      	ldr	r1, [pc, #132]	; (2f4 <Reset_Handler+0xc0>)
 26e:	185b      	adds	r3, r3, r1
 270:	2103      	movs	r1, #3
 272:	438b      	bics	r3, r1
 274:	3304      	adds	r3, #4
 276:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
 278:	2100      	movs	r1, #0
 27a:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
 27c:	4293      	cmp	r3, r2
 27e:	d1fc      	bne.n	27a <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
 280:	4a1d      	ldr	r2, [pc, #116]	; (2f8 <Reset_Handler+0xc4>)
 282:	21ff      	movs	r1, #255	; 0xff
 284:	4b1d      	ldr	r3, [pc, #116]	; (2fc <Reset_Handler+0xc8>)
 286:	438b      	bics	r3, r1
 288:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
 28a:	39fd      	subs	r1, #253	; 0xfd
 28c:	2390      	movs	r3, #144	; 0x90
 28e:	005b      	lsls	r3, r3, #1
 290:	4a1b      	ldr	r2, [pc, #108]	; (300 <Reset_Handler+0xcc>)
 292:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
 294:	4a1b      	ldr	r2, [pc, #108]	; (304 <Reset_Handler+0xd0>)
 296:	78d3      	ldrb	r3, [r2, #3]
 298:	2503      	movs	r5, #3
 29a:	43ab      	bics	r3, r5
 29c:	2402      	movs	r4, #2
 29e:	4323      	orrs	r3, r4
 2a0:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
 2a2:	78d3      	ldrb	r3, [r2, #3]
 2a4:	270c      	movs	r7, #12
 2a6:	43bb      	bics	r3, r7
 2a8:	2608      	movs	r6, #8
 2aa:	4333      	orrs	r3, r6
 2ac:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
 2ae:	4b16      	ldr	r3, [pc, #88]	; (308 <Reset_Handler+0xd4>)
 2b0:	7b98      	ldrb	r0, [r3, #14]
 2b2:	2230      	movs	r2, #48	; 0x30
 2b4:	4390      	bics	r0, r2
 2b6:	2220      	movs	r2, #32
 2b8:	4310      	orrs	r0, r2
 2ba:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
 2bc:	7b99      	ldrb	r1, [r3, #14]
 2be:	43b9      	bics	r1, r7
 2c0:	4331      	orrs	r1, r6
 2c2:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
 2c4:	7b9a      	ldrb	r2, [r3, #14]
 2c6:	43aa      	bics	r2, r5
 2c8:	4322      	orrs	r2, r4
 2ca:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
 2cc:	4a0f      	ldr	r2, [pc, #60]	; (30c <Reset_Handler+0xd8>)
 2ce:	6853      	ldr	r3, [r2, #4]
 2d0:	2180      	movs	r1, #128	; 0x80
 2d2:	430b      	orrs	r3, r1
 2d4:	6053      	str	r3, [r2, #4]
        __libc_init_array();
 2d6:	4b0e      	ldr	r3, [pc, #56]	; (310 <Reset_Handler+0xdc>)
 2d8:	4798      	blx	r3
        main();
 2da:	4b0e      	ldr	r3, [pc, #56]	; (314 <Reset_Handler+0xe0>)
 2dc:	4798      	blx	r3
 2de:	e7fe      	b.n	2de <Reset_Handler+0xaa>
 2e0:	00000fa0 	.word	0x00000fa0
 2e4:	20000000 	.word	0x20000000
 2e8:	20000434 	.word	0x20000434
 2ec:	20000004 	.word	0x20000004
 2f0:	20000434 	.word	0x20000434
 2f4:	200004b8 	.word	0x200004b8
 2f8:	e000ed00 	.word	0xe000ed00
 2fc:	00000000 	.word	0x00000000
 300:	41007000 	.word	0x41007000
 304:	41005000 	.word	0x41005000
 308:	41004800 	.word	0x41004800
 30c:	41004000 	.word	0x41004000
 310:	00000821 	.word	0x00000821
 314:	000003f9 	.word	0x000003f9

00000318 <SystemInit>:
 *         Initialize the System and update the SystemCoreClock variable.
 */
void SystemInit(void)
{
        // Keep the default device state after reset
        SystemCoreClock = __SYSTEM_CLOCK;
 318:	4a01      	ldr	r2, [pc, #4]	; (320 <SystemInit+0x8>)
 31a:	4b02      	ldr	r3, [pc, #8]	; (324 <SystemInit+0xc>)
 31c:	601a      	str	r2, [r3, #0]
        return;
}
 31e:	4770      	bx	lr
 320:	000f4240 	.word	0x000f4240
 324:	20000000 	.word	0x20000000

00000328 <event_init>:

//==============================================================================
void event_init()
{
	// Enable the bus clock for the Event System
	PM->APBCMASK.bit.EVSYS_ = 1;
 328:	4a0b      	ldr	r2, [pc, #44]	; (358 <event_init+0x30>)
 32a:	6a13      	ldr	r3, [r2, #32]
 32c:	2102      	movs	r1, #2
 32e:	430b      	orrs	r3, r1
 330:	6213      	str	r3, [r2, #32]

    // Configure the General Clock with the 48MHz clk
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(GCLK_CLKCTRL_ID_EVSYS_0) |
 332:	4a0a      	ldr	r2, [pc, #40]	; (35c <event_init+0x34>)
 334:	4b0a      	ldr	r3, [pc, #40]	; (360 <event_init+0x38>)
 336:	805a      	strh	r2, [r3, #2]
	                    GCLK_CLKCTRL_GEN_GCLK0 |
	                    GCLK_CLKCTRL_CLKEN;
	// Wait for the GCLK to be synchronized
	while(GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY);
 338:	001a      	movs	r2, r3
 33a:	7853      	ldrb	r3, [r2, #1]
 33c:	b25b      	sxtb	r3, r3
 33e:	2b00      	cmp	r3, #0
 340:	dbfb      	blt.n	33a <event_init+0x12>

    // Reset the event system
	EVSYS->CTRL.bit.SWRST = 1;
 342:	4b08      	ldr	r3, [pc, #32]	; (364 <event_init+0x3c>)
 344:	781a      	ldrb	r2, [r3, #0]
 346:	2101      	movs	r1, #1
 348:	430a      	orrs	r2, r1
 34a:	701a      	strb	r2, [r3, #0]
	
	
	//TCC0->EVCTRL.bit.MCEO0 = 1;
    // Use Channel 0 - Note that 1 must be added to the channel in the USER 
    // Set up the User as TC3 (0x12)
	EVSYS->USER.reg = EVSYS_USER_CHANNEL(0+1) | EVSYS_USER_USER(0x12);
 34c:	2289      	movs	r2, #137	; 0x89
 34e:	0052      	lsls	r2, r2, #1
 350:	811a      	strh	r2, [r3, #8]
	
	// Set up the channel generator as TCC0_MCX0 (0x25)
	// The Async and Sync paths both work, but the SINGLE edges don't seem to
	EVSYS->CHANNEL.reg = EVSYS_CHANNEL_CHANNEL(0)         |
 352:	4a05      	ldr	r2, [pc, #20]	; (368 <event_init+0x40>)
 354:	605a      	str	r2, [r3, #4]
	                     EVSYS_CHANNEL_EDGSEL_RISING_EDGE |
						 EVSYS_CHANNEL_PATH_ASYNCHRONOUS   |
						 EVSYS_CHANNEL_EVGEN(0x25);
	
}
 356:	4770      	bx	lr
 358:	40000400 	.word	0x40000400
 35c:	00004007 	.word	0x00004007
 360:	40000c00 	.word	0x40000c00
 364:	42000400 	.word	0x42000400
 368:	06250000 	.word	0x06250000

0000036c <pack12to8>:
//     |    |  \ |  \/  /~~\  |  |___
//
//------------------------------------------------------------------------------

static void pack12to8(uint16_t *input, uint8_t *output, uint16_t count)
{
 36c:	b5f0      	push	{r4, r5, r6, r7, lr}
 36e:	46ce      	mov	lr, r9
 370:	4647      	mov	r7, r8
 372:	b580      	push	{r7, lr}
 374:	4694      	mov	ip, r2
	// count = number of 12-bit samples in input[]
	uint16_t j = 0;
	for (uint16_t i = 0; i < count; i += 2)
 376:	2a00      	cmp	r2, #0
 378:	d01d      	beq.n	3b6 <pack12to8+0x4a>
 37a:	2600      	movs	r6, #0
 37c:	2500      	movs	r5, #0
	{
		uint16_t a = input[i] & 0x0FFF;        // 12 bits
 37e:	0074      	lsls	r4, r6, #1
 380:	5b03      	ldrh	r3, [r0, r4]
 382:	051b      	lsls	r3, r3, #20
 384:	0d1b      	lsrs	r3, r3, #20
		uint16_t b = input[i + 1] & 0x0FFF;
 386:	1904      	adds	r4, r0, r4
 388:	8864      	ldrh	r4, [r4, #2]
 38a:	0524      	lsls	r4, r4, #20
 38c:	0d24      	lsrs	r4, r4, #20

		output[j++] = a >> 4;                  // high 8 bits of a
 38e:	091a      	lsrs	r2, r3, #4
 390:	554a      	strb	r2, [r1, r5]
		output[j++] = ((a & 0x000F) << 4) + (b >> 8); // low 4 of a + high 4 of b
 392:	1caf      	adds	r7, r5, #2
 394:	b2bf      	uxth	r7, r7
		output[j++] = a >> 4;                  // high 8 bits of a
 396:	1c6a      	adds	r2, r5, #1
		output[j++] = ((a & 0x000F) << 4) + (b >> 8); // low 4 of a + high 4 of b
 398:	b292      	uxth	r2, r2
 39a:	011b      	lsls	r3, r3, #4
 39c:	4699      	mov	r9, r3
 39e:	0a23      	lsrs	r3, r4, #8
 3a0:	4698      	mov	r8, r3
 3a2:	464b      	mov	r3, r9
 3a4:	4443      	add	r3, r8
 3a6:	548b      	strb	r3, [r1, r2]
		output[j++] = b & 0x00FF;              // low 8 of b
 3a8:	3503      	adds	r5, #3
 3aa:	b2ad      	uxth	r5, r5
 3ac:	55cc      	strb	r4, [r1, r7]
	for (uint16_t i = 0; i < count; i += 2)
 3ae:	3602      	adds	r6, #2
 3b0:	b2b6      	uxth	r6, r6
 3b2:	45b4      	cmp	ip, r6
 3b4:	d8e3      	bhi.n	37e <pack12to8+0x12>
	}
}
 3b6:	bc0c      	pop	{r2, r3}
 3b8:	4690      	mov	r8, r2
 3ba:	4699      	mov	r9, r3
 3bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

000003c0 <led_writeAll>:
{
 3c0:	b510      	push	{r4, lr}
	unpacked[15] = red;
 3c2:	4b0b      	ldr	r3, [pc, #44]	; (3f0 <led_writeAll+0x30>)
 3c4:	83d8      	strh	r0, [r3, #30]
	unpacked[12] = red;
 3c6:	8318      	strh	r0, [r3, #24]
	unpacked[9] = red;
 3c8:	8258      	strh	r0, [r3, #18]
	unpacked[6] = red;
 3ca:	8198      	strh	r0, [r3, #12]
	unpacked[3] = red;
 3cc:	80d8      	strh	r0, [r3, #6]
	unpacked[14] = green;
 3ce:	8399      	strh	r1, [r3, #28]
	unpacked[11] = green;
 3d0:	82d9      	strh	r1, [r3, #22]
	unpacked[8] = green;
 3d2:	8219      	strh	r1, [r3, #16]
	unpacked[5] = green;
 3d4:	8159      	strh	r1, [r3, #10]
	unpacked[2] = green;
 3d6:	8099      	strh	r1, [r3, #4]
	unpacked[13] = blue;
 3d8:	835a      	strh	r2, [r3, #26]
	unpacked[10] = blue;
 3da:	829a      	strh	r2, [r3, #20]
	unpacked[7] = blue;
 3dc:	81da      	strh	r2, [r3, #14]
	unpacked[4] = blue;
 3de:	811a      	strh	r2, [r3, #8]
	unpacked[1] = blue;
 3e0:	805a      	strh	r2, [r3, #2]
	pack12to8(unpacked, packed_stuff, sizeof(packed_stuff));
 3e2:	0019      	movs	r1, r3
 3e4:	3120      	adds	r1, #32
 3e6:	2218      	movs	r2, #24
 3e8:	0018      	movs	r0, r3
 3ea:	4b02      	ldr	r3, [pc, #8]	; (3f4 <led_writeAll+0x34>)
 3ec:	4798      	blx	r3
}
 3ee:	bd10      	pop	{r4, pc}
 3f0:	20000454 	.word	0x20000454
 3f4:	0000036d 	.word	0x0000036d

000003f8 <main>:
	184, 172, 161, 149, 138, 126, 115, 103, 92, 80,
	69, 57, 46, 34, 23, 11, 0};


int main(void)
{
 3f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 3fa:	46c6      	mov	lr, r8
 3fc:	b500      	push	{lr}
	uint8_t mode = 0;
	uint16_t index = 0;
	uint8_t step = 6;
	
	// Initialize the SAM system 
	SystemInit();
 3fe:	4b3f      	ldr	r3, [pc, #252]	; (4fc <main+0x104>)
 400:	4798      	blx	r3
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 402:	4a3f      	ldr	r2, [pc, #252]	; (500 <main+0x108>)
 404:	4b3f      	ldr	r3, [pc, #252]	; (504 <main+0x10c>)
 406:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 408:	483f      	ldr	r0, [pc, #252]	; (508 <main+0x110>)
 40a:	6a03      	ldr	r3, [r0, #32]
 40c:	021b      	lsls	r3, r3, #8
 40e:	0a1b      	lsrs	r3, r3, #8
 410:	21c0      	movs	r1, #192	; 0xc0
 412:	0609      	lsls	r1, r1, #24
 414:	430b      	orrs	r3, r1
 416:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 418:	2300      	movs	r3, #0
 41a:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 41c:	3307      	adds	r3, #7
 41e:	6013      	str	r3, [r2, #0]
	SysTick_Config(48000); //  Configure the SysTick timer for 1 ms

	// Init the timer and the counter
	timer_init();
 420:	4b3a      	ldr	r3, [pc, #232]	; (50c <main+0x114>)
 422:	4798      	blx	r3
	counter_init();
 424:	4b3a      	ldr	r3, [pc, #232]	; (510 <main+0x118>)
 426:	4798      	blx	r3
	spi_init();
 428:	4b3a      	ldr	r3, [pc, #232]	; (514 <main+0x11c>)
 42a:	4798      	blx	r3
	
	// Set up the events
	event_init();
 42c:	4b3a      	ldr	r3, [pc, #232]	; (518 <main+0x120>)
 42e:	4798      	blx	r3
	
	// Turn on the timer and the counter
    timer_enable();
 430:	4b3a      	ldr	r3, [pc, #232]	; (51c <main+0x124>)
 432:	4798      	blx	r3
	counter_enable();
 434:	4b3a      	ldr	r3, [pc, #232]	; (520 <main+0x128>)
 436:	4798      	blx	r3
	
	// Configure the Arduino LED
	REG_PORT_DIR0 |= PORT_PA17;
 438:	493a      	ldr	r1, [pc, #232]	; (524 <main+0x12c>)
 43a:	680b      	ldr	r3, [r1, #0]
 43c:	2280      	movs	r2, #128	; 0x80
 43e:	0292      	lsls	r2, r2, #10
 440:	4313      	orrs	r3, r2
 442:	600b      	str	r3, [r1, #0]
	REG_PORT_OUTSET0 = PORT_PA17;
 444:	4b38      	ldr	r3, [pc, #224]	; (528 <main+0x130>)
 446:	601a      	str	r2, [r3, #0]
	uint16_t index = 0;
 448:	2500      	movs	r5, #0
	uint8_t color = RED;
 44a:	2600      	movs	r6, #0
	
	while (1)
	{			
		if (mode == 0)
		{
			if (counter_flagGet()) // if flag set
 44c:	4c37      	ldr	r4, [pc, #220]	; (52c <main+0x134>)
					case MAGENTA:
					led_writeAll(4095, 0, fade_down[index]); // fade blue down (to red)
					break;
					
					default:
					led_writeAll(0, 0, 0); // all LEDs off
 44e:	4b38      	ldr	r3, [pc, #224]	; (530 <main+0x138>)
 450:	4698      	mov	r8, r3
				switch (color)
 452:	4f38      	ldr	r7, [pc, #224]	; (534 <main+0x13c>)
 454:	e017      	b.n	486 <main+0x8e>
					led_writeAll(4095, fade_up[index], 0); // fade green up (to yellow)
 456:	006b      	lsls	r3, r5, #1
 458:	4a37      	ldr	r2, [pc, #220]	; (538 <main+0x140>)
 45a:	5a99      	ldrh	r1, [r3, r2]
 45c:	2200      	movs	r2, #0
 45e:	4837      	ldr	r0, [pc, #220]	; (53c <main+0x144>)
 460:	4b33      	ldr	r3, [pc, #204]	; (530 <main+0x138>)
 462:	4798      	blx	r3
					break;
				}
				spi_write(); // send first spi write
 464:	4b36      	ldr	r3, [pc, #216]	; (540 <main+0x148>)
 466:	4798      	blx	r3
				index += step; // step thru table
 468:	3506      	adds	r5, #6
 46a:	b2ad      	uxth	r5, r5
				if (index >= 360) // if table has been stepped through completely
 46c:	2368      	movs	r3, #104	; 0x68
 46e:	33ff      	adds	r3, #255	; 0xff
 470:	429d      	cmp	r5, r3
 472:	d905      	bls.n	480 <main+0x88>
				{
					index = 0; // reset index
					color += 1; // increment color state
 474:	3601      	adds	r6, #1
 476:	b2f6      	uxtb	r6, r6
					index = 0; // reset index
 478:	2500      	movs	r5, #0
					if (color > 5) // after magenta, go to red
 47a:	2e05      	cmp	r6, #5
 47c:	d900      	bls.n	480 <main+0x88>
					{
						color = RED;
 47e:	2600      	movs	r6, #0
					}
				}
				counter_flagSet(0); // clear flag
 480:	2000      	movs	r0, #0
 482:	4b30      	ldr	r3, [pc, #192]	; (544 <main+0x14c>)
 484:	4798      	blx	r3
			if (counter_flagGet()) // if flag set
 486:	47a0      	blx	r4
 488:	2800      	cmp	r0, #0
 48a:	d0fc      	beq.n	486 <main+0x8e>
				switch (color)
 48c:	2e05      	cmp	r6, #5
 48e:	d830      	bhi.n	4f2 <main+0xfa>
 490:	00b3      	lsls	r3, r6, #2
 492:	58fb      	ldr	r3, [r7, r3]
 494:	469f      	mov	pc, r3
					led_writeAll(fade_down[index], 4095, 0); // fade red down (to green)
 496:	006a      	lsls	r2, r5, #1
 498:	4b2b      	ldr	r3, [pc, #172]	; (548 <main+0x150>)
 49a:	189b      	adds	r3, r3, r2
 49c:	2250      	movs	r2, #80	; 0x50
 49e:	5a98      	ldrh	r0, [r3, r2]
 4a0:	2200      	movs	r2, #0
 4a2:	4926      	ldr	r1, [pc, #152]	; (53c <main+0x144>)
 4a4:	4b22      	ldr	r3, [pc, #136]	; (530 <main+0x138>)
 4a6:	4798      	blx	r3
					break;
 4a8:	e7dc      	b.n	464 <main+0x6c>
					led_writeAll(0, 4095, fade_up[index]); // fade blue up (to cyan)
 4aa:	006b      	lsls	r3, r5, #1
 4ac:	4a22      	ldr	r2, [pc, #136]	; (538 <main+0x140>)
 4ae:	5a9a      	ldrh	r2, [r3, r2]
 4b0:	4922      	ldr	r1, [pc, #136]	; (53c <main+0x144>)
 4b2:	2000      	movs	r0, #0
 4b4:	4b1e      	ldr	r3, [pc, #120]	; (530 <main+0x138>)
 4b6:	4798      	blx	r3
					break;
 4b8:	e7d4      	b.n	464 <main+0x6c>
					led_writeAll(0, fade_down[index], 4095); // fade green down (to blue)
 4ba:	006a      	lsls	r2, r5, #1
 4bc:	4b22      	ldr	r3, [pc, #136]	; (548 <main+0x150>)
 4be:	189b      	adds	r3, r3, r2
 4c0:	2250      	movs	r2, #80	; 0x50
 4c2:	5a99      	ldrh	r1, [r3, r2]
 4c4:	4a1d      	ldr	r2, [pc, #116]	; (53c <main+0x144>)
 4c6:	2000      	movs	r0, #0
 4c8:	4b19      	ldr	r3, [pc, #100]	; (530 <main+0x138>)
 4ca:	4798      	blx	r3
					break;
 4cc:	e7ca      	b.n	464 <main+0x6c>
					led_writeAll(fade_up[index], 0, 4095); // fade red up (to magenta)
 4ce:	006b      	lsls	r3, r5, #1
 4d0:	4a19      	ldr	r2, [pc, #100]	; (538 <main+0x140>)
 4d2:	5a98      	ldrh	r0, [r3, r2]
 4d4:	4a19      	ldr	r2, [pc, #100]	; (53c <main+0x144>)
 4d6:	2100      	movs	r1, #0
 4d8:	4b15      	ldr	r3, [pc, #84]	; (530 <main+0x138>)
 4da:	4798      	blx	r3
					break;
 4dc:	e7c2      	b.n	464 <main+0x6c>
					led_writeAll(4095, 0, fade_down[index]); // fade blue down (to red)
 4de:	006a      	lsls	r2, r5, #1
 4e0:	4b19      	ldr	r3, [pc, #100]	; (548 <main+0x150>)
 4e2:	189b      	adds	r3, r3, r2
 4e4:	2250      	movs	r2, #80	; 0x50
 4e6:	5a9a      	ldrh	r2, [r3, r2]
 4e8:	2100      	movs	r1, #0
 4ea:	4814      	ldr	r0, [pc, #80]	; (53c <main+0x144>)
 4ec:	4b10      	ldr	r3, [pc, #64]	; (530 <main+0x138>)
 4ee:	4798      	blx	r3
					break;
 4f0:	e7b8      	b.n	464 <main+0x6c>
					led_writeAll(0, 0, 0); // all LEDs off
 4f2:	2200      	movs	r2, #0
 4f4:	2100      	movs	r1, #0
 4f6:	2000      	movs	r0, #0
 4f8:	47c0      	blx	r8
					break;
 4fa:	e7b3      	b.n	464 <main+0x6c>
 4fc:	00000319 	.word	0x00000319
 500:	e000e010 	.word	0xe000e010
 504:	0000bb7f 	.word	0x0000bb7f
 508:	e000ed00 	.word	0xe000ed00
 50c:	00000779 	.word	0x00000779
 510:	00000159 	.word	0x00000159
 514:	0000055d 	.word	0x0000055d
 518:	00000329 	.word	0x00000329
 51c:	00000811 	.word	0x00000811
 520:	00000129 	.word	0x00000129
 524:	41004400 	.word	0x41004400
 528:	41004418 	.word	0x41004418
 52c:	000001e5 	.word	0x000001e5
 530:	000003c1 	.word	0x000003c1
 534:	000009c0 	.word	0x000009c0
 538:	000009d8 	.word	0x000009d8
 53c:	00000fff 	.word	0x00000fff
 540:	00000691 	.word	0x00000691
 544:	000001f1 	.word	0x000001f1
 548:	00000c58 	.word	0x00000c58

0000054c <SysTick_Handler>:
}


void SysTick_Handler ()
{
	millis++;
 54c:	4a02      	ldr	r2, [pc, #8]	; (558 <SysTick_Handler+0xc>)
 54e:	6813      	ldr	r3, [r2, #0]
 550:	3301      	adds	r3, #1
 552:	6013      	str	r3, [r2, #0]
}
 554:	4770      	bx	lr
 556:	46c0      	nop			; (mov r8, r8)
 558:	2000048c 	.word	0x2000048c

0000055c <spi_init>:
//
//------------------------------------------------------------------------------

//==============================================================================
void spi_init(void)
{
 55c:	b570      	push	{r4, r5, r6, lr}

	// MOSI
	#if (SPI_MOSI_PIN % 2)
	PORT->Group[SPI_MOSI_GROUP].PMUX[SPI_MOSI_PMUX].bit.PMUXO = PORT_PMUX_PMUXO_D_Val;
	#else
	PORT->Group[SPI_MOSI_GROUP].PMUX[SPI_MOSI_PMUX].bit.PMUXE = PORT_PMUX_PMUXE_D_Val;
 55e:	4b3b      	ldr	r3, [pc, #236]	; (64c <spi_init+0xf0>)
 560:	20b5      	movs	r0, #181	; 0xb5
 562:	5c19      	ldrb	r1, [r3, r0]
 564:	260f      	movs	r6, #15
 566:	43b1      	bics	r1, r6
 568:	2503      	movs	r5, #3
 56a:	4329      	orrs	r1, r5
 56c:	5419      	strb	r1, [r3, r0]
	#endif
	PORT->Group[SPI_MOSI_GROUP].PINCFG[SPI_MOSI_PIN].bit.PMUXEN = 1;
 56e:	22ca      	movs	r2, #202	; 0xca
 570:	5c9c      	ldrb	r4, [r3, r2]
 572:	2101      	movs	r1, #1
 574:	430c      	orrs	r4, r1
 576:	549c      	strb	r4, [r3, r2]

	// MISO
	#if (SPI_MISO_PIN % 2)
	PORT->Group[SPI_MISO_GROUP].PMUX[SPI_MISO_PMUX].bit.PMUXO = PORT_PMUX_PMUXO_D_Val;
	#else
	PORT->Group[SPI_MISO_GROUP].PMUX[SPI_MISO_PMUX].bit.PMUXE = PORT_PMUX_PMUXE_D_Val;
 578:	2436      	movs	r4, #54	; 0x36
 57a:	5d1a      	ldrb	r2, [r3, r4]
 57c:	43b2      	bics	r2, r6
 57e:	432a      	orrs	r2, r5
 580:	551a      	strb	r2, [r3, r4]
	#endif
	PORT->Group[SPI_MISO_GROUP].PINCFG[SPI_MISO_PIN].bit.PMUXEN = 1;
 582:	3416      	adds	r4, #22
 584:	5d1a      	ldrb	r2, [r3, r4]
 586:	430a      	orrs	r2, r1
 588:	551a      	strb	r2, [r3, r4]

	// SCK
	#if (SPI_SCK_PIN % 2)
	PORT->Group[SPI_SCK_GROUP].PMUX[SPI_SCK_PMUX].bit.PMUXO = PORT_PMUX_PMUXO_D_Val;
 58a:	5c1c      	ldrb	r4, [r3, r0]
 58c:	220f      	movs	r2, #15
 58e:	4022      	ands	r2, r4
 590:	2430      	movs	r4, #48	; 0x30
 592:	4322      	orrs	r2, r4
 594:	541a      	strb	r2, [r3, r0]
	#else
	PORT->Group[SPI_SCK_GROUP].PMUX[SPI_SCK_PMUX].bit.PMUXE = PORT_PMUX_PMUXE_D_Val;
	#endif
	PORT->Group[SPI_SCK_GROUP].PINCFG[SPI_SCK_PIN].bit.PMUXEN = 1;
 596:	3016      	adds	r0, #22
 598:	5c1a      	ldrb	r2, [r3, r0]
 59a:	430a      	orrs	r2, r1
 59c:	541a      	strb	r2, [r3, r0]

	//////////////////////////////////////////////////////////////////////////////
	// Disable and Reset SPI
	//////////////////////////////////////////////////////////////////////////////
	SERCOM4->SPI.CTRLA.bit.ENABLE = 0;
 59e:	4a2c      	ldr	r2, [pc, #176]	; (650 <spi_init+0xf4>)
 5a0:	6813      	ldr	r3, [r2, #0]
 5a2:	2102      	movs	r1, #2
 5a4:	438b      	bics	r3, r1
 5a6:	6013      	str	r3, [r2, #0]
	while (SERCOM4->SPI.SYNCBUSY.bit.ENABLE);
 5a8:	69d3      	ldr	r3, [r2, #28]
 5aa:	079b      	lsls	r3, r3, #30
 5ac:	d4fc      	bmi.n	5a8 <spi_init+0x4c>

	PM->APBCMASK.reg |= PM_APBCMASK_SERCOM4;
 5ae:	4a29      	ldr	r2, [pc, #164]	; (654 <spi_init+0xf8>)
 5b0:	6a13      	ldr	r3, [r2, #32]
 5b2:	2140      	movs	r1, #64	; 0x40
 5b4:	430b      	orrs	r3, r1
 5b6:	6213      	str	r3, [r2, #32]

	// GCLK setup
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID_SERCOM4_CORE |
 5b8:	4a27      	ldr	r2, [pc, #156]	; (658 <spi_init+0xfc>)
 5ba:	4b28      	ldr	r3, [pc, #160]	; (65c <spi_init+0x100>)
 5bc:	805a      	strh	r2, [r3, #2]
	GCLK_CLKCTRL_GEN_GCLK0 |
	GCLK_CLKCTRL_CLKEN;
	while (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY);
 5be:	001a      	movs	r2, r3
 5c0:	7853      	ldrb	r3, [r2, #1]
 5c2:	b25b      	sxtb	r3, r3
 5c4:	2b00      	cmp	r3, #0
 5c6:	dbfb      	blt.n	5c0 <spi_init+0x64>

	// Reset SPI
	SERCOM4->SPI.CTRLA.bit.SWRST = 1;
 5c8:	4a21      	ldr	r2, [pc, #132]	; (650 <spi_init+0xf4>)
 5ca:	6813      	ldr	r3, [r2, #0]
 5cc:	2101      	movs	r1, #1
 5ce:	430b      	orrs	r3, r1
 5d0:	6013      	str	r3, [r2, #0]
	while (SERCOM4->SPI.CTRLA.bit.SWRST || SERCOM4->SPI.SYNCBUSY.bit.SWRST);
 5d2:	6813      	ldr	r3, [r2, #0]
 5d4:	07db      	lsls	r3, r3, #31
 5d6:	d4fc      	bmi.n	5d2 <spi_init+0x76>
 5d8:	69d3      	ldr	r3, [r2, #28]
 5da:	07db      	lsls	r3, r3, #31
 5dc:	d4f9      	bmi.n	5d2 <spi_init+0x76>

	//////////////////////////////////////////////////////////////////////////////
	// Configure SPI
	//////////////////////////////////////////////////////////////////////////////
	SERCOM4->SPI.CTRLA.bit.DIPO = 0; // MISO on PAD0
 5de:	4b1c      	ldr	r3, [pc, #112]	; (650 <spi_init+0xf4>)
 5e0:	681a      	ldr	r2, [r3, #0]
 5e2:	491f      	ldr	r1, [pc, #124]	; (660 <spi_init+0x104>)
 5e4:	400a      	ands	r2, r1
 5e6:	601a      	str	r2, [r3, #0]
	SERCOM4->SPI.CTRLA.bit.DOPO = 1; // MOSI on PAD2, SCK on PAD3
 5e8:	681a      	ldr	r2, [r3, #0]
 5ea:	491e      	ldr	r1, [pc, #120]	; (664 <spi_init+0x108>)
 5ec:	4011      	ands	r1, r2
 5ee:	2280      	movs	r2, #128	; 0x80
 5f0:	0252      	lsls	r2, r2, #9
 5f2:	430a      	orrs	r2, r1
 5f4:	601a      	str	r2, [r3, #0]
	SERCOM4->SPI.CTRLA.bit.DORD = 0; // MSB first
 5f6:	681a      	ldr	r2, [r3, #0]
 5f8:	491b      	ldr	r1, [pc, #108]	; (668 <spi_init+0x10c>)
 5fa:	400a      	ands	r2, r1
 5fc:	601a      	str	r2, [r3, #0]
	SERCOM4->SPI.CTRLA.bit.CPOL = 0; // Clock idle low
 5fe:	681a      	ldr	r2, [r3, #0]
 600:	491a      	ldr	r1, [pc, #104]	; (66c <spi_init+0x110>)
 602:	400a      	ands	r2, r1
 604:	601a      	str	r2, [r3, #0]
	SERCOM4->SPI.CTRLA.bit.CPHA = 0; // Sample on leading edge
 606:	681a      	ldr	r2, [r3, #0]
 608:	4919      	ldr	r1, [pc, #100]	; (670 <spi_init+0x114>)
 60a:	400a      	ands	r2, r1
 60c:	601a      	str	r2, [r3, #0]
	SERCOM4->SPI.CTRLA.bit.MODE = 3; // Master mode
 60e:	681a      	ldr	r2, [r3, #0]
 610:	211c      	movs	r1, #28
 612:	438a      	bics	r2, r1
 614:	3910      	subs	r1, #16
 616:	430a      	orrs	r2, r1
 618:	601a      	str	r2, [r3, #0]

	SERCOM4->SPI.CTRLB.bit.RXEN = 1;
 61a:	6859      	ldr	r1, [r3, #4]
 61c:	2280      	movs	r2, #128	; 0x80
 61e:	0292      	lsls	r2, r2, #10
 620:	430a      	orrs	r2, r1
 622:	605a      	str	r2, [r3, #4]
	while (SERCOM4->SPI.SYNCBUSY.bit.CTRLB);
 624:	001a      	movs	r2, r3
 626:	69d3      	ldr	r3, [r2, #28]
 628:	075b      	lsls	r3, r3, #29
 62a:	d4fc      	bmi.n	626 <spi_init+0xca>

	// Baud: Fspi = 48MHz / (2 * (BAUD + 1)) = ~2MHz
	SERCOM4->SPI.BAUD.reg = 11;
 62c:	4b08      	ldr	r3, [pc, #32]	; (650 <spi_init+0xf4>)
 62e:	220b      	movs	r2, #11
 630:	731a      	strb	r2, [r3, #12]

	SERCOM4->SPI.CTRLA.bit.ENABLE = 1;
 632:	681a      	ldr	r2, [r3, #0]
 634:	2102      	movs	r1, #2
 636:	430a      	orrs	r2, r1
 638:	601a      	str	r2, [r3, #0]
	while (SERCOM4->SPI.SYNCBUSY.bit.ENABLE);
 63a:	001a      	movs	r2, r3
 63c:	69d3      	ldr	r3, [r2, #28]
 63e:	079b      	lsls	r3, r3, #30
 640:	d4fc      	bmi.n	63c <spi_init+0xe0>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 642:	2280      	movs	r2, #128	; 0x80
 644:	0192      	lsls	r2, r2, #6
 646:	4b0b      	ldr	r3, [pc, #44]	; (674 <spi_init+0x118>)
 648:	601a      	str	r2, [r3, #0]

	NVIC_EnableIRQ(SERCOM4_IRQn);
}
 64a:	bd70      	pop	{r4, r5, r6, pc}
 64c:	41004400 	.word	0x41004400
 650:	42001800 	.word	0x42001800
 654:	40000400 	.word	0x40000400
 658:	00004018 	.word	0x00004018
 65c:	40000c00 	.word	0x40000c00
 660:	ffcfffff 	.word	0xffcfffff
 664:	fffcffff 	.word	0xfffcffff
 668:	bfffffff 	.word	0xbfffffff
 66c:	dfffffff 	.word	0xdfffffff
 670:	efffffff 	.word	0xefffffff
 674:	e000e100 	.word	0xe000e100

00000678 <spi_lock>:

//==============================================================================

uint8_t spi_lock()
{
	if (busy) // spi already busy
 678:	4b04      	ldr	r3, [pc, #16]	; (68c <spi_lock+0x14>)
 67a:	781b      	ldrb	r3, [r3, #0]
	{
		return 0;
 67c:	2000      	movs	r0, #0
	if (busy) // spi already busy
 67e:	2b00      	cmp	r3, #0
 680:	d103      	bne.n	68a <spi_lock+0x12>
	}
	else
	{
		busy = 1;
 682:	2201      	movs	r2, #1
 684:	4b01      	ldr	r3, [pc, #4]	; (68c <spi_lock+0x14>)
 686:	701a      	strb	r2, [r3, #0]
		return 1; // lock spi
 688:	3001      	adds	r0, #1
	}
}
 68a:	4770      	bx	lr
 68c:	20000490 	.word	0x20000490

00000690 <spi_write>:
{
 690:	b510      	push	{r4, lr}
	if (!spi_lock())
 692:	4b08      	ldr	r3, [pc, #32]	; (6b4 <spi_write+0x24>)
 694:	4798      	blx	r3
 696:	2800      	cmp	r0, #0
 698:	d00a      	beq.n	6b0 <spi_write+0x20>
	data_sent = 0;
 69a:	2200      	movs	r2, #0
 69c:	4b06      	ldr	r3, [pc, #24]	; (6b8 <spi_write+0x28>)
 69e:	701a      	strb	r2, [r3, #0]
	i = 1;
 6a0:	3201      	adds	r2, #1
 6a2:	4b06      	ldr	r3, [pc, #24]	; (6bc <spi_write+0x2c>)
 6a4:	701a      	strb	r2, [r3, #0]
    SERCOM4->SPI.DATA.reg = packed_stuff[0];
 6a6:	4b06      	ldr	r3, [pc, #24]	; (6c0 <spi_write+0x30>)
 6a8:	7819      	ldrb	r1, [r3, #0]
 6aa:	4b06      	ldr	r3, [pc, #24]	; (6c4 <spi_write+0x34>)
 6ac:	6299      	str	r1, [r3, #40]	; 0x28
	SERCOM4->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_DRE;
 6ae:	759a      	strb	r2, [r3, #22]
}
 6b0:	bd10      	pop	{r4, pc}
 6b2:	46c0      	nop			; (mov r8, r8)
 6b4:	00000679 	.word	0x00000679
 6b8:	20000004 	.word	0x20000004
 6bc:	20000005 	.word	0x20000005
 6c0:	20000474 	.word	0x20000474
 6c4:	42001800 	.word	0x42001800

000006c8 <SERCOM4_Handler>:
//
//------------------------------------------------------------------------------
void SERCOM4_Handler()
{	    
	// Data register empty
	if (SERCOM4->SPI.INTFLAG.bit.DRE) 
 6c8:	4b16      	ldr	r3, [pc, #88]	; (724 <SERCOM4_Handler+0x5c>)
 6ca:	7e1b      	ldrb	r3, [r3, #24]
 6cc:	07db      	lsls	r3, r3, #31
 6ce:	d511      	bpl.n	6f4 <SERCOM4_Handler+0x2c>
	{
	    // Ready to transmit next byte
		if (i < 24)
 6d0:	4b15      	ldr	r3, [pc, #84]	; (728 <SERCOM4_Handler+0x60>)
 6d2:	781b      	ldrb	r3, [r3, #0]
 6d4:	b2db      	uxtb	r3, r3
 6d6:	2b17      	cmp	r3, #23
 6d8:	d811      	bhi.n	6fe <SERCOM4_Handler+0x36>
		{
			SERCOM4->SPI.DATA.reg = packed_stuff[i++];
 6da:	4913      	ldr	r1, [pc, #76]	; (728 <SERCOM4_Handler+0x60>)
 6dc:	780b      	ldrb	r3, [r1, #0]
 6de:	b2db      	uxtb	r3, r3
 6e0:	1c5a      	adds	r2, r3, #1
 6e2:	b2d2      	uxtb	r2, r2
 6e4:	700a      	strb	r2, [r1, #0]
 6e6:	4a11      	ldr	r2, [pc, #68]	; (72c <SERCOM4_Handler+0x64>)
 6e8:	5cd2      	ldrb	r2, [r2, r3]
 6ea:	4b0e      	ldr	r3, [pc, #56]	; (724 <SERCOM4_Handler+0x5c>)
 6ec:	629a      	str	r2, [r3, #40]	; 0x28
		else
		{
			SERCOM4->SPI.INTENCLR.reg = SERCOM_SPI_INTENCLR_DRE;
			SERCOM4->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_TXC;
		}
		SERCOM4->SPI.INTFLAG.reg = SERCOM_SPI_INTFLAG_DRE; // Clear flag
 6ee:	2201      	movs	r2, #1
 6f0:	4b0c      	ldr	r3, [pc, #48]	; (724 <SERCOM4_Handler+0x5c>)
 6f2:	761a      	strb	r2, [r3, #24]
	   }
	
	// Transfer complete
	if (SERCOM4->SPI.INTFLAG.bit.TXC) 
 6f4:	4b0b      	ldr	r3, [pc, #44]	; (724 <SERCOM4_Handler+0x5c>)
 6f6:	7e1b      	ldrb	r3, [r3, #24]
 6f8:	079b      	lsls	r3, r3, #30
 6fa:	d406      	bmi.n	70a <SERCOM4_Handler+0x42>
		SERCOM4->SPI.INTENCLR.reg = SERCOM_SPI_INTENCLR_TXC;
		i = 1;
		data_sent = 1;
		spi_unlock();  // release SPI lock
	}
 6fc:	4770      	bx	lr
			SERCOM4->SPI.INTENCLR.reg = SERCOM_SPI_INTENCLR_DRE;
 6fe:	4b09      	ldr	r3, [pc, #36]	; (724 <SERCOM4_Handler+0x5c>)
 700:	2201      	movs	r2, #1
 702:	751a      	strb	r2, [r3, #20]
			SERCOM4->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_TXC;
 704:	3201      	adds	r2, #1
 706:	759a      	strb	r2, [r3, #22]
 708:	e7f1      	b.n	6ee <SERCOM4_Handler+0x26>
		SERCOM4->SPI.INTFLAG.reg = SERCOM_SPI_INTFLAG_TXC;
 70a:	4b06      	ldr	r3, [pc, #24]	; (724 <SERCOM4_Handler+0x5c>)
 70c:	2202      	movs	r2, #2
 70e:	761a      	strb	r2, [r3, #24]
		SERCOM4->SPI.INTENCLR.reg = SERCOM_SPI_INTENCLR_TXC;
 710:	751a      	strb	r2, [r3, #20]
		i = 1;
 712:	2301      	movs	r3, #1
 714:	4a04      	ldr	r2, [pc, #16]	; (728 <SERCOM4_Handler+0x60>)
 716:	7013      	strb	r3, [r2, #0]
		data_sent = 1;
 718:	4a05      	ldr	r2, [pc, #20]	; (730 <SERCOM4_Handler+0x68>)
 71a:	7013      	strb	r3, [r2, #0]
	busy = 0; // unlock spi
 71c:	2200      	movs	r2, #0
 71e:	4b05      	ldr	r3, [pc, #20]	; (734 <SERCOM4_Handler+0x6c>)
 720:	701a      	strb	r2, [r3, #0]
 722:	e7eb      	b.n	6fc <SERCOM4_Handler+0x34>
 724:	42001800 	.word	0x42001800
 728:	20000005 	.word	0x20000005
 72c:	20000474 	.word	0x20000474
 730:	20000004 	.word	0x20000004
 734:	20000490 	.word	0x20000490

00000738 <timer_set_period>:
}

//============================================================================
void timer_set_period(uint32_t period)
{
	TCC0->PERB.reg = period;
 738:	4b0e      	ldr	r3, [pc, #56]	; (774 <timer_set_period+0x3c>)
 73a:	66d8      	str	r0, [r3, #108]	; 0x6c
	// Set the time to count and wait for synchronization.
	TCC0->CCB[0].bit.CCB = period/2;
 73c:	01c0      	lsls	r0, r0, #7
 73e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 740:	0a00      	lsrs	r0, r0, #8
 742:	0e12      	lsrs	r2, r2, #24
 744:	0612      	lsls	r2, r2, #24
 746:	4302      	orrs	r2, r0
 748:	671a      	str	r2, [r3, #112]	; 0x70
	TCC0->CCB[1].bit.CCB = period/2;
 74a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 74c:	0e12      	lsrs	r2, r2, #24
 74e:	0612      	lsls	r2, r2, #24
 750:	4302      	orrs	r2, r0
 752:	675a      	str	r2, [r3, #116]	; 0x74
	TCC0->CCB[2].bit.CCB = period/2;
 754:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 756:	0e12      	lsrs	r2, r2, #24
 758:	0612      	lsls	r2, r2, #24
 75a:	4302      	orrs	r2, r0
 75c:	679a      	str	r2, [r3, #120]	; 0x78
	TCC0->CCB[3].bit.CCB = period/2;
 75e:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 760:	0e12      	lsrs	r2, r2, #24
 762:	0612      	lsls	r2, r2, #24
 764:	4310      	orrs	r0, r2
 766:	67d8      	str	r0, [r3, #124]	; 0x7c
	while (TCC0->SYNCBUSY.bit.CCB0);
 768:	001a      	movs	r2, r3
 76a:	6893      	ldr	r3, [r2, #8]
 76c:	031b      	lsls	r3, r3, #12
 76e:	d4fc      	bmi.n	76a <timer_set_period+0x32>
}
 770:	4770      	bx	lr
 772:	46c0      	nop			; (mov r8, r8)
 774:	42002000 	.word	0x42002000

00000778 <timer_init>:
{
 778:	b510      	push	{r4, lr}
	PM->APBCMASK.bit.TCC0_ = 1;
 77a:	4a1e      	ldr	r2, [pc, #120]	; (7f4 <timer_init+0x7c>)
 77c:	6a11      	ldr	r1, [r2, #32]
 77e:	2380      	movs	r3, #128	; 0x80
 780:	005b      	lsls	r3, r3, #1
 782:	430b      	orrs	r3, r1
 784:	6213      	str	r3, [r2, #32]
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(GCLK_CLKCTRL_ID_TCC0_TCC1) |
 786:	4a1c      	ldr	r2, [pc, #112]	; (7f8 <timer_init+0x80>)
 788:	4b1c      	ldr	r3, [pc, #112]	; (7fc <timer_init+0x84>)
 78a:	805a      	strh	r2, [r3, #2]
	while(GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY);
 78c:	001a      	movs	r2, r3
 78e:	7853      	ldrb	r3, [r2, #1]
 790:	b25b      	sxtb	r3, r3
 792:	2b00      	cmp	r3, #0
 794:	dbfb      	blt.n	78e <timer_init+0x16>
}

//============================================================================
void timer_disable()
{
	TCC0->CTRLA.bit.ENABLE = 0;
 796:	4a1a      	ldr	r2, [pc, #104]	; (800 <timer_init+0x88>)
 798:	6813      	ldr	r3, [r2, #0]
 79a:	2102      	movs	r1, #2
 79c:	438b      	bics	r3, r1
 79e:	6013      	str	r3, [r2, #0]
	PORT->Group[0].PINCFG[15].bit.PMUXEN = 1;
 7a0:	4918      	ldr	r1, [pc, #96]	; (804 <timer_init+0x8c>)
 7a2:	204f      	movs	r0, #79	; 0x4f
 7a4:	5c0b      	ldrb	r3, [r1, r0]
 7a6:	2401      	movs	r4, #1
 7a8:	4323      	orrs	r3, r4
 7aa:	540b      	strb	r3, [r1, r0]
	PORT->Group[0].PMUX[15/2].bit.PMUXO = PORT_PMUX_PMUXO_F_Val;
 7ac:	3818      	subs	r0, #24
 7ae:	5c0c      	ldrb	r4, [r1, r0]
 7b0:	230f      	movs	r3, #15
 7b2:	4023      	ands	r3, r4
 7b4:	2450      	movs	r4, #80	; 0x50
 7b6:	4323      	orrs	r3, r4
 7b8:	540b      	strb	r3, [r1, r0]
	TCC0->WAVE.bit.WAVEGEN = TCC_WAVE_WAVEGEN_MFRQ_Val; // match frequency mode
 7ba:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 7bc:	2107      	movs	r1, #7
 7be:	438b      	bics	r3, r1
 7c0:	3906      	subs	r1, #6
 7c2:	430b      	orrs	r3, r1
 7c4:	63d3      	str	r3, [r2, #60]	; 0x3c
	while (TCC0->SYNCBUSY.bit.WAVE);                    // wait for synchronization
 7c6:	6893      	ldr	r3, [r2, #8]
 7c8:	065b      	lsls	r3, r3, #25
 7ca:	d4fc      	bmi.n	7c6 <timer_init+0x4e>
	timer_set_period(1000);
 7cc:	20fa      	movs	r0, #250	; 0xfa
 7ce:	0080      	lsls	r0, r0, #2
 7d0:	4b0d      	ldr	r3, [pc, #52]	; (808 <timer_init+0x90>)
 7d2:	4798      	blx	r3
	TCC0->CTRLA.bit.PRESCALER = 0;
 7d4:	4b0a      	ldr	r3, [pc, #40]	; (800 <timer_init+0x88>)
 7d6:	681a      	ldr	r2, [r3, #0]
 7d8:	490c      	ldr	r1, [pc, #48]	; (80c <timer_init+0x94>)
 7da:	400a      	ands	r2, r1
 7dc:	601a      	str	r2, [r3, #0]
	TCC0->EVCTRL.bit.MCEO0 = 1;
 7de:	6a19      	ldr	r1, [r3, #32]
 7e0:	2280      	movs	r2, #128	; 0x80
 7e2:	0452      	lsls	r2, r2, #17
 7e4:	430a      	orrs	r2, r1
 7e6:	621a      	str	r2, [r3, #32]
	TCC0->CTRLA.bit.ENABLE = 1;
 7e8:	681a      	ldr	r2, [r3, #0]
 7ea:	2102      	movs	r1, #2
 7ec:	430a      	orrs	r2, r1
 7ee:	601a      	str	r2, [r3, #0]
}
 7f0:	bd10      	pop	{r4, pc}
 7f2:	46c0      	nop			; (mov r8, r8)
 7f4:	40000400 	.word	0x40000400
 7f8:	0000401a 	.word	0x0000401a
 7fc:	40000c00 	.word	0x40000c00
 800:	42002000 	.word	0x42002000
 804:	41004400 	.word	0x41004400
 808:	00000739 	.word	0x00000739
 80c:	fffff8ff 	.word	0xfffff8ff

00000810 <timer_enable>:
	TCC0->CTRLA.bit.ENABLE = 1;
 810:	4a02      	ldr	r2, [pc, #8]	; (81c <timer_enable+0xc>)
 812:	6813      	ldr	r3, [r2, #0]
 814:	2102      	movs	r1, #2
 816:	430b      	orrs	r3, r1
 818:	6013      	str	r3, [r2, #0]
}
 81a:	4770      	bx	lr
 81c:	42002000 	.word	0x42002000

00000820 <__libc_init_array>:
 820:	b570      	push	{r4, r5, r6, lr}
 822:	4e0d      	ldr	r6, [pc, #52]	; (858 <__libc_init_array+0x38>)
 824:	4d0d      	ldr	r5, [pc, #52]	; (85c <__libc_init_array+0x3c>)
 826:	2400      	movs	r4, #0
 828:	1bad      	subs	r5, r5, r6
 82a:	10ad      	asrs	r5, r5, #2
 82c:	d005      	beq.n	83a <__libc_init_array+0x1a>
 82e:	00a3      	lsls	r3, r4, #2
 830:	58f3      	ldr	r3, [r6, r3]
 832:	3401      	adds	r4, #1
 834:	4798      	blx	r3
 836:	42a5      	cmp	r5, r4
 838:	d1f9      	bne.n	82e <__libc_init_array+0xe>
 83a:	f000 fb9f 	bl	f7c <_init>
 83e:	4e08      	ldr	r6, [pc, #32]	; (860 <__libc_init_array+0x40>)
 840:	4d08      	ldr	r5, [pc, #32]	; (864 <__libc_init_array+0x44>)
 842:	2400      	movs	r4, #0
 844:	1bad      	subs	r5, r5, r6
 846:	10ad      	asrs	r5, r5, #2
 848:	d005      	beq.n	856 <__libc_init_array+0x36>
 84a:	00a3      	lsls	r3, r4, #2
 84c:	58f3      	ldr	r3, [r6, r3]
 84e:	3401      	adds	r4, #1
 850:	4798      	blx	r3
 852:	42a5      	cmp	r5, r4
 854:	d1f9      	bne.n	84a <__libc_init_array+0x2a>
 856:	bd70      	pop	{r4, r5, r6, pc}
 858:	00000f88 	.word	0x00000f88
 85c:	00000f88 	.word	0x00000f88
 860:	00000f88 	.word	0x00000f88
 864:	00000f90 	.word	0x00000f90

00000868 <register_fini>:
 868:	4b03      	ldr	r3, [pc, #12]	; (878 <register_fini+0x10>)
 86a:	b510      	push	{r4, lr}
 86c:	2b00      	cmp	r3, #0
 86e:	d002      	beq.n	876 <register_fini+0xe>
 870:	4802      	ldr	r0, [pc, #8]	; (87c <register_fini+0x14>)
 872:	f000 f805 	bl	880 <atexit>
 876:	bd10      	pop	{r4, pc}
 878:	00000000 	.word	0x00000000
 87c:	00000891 	.word	0x00000891

00000880 <atexit>:
 880:	b510      	push	{r4, lr}
 882:	0001      	movs	r1, r0
 884:	2300      	movs	r3, #0
 886:	2200      	movs	r2, #0
 888:	2000      	movs	r0, #0
 88a:	f000 f81f 	bl	8cc <__register_exitproc>
 88e:	bd10      	pop	{r4, pc}

00000890 <__libc_fini_array>:
 890:	b570      	push	{r4, r5, r6, lr}
 892:	4b09      	ldr	r3, [pc, #36]	; (8b8 <__libc_fini_array+0x28>)
 894:	4c09      	ldr	r4, [pc, #36]	; (8bc <__libc_fini_array+0x2c>)
 896:	1ae4      	subs	r4, r4, r3
 898:	10a4      	asrs	r4, r4, #2
 89a:	d009      	beq.n	8b0 <__libc_fini_array+0x20>
 89c:	4a08      	ldr	r2, [pc, #32]	; (8c0 <__libc_fini_array+0x30>)
 89e:	18a5      	adds	r5, r4, r2
 8a0:	00ad      	lsls	r5, r5, #2
 8a2:	18ed      	adds	r5, r5, r3
 8a4:	682b      	ldr	r3, [r5, #0]
 8a6:	3c01      	subs	r4, #1
 8a8:	4798      	blx	r3
 8aa:	3d04      	subs	r5, #4
 8ac:	2c00      	cmp	r4, #0
 8ae:	d1f9      	bne.n	8a4 <__libc_fini_array+0x14>
 8b0:	f000 fb6e 	bl	f90 <_fini>
 8b4:	bd70      	pop	{r4, r5, r6, pc}
 8b6:	46c0      	nop			; (mov r8, r8)
 8b8:	00000f9c 	.word	0x00000f9c
 8bc:	00000fa0 	.word	0x00000fa0
 8c0:	3fffffff 	.word	0x3fffffff

000008c4 <__retarget_lock_acquire_recursive>:
 8c4:	4770      	bx	lr
 8c6:	46c0      	nop			; (mov r8, r8)

000008c8 <__retarget_lock_release_recursive>:
 8c8:	4770      	bx	lr
 8ca:	46c0      	nop			; (mov r8, r8)

000008cc <__register_exitproc>:
 8cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8ce:	464e      	mov	r6, r9
 8d0:	4645      	mov	r5, r8
 8d2:	46de      	mov	lr, fp
 8d4:	4657      	mov	r7, sl
 8d6:	b5e0      	push	{r5, r6, r7, lr}
 8d8:	4d36      	ldr	r5, [pc, #216]	; (9b4 <__register_exitproc+0xe8>)
 8da:	b083      	sub	sp, #12
 8dc:	0006      	movs	r6, r0
 8de:	6828      	ldr	r0, [r5, #0]
 8e0:	4698      	mov	r8, r3
 8e2:	000f      	movs	r7, r1
 8e4:	4691      	mov	r9, r2
 8e6:	f7ff ffed 	bl	8c4 <__retarget_lock_acquire_recursive>
 8ea:	4b33      	ldr	r3, [pc, #204]	; (9b8 <__register_exitproc+0xec>)
 8ec:	681c      	ldr	r4, [r3, #0]
 8ee:	23a4      	movs	r3, #164	; 0xa4
 8f0:	005b      	lsls	r3, r3, #1
 8f2:	58e0      	ldr	r0, [r4, r3]
 8f4:	2800      	cmp	r0, #0
 8f6:	d052      	beq.n	99e <__register_exitproc+0xd2>
 8f8:	6843      	ldr	r3, [r0, #4]
 8fa:	2b1f      	cmp	r3, #31
 8fc:	dc13      	bgt.n	926 <__register_exitproc+0x5a>
 8fe:	1c5a      	adds	r2, r3, #1
 900:	9201      	str	r2, [sp, #4]
 902:	2e00      	cmp	r6, #0
 904:	d128      	bne.n	958 <__register_exitproc+0x8c>
 906:	9a01      	ldr	r2, [sp, #4]
 908:	3302      	adds	r3, #2
 90a:	009b      	lsls	r3, r3, #2
 90c:	6042      	str	r2, [r0, #4]
 90e:	501f      	str	r7, [r3, r0]
 910:	6828      	ldr	r0, [r5, #0]
 912:	f7ff ffd9 	bl	8c8 <__retarget_lock_release_recursive>
 916:	2000      	movs	r0, #0
 918:	b003      	add	sp, #12
 91a:	bc3c      	pop	{r2, r3, r4, r5}
 91c:	4690      	mov	r8, r2
 91e:	4699      	mov	r9, r3
 920:	46a2      	mov	sl, r4
 922:	46ab      	mov	fp, r5
 924:	bdf0      	pop	{r4, r5, r6, r7, pc}
 926:	4b25      	ldr	r3, [pc, #148]	; (9bc <__register_exitproc+0xf0>)
 928:	2b00      	cmp	r3, #0
 92a:	d03d      	beq.n	9a8 <__register_exitproc+0xdc>
 92c:	20c8      	movs	r0, #200	; 0xc8
 92e:	0040      	lsls	r0, r0, #1
 930:	e000      	b.n	934 <__register_exitproc+0x68>
 932:	bf00      	nop
 934:	2800      	cmp	r0, #0
 936:	d037      	beq.n	9a8 <__register_exitproc+0xdc>
 938:	22a4      	movs	r2, #164	; 0xa4
 93a:	2300      	movs	r3, #0
 93c:	0052      	lsls	r2, r2, #1
 93e:	58a1      	ldr	r1, [r4, r2]
 940:	6043      	str	r3, [r0, #4]
 942:	6001      	str	r1, [r0, #0]
 944:	50a0      	str	r0, [r4, r2]
 946:	3240      	adds	r2, #64	; 0x40
 948:	5083      	str	r3, [r0, r2]
 94a:	3204      	adds	r2, #4
 94c:	5083      	str	r3, [r0, r2]
 94e:	3301      	adds	r3, #1
 950:	9301      	str	r3, [sp, #4]
 952:	2300      	movs	r3, #0
 954:	2e00      	cmp	r6, #0
 956:	d0d6      	beq.n	906 <__register_exitproc+0x3a>
 958:	009a      	lsls	r2, r3, #2
 95a:	4692      	mov	sl, r2
 95c:	4482      	add	sl, r0
 95e:	464a      	mov	r2, r9
 960:	2188      	movs	r1, #136	; 0x88
 962:	4654      	mov	r4, sl
 964:	5062      	str	r2, [r4, r1]
 966:	22c4      	movs	r2, #196	; 0xc4
 968:	0052      	lsls	r2, r2, #1
 96a:	4691      	mov	r9, r2
 96c:	4481      	add	r9, r0
 96e:	464a      	mov	r2, r9
 970:	3987      	subs	r1, #135	; 0x87
 972:	4099      	lsls	r1, r3
 974:	6812      	ldr	r2, [r2, #0]
 976:	468b      	mov	fp, r1
 978:	430a      	orrs	r2, r1
 97a:	4694      	mov	ip, r2
 97c:	464a      	mov	r2, r9
 97e:	4661      	mov	r1, ip
 980:	6011      	str	r1, [r2, #0]
 982:	2284      	movs	r2, #132	; 0x84
 984:	4641      	mov	r1, r8
 986:	0052      	lsls	r2, r2, #1
 988:	50a1      	str	r1, [r4, r2]
 98a:	2e02      	cmp	r6, #2
 98c:	d1bb      	bne.n	906 <__register_exitproc+0x3a>
 98e:	0002      	movs	r2, r0
 990:	465c      	mov	r4, fp
 992:	328d      	adds	r2, #141	; 0x8d
 994:	32ff      	adds	r2, #255	; 0xff
 996:	6811      	ldr	r1, [r2, #0]
 998:	430c      	orrs	r4, r1
 99a:	6014      	str	r4, [r2, #0]
 99c:	e7b3      	b.n	906 <__register_exitproc+0x3a>
 99e:	0020      	movs	r0, r4
 9a0:	304d      	adds	r0, #77	; 0x4d
 9a2:	30ff      	adds	r0, #255	; 0xff
 9a4:	50e0      	str	r0, [r4, r3]
 9a6:	e7a7      	b.n	8f8 <__register_exitproc+0x2c>
 9a8:	6828      	ldr	r0, [r5, #0]
 9aa:	f7ff ff8d 	bl	8c8 <__retarget_lock_release_recursive>
 9ae:	2001      	movs	r0, #1
 9b0:	4240      	negs	r0, r0
 9b2:	e7b1      	b.n	918 <__register_exitproc+0x4c>
 9b4:	20000430 	.word	0x20000430
 9b8:	00000f78 	.word	0x00000f78
 9bc:	00000000 	.word	0x00000000
 9c0:	00000456 	.word	0x00000456
 9c4:	00000496 	.word	0x00000496
 9c8:	000004aa 	.word	0x000004aa
 9cc:	000004ba 	.word	0x000004ba
 9d0:	000004ce 	.word	0x000004ce
 9d4:	000004de 	.word	0x000004de

000009d8 <fade_up>:
 9d8:	000b0000 00220017 0039002e 00500045     ......"...9.E.P.
 9e8:	0067005c 007e0073 0095008a 00ac00a1     \.g.s.~.........
 9f8:	00c300b8 00da00cf 00f100e6 010800fd     ................
 a08:	011f0114 0136012b 014d0142 01640159     ....+.6.B.M.Y.d.
 a18:	017b0170 01920187 01a9019e 01c001b5     p.{.............
 a28:	01d701cc 01ee01e3 020501fa 021c0211     ................
 a38:	02330228 024a023f 02610256 0278026d     (.3.?.J.V.a.m.x.
 a48:	028f0284 02a6029b 02bd02b2 02d402c9     ................
 a58:	02eb02e0 030202f7 0319030e 03300325     ............%.0.
 a68:	0347033c 035e0353 0375036a 038c0381     <.G.S.^.j.u.....
 a78:	03a30398 03ba03af 03d103c6 03e803dd     ................
 a88:	03ff03f4 0416040b 042d0422 04440439     ........".-.9.D.
 a98:	045b0450 04720467 0489047e 04a00495     P.[.g.r.~.......
 aa8:	04b704ac 04ce04c3 04e504da 04fc04f1     ................
 ab8:	05130508 052a051f 05410536 0558054d     ......*.6.A.M.X.
 ac8:	056f0564 0586057b 059d0592 05b405a9     d.o.{...........
 ad8:	05cb05c0 05e205d7 05f905ee 06100605     ................
 ae8:	0627061c 063e0633 0655064a 066c0661     ..'.3.>.J.U.a.l.
 af8:	06830678 069a068f 06b106a6 06c806bd     x...............
 b08:	06df06d4 06f606eb 070d0702 07240719     ..............$.
 b18:	073b0730 07520747 0769075e 07800775     0.;.G.R.^.i.u...
 b28:	0797078c 07ae07a3 07c507ba 07dc07d1     ................
 b38:	07f307e8 080a07ff 08210816 0838082d     ..........!.-.8.
 b48:	084f0844 0866085b 087d0872 08940889     D.O.[.f.r.}.....
 b58:	08ab08a0 08c208b7 08d908ce 08f008e5     ................
 b68:	090708fc 091e0913 0935092a 094c0941     ........*.5.A.L.
 b78:	09630958 097a096f 09910986 09a8099d     X.c.o.z.........
 b88:	09bf09b4 09d609cb 09ed09e2 0a0409f9     ................
 b98:	0a1b0a10 0a320a27 0a490a3e 0a600a55     ....'.2.>.I.U.`.
 ba8:	0a770a6c 0a8e0a83 0aa50a9a 0abc0ab1     l.w.............
 bb8:	0ad30ac8 0aea0adf 0b010af6 0b180b0d     ................
 bc8:	0b2f0b24 0b460b3b 0b5d0b52 0b740b69     $./.;.F.R.].i.t.
 bd8:	0b8b0b80 0ba20b97 0bb90bae 0bd00bc5     ................
 be8:	0be70bdc 0bfe0bf3 0c150c0a 0c2c0c21     ............!.,.
 bf8:	0c430c38 0c5a0c4f 0c710c66 0c880c7d     8.C.O.Z.f.q.}...
 c08:	0c9f0c94 0cb60cab 0ccd0cc2 0ce40cd9     ................
 c18:	0cfb0cf0 0d120d07 0d290d1e 0d400d35     ..........).5.@.
 c28:	0d570d4c 0d6e0d63 0d850d7a 0d9c0d91     L.W.c.n.z.......
 c38:	0db30da8 0dca0dbf 0de10dd6 0df80ded     ................
 c48:	0e0f0e04 0e260e1b 0e3d0e32 0e540e49     ......&.2.=.I.T.
 c58:	0e6b0e60 0e820e77 0e990e8e 0eb00ea5     `.k.w...........
 c68:	0ec70ebc 0ede0ed3 0ef50eea 0f0c0f01     ................
 c78:	0f230f18 0f3a0f2f 0f510f46 0f680f5d     ..#./.:.F.Q.].h.
 c88:	0f7f0f74 0f960f8b 0fad0fa2 0fc40fb9     t...............
 c98:	0fdb0fd0 0ff20fe7 00000fff 00000000     ................

00000ca8 <fade_down>:
 ca8:	0ff20fff 0fdb0fe7 0fc40fd0 0fad0fb9     ................
 cb8:	0f960fa2 0f7f0f8b 0f680f74 0f510f5d     ........t.h.].Q.
 cc8:	0f3a0f46 0f230f2f 0f0c0f18 0ef50f01     F.:./.#.........
 cd8:	0ede0eea 0ec70ed3 0eb00ebc 0e990ea5     ................
 ce8:	0e820e8e 0e6b0e77 0e540e60 0e3d0e49     ....w.k.`.T.I.=.
 cf8:	0e260e32 0e0f0e1b 0df80e04 0de10ded     2.&.............
 d08:	0dca0dd6 0db30dbf 0d9c0da8 0d850d91     ................
 d18:	0d6e0d7a 0d570d63 0d400d4c 0d290d35     z.n.c.W.L.@.5.).
 d28:	0d120d1e 0cfb0d07 0ce40cf0 0ccd0cd9     ................
 d38:	0cb60cc2 0c9f0cab 0c880c94 0c710c7d     ............}.q.
 d48:	0c5a0c66 0c430c4f 0c2c0c38 0c150c21     f.Z.O.C.8.,.!...
 d58:	0bfe0c0a 0be70bf3 0bd00bdc 0bb90bc5     ................
 d68:	0ba20bae 0b8b0b97 0b740b80 0b5d0b69     ..........t.i.].
 d78:	0b460b52 0b2f0b3b 0b180b24 0b010b0d     R.F.;./.$.......
 d88:	0aea0af6 0ad30adf 0abc0ac8 0aa50ab1     ................
 d98:	0a8e0a9a 0a770a83 0a600a6c 0a490a55     ......w.l.`.U.I.
 da8:	0a320a3e 0a1b0a27 0a040a10 09ed09f9     >.2.'...........
 db8:	09d609e2 09bf09cb 09a809b4 0991099d     ................
 dc8:	097a0986 0963096f 094c0958 09350941     ..z.o.c.X.L.A.5.
 dd8:	091e092a 09070913 08f008fc 08d908e5     *...............
 de8:	08c208ce 08ab08b7 089408a0 087d0889     ..............}.
 df8:	08660872 084f085b 08380844 0821082d     r.f.[.O.D.8.-.!.
 e08:	080a0816 07f307ff 07dc07e8 07c507d1     ................
 e18:	07ae07ba 079707a3 0780078c 07690775     ............u.i.
 e28:	0752075e 073b0747 07240730 070d0719     ^.R.G.;.0.$.....
 e38:	06f60702 06df06eb 06c806d4 06b106bd     ................
 e48:	069a06a6 0683068f 066c0678 06550661     ........x.l.a.U.
 e58:	063e064a 06270633 0610061c 05f90605     J.>.3.'.........
 e68:	05e205ee 05cb05d7 05b405c0 059d05a9     ................
 e78:	05860592 056f057b 05580564 0541054d     ....{.o.d.X.M.A.
 e88:	052a0536 0513051f 04fc0508 04e504f1     6.*.............
 e98:	04ce04da 04b704c3 04a004ac 04890495     ................
 ea8:	0472047e 045b0467 04440450 042d0439     ~.r.g.[.P.D.9.-.
 eb8:	04160422 03ff040b 03e803f4 03d103dd     "...............
 ec8:	03ba03c6 03a303af 038c0398 03750381     ..............u.
 ed8:	035e036a 03470353 0330033c 03190325     j.^.S.G.<.0.%...
 ee8:	0302030e 02eb02f7 02d402e0 02bd02c9     ................
 ef8:	02a602b2 028f029b 02780284 0261026d     ..........x.m.a.
 f08:	024a0256 0233023f 021c0228 02050211     V.J.?.3.(.......
 f18:	01ee01fa 01d701e3 01c001cc 01a901b5     ................
 f28:	0192019e 017b0187 01640170 014d0159     ......{.p.d.Y.M.
 f38:	01360142 011f012b 01080114 00f100fd     B.6.+...........
 f48:	00da00e6 00c300cf 00ac00b8 009500a1     ................
 f58:	007e008a 00670073 0050005c 00390045     ..~.s.g.\.P.E.9.
 f68:	0022002e 000b0017 00000000 00000000     ..".............

00000f78 <_global_impure_ptr>:
 f78:	20000008                                ... 

00000f7c <_init>:
 f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 f7e:	46c0      	nop			; (mov r8, r8)
 f80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 f82:	bc08      	pop	{r3}
 f84:	469e      	mov	lr, r3
 f86:	4770      	bx	lr

00000f88 <__init_array_start>:
 f88:	00000869 	.word	0x00000869

00000f8c <__frame_dummy_init_array_entry>:
 f8c:	000000dd                                ....

00000f90 <_fini>:
 f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 f92:	46c0      	nop			; (mov r8, r8)
 f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 f96:	bc08      	pop	{r3}
 f98:	469e      	mov	lr, r3
 f9a:	4770      	bx	lr

00000f9c <__fini_array_start>:
 f9c:	000000b5 	.word	0x000000b5
