<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xc7k325t_0" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="21"/>
      </probeOptions>
      <nets>
        <net name="ddr3_top/ddr3_FSM/wr_burst_addr_counter[20]"/>
        <net name="ddr3_top/ddr3_FSM/wr_burst_addr_counter[19]"/>
        <net name="ddr3_top/ddr3_FSM/wr_burst_addr_counter[18]"/>
        <net name="ddr3_top/ddr3_FSM/wr_burst_addr_counter[17]"/>
        <net name="ddr3_top/ddr3_FSM/wr_burst_addr_counter[16]"/>
        <net name="ddr3_top/ddr3_FSM/wr_burst_addr_counter[15]"/>
        <net name="ddr3_top/ddr3_FSM/wr_burst_addr_counter[14]"/>
        <net name="ddr3_top/ddr3_FSM/wr_burst_addr_counter[13]"/>
        <net name="ddr3_top/ddr3_FSM/wr_burst_addr_counter[12]"/>
        <net name="ddr3_top/ddr3_FSM/wr_burst_addr_counter[11]"/>
        <net name="ddr3_top/ddr3_FSM/wr_burst_addr_counter[10]"/>
        <net name="ddr3_top/ddr3_FSM/wr_burst_addr_counter[9]"/>
        <net name="ddr3_top/ddr3_FSM/wr_burst_addr_counter[8]"/>
        <net name="ddr3_top/ddr3_FSM/wr_burst_addr_counter[7]"/>
        <net name="ddr3_top/ddr3_FSM/wr_burst_addr_counter[6]"/>
        <net name="ddr3_top/ddr3_FSM/wr_burst_addr_counter[5]"/>
        <net name="ddr3_top/ddr3_FSM/wr_burst_addr_counter[4]"/>
        <net name="ddr3_top/ddr3_FSM/wr_burst_addr_counter[3]"/>
        <net name="ddr3_top/ddr3_FSM/wr_burst_addr_counter[2]"/>
        <net name="ddr3_top/ddr3_FSM/wr_burst_addr_counter[1]"/>
        <net name="ddr3_top/ddr3_FSM/wr_burst_addr_counter[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="21"/>
      </probeOptions>
      <nets>
        <net name="ddr3_top/ddr3_FSM/rd_burst_data_counter[20]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_data_counter[19]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_data_counter[18]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_data_counter[17]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_data_counter[16]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_data_counter[15]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_data_counter[14]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_data_counter[13]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_data_counter[12]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_data_counter[11]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_data_counter[10]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_data_counter[9]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_data_counter[8]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_data_counter[7]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_data_counter[6]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_data_counter[5]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_data_counter[4]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_data_counter[3]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_data_counter[2]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_data_counter[1]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_data_counter[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="21"/>
      </probeOptions>
      <nets>
        <net name="ddr3_top/ddr3_FSM/rd_burst_addr_counter[20]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_addr_counter[19]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_addr_counter[18]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_addr_counter[17]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_addr_counter[16]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_addr_counter[15]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_addr_counter[14]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_addr_counter[13]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_addr_counter[12]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_addr_counter[11]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_addr_counter[10]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_addr_counter[9]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_addr_counter[8]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_addr_counter[7]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_addr_counter[6]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_addr_counter[5]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_addr_counter[4]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_addr_counter[3]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_addr_counter[2]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_addr_counter[1]"/>
        <net name="ddr3_top/ddr3_FSM/rd_burst_addr_counter[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="ddr3_top/ddr3_FSM/current_state[2]"/>
        <net name="ddr3_top/ddr3_FSM/current_state[1]"/>
        <net name="ddr3_top/ddr3_FSM/current_state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="sd_fifo_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="ddr3_top/wr_burst_req"/>
      </nets>
    </probe>
  </probeset>
</probeData>
