{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724057011978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724057011979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 19 16:43:30 2024 " "Processing started: Mon Aug 19 16:43:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724057011979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724057011979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock_v1 -c digital_clock_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock_v1 -c digital_clock_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724057011979 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724057012759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724057012760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock_example/rtl/seven_tube.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock_example/rtl/seven_tube.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_tube " "Found entity 1: seven_tube" {  } { { "../rtl/seven_tube.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/seven_tube.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724057026416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724057026416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock_example/rtl/seg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock_example/rtl/seg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl " "Found entity 1: seg_ctrl" {  } { { "../rtl/seg_ctrl.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/seg_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724057026421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724057026421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock_example/rtl/sec_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock_example/rtl/sec_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sec_ctrl " "Found entity 1: sec_ctrl" {  } { { "../rtl/sec_ctrl.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/sec_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724057026428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724057026428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock_example/rtl/min_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock_example/rtl/min_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 min_ctrl " "Found entity 1: min_ctrl" {  } { { "../rtl/min_ctrl.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/min_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724057026434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724057026434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock_example/rtl/key_process.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock_example/rtl/key_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_process " "Found entity 1: key_process" {  } { { "../rtl/key_process.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/key_process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724057026440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724057026440 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "key_filter.v(29) " "Verilog HDL warning at key_filter.v(29): extended using \"x\" or \"z\"" {  } { { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/key_filter.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1724057026445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock_example/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock_example/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/key_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724057026447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724057026447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock_example/rtl/hour_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock_example/rtl/hour_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hour_ctrl " "Found entity 1: hour_ctrl" {  } { { "../rtl/hour_ctrl.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/hour_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724057026452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724057026452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock_example/rtl/edge_check.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock_example/rtl/edge_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_check " "Found entity 1: edge_check" {  } { { "../rtl/edge_check.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/edge_check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724057026458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724057026458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock_example/rtl/div_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock_example/rtl/div_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk " "Found entity 1: div_clk" {  } { { "../rtl/div_clk.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/div_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724057026463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724057026463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock_example/rtl/cmp.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock_example/rtl/cmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "../rtl/cmp.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/cmp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724057026469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724057026469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock_example/rtl/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock_example/rtl/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/bin2bcd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724057026474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724057026474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock_example/rtl/bcd_modify.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock_example/rtl/bcd_modify.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_modify " "Found entity 1: bcd_modify" {  } { { "../rtl/bcd_modify.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/bcd_modify.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724057026479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724057026479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock_example/rtl/digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock_example/rtl/digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "../rtl/digital_clock.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/digital_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724057026484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724057026484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock_example/rtl/clk_logic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock_example/rtl/clk_logic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_logic_ctrl " "Found entity 1: clk_logic_ctrl" {  } { { "../rtl/clk_logic_ctrl.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/clk_logic_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724057026490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724057026490 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "logic_ctrl.v(34) " "Verilog HDL warning at logic_ctrl.v(34): extended using \"x\" or \"z\"" {  } { { "../rtl/logic_ctrl.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/logic_ctrl.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1724057026494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock_example/rtl/logic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock_example/rtl/logic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_ctrl " "Found entity 1: logic_ctrl" {  } { { "../rtl/logic_ctrl.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/logic_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724057026495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724057026495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock_example/rtl/min_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock_example/rtl/min_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 min_flash " "Found entity 1: min_flash" {  } { { "../rtl/min_flash.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/min_flash.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724057026501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724057026501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/digital_clock_example/rtl/hour_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/digital_clock_example/rtl/hour_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 hour_flash " "Found entity 1: hour_flash" {  } { { "../rtl/hour_flash.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/hour_flash.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724057026506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724057026506 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724057026581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_process key_process:key_process_dut " "Elaborating entity \"key_process\" for hierarchy \"key_process:key_process_dut\"" {  } { { "../rtl/digital_clock.v" "key_process_dut" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/digital_clock.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724057026598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_process:key_process_dut\|key_filter:key_filter_adjust " "Elaborating entity \"key_filter\" for hierarchy \"key_process:key_process_dut\|key_filter:key_filter_adjust\"" {  } { { "../rtl/key_process.v" "key_filter_adjust" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/key_process.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724057026608 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "key_filter.v(77) " "Verilog HDL Case Statement information at key_filter.v(77): all case item expressions in this case statement are onehot" {  } { { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/key_filter.v" 77 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1724057026611 "|digital_clock|key_process:key_process_dut|key_filter:key_filter_adjust"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_check key_process:key_process_dut\|edge_check:edge_check_adjust " "Elaborating entity \"edge_check\" for hierarchy \"key_process:key_process_dut\|edge_check:edge_check_adjust\"" {  } { { "../rtl/key_process.v" "edge_check_adjust" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/key_process.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724057026627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_logic_ctrl clk_logic_ctrl:clk_logic_ctrl_dut " "Elaborating entity \"clk_logic_ctrl\" for hierarchy \"clk_logic_ctrl:clk_logic_ctrl_dut\"" {  } { { "../rtl/digital_clock.v" "clk_logic_ctrl_dut" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/digital_clock.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724057026643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_ctrl clk_logic_ctrl:clk_logic_ctrl_dut\|logic_ctrl:logic_ctrl_dut " "Elaborating entity \"logic_ctrl\" for hierarchy \"clk_logic_ctrl:clk_logic_ctrl_dut\|logic_ctrl:logic_ctrl_dut\"" {  } { { "../rtl/clk_logic_ctrl.v" "logic_ctrl_dut" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/clk_logic_ctrl.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724057026656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sec_ctrl clk_logic_ctrl:clk_logic_ctrl_dut\|sec_ctrl:sec_ctrl_dut " "Elaborating entity \"sec_ctrl\" for hierarchy \"clk_logic_ctrl:clk_logic_ctrl_dut\|sec_ctrl:sec_ctrl_dut\"" {  } { { "../rtl/clk_logic_ctrl.v" "sec_ctrl_dut" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/clk_logic_ctrl.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724057026668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "min_ctrl clk_logic_ctrl:clk_logic_ctrl_dut\|min_ctrl:min_ctrl_dut " "Elaborating entity \"min_ctrl\" for hierarchy \"clk_logic_ctrl:clk_logic_ctrl_dut\|min_ctrl:min_ctrl_dut\"" {  } { { "../rtl/clk_logic_ctrl.v" "min_ctrl_dut" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/clk_logic_ctrl.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724057026671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_ctrl clk_logic_ctrl:clk_logic_ctrl_dut\|hour_ctrl:hour_ctrl_dut " "Elaborating entity \"hour_ctrl\" for hierarchy \"clk_logic_ctrl:clk_logic_ctrl_dut\|hour_ctrl:hour_ctrl_dut\"" {  } { { "../rtl/clk_logic_ctrl.v" "hour_ctrl_dut" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/clk_logic_ctrl.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724057026675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd clk_logic_ctrl:clk_logic_ctrl_dut\|bin2bcd:bin2bcd_sec " "Elaborating entity \"bin2bcd\" for hierarchy \"clk_logic_ctrl:clk_logic_ctrl_dut\|bin2bcd:bin2bcd_sec\"" {  } { { "../rtl/clk_logic_ctrl.v" "bin2bcd_sec" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/clk_logic_ctrl.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724057026688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_modify clk_logic_ctrl:clk_logic_ctrl_dut\|bin2bcd:bin2bcd_sec\|bcd_modify:bcd_modify1 " "Elaborating entity \"bcd_modify\" for hierarchy \"clk_logic_ctrl:clk_logic_ctrl_dut\|bin2bcd:bin2bcd_sec\|bcd_modify:bcd_modify1\"" {  } { { "../rtl/bin2bcd.v" "bcd_modify1" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/bin2bcd.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724057026702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp clk_logic_ctrl:clk_logic_ctrl_dut\|bin2bcd:bin2bcd_sec\|bcd_modify:bcd_modify1\|cmp:cmp_high " "Elaborating entity \"cmp\" for hierarchy \"clk_logic_ctrl:clk_logic_ctrl_dut\|bin2bcd:bin2bcd_sec\|bcd_modify:bcd_modify1\|cmp:cmp_high\"" {  } { { "../rtl/bcd_modify.v" "cmp_high" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/bcd_modify.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724057026715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "min_flash clk_logic_ctrl:clk_logic_ctrl_dut\|min_flash:min_flash_dut " "Elaborating entity \"min_flash\" for hierarchy \"clk_logic_ctrl:clk_logic_ctrl_dut\|min_flash:min_flash_dut\"" {  } { { "../rtl/clk_logic_ctrl.v" "min_flash_dut" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/clk_logic_ctrl.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724057026856 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "T1s_half min_flash.v(14) " "Verilog HDL Always Construct warning at min_flash.v(14): inferring latch(es) for variable \"T1s_half\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/min_flash.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/min_flash.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724057026857 "|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|min_flash:min_flash_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1s_half min_flash.v(14) " "Inferred latch for \"T1s_half\" at min_flash.v(14)" {  } { { "../rtl/min_flash.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/min_flash.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724057026857 "|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|min_flash:min_flash_dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_flash clk_logic_ctrl:clk_logic_ctrl_dut\|hour_flash:hour_flash_dut " "Elaborating entity \"hour_flash\" for hierarchy \"clk_logic_ctrl:clk_logic_ctrl_dut\|hour_flash:hour_flash_dut\"" {  } { { "../rtl/clk_logic_ctrl.v" "hour_flash_dut" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/clk_logic_ctrl.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724057026874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_tube seven_tube:seven_tube_dut " "Elaborating entity \"seven_tube\" for hierarchy \"seven_tube:seven_tube_dut\"" {  } { { "../rtl/digital_clock.v" "seven_tube_dut" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/digital_clock.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724057026888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk seven_tube:seven_tube_dut\|div_clk:div_clk_dut " "Elaborating entity \"div_clk\" for hierarchy \"seven_tube:seven_tube_dut\|div_clk:div_clk_dut\"" {  } { { "../rtl/seven_tube.v" "div_clk_dut" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/seven_tube.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724057026892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_ctrl seven_tube:seven_tube_dut\|seg_ctrl:seg_ctrl_dut " "Elaborating entity \"seg_ctrl\" for hierarchy \"seven_tube:seven_tube_dut\|seg_ctrl:seg_ctrl_dut\"" {  } { { "../rtl/seven_tube.v" "seg_ctrl_dut" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/seven_tube.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724057026906 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/key_filter.v" 8 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1724057027848 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1724057027848 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "../rtl/digital_clock.v" "" { Text "D:/git-repository/fpga_training/digital_clock_example/rtl/digital_clock.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724057029111 "|digital_clock|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1724057029111 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724057029259 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1724057030275 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/git-repository/fpga_training/digital_clock_example/q_prj/output_files/digital_clock_v1.map.smsg " "Generated suppressed messages file D:/git-repository/fpga_training/digital_clock_example/q_prj/output_files/digital_clock_v1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724057030369 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724057031002 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724057031002 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "551 " "Implemented 551 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724057031146 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724057031146 ""} { "Info" "ICUT_CUT_TM_LCELLS" "535 " "Implemented 535 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724057031146 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724057031146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724057031181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 19 16:43:51 2024 " "Processing ended: Mon Aug 19 16:43:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724057031181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724057031181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724057031181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724057031181 ""}
