# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
# Date created = 15:32:56  May 21, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		MiniProject_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY MiniProject
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:32:56  MAY 21, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "17.1.0 Lite Edition"
set_global_assignment -name VERILOG_FILE sprites/title_rom.v
set_global_assignment -name VERILOG_FILE sprites/score_rom.v
set_global_assignment -name VERILOG_FILE sprites/pipe_rom.v
set_global_assignment -name VERILOG_FILE sprites/pause_rom.v
set_global_assignment -name VERILOG_FILE sprites/numbers_rom.v
set_global_assignment -name VERILOG_FILE sprites/medals_rom.v
set_global_assignment -name VERILOG_FILE sprites/game_over_rom.v
set_global_assignment -name VERILOG_FILE sprites/floor_rom.v
set_global_assignment -name VERILOG_FILE sprites/flap_3_rom.v
set_global_assignment -name VERILOG_FILE sprites/flap_3_pos45_rom.v
set_global_assignment -name VERILOG_FILE sprites/flap_3_neg45_rom.v
set_global_assignment -name VERILOG_FILE sprites/flap_2_rom.v
set_global_assignment -name VERILOG_FILE sprites/flap_2_pos45_rom.v
set_global_assignment -name VERILOG_FILE sprites/flap_2_neg45_rom.v
set_global_assignment -name VERILOG_FILE sprites/flap_1_rom.v
set_global_assignment -name VERILOG_FILE sprites/flap_1_pos45_rom.v
set_global_assignment -name VERILOG_FILE sprites/flap_1_neg45_rom.v
set_global_assignment -name VERILOG_FILE sprites/background_rom.v
set_global_assignment -name VERILOG_FILE flappy_bird/vga_gen.v
set_global_assignment -name VERILOG_FILE flappy_bird/score_display.v
set_global_assignment -name VERILOG_FILE flappy_bird/random_number_gen.v
set_global_assignment -name VERILOG_FILE flappy_bird/pipes.v
set_global_assignment -name VERILOG_FILE flappy_bird/keyboard_input.v
set_global_assignment -name VERILOG_FILE flappy_bird/key_filter.v
set_global_assignment -name VERILOG_FILE flappy_bird/image_rendering.v
set_global_assignment -name VERILOG_FILE flappy_bird/hex_to_7seg.v
set_global_assignment -name VERILOG_FILE flappy_bird/game_FSM.v
set_global_assignment -name VERILOG_FILE flappy_bird/flappy_bird.v
set_global_assignment -name VERILOG_FILE flappy_bird/collision_detection.v
set_global_assignment -name VERILOG_FILE flappy_bird/clk_divider.v
set_global_assignment -name VERILOG_FILE flappy_bird/bird_physics.v
set_global_assignment -name VERILOG_FILE flappy_bird/bin_to_BCD.v
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name BOARD "DE1-SoC Board"
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation