#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jul  4 23:06:30 2021
# Process ID: 43804
# Current directory: H:/HardwareDesign/VivadoWorkspace/HFUT-exp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35068 H:\HardwareDesign\VivadoWorkspace\HFUT-exp\HFUT-exp.xpr
# Log file: H:/HardwareDesign/VivadoWorkspace/HFUT-exp/vivado.log
# Journal file: H:/HardwareDesign/VivadoWorkspace/HFUT-exp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.xpr
INFO: [Project 1-313] Project file moved from 'E:/HardwareDesign/VivadoWorkspace/HFUT-exp' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramFiles/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 932.020 ; gain = 200.766
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: MIPS
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1442.324 ; gain = 236.160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MIPS.v:1]
INFO: [Synth 8-6157] synthesizing module 'Hazard' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Hazard.v:1]
	Parameter BEQ bound to: 6'b000100 
	Parameter BNE bound to: 6'b000101 
	Parameter RType bound to: 6'b000000 
INFO: [Synth 8-6155] done synthesizing module 'Hazard' (1#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Hazard.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'IM_2k' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:1]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'E:\HardwareDesign\VivadoWorkspace\HFUT_2020_MIPS_CPU-master\TESTBENCH\test.data'; please make sure the file is added to project and has read permission, ignoring [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:10]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
WARNING: [Synth 8-3848] Net RAM in module/entity IM_2k does not have driver. [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:7]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'IM_2k' (3#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v:1]
INFO: [Synth 8-6157] synthesizing module 'RegD' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegD.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RegD' (4#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegD.v:1]
INFO: [Synth 8-6157] synthesizing module 'Ctrl' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Ctrl.v:6]
	Parameter RType bound to: 6'b000000 
	Parameter LB bound to: 6'b100000 
	Parameter LBU bound to: 6'b100100 
	Parameter LH bound to: 6'b100001 
	Parameter LHU bound to: 6'b100101 
	Parameter LUI bound to: 6'b001111 
	Parameter LW bound to: 6'b100011 
	Parameter SB bound to: 6'b101000 
	Parameter SH bound to: 6'b101001 
	Parameter SW bound to: 6'b101011 
	Parameter BEQ bound to: 6'b000100 
	Parameter BNE bound to: 6'b000101 
	Parameter BGTZ bound to: 6'b000111 
	Parameter BLEZ bound to: 6'b000110 
	Parameter BB bound to: 6'b000001 
	Parameter BGEZ bound to: 5'b00001 
	Parameter BLTZ bound to: 5'b00000 
	Parameter J bound to: 6'b000010 
	Parameter JAL bound to: 6'b000011 
	Parameter JALR bound to: 6'b001001 
	Parameter JR bound to: 6'b001000 
	Parameter MFHI bound to: 6'b010000 
	Parameter MFLO bound to: 6'b010010 
	Parameter MTHI bound to: 6'b010001 
	Parameter MTLO bound to: 6'b010011 
	Parameter ADDI bound to: 6'b001000 
	Parameter ADDIU bound to: 6'b001001 
	Parameter ANDI bound to: 6'b001100 
	Parameter ORI bound to: 6'b001101 
	Parameter XORI bound to: 6'b001110 
	Parameter SLTI bound to: 6'b001010 
	Parameter SLTIU bound to: 6'b001011 
	Parameter ADD bound to: 6'b100000 
	Parameter ADDU bound to: 6'b100001 
	Parameter SUB bound to: 6'b100010 
	Parameter SUBU bound to: 6'b100011 
	Parameter SLT bound to: 6'b101010 
	Parameter SLTU bound to: 6'b101011 
	Parameter SLL bound to: 6'b000000 
	Parameter SLLV bound to: 6'b000100 
	Parameter SRL bound to: 6'b000010 
	Parameter SRLV bound to: 6'b000110 
	Parameter SRA bound to: 6'b000011 
	Parameter SRAV bound to: 6'b000111 
	Parameter AND bound to: 6'b100100 
	Parameter OR bound to: 6'b100101 
	Parameter XOR bound to: 6'b100110 
	Parameter NOR bound to: 6'b100111 
	Parameter MULT bound to: 6'b011000 
	Parameter MULTU bound to: 6'b011001 
	Parameter DIV bound to: 6'b011010 
	Parameter DIVU bound to: 6'b011011 
INFO: [Synth 8-6155] done synthesizing module 'Ctrl' (5#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Ctrl.v:6]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegFile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (6#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegFile.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX4' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MUX.v:19]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX4' (7#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MUX.v:19]
INFO: [Synth 8-6157] synthesizing module 'MUX3' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MUX.v:10]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX3' (8#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MUX.v:10]
INFO: [Synth 8-6157] synthesizing module 'Comp' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Comp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Comp' (9#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Comp.v:1]
INFO: [Synth 8-6157] synthesizing module 'Ext' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Ext.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Ext' (10#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Ext.v:1]
INFO: [Synth 8-6157] synthesizing module 'NPC' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/NPC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NPC' (11#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/NPC.v:1]
INFO: [Synth 8-6157] synthesizing module 'StartCtrl' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/StartCtrl.v:1]
	Parameter RType bound to: 6'b000000 
	Parameter MULT bound to: 6'b011000 
	Parameter MULTU bound to: 6'b011001 
	Parameter DIV bound to: 6'b011010 
	Parameter DIVU bound to: 6'b011011 
INFO: [Synth 8-6155] done synthesizing module 'StartCtrl' (12#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/StartCtrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'RegE' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegE.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RegE' (13#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegE.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX2' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MUX.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2' (14#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/ALU.v:1]
	Parameter ADDU bound to: 4'b0000 
	Parameter ADD bound to: 4'b0001 
	Parameter SUBU bound to: 4'b0010 
	Parameter SUB bound to: 4'b0011 
	Parameter SLTU bound to: 4'b0100 
	Parameter SLT bound to: 4'b0101 
	Parameter SLL bound to: 4'b0110 
	Parameter SLLV bound to: 4'b0111 
	Parameter SRL bound to: 4'b1000 
	Parameter SRLV bound to: 4'b1001 
	Parameter SRA bound to: 4'b1010 
	Parameter SRAV bound to: 4'b1011 
	Parameter AND bound to: 4'b1100 
	Parameter OR bound to: 4'b1101 
	Parameter XOR bound to: 4'b1110 
	Parameter NOR bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (15#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'MD' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MD.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MD' (16#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MD.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX2__parameterized0' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MUX.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2__parameterized0' (16#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'RegM' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RegM' (17#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegM.v:1]
INFO: [Synth 8-6157] synthesizing module 'BECtrl' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/BECtrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BECtrl' (18#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/BECtrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'DM_4k' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DM.v:8]
INFO: [Synth 8-6155] done synthesizing module 'DM_4k' (19#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DM.v:8]
INFO: [Synth 8-6157] synthesizing module 'RegW' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegW.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RegW' (20#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegW.v:1]
INFO: [Synth 8-6157] synthesizing module 'DMExt' [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DMExt' (21#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MIPS' (22#1) [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MIPS.v:1]
WARNING: [Synth 8-3331] design MD has unconnected port WE
WARNING: [Synth 8-3331] design MD has unconnected port HiLo
WARNING: [Synth 8-3331] design StartCtrl has unconnected port InstrD[25]
WARNING: [Synth 8-3331] design StartCtrl has unconnected port InstrD[24]
WARNING: [Synth 8-3331] design StartCtrl has unconnected port InstrD[23]
WARNING: [Synth 8-3331] design StartCtrl has unconnected port InstrD[22]
WARNING: [Synth 8-3331] design StartCtrl has unconnected port InstrD[21]
WARNING: [Synth 8-3331] design StartCtrl has unconnected port InstrD[20]
WARNING: [Synth 8-3331] design StartCtrl has unconnected port InstrD[19]
WARNING: [Synth 8-3331] design StartCtrl has unconnected port InstrD[18]
WARNING: [Synth 8-3331] design StartCtrl has unconnected port InstrD[17]
WARNING: [Synth 8-3331] design StartCtrl has unconnected port InstrD[16]
WARNING: [Synth 8-3331] design StartCtrl has unconnected port InstrD[15]
WARNING: [Synth 8-3331] design StartCtrl has unconnected port InstrD[14]
WARNING: [Synth 8-3331] design StartCtrl has unconnected port InstrD[13]
WARNING: [Synth 8-3331] design StartCtrl has unconnected port InstrD[12]
WARNING: [Synth 8-3331] design StartCtrl has unconnected port InstrD[11]
WARNING: [Synth 8-3331] design StartCtrl has unconnected port InstrD[10]
WARNING: [Synth 8-3331] design StartCtrl has unconnected port InstrD[9]
WARNING: [Synth 8-3331] design StartCtrl has unconnected port InstrD[8]
WARNING: [Synth 8-3331] design StartCtrl has unconnected port InstrD[7]
WARNING: [Synth 8-3331] design StartCtrl has unconnected port InstrD[6]
WARNING: [Synth 8-3331] design RegFile has unconnected port rst
WARNING: [Synth 8-3331] design Hazard has unconnected port MemWriteM
WARNING: [Synth 8-3331] design MIPS has unconnected port x
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1502.184 ; gain = 296.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1502.184 ; gain = 296.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1502.184 ; gain = 296.020
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1502.184 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc]
Finished Parsing XDC File [H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1617.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1723.598 ; gain = 517.434
51 Infos, 125 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1723.598 ; gain = 750.766
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/BECtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BECtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_4k
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMExt
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_2k
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MD
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-311] analyzing module MUX3
INFO: [VRFC 10-311] analyzing module MUX4
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegD
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegE
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegM
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegW
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/StartCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StartCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sim_1/imports/code/MIPS_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim'
"xelab -wto 279776a3782b4e3fa3296195bbee6a43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_TB_behav xil_defaultlib.MIPS_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 279776a3782b4e3fa3296195bbee6a43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_TB_behav xil_defaultlib.MIPS_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM_2k
Compiling module xil_defaultlib.RegD
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.MUX4
Compiling module xil_defaultlib.MUX3
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.Ext
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.StartCtrl
Compiling module xil_defaultlib.RegE
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MD
Compiling module xil_defaultlib.MUX2(WIDTH=5)
Compiling module xil_defaultlib.RegM
Compiling module xil_defaultlib.BECtrl
Compiling module xil_defaultlib.DM_4k
Compiling module xil_defaultlib.RegW
Compiling module xil_defaultlib.DMExt
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.MIPS_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_TB_behav -key {Behavioral:sim_1:Functional:MIPS_TB} -tclbatch {MIPS_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MIPS_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File E:\HardwareDesign\VivadoWorkspace\HFUT_2020_MIPS_CPU-master\TESTBENCH\test.data referenced on H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v at line 10 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File E:\HardwareDesign\VivadoWorkspace\HFUT_2020_MIPS_CPU-master\TESTBENCH\test.data referenced on H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v at line 10 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1783.676 ; gain = 60.078
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/BECtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BECtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_4k
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/DMExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMExt
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_2k
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MD
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-311] analyzing module MUX3
INFO: [VRFC 10-311] analyzing module MUX4
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegD
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegE
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegM
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/RegW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegW
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sources_1/imports/code/StartCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StartCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.srcs/sim_1/imports/code/MIPS_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim'
"xelab -wto 279776a3782b4e3fa3296195bbee6a43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_TB_behav xil_defaultlib.MIPS_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 279776a3782b4e3fa3296195bbee6a43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_TB_behav xil_defaultlib.MIPS_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM_2k
Compiling module xil_defaultlib.RegD
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.MUX4
Compiling module xil_defaultlib.MUX3
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.Ext
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.StartCtrl
Compiling module xil_defaultlib.RegE
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MD
Compiling module xil_defaultlib.MUX2(WIDTH=5)
Compiling module xil_defaultlib.RegM
Compiling module xil_defaultlib.BECtrl
Compiling module xil_defaultlib.DM_4k
Compiling module xil_defaultlib.RegW
Compiling module xil_defaultlib.DMExt
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.MIPS_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1786.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPS_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/HardwareDesign/VivadoWorkspace/HFUT-exp/HFUT-exp.sim/sim_1/behav/xsim'
"xelab -wto 279776a3782b4e3fa3296195bbee6a43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_TB_behav xil_defaultlib.MIPS_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 279776a3782b4e3fa3296195bbee6a43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_TB_behav xil_defaultlib.MIPS_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1786.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  5 08:25:42 2021...
