# ğŸš€ CPU_ver620

> **A five-stage pipelined CPU design attempt following the study of digital logic and processor architecture.**  
> **åŸºäºæ•°å­—é€»è¾‘ä¸å¤„ç†å™¨ä½“ç³»ç»“æ„å­¦ä¹ çš„äº”çº§æµæ°´çº¿CPUè®¾è®¡å°è¯•ã€‚**

![Project Logo](https://github.com/WrzY23/cpu_3_ver620/blob/main/design/5-stage-pipeline.jpg?raw=true)

---

## ğŸ“š é¡¹ç›®ç®€ä»‹ | Project Overview

æœ¬é¡¹ç›®å®ç°äº†ä¸€ä¸ªåŸºäº MIPS æ¶æ„çš„äº”çº§æµæ°´çº¿ CPUï¼Œæ—¨åœ¨åŠ æ·±å¯¹æ•°å­—é€»è¾‘ä¸å¤„ç†å™¨ä½“ç³»ç»“æ„çš„ç†è§£ã€‚  
This project implements a 5-stage pipelined CPU based on the MIPS architecture, aiming to deepen the understanding of digital logic and processor architecture.

---

## ğŸ› ï¸ ä¸»è¦ç‰¹æ€§ | Features

- **äº”çº§æµæ°´çº¿ (5-stage pipeline):**  
  IF - ID - EX - MEM - WB
- **åˆ†æ”¯æŒ‡ä»¤å¤„ç† (Branch Handling):**  
  åˆ†æ”¯æŒ‡ä»¤çš„ PC åœ¨ ID é˜¶æ®µè®¡ç®—ï¼Œåç»­å¯è€ƒè™‘åŠ å…¥åˆ†æ”¯é¢„æµ‹ã€‚  
  PC for branch instructions is computed in the ID stage; branch prediction can be considered in the future.
- **å†’é™©å¤„ç† (Hazard Handling):**  
  å½“å‰è®¾è®¡æœªåŒ…å«å†’é™©æ£€æµ‹å•å…ƒï¼ˆHazard Unit not includedï¼‰ã€‚
- **æ¨¡å—åŒ–è®¾è®¡ (Modular Design):**  
  ä»£ç ç»“æ„æ¸…æ™°ï¼Œä¾¿äºæ‰©å±•ä¸ç»´æŠ¤ã€‚

---

## ğŸ—ï¸ è®¾è®¡ç»“æ„ | Design Structure

```
IF  ->  ID  ->  EX  ->  MEM  ->  WB
```
- **IF (Instruction Fetch)**
- **ID (Instruction Decode)**
- **EX (Execute)**
- **MEM (Memory Access)**
- **WB (Write Back)**

---

## ğŸš¦ æ³¨æ„äº‹é¡¹ | Notes

- åˆ†æ”¯æŒ‡ä»¤çš„ PC åœ¨ ID é˜¶æ®µè®¡ç®—ï¼Œåç»­å¯è€ƒè™‘åˆ†æ”¯é¢„æµ‹ã€‚
- è®¾è®¡ä¸­æœªåŒ…å«å†’é™©æ£€æµ‹å•å…ƒï¼ˆHazard Unitï¼‰ã€‚

---

## ğŸ“‚ æ–‡ä»¶ç»“æ„ | File Structure

```
cpu_3_ver620/
â”œâ”€â”€ design/                # è®¾è®¡ç›¸å…³å›¾ç‰‡ä¸æ–‡æ¡£
â”œâ”€â”€ src/                   # æºä»£ç 
â”œâ”€â”€ testbench/             # æµ‹è¯•å¹³å°
â”œâ”€â”€ README.md              # é¡¹ç›®è¯´æ˜
â””â”€â”€ ...
```

---

## ğŸƒâ€â™‚ï¸ å¿«é€Ÿå¼€å§‹ | Getting Started

1. å…‹éš†æœ¬ä»“åº“ / Clone this repo:
   ```bash
   git clone https://github.com/WrzY23/cpu_3_ver620.git
   ```
2. ä½¿ç”¨ Vivado æˆ–å…¶ä»–æ”¯æŒçš„ FPGA å¼€å‘ç¯å¢ƒæ‰“å¼€é¡¹ç›®ã€‚
3. æŸ¥çœ‹ `src/` ç›®å½•ä¸‹çš„æºä»£ç ï¼Œæˆ–è¿è¡Œ `testbench/` ä¸‹çš„æµ‹è¯•å¹³å°ã€‚

---

## ğŸ™ è‡´è°¢ | Acknowledgements

- æ„Ÿè°¢æ‰€æœ‰å¼€æºç¤¾åŒºçš„è´¡çŒ®è€…ã€‚
- Thanks to all contributors from the open-source community.

---

## ğŸ“§ è”ç³»æ–¹å¼ | Contact

å¦‚æœ‰å»ºè®®æˆ–é—®é¢˜ï¼Œæ¬¢è¿é€šè¿‡ [GitHub Issues](https://github.com/WrzY23/cpu_3_ver620/issues) æå‡ºã€‚

---
