Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Sun Dec 22 01:25:22 2019
| Host              : DESKTOP-RKNG8TM running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file super_wrapper_timing_summary_routed.rpt -pb super_wrapper_timing_summary_routed.pb -rpx super_wrapper_timing_summary_routed.rpx
| Design            : super_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.026        0.000                      0               150075        0.010        0.000                      0               150075        0.164        0.000                       0                 58413  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 5.000}        10.000          100.000         
clk_pl_1  {0.000 20.000}       40.000          25.000          
clk_pl_2  {0.000 1.666}        3.333           300.030         
clk_pl_3  {0.000 1.333}        2.666           375.094         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_2            0.026        0.000                      0               149979        0.010        0.000                      0               149979        0.164        0.000                       0                 58413  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_2           clk_pl_2                 1.003        0.000                      0                   96        0.203        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/tmp594_reg_39640_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 1.363ns (43.939%)  route 1.739ns (56.061%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 5.124 - 3.333 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.854ns (routing 0.616ns, distribution 1.238ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.558ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.854     2.061    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/ap_clk
    SLICE_X36Y70         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/tmp594_reg_39640_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y70         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.157 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/tmp594_reg_39640_reg[1]/Q
                         net (fo=3, routed)           0.185     2.342    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/tmp594_reg_39640[1]
    SLICE_X37Y70         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     2.489 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_25/O
                         net (fo=3, routed)           0.403     2.892    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_25_n_12
    SLICE_X38Y71         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     3.007 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_17/O
                         net (fo=8, routed)           0.490     3.497    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_17_n_12
    SLICE_X37Y71         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     3.679 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_4/O
                         net (fo=3, routed)           0.137     3.816    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_4_n_12
    SLICE_X36Y71         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     3.993 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_2/O
                         net (fo=5, routed)           0.175     4.168    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_2_n_12
    SLICE_X36Y74         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148     4.316 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257/O
                         net (fo=2, routed)           0.278     4.594    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_n_12
    SLICE_X35Y77         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.742 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480[7]_i_10/O
                         net (fo=1, routed)           0.012     4.754    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480[7]_i_10_n_12
    SLICE_X35Y77         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     4.951 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.979    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480_reg[7]_i_1_n_12
    SLICE_X35Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.153     5.132 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480_reg[15]_i_1/O[7]
                         net (fo=2, routed)           0.031     5.163    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_fu_30505_p2[15]
    SLICE_X35Y78         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.624     5.124    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/ap_clk
    SLICE_X35Y78         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480_reg[15]/C
                         clock pessimism              0.162     5.286                     
                         clock uncertainty           -0.124     5.162                     
    SLICE_X35Y78         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     5.189    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480_reg[15]
  -------------------------------------------------------------------
                         required time                          5.189                     
                         arrival time                          -5.163                     
  -------------------------------------------------------------------
                         slack                                  0.026                     

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/tmp594_reg_39640_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 1.362ns (43.921%)  route 1.739ns (56.079%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 5.124 - 3.333 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.854ns (routing 0.616ns, distribution 1.238ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.558ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.854     2.061    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/ap_clk
    SLICE_X36Y70         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/tmp594_reg_39640_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y70         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.157 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/tmp594_reg_39640_reg[1]/Q
                         net (fo=3, routed)           0.185     2.342    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/tmp594_reg_39640[1]
    SLICE_X37Y70         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     2.489 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_25/O
                         net (fo=3, routed)           0.403     2.892    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_25_n_12
    SLICE_X38Y71         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     3.007 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_17/O
                         net (fo=8, routed)           0.490     3.497    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_17_n_12
    SLICE_X37Y71         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     3.679 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_4/O
                         net (fo=3, routed)           0.137     3.816    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_4_n_12
    SLICE_X36Y71         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     3.993 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_2/O
                         net (fo=5, routed)           0.175     4.168    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_2_n_12
    SLICE_X36Y74         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148     4.316 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257/O
                         net (fo=2, routed)           0.278     4.594    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_n_12
    SLICE_X35Y77         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.742 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480[7]_i_10/O
                         net (fo=1, routed)           0.012     4.754    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480[7]_i_10_n_12
    SLICE_X35Y77         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     4.951 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.979    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480_reg[7]_i_1_n_12
    SLICE_X35Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     5.131 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480_reg[15]_i_1/O[5]
                         net (fo=2, routed)           0.031     5.162    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_fu_30505_p2[13]
    SLICE_X35Y78         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.624     5.124    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/ap_clk
    SLICE_X35Y78         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480_reg[13]/C
                         clock pessimism              0.162     5.286                     
                         clock uncertainty           -0.124     5.162                     
    SLICE_X35Y78         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     5.189    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480_reg[13]
  -------------------------------------------------------------------
                         required time                          5.189                     
                         arrival time                          -5.162                     
  -------------------------------------------------------------------
                         slack                                  0.027                     

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/tmp594_reg_39640_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_reg_40348_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 1.363ns (43.954%)  route 1.738ns (56.046%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 5.124 - 3.333 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.854ns (routing 0.616ns, distribution 1.238ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.558ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.854     2.061    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/ap_clk
    SLICE_X36Y70         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/tmp594_reg_39640_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y70         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.157 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/tmp594_reg_39640_reg[1]/Q
                         net (fo=3, routed)           0.185     2.342    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/tmp594_reg_39640[1]
    SLICE_X37Y70         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     2.489 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_25/O
                         net (fo=3, routed)           0.403     2.892    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_25_n_12
    SLICE_X38Y71         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     3.007 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_17/O
                         net (fo=8, routed)           0.490     3.497    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_17_n_12
    SLICE_X37Y71         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     3.679 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_4/O
                         net (fo=3, routed)           0.137     3.816    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_4_n_12
    SLICE_X36Y71         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     3.993 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_2/O
                         net (fo=5, routed)           0.175     4.168    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_2_n_12
    SLICE_X36Y74         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148     4.316 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257/O
                         net (fo=2, routed)           0.278     4.594    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_n_12
    SLICE_X35Y77         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.742 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480[7]_i_10/O
                         net (fo=1, routed)           0.012     4.754    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480[7]_i_10_n_12
    SLICE_X35Y77         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     4.951 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.979    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480_reg[7]_i_1_n_12
    SLICE_X35Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.153     5.132 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480_reg[15]_i_1/O[7]
                         net (fo=2, routed)           0.030     5.162    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_fu_30505_p2[15]
    SLICE_X35Y78         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_reg_40348_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.624     5.124    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/ap_clk
    SLICE_X35Y78         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_reg_40348_reg[15]/C
                         clock pessimism              0.162     5.286                     
                         clock uncertainty           -0.124     5.162                     
    SLICE_X35Y78         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     5.189    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_reg_40348_reg[15]
  -------------------------------------------------------------------
                         required time                          5.189                     
                         arrival time                          -5.162                     
  -------------------------------------------------------------------
                         slack                                  0.027                     

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/tmp594_reg_39640_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_reg_40348_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 1.362ns (43.935%)  route 1.738ns (56.065%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 5.124 - 3.333 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.854ns (routing 0.616ns, distribution 1.238ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.558ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.854     2.061    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/ap_clk
    SLICE_X36Y70         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/tmp594_reg_39640_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y70         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.157 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/tmp594_reg_39640_reg[1]/Q
                         net (fo=3, routed)           0.185     2.342    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/tmp594_reg_39640[1]
    SLICE_X37Y70         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     2.489 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_25/O
                         net (fo=3, routed)           0.403     2.892    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_25_n_12
    SLICE_X38Y71         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     3.007 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_17/O
                         net (fo=8, routed)           0.490     3.497    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_17_n_12
    SLICE_X37Y71         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     3.679 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_4/O
                         net (fo=3, routed)           0.137     3.816    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_4_n_12
    SLICE_X36Y71         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     3.993 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_2/O
                         net (fo=5, routed)           0.175     4.168    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_i_2_n_12
    SLICE_X36Y74         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148     4.316 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257/O
                         net (fo=2, routed)           0.278     4.594    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/i___257_n_12
    SLICE_X35Y77         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.742 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480[7]_i_10/O
                         net (fo=1, routed)           0.012     4.754    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480[7]_i_10_n_12
    SLICE_X35Y77         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     4.951 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.979    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480_reg[7]_i_1_n_12
    SLICE_X35Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152     5.131 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_1_fu_480_reg[15]_i_1/O[5]
                         net (fo=2, routed)           0.030     5.161    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_fu_30505_p2[13]
    SLICE_X35Y78         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_reg_40348_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.624     5.124    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/ap_clk
    SLICE_X35Y78         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_reg_40348_reg[13]/C
                         clock pessimism              0.162     5.286                     
                         clock uncertainty           -0.124     5.162                     
    SLICE_X35Y78         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     5.189    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/accu_18_V_reg_40348_reg[13]
  -------------------------------------------------------------------
                         required time                          5.189                     
                         arrival time                          -5.161                     
  -------------------------------------------------------------------
                         slack                                  0.028                     

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/int_val_V_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/threshs0_m_threshold_18_U/BBJ_u96_cnvW1A2_tfX5_ram_U/q0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.273ns (8.963%)  route 2.773ns (91.037%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 5.019 - 3.333 ) 
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.616ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.558ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.744     1.951    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ap_clk
    SLICE_X12Y45         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/int_val_V_reg[22]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y45         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.047 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/int_val_V_reg[22]/Q
                         net (fo=69, routed)          2.695     4.742    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/val_V[22]
    SLICE_X9Y76          LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     4.919 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/BBJ_u96_cnvW1A2_tfX5_ram_U/q0[22]_i_1__6/O
                         net (fo=1, routed)           0.078     4.997    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/threshs0_m_threshold_18_U/BBJ_u96_cnvW1A2_tfX5_ram_U/D[22]
    SLICE_X9Y76          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/threshs0_m_threshold_18_U/BBJ_u96_cnvW1A2_tfX5_ram_U/q0_reg[22]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.519     5.019    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/threshs0_m_threshold_18_U/BBJ_u96_cnvW1A2_tfX5_ram_U/ap_clk
    SLICE_X9Y76          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/threshs0_m_threshold_18_U/BBJ_u96_cnvW1A2_tfX5_ram_U/q0_reg[22]/C
                         clock pessimism              0.103     5.122                     
                         clock uncertainty           -0.124     4.998                     
    SLICE_X9Y76          FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     5.025    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/threshs0_m_threshold_18_U/BBJ_u96_cnvW1A2_tfX5_ram_U/q0_reg[22]
  -------------------------------------------------------------------
                         required time                          5.025                     
                         arrival time                          -4.997                     
  -------------------------------------------------------------------
                         slack                                  0.028                     

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/grp_StreamingMaxPool_Pre_1_fu_53/outpix_reg_4617_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/grp_StreamingMaxPool_Pre_1_fu_53/buf_120_V_addr_1_reg_9256_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.096ns (3.214%)  route 2.891ns (96.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 5.055 - 3.333 ) 
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.831ns (routing 0.616ns, distribution 1.215ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.558ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.831     2.038    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/grp_StreamingMaxPool_Pre_1_fu_53/ap_clk
    SLICE_X26Y131        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/grp_StreamingMaxPool_Pre_1_fu_53/outpix_reg_4617_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X26Y131        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.134 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/grp_StreamingMaxPool_Pre_1_fu_53/outpix_reg_4617_reg[0]/Q
                         net (fo=144, routed)         2.891     5.025    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/grp_StreamingMaxPool_Pre_1_fu_53/outpix_reg_4617[0]
    SLICE_X25Y107        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/grp_StreamingMaxPool_Pre_1_fu_53/buf_120_V_addr_1_reg_9256_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.555     5.055    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/grp_StreamingMaxPool_Pre_1_fu_53/ap_clk
    SLICE_X25Y107        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/grp_StreamingMaxPool_Pre_1_fu_53/buf_120_V_addr_1_reg_9256_reg[0]/C
                         clock pessimism              0.098     5.153                     
                         clock uncertainty           -0.124     5.029                     
    SLICE_X25Y107        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     5.056    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/grp_StreamingMaxPool_Pre_1_fu_53/buf_120_V_addr_1_reg_9256_reg[0]
  -------------------------------------------------------------------
                         required time                          5.056                     
                         arrival time                          -5.025                     
  -------------------------------------------------------------------
                         slack                                  0.031                     

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.760ns (25.141%)  route 2.263ns (74.859%))
  Logic Levels:           9  (CARRY8=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 5.197 - 3.333 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.901ns (routing 0.616ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.558ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.901     2.108    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/ap_clk
    SLICE_X37Y146        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y146        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.203 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[2]/Q
                         net (fo=3, routed)           0.437     2.640    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[2]
    SLICE_X34Y147        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.878 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_12/CO[7]
                         net (fo=1, routed)           0.028     2.906    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_12_n_12
    SLICE_X34Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.929 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_11/CO[7]
                         net (fo=1, routed)           0.028     2.957    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_11_n_12
    SLICE_X34Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.980 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.060     3.040    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_15_n_12
    SLICE_X34Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.144 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_13/O[3]
                         net (fo=2, routed)           0.354     3.498    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/grp_fu_368_p2[28]
    SLICE_X35Y148        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     3.598 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_9_LOPT_REMAP_4/O
                         net (fo=1, routed)           0.110     3.708    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/xlnx_opt_counter_internal_blo_fu_132[0]_i_9_n_12_3
    SLICE_X35Y146        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     3.747 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_9_LOPT_REMAP_5/O
                         net (fo=1, routed)           0.431     4.178    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/xlnx_opt_counter_internal_blo_fu_132[0]_i_9_n_12_2
    SLICE_X38Y146        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     4.216 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_9_LOPT_REMAP_8/O
                         net (fo=2, routed)           0.107     4.323    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_9_n_12
    SLICE_X38Y144        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     4.361 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_4/O
                         net (fo=32, routed)          0.248     4.609    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_4_n_12
    SLICE_X39Y148        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     4.671 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_1/O
                         net (fo=32, routed)          0.460     5.131    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_1_n_12
    SLICE_X39Y151        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132_reg[16]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.697     5.197    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/ap_clk
    SLICE_X39Y151        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132_reg[16]/C
                         clock pessimism              0.166     5.363                     
                         clock uncertainty           -0.124     5.238                     
    SLICE_X39Y151        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     5.166    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132_reg[16]
  -------------------------------------------------------------------
                         required time                          5.166                     
                         arrival time                          -5.131                     
  -------------------------------------------------------------------
                         slack                                  0.035                     

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.760ns (25.141%)  route 2.263ns (74.859%))
  Logic Levels:           9  (CARRY8=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 5.197 - 3.333 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.901ns (routing 0.616ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.558ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.901     2.108    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/ap_clk
    SLICE_X37Y146        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y146        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.203 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[2]/Q
                         net (fo=3, routed)           0.437     2.640    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[2]
    SLICE_X34Y147        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.878 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_12/CO[7]
                         net (fo=1, routed)           0.028     2.906    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_12_n_12
    SLICE_X34Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.929 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_11/CO[7]
                         net (fo=1, routed)           0.028     2.957    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_11_n_12
    SLICE_X34Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.980 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.060     3.040    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_15_n_12
    SLICE_X34Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.144 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_13/O[3]
                         net (fo=2, routed)           0.354     3.498    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/grp_fu_368_p2[28]
    SLICE_X35Y148        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     3.598 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_9_LOPT_REMAP_4/O
                         net (fo=1, routed)           0.110     3.708    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/xlnx_opt_counter_internal_blo_fu_132[0]_i_9_n_12_3
    SLICE_X35Y146        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     3.747 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_9_LOPT_REMAP_5/O
                         net (fo=1, routed)           0.431     4.178    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/xlnx_opt_counter_internal_blo_fu_132[0]_i_9_n_12_2
    SLICE_X38Y146        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     4.216 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_9_LOPT_REMAP_8/O
                         net (fo=2, routed)           0.107     4.323    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_9_n_12
    SLICE_X38Y144        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     4.361 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_4/O
                         net (fo=32, routed)          0.248     4.609    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_4_n_12
    SLICE_X39Y148        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     4.671 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_1/O
                         net (fo=32, routed)          0.460     5.131    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_1_n_12
    SLICE_X39Y151        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132_reg[17]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.697     5.197    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/ap_clk
    SLICE_X39Y151        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132_reg[17]/C
                         clock pessimism              0.166     5.363                     
                         clock uncertainty           -0.124     5.238                     
    SLICE_X39Y151        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072     5.166    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132_reg[17]
  -------------------------------------------------------------------
                         required time                          5.166                     
                         arrival time                          -5.131                     
  -------------------------------------------------------------------
                         slack                                  0.035                     

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.760ns (25.141%)  route 2.263ns (74.859%))
  Logic Levels:           9  (CARRY8=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 5.197 - 3.333 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.901ns (routing 0.616ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.558ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.901     2.108    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/ap_clk
    SLICE_X37Y146        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y146        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.203 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[2]/Q
                         net (fo=3, routed)           0.437     2.640    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[2]
    SLICE_X34Y147        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.878 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_12/CO[7]
                         net (fo=1, routed)           0.028     2.906    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_12_n_12
    SLICE_X34Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.929 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_11/CO[7]
                         net (fo=1, routed)           0.028     2.957    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_11_n_12
    SLICE_X34Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.980 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.060     3.040    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_15_n_12
    SLICE_X34Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.144 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_13/O[3]
                         net (fo=2, routed)           0.354     3.498    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/grp_fu_368_p2[28]
    SLICE_X35Y148        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     3.598 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_9_LOPT_REMAP_4/O
                         net (fo=1, routed)           0.110     3.708    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/xlnx_opt_counter_internal_blo_fu_132[0]_i_9_n_12_3
    SLICE_X35Y146        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     3.747 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_9_LOPT_REMAP_5/O
                         net (fo=1, routed)           0.431     4.178    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/xlnx_opt_counter_internal_blo_fu_132[0]_i_9_n_12_2
    SLICE_X38Y146        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     4.216 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_9_LOPT_REMAP_8/O
                         net (fo=2, routed)           0.107     4.323    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_9_n_12
    SLICE_X38Y144        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     4.361 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_4/O
                         net (fo=32, routed)          0.248     4.609    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_4_n_12
    SLICE_X39Y148        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     4.671 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_1/O
                         net (fo=32, routed)          0.460     5.131    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_1_n_12
    SLICE_X39Y151        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132_reg[18]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.697     5.197    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/ap_clk
    SLICE_X39Y151        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132_reg[18]/C
                         clock pessimism              0.166     5.363                     
                         clock uncertainty           -0.124     5.238                     
    SLICE_X39Y151        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072     5.166    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132_reg[18]
  -------------------------------------------------------------------
                         required time                          5.166                     
                         arrival time                          -5.131                     
  -------------------------------------------------------------------
                         slack                                  0.035                     

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.760ns (25.141%)  route 2.263ns (74.859%))
  Logic Levels:           9  (CARRY8=4 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 5.197 - 3.333 ) 
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.901ns (routing 0.616ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.558ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.901     2.108    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/ap_clk
    SLICE_X37Y146        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y146        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.203 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[2]/Q
                         net (fo=3, routed)           0.437     2.640    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[2]
    SLICE_X34Y147        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.878 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_12/CO[7]
                         net (fo=1, routed)           0.028     2.906    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_12_n_12
    SLICE_X34Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.929 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_11/CO[7]
                         net (fo=1, routed)           0.028     2.957    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_11_n_12
    SLICE_X34Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.980 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.060     3.040    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_15_n_12
    SLICE_X34Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.144 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/current_line_4_fu_128_reg[0]_i_13/O[3]
                         net (fo=2, routed)           0.354     3.498    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/grp_fu_368_p2[28]
    SLICE_X35Y148        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     3.598 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_9_LOPT_REMAP_4/O
                         net (fo=1, routed)           0.110     3.708    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/xlnx_opt_counter_internal_blo_fu_132[0]_i_9_n_12_3
    SLICE_X35Y146        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     3.747 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_9_LOPT_REMAP_5/O
                         net (fo=1, routed)           0.431     4.178    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/xlnx_opt_counter_internal_blo_fu_132[0]_i_9_n_12_2
    SLICE_X38Y146        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     4.216 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_9_LOPT_REMAP_8/O
                         net (fo=2, routed)           0.107     4.323    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_9_n_12
    SLICE_X38Y144        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     4.361 f  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_4/O
                         net (fo=32, routed)          0.248     4.609    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_4_n_12
    SLICE_X39Y148        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     4.671 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_1/O
                         net (fo=32, routed)          0.460     5.131    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132[0]_i_1_n_12
    SLICE_X39Y151        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132_reg[19]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.697     5.197    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/ap_clk
    SLICE_X39Y151        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132_reg[19]/C
                         clock pessimism              0.166     5.363                     
                         clock uncertainty           -0.124     5.238                     
    SLICE_X39Y151        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072     5.166    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_3_U0/counter_internal_blo_fu_132_reg[19]
  -------------------------------------------------------------------
                         required time                          5.166                     
                         arrival time                          -5.131                     
  -------------------------------------------------------------------
                         slack                                  0.035                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_U0/outElem_V_reg_1064_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/convInp_V_V_1_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.038ns (50.000%)  route 0.038ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.913ns (routing 0.316ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.356ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       0.913     1.024    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_U0/ap_clk
    SLICE_X28Y3          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_U0/outElem_V_reg_1064_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y3          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.062 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/ConvolutionInputGene_U0/outElem_V_reg_1064_reg[1]/Q
                         net (fo=1, routed)           0.038     1.100    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/convInp_V_V_1_U/U_fifo_w64_d2_A_ram/D[1]
    SLICE_X28Y2          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/convInp_V_V_1_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.039     1.177    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/convInp_V_V_1_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X28Y2          FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/convInp_V_V_1_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[0][1]/C
                         clock pessimism             -0.134     1.043                     
    SLICE_X28Y2          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.090    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/convInp_V_V_1_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.090                     
                         arrival time                           1.100                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_1_pro_U0/grp_StreamingMaxPool_Pre_fu_53/buf_19_V_U/StreamingMaxPool_rcU_ram_U/q0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_out_m_buffer_V_V_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][39]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.070ns (35.176%)  route 0.129ns (64.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.542ns (routing 0.558ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.616ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.542     1.709    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_1_pro_U0/grp_StreamingMaxPool_Pre_fu_53/buf_19_V_U/StreamingMaxPool_rcU_ram_U/ap_clk
    SLICE_X8Y179         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_1_pro_U0/grp_StreamingMaxPool_Pre_fu_53/buf_19_V_U/StreamingMaxPool_rcU_ram_U/q0_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X8Y179         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.779 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_1_pro_U0/grp_StreamingMaxPool_Pre_fu_53/buf_19_V_U/StreamingMaxPool_rcU_ram_U/q0_reg[1]/Q
                         net (fo=2, routed)           0.129     1.908    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_out_m_buffer_V_V_U/U_fifo_w128_d2_A_ram/D[39]
    SLICE_X9Y179         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_out_m_buffer_V_V_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][39]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.794     2.001    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_out_m_buffer_V_V_U/U_fifo_w128_d2_A_ram/ap_clk
    SLICE_X9Y179         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_out_m_buffer_V_V_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][39]/C
                         clock pessimism             -0.156     1.845                     
    SLICE_X9Y179         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.053     1.898    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_out_m_buffer_V_V_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][39]
  -------------------------------------------------------------------
                         required time                         -1.898                     
                         arrival time                           1.908                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/rep_0_i1_i_reg_42_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/rep_reg_80_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.103ns (35.888%)  route 0.184ns (64.111%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      1.508ns (routing 0.558ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.616ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.508     1.675    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/ap_clk
    SLICE_X7Y119         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/rep_0_i1_i_reg_42_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X7Y119         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     1.747 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/rep_0_i1_i_reg_42_reg[5]/Q
                         net (fo=2, routed)           0.173     1.920    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/rep_0_i1_i_reg_42_reg_n_12_[5]
    SLICE_X7Y120         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.031     1.951 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/rep_reg_80_reg[8]_i_1__0/O[4]
                         net (fo=1, routed)           0.011     1.962    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/rep_fu_66_p2[5]
    SLICE_X7Y120         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/rep_reg_80_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.790     1.997    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/ap_clk
    SLICE_X7Y120         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/rep_reg_80_reg[5]/C
                         clock pessimism             -0.098     1.899                     
    SLICE_X7Y120         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     1.952    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/rep_reg_80_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.952                     
                         arrival time                           1.962                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_in_m_target_V_V_6_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_in_m_target_V_V_6_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.070ns (38.043%)  route 0.114ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.691ns (routing 0.558ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.937ns (routing 0.616ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.691     1.858    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_in_m_target_V_V_6_U/U_fifo_w16_d2_A_ram/ap_clk
    SLICE_X42Y25         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_in_m_target_V_V_6_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X42Y25         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.070     1.928 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_in_m_target_V_V_6_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][13]/Q
                         net (fo=2, routed)           0.114     2.042    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_in_m_target_V_V_6_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0]_228[13]
    SLICE_X41Y26         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_in_m_target_V_V_6_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.937     2.144    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_in_m_target_V_V_6_U/U_fifo_w16_d2_A_ram/ap_clk
    SLICE_X41Y26         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_in_m_target_V_V_6_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][13]/C
                         clock pessimism             -0.167     1.977                     
    SLICE_X41Y26         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     2.032    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_in_m_target_V_V_6_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -2.032                     
                         arrival time                           2.042                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/StreamingDataWidthCo_5_U0/BBJ_u96_cnvW1A2_mibs_U97/BBJ_u96_cnvW1A2_mibs_MulnS_1_U/buff2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/StreamingDataWidthCo_5_U0/totalIters_reg_158_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.069ns (38.983%)  route 0.108ns (61.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.575ns (routing 0.558ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.616ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.575     1.742    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/StreamingDataWidthCo_5_U0/BBJ_u96_cnvW1A2_mibs_U97/BBJ_u96_cnvW1A2_mibs_MulnS_1_U/ap_clk
    SLICE_X20Y15         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/StreamingDataWidthCo_5_U0/BBJ_u96_cnvW1A2_mibs_U97/BBJ_u96_cnvW1A2_mibs_MulnS_1_U/buff2_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X20Y15         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     1.811 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/StreamingDataWidthCo_5_U0/BBJ_u96_cnvW1A2_mibs_U97/BBJ_u96_cnvW1A2_mibs_MulnS_1_U/buff2_reg[1]/Q
                         net (fo=1, routed)           0.108     1.919    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/StreamingDataWidthCo_5_U0/BBJ_u96_cnvW1A2_mibs_MulnS_1_U/buff2_reg__0[1]
    SLICE_X22Y15         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/StreamingDataWidthCo_5_U0/totalIters_reg_158_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.803     2.010    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/StreamingDataWidthCo_5_U0/ap_clk
    SLICE_X22Y15         FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/StreamingDataWidthCo_5_U0/totalIters_reg_158_reg[1]/C
                         clock pessimism             -0.156     1.854                     
    SLICE_X22Y15         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     1.909    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/StreamingDataWidthCo_5_U0/totalIters_reg_158_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.909                     
                         arrival time                           1.919                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_in_m_target_V_V_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][114]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_in_m_target_V_V_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[1][114]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.072ns (39.560%)  route 0.110ns (60.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.584ns (routing 0.558ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.616ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.584     1.751    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_in_m_target_V_V_U/U_fifo_w128_d2_A_ram/ap_clk
    SLICE_X18Y166        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_in_m_target_V_V_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][114]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X18Y166        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     1.823 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_in_m_target_V_V_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][114]/Q
                         net (fo=3, routed)           0.110     1.933    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_in_m_target_V_V_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0]_238[114]
    SLICE_X19Y166        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_in_m_target_V_V_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[1][114]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.817     2.024    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_in_m_target_V_V_U/U_fifo_w128_d2_A_ram/ap_clk
    SLICE_X19Y166        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_in_m_target_V_V_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[1][114]/C
                         clock pessimism             -0.155     1.869                     
    SLICE_X19Y166        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.054     1.923    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/wa_in_m_target_V_V_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[1][114]
  -------------------------------------------------------------------
                         required time                         -1.923                     
                         arrival time                           1.933                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/StreamingDataWidthCo_7_U0/r_V_reg_87_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter4_V_V_U/mem_reg_0/DINADIN[15]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.072ns (32.000%)  route 0.153ns (68.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.662ns (routing 0.558ns, distribution 1.104ns)
  Clock Net Delay (Destination): 2.034ns (routing 0.616ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.662     1.829    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/StreamingDataWidthCo_7_U0/ap_clk
    SLICE_X36Y151        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/StreamingDataWidthCo_7_U0/r_V_reg_87_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X36Y151        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.901 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/StreamingDataWidthCo_7_U0/r_V_reg_87_reg[15]/Q
                         net (fo=2, routed)           0.153     2.054    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter4_V_V_U/if_din[15]
    RAMB36_X4Y29         RAMB36E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter4_V_V_U/mem_reg_0/DINADIN[15]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       2.034     2.241    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter4_V_V_U/ap_clk
    RAMB36_X4Y29         RAMB36E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter4_V_V_U/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.169     2.072                     
    RAMB36_X4Y29         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[15])
                                                     -0.029     2.043    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter4_V_V_U/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.043                     
                         arrival time                           2.054                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/StreamingDataWidthCo_7_U0/r_V_reg_87_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter4_V_V_U/mem_reg_0/DINADIN[23]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.069ns (30.531%)  route 0.157ns (69.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.661ns (routing 0.558ns, distribution 1.103ns)
  Clock Net Delay (Destination): 2.034ns (routing 0.616ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.661     1.828    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/StreamingDataWidthCo_7_U0/ap_clk
    SLICE_X37Y150        FDRE                                         r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/StreamingDataWidthCo_7_U0/r_V_reg_87_reg[23]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X37Y150        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     1.897 r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/StreamingDataWidthCo_7_U0/r_V_reg_87_reg[23]/Q
                         net (fo=2, routed)           0.157     2.054    reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter4_V_V_U/if_din[23]
    RAMB36_X4Y29         RAMB36E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter4_V_V_U/mem_reg_0/DINADIN[23]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       2.034     2.241    boundary       BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter4_V_V_U/ap_clk
    RAMB36_X4Y29         RAMB36E2                                     r  reconfigurable BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter4_V_V_U/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.169     2.072                     
    RAMB36_X4Y29         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[23])
                                                     -0.029     2.043    reconfigurable   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter4_V_V_U/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.043                     
                         arrival time                           2.054                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.072ns (25.263%)  route 0.213ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.502ns (routing 0.558ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.616ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.502     1.669    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X0Y64          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y64          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.741 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=181, routed)         0.213     1.954    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRH2
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
                         clock pessimism             -0.152     1.848                     
    SLICE_X1Y64          RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.943    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -1.943                     
                         arrival time                           1.954                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.072ns (25.263%)  route 0.213ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.502ns (routing 0.558ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.616ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.502     1.669    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X0Y64          FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y64          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.741 r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=181, routed)         0.213     1.954    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/ADDRH2
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.793     2.000    static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X1Y64          RAMD32                                       r  static         PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/CLK
                         clock pessimism             -0.152     1.848                     
    SLICE_X1Y64          RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.943    static           PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.943                     
                         arrival time                           1.954                     
  -------------------------------------------------------------------
                         slack                                  0.011                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         3.333       0.330      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         3.333       0.330      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         3.333       0.330      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X3Y0   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/inputBuf_3_V_U/ConvolutionInputGjbC_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         3.333       1.594      RAMB36_X3Y0   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/inputBuf_3_V_U/ConvolutionInputGjbC_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X4Y24  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter6_V_V_U/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         3.333       1.594      RAMB36_X4Y24  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter6_V_V_U/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X4Y23  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter6_V_V_U/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         3.333       1.594      RAMB36_X4Y23  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter6_V_V_U/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X4Y2   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/inter9_V_V_U/mem_reg/CLKARDCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X5Y52   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/weights0_m_weights_V_11_U/BBJ_u96_cnvW1A2_wexR_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X5Y52   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/weights0_m_weights_V_11_U/BBJ_u96_cnvW1A2_wexR_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X5Y52   BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/weights0_m_weights_V_11_U/BBJ_u96_cnvW1A2_wexR_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X19Y65  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/weights0_m_weights_V_12_U/BBJ_u96_cnvW1A2_wexR_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X14Y70  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/threshs0_m_threshold_11_U/BBJ_u96_cnvW1A2_tfX5_ram_U/ram_reg_0_3_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X14Y70  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/threshs0_m_threshold_11_U/BBJ_u96_cnvW1A2_tfX5_ram_U/ram_reg_0_3_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X14Y70  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/threshs0_m_threshold_11_U/BBJ_u96_cnvW1A2_tfX5_ram_U/ram_reg_0_3_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         1.666       1.093      SLICE_X14Y70  BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/threshs0_m_threshold_11_U/BBJ_u96_cnvW1A2_tfX5_ram_U/ram_reg_0_3_5_5/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        1.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.161ns (7.892%)  route 1.879ns (92.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 4.997 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.558ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.997     3.950    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y99          FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.497     4.997    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X1Y99          FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.152     5.149                     
                         clock uncertainty           -0.124     5.025                     
    SLICE_X1Y99          FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.072     4.953    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          4.953                     
                         arrival time                          -3.950                     
  -------------------------------------------------------------------
                         slack                                  1.003                     

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.161ns (7.892%)  route 1.879ns (92.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 4.997 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.558ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.997     3.950    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y99          FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.497     4.997    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X1Y99          FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.152     5.149                     
                         clock uncertainty           -0.124     5.025                     
    SLICE_X1Y99          FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.072     4.953    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          4.953                     
                         arrival time                          -3.950                     
  -------------------------------------------------------------------
                         slack                                  1.003                     

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 4.988 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.558ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.488     4.988    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.152     5.140                     
                         clock uncertainty           -0.124     5.016                     
    SLICE_X2Y99          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072     4.944    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.944                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.009                     

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 4.988 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.558ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.488     4.988    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.152     5.140                     
                         clock uncertainty           -0.124     5.016                     
    SLICE_X2Y99          FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.072     4.944    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.944                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.009                     

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 4.988 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.558ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.488     4.988    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.152     5.140                     
                         clock uncertainty           -0.124     5.016                     
    SLICE_X2Y99          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072     4.944    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          4.944                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.009                     

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 4.988 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.558ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.488     4.988    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.152     5.140                     
                         clock uncertainty           -0.124     5.016                     
    SLICE_X2Y99          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072     4.944    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          4.944                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.009                     

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 4.992 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.558ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.492     4.992    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.152     5.144                     
                         clock uncertainty           -0.124     5.020                     
    SLICE_X2Y99          FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072     4.948    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.948                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.013                     

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 4.992 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.558ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.492     4.992    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.152     5.144                     
                         clock uncertainty           -0.124     5.020                     
    SLICE_X2Y99          FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072     4.948    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.948                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.013                     

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 4.992 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.558ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.492     4.992    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.152     5.144                     
                         clock uncertainty           -0.124     5.020                     
    SLICE_X2Y99          FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072     4.948    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.948                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.013                     

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.161ns (7.951%)  route 1.864ns (92.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 4.992 - 3.333 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.703ns (routing 0.616ns, distribution 1.087ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.558ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.703     1.910    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.009 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.882     2.891    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y61          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.953 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     3.935    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y99          FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r                 
    PS8_X0Y0             PS8                          0.000     3.333 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       1.492     4.992    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y99          FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.152     5.144                     
                         clock uncertainty           -0.124     5.020                     
    SLICE_X2Y99          FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072     4.948    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.948                     
                         arrival time                          -3.935                     
  -------------------------------------------------------------------
                         slack                                  1.013                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.053ns (26.238%)  route 0.149ns (73.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.356ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.185    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y114         FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       0.989     1.127    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y114         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.125     1.002                     
    SLICE_X1Y114         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     0.982    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.982                     
                         arrival time                           1.185                     
  -------------------------------------------------------------------
                         slack                                  0.203                     

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.053ns (26.238%)  route 0.149ns (73.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.356ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.185    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y114         FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       0.989     1.127    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y114         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.125     1.002                     
    SLICE_X1Y114         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.982    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.982                     
                         arrival time                           1.185                     
  -------------------------------------------------------------------
                         slack                                  0.203                     

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.053ns (26.238%)  route 0.149ns (73.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.356ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.185    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y114         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       0.989     1.127    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y114         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.125     1.002                     
    SLICE_X1Y114         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     0.982    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.982                     
                         arrival time                           1.185                     
  -------------------------------------------------------------------
                         slack                                  0.203                     

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.053ns (26.238%)  route 0.149ns (73.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.356ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.185    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y114         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       0.989     1.127    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y114         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.125     1.002                     
    SLICE_X1Y114         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     0.982    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.982                     
                         arrival time                           1.185                     
  -------------------------------------------------------------------
                         slack                                  0.203                     

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.053ns (26.238%)  route 0.149ns (73.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.356ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.104     1.185    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y114         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       0.989     1.127    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y114         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.125     1.002                     
    SLICE_X1Y114         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     0.982    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.982                     
                         arrival time                           1.185                     
  -------------------------------------------------------------------
                         slack                                  0.203                     

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.080ns (30.651%)  route 0.181ns (69.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.863ns (routing 0.316ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.356ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       0.863     0.974    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y110         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y110         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.013 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.087     1.100    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X0Y110         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.041     1.141 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.094     1.235    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y110         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       0.992     1.130    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y110         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.098     1.032                     
    SLICE_X1Y110         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.012    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.012                     
                         arrival time                           1.235                     
  -------------------------------------------------------------------
                         slack                                  0.223                     

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.080ns (30.651%)  route 0.181ns (69.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.863ns (routing 0.316ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.356ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       0.863     0.974    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y110         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X0Y110         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.013 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.087     1.100    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X0Y110         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.041     1.141 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.094     1.235    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y110         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       0.992     1.130    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y110         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.098     1.032                     
    SLICE_X1Y110         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.012    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.012                     
                         arrival time                           1.235                     
  -------------------------------------------------------------------
                         slack                                  0.223                     

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.053ns (23.661%)  route 0.171ns (76.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.356ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126     1.207    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y116         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       0.990     1.128    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y116         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.125     1.003                     
    SLICE_X2Y116         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.983    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.983                     
                         arrival time                           1.207                     
  -------------------------------------------------------------------
                         slack                                  0.224                     

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.053ns (23.661%)  route 0.171ns (76.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.356ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126     1.207    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y116         FDCE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       0.990     1.128    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y116         FDCE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.125     1.003                     
    SLICE_X2Y116         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.983    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.983                     
                         arrival time                           1.207                     
  -------------------------------------------------------------------
                         slack                                  0.224                     

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.053ns (23.661%)  route 0.171ns (76.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.872ns (routing 0.316ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.356ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       0.872     0.983    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X1Y113         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.022 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.045     1.067    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y113         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     1.081 f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126     1.207    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y116         FDPE                                         f  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r                 
    PS8_X0Y0             PS8                          0.000     0.000 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  static         PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=58517, routed)       0.990     1.128    static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y116         FDPE                                         r  static         PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.125     1.003                     
    SLICE_X2Y116         FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     0.983    static           PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.983                     
                         arrival time                           1.207                     
  -------------------------------------------------------------------
                         slack                                  0.224                     





