
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,0,17}                            Premise(F2)
	S3= GPR[rS]=a                                               Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= PC.Out=>IMem.RAddr                                      Premise(F4)
	S7= IMem.RAddr=addr                                         Path(S5,S6)
	S8= CP0.ASID=>IMem.ASID                                     Premise(F5)
	S9= IMem.ASID=pid                                           Path(S4,S8)
	S10= IMem.Out={0,rS,0,17}                                   IMem-Read(S9,S7,S2)
	S11= IMem.Out=>IR.In                                        Premise(F6)
	S12= IR.In={0,rS,0,17}                                      Path(S10,S11)
	S13= CtrlPC=0                                               Premise(F7)
	S14= CtrlPCInc=1                                            Premise(F8)
	S15= PC[Out]=addr+4                                         PC-Inc(S1,S13,S14)
	S16= PC[CIA]=addr                                           PC-Inc(S1,S13,S14)
	S17= CtrlIMem=0                                             Premise(F9)
	S18= IMem[{pid,addr}]={0,rS,0,17}                           IMem-Hold(S2,S17)
	S19= CtrlASIDIn=0                                           Premise(F10)
	S20= CtrlCP0=0                                              Premise(F11)
	S21= CP0[ASID]=pid                                          CP0-Hold(S0,S20)
	S22= CtrlEPCIn=0                                            Premise(F12)
	S23= CtrlExCodeIn=0                                         Premise(F13)
	S24= CtrlIR=1                                               Premise(F14)
	S25= [IR]={0,rS,0,17}                                       IR-Write(S12,S24)
	S26= CtrlGPR=0                                              Premise(F15)
	S27= GPR[rS]=a                                              GPR-Hold(S3,S26)
	S28= CtrlHi=0                                               Premise(F16)

ID	S29= PC.Out=addr+4                                          PC-Out(S15)
	S30= PC.CIA=addr                                            PC-Out(S16)
	S31= PC.CIA31_28=addr[31:28]                                PC-Out(S16)
	S32= CP0.ASID=pid                                           CP0-Read-ASID(S21)
	S33= IR.Out={0,rS,0,17}                                     IR-Out(S25)
	S34= IR.Out31_26=0                                          IR-Out(S25)
	S35= IR.Out25_21=rS                                         IR-Out(S25)
	S36= IR.Out20_6=0                                           IR-Out(S25)
	S37= IR.Out5_0=17                                           IR-Out(S25)
	S38= IR.Out31_26=>CU.Op                                     Premise(F17)
	S39= CU.Op=0                                                Path(S34,S38)
	S40= IR.Out25_21=>GPR.RReg1                                 Premise(F18)
	S41= GPR.RReg1=rS                                           Path(S35,S40)
	S42= GPR.Rdata1=a                                           GPR-Read(S41,S27)
	S43= IR.Out5_0=>CU.IRFunc                                   Premise(F19)
	S44= CU.IRFunc=17                                           Path(S37,S43)
	S45= GPR.Rdata1=>Hi.In                                      Premise(F20)
	S46= Hi.In=a                                                Path(S42,S45)
	S47= CtrlPC=0                                               Premise(F21)
	S48= CtrlPCInc=0                                            Premise(F22)
	S49= PC[CIA]=addr                                           PC-Hold(S16,S48)
	S50= PC[Out]=addr+4                                         PC-Hold(S15,S47,S48)
	S51= CtrlIMem=0                                             Premise(F23)
	S52= IMem[{pid,addr}]={0,rS,0,17}                           IMem-Hold(S18,S51)
	S53= CtrlASIDIn=0                                           Premise(F24)
	S54= CtrlCP0=0                                              Premise(F25)
	S55= CP0[ASID]=pid                                          CP0-Hold(S21,S54)
	S56= CtrlEPCIn=0                                            Premise(F26)
	S57= CtrlExCodeIn=0                                         Premise(F27)
	S58= CtrlIR=0                                               Premise(F28)
	S59= [IR]={0,rS,0,17}                                       IR-Hold(S25,S58)
	S60= CtrlGPR=0                                              Premise(F29)
	S61= GPR[rS]=a                                              GPR-Hold(S27,S60)
	S62= CtrlHi=1                                               Premise(F30)
	S63= [Hi]=a                                                 Hi-Write(S46,S62)

EX	S64= PC.CIA=addr                                            PC-Out(S49)
	S65= PC.CIA31_28=addr[31:28]                                PC-Out(S49)
	S66= PC.Out=addr+4                                          PC-Out(S50)
	S67= CP0.ASID=pid                                           CP0-Read-ASID(S55)
	S68= IR.Out={0,rS,0,17}                                     IR-Out(S59)
	S69= IR.Out31_26=0                                          IR-Out(S59)
	S70= IR.Out25_21=rS                                         IR-Out(S59)
	S71= IR.Out20_6=0                                           IR-Out(S59)
	S72= IR.Out5_0=17                                           IR-Out(S59)
	S73= Hi.Out=a                                               Hi-Out(S63)
	S74= Hi.Out1_0={a}[1:0]                                     Hi-Out(S63)
	S75= Hi.Out4_0={a}[4:0]                                     Hi-Out(S63)
	S76= CtrlPC=0                                               Premise(F31)
	S77= CtrlPCInc=0                                            Premise(F32)
	S78= PC[CIA]=addr                                           PC-Hold(S49,S77)
	S79= PC[Out]=addr+4                                         PC-Hold(S50,S76,S77)
	S80= CtrlIMem=0                                             Premise(F33)
	S81= IMem[{pid,addr}]={0,rS,0,17}                           IMem-Hold(S52,S80)
	S82= CtrlASIDIn=0                                           Premise(F34)
	S83= CtrlCP0=0                                              Premise(F35)
	S84= CP0[ASID]=pid                                          CP0-Hold(S55,S83)
	S85= CtrlEPCIn=0                                            Premise(F36)
	S86= CtrlExCodeIn=0                                         Premise(F37)
	S87= CtrlIR=0                                               Premise(F38)
	S88= [IR]={0,rS,0,17}                                       IR-Hold(S59,S87)
	S89= CtrlGPR=0                                              Premise(F39)
	S90= GPR[rS]=a                                              GPR-Hold(S61,S89)
	S91= CtrlHi=0                                               Premise(F40)
	S92= [Hi]=a                                                 Hi-Hold(S63,S91)

MEM	S93= PC.CIA=addr                                            PC-Out(S78)
	S94= PC.CIA31_28=addr[31:28]                                PC-Out(S78)
	S95= PC.Out=addr+4                                          PC-Out(S79)
	S96= CP0.ASID=pid                                           CP0-Read-ASID(S84)
	S97= IR.Out={0,rS,0,17}                                     IR-Out(S88)
	S98= IR.Out31_26=0                                          IR-Out(S88)
	S99= IR.Out25_21=rS                                         IR-Out(S88)
	S100= IR.Out20_6=0                                          IR-Out(S88)
	S101= IR.Out5_0=17                                          IR-Out(S88)
	S102= Hi.Out=a                                              Hi-Out(S92)
	S103= Hi.Out1_0={a}[1:0]                                    Hi-Out(S92)
	S104= Hi.Out4_0={a}[4:0]                                    Hi-Out(S92)
	S105= CtrlPC=0                                              Premise(F41)
	S106= CtrlPCInc=0                                           Premise(F42)
	S107= PC[CIA]=addr                                          PC-Hold(S78,S106)
	S108= PC[Out]=addr+4                                        PC-Hold(S79,S105,S106)
	S109= CtrlIMem=0                                            Premise(F43)
	S110= IMem[{pid,addr}]={0,rS,0,17}                          IMem-Hold(S81,S109)
	S111= CtrlASIDIn=0                                          Premise(F44)
	S112= CtrlCP0=0                                             Premise(F45)
	S113= CP0[ASID]=pid                                         CP0-Hold(S84,S112)
	S114= CtrlEPCIn=0                                           Premise(F46)
	S115= CtrlExCodeIn=0                                        Premise(F47)
	S116= CtrlIR=0                                              Premise(F48)
	S117= [IR]={0,rS,0,17}                                      IR-Hold(S88,S116)
	S118= CtrlGPR=0                                             Premise(F49)
	S119= GPR[rS]=a                                             GPR-Hold(S90,S118)
	S120= CtrlHi=0                                              Premise(F50)
	S121= [Hi]=a                                                Hi-Hold(S92,S120)

WB	S122= PC.CIA=addr                                           PC-Out(S107)
	S123= PC.CIA31_28=addr[31:28]                               PC-Out(S107)
	S124= PC.Out=addr+4                                         PC-Out(S108)
	S125= CP0.ASID=pid                                          CP0-Read-ASID(S113)
	S126= IR.Out={0,rS,0,17}                                    IR-Out(S117)
	S127= IR.Out31_26=0                                         IR-Out(S117)
	S128= IR.Out25_21=rS                                        IR-Out(S117)
	S129= IR.Out20_6=0                                          IR-Out(S117)
	S130= IR.Out5_0=17                                          IR-Out(S117)
	S131= Hi.Out=a                                              Hi-Out(S121)
	S132= Hi.Out1_0={a}[1:0]                                    Hi-Out(S121)
	S133= Hi.Out4_0={a}[4:0]                                    Hi-Out(S121)
	S134= CtrlPC=0                                              Premise(F51)
	S135= CtrlPCInc=0                                           Premise(F52)
	S136= PC[CIA]=addr                                          PC-Hold(S107,S135)
	S137= PC[Out]=addr+4                                        PC-Hold(S108,S134,S135)
	S138= CtrlIMem=0                                            Premise(F53)
	S139= IMem[{pid,addr}]={0,rS,0,17}                          IMem-Hold(S110,S138)
	S140= CtrlASIDIn=0                                          Premise(F54)
	S141= CtrlCP0=0                                             Premise(F55)
	S142= CP0[ASID]=pid                                         CP0-Hold(S113,S141)
	S143= CtrlEPCIn=0                                           Premise(F56)
	S144= CtrlExCodeIn=0                                        Premise(F57)
	S145= CtrlIR=0                                              Premise(F58)
	S146= [IR]={0,rS,0,17}                                      IR-Hold(S117,S145)
	S147= CtrlGPR=0                                             Premise(F59)
	S148= GPR[rS]=a                                             GPR-Hold(S119,S147)
	S149= CtrlHi=0                                              Premise(F60)
	S150= [Hi]=a                                                Hi-Hold(S121,S149)

POST	S136= PC[CIA]=addr                                          PC-Hold(S107,S135)
	S137= PC[Out]=addr+4                                        PC-Hold(S108,S134,S135)
	S139= IMem[{pid,addr}]={0,rS,0,17}                          IMem-Hold(S110,S138)
	S142= CP0[ASID]=pid                                         CP0-Hold(S113,S141)
	S146= [IR]={0,rS,0,17}                                      IR-Hold(S117,S145)
	S148= GPR[rS]=a                                             GPR-Hold(S119,S147)
	S150= [Hi]=a                                                Hi-Hold(S121,S149)

