// Seed: 832766517
`timescale 1 ps / 1ps
module module_0;
  logic id_1;
  assign id_1 = 1;
  type_3(
      1, 1
  );
endmodule
