\hypertarget{union__hw__uart__sfifo}{}\section{\+\_\+hw\+\_\+uart\+\_\+sfifo Union Reference}
\label{union__hw__uart__sfifo}\index{\+\_\+hw\+\_\+uart\+\_\+sfifo@{\+\_\+hw\+\_\+uart\+\_\+sfifo}}


H\+W\+\_\+\+U\+A\+R\+T\+\_\+\+S\+F\+I\+FO -\/ U\+A\+RT F\+I\+FO Status Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+uart.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__uart__sfifo_1_1__hw__uart__sfifo__bitfields}{\+\_\+hw\+\_\+uart\+\_\+sfifo\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__uart__sfifo_a6825c4f9a38dfcacfa43756083ac89c8}{}\label{union__hw__uart__sfifo_a6825c4f9a38dfcacfa43756083ac89c8}

\item 
struct \hyperlink{struct__hw__uart__sfifo_1_1__hw__uart__sfifo__bitfields}{\+\_\+hw\+\_\+uart\+\_\+sfifo\+::\+\_\+hw\+\_\+uart\+\_\+sfifo\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__uart__sfifo_a85e09c2c7c943198198a2beadf7ff9b2}{}\label{union__hw__uart__sfifo_a85e09c2c7c943198198a2beadf7ff9b2}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+U\+A\+R\+T\+\_\+\+S\+F\+I\+FO -\/ U\+A\+RT F\+I\+FO Status Register (RW) 

Reset value\+: 0x\+C0U

This register provides status information regarding the transmit and receiver buffers/\+F\+I\+F\+Os, including interrupt information. This register may be written to or read at any time. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+uart.\+h\end{DoxyCompactItemize}
