# veriRISC-CPU-SV
This project was developed based on the labs from a SV Cadence certification. This is the integration lab for different modules to build a RISC CPU
