Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 3a916edf1b324fcf8a1e62bb8bdb0a32 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_tb_behav xil_defaultlib.riscv_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscv_alu
Compiling module xil_defaultlib.riscv_exec
Compiling module xil_defaultlib.riscv_decoder
Compiling module xil_defaultlib.riscv_decode_default
Compiling module xil_defaultlib.riscv_mmu(SUPPORT_MMU=0)
Compiling module xil_defaultlib.riscv_lsu_fifo(WIDTH=36,DEPTH=2,...
Compiling module xil_defaultlib.riscv_lsu
Compiling module xil_defaultlib.riscv_csr_regfile
Compiling module xil_defaultlib.riscv_csr(SUPPORT_SUPER=0)
Compiling module xil_defaultlib.riscv_multiplier
Compiling module xil_defaultlib.riscv_divider
Compiling module xil_defaultlib.riscv_pipe_ctrl
Compiling module xil_defaultlib.riscv_regfile_default
Compiling module xil_defaultlib.riscv_issue
Compiling module xil_defaultlib.riscv_fetch(SUPPORT_MMU=0)
Compiling module xil_defaultlib.systolic_array(ELEMENT_WIDTH=64,...
Compiling module xil_defaultlib.matmul_controller_default
Compiling module xil_defaultlib.riscv_core
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.riscv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv_tb_behav
