<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="mips_defines" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="103201fs"></ZoomEndTime>
      <Cursor1Time time="50000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="146"></NameColumnWidth>
      <ValueColumnWidth column_width="88"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="54" />
   <wvobject type="array" fp_name="/testbench/i">
      <obj_property name="ElementShortName">i[31:0]</obj_property>
      <obj_property name="ObjectShortName">i[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/addr">
      <obj_property name="ElementShortName">addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">addr[29:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/inst_excpt">
      <obj_property name="ElementShortName">inst_excpt</obj_property>
      <obj_property name="ObjectShortName">inst_excpt</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/mem_excpt">
      <obj_property name="ElementShortName">mem_excpt</obj_property>
      <obj_property name="ObjectShortName">mem_excpt</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/halted">
      <obj_property name="ElementShortName">halted</obj_property>
      <obj_property name="ObjectShortName">halted</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/rst_b">
      <obj_property name="ElementShortName">rst_b</obj_property>
      <obj_property name="ObjectShortName">rst_b</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/pc">
      <obj_property name="ElementShortName">pc[29:0]</obj_property>
      <obj_property name="ObjectShortName">pc[29:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/mem_write_en">
      <obj_property name="ElementShortName">mem_write_en[3:0]</obj_property>
      <obj_property name="ObjectShortName">mem_write_en[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/mem_addr">
      <obj_property name="ElementShortName">mem_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">mem_addr[29:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/inst">
      <obj_property name="ElementShortName">inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/mem_data_in">
      <obj_property name="ElementShortName">mem_data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_data_in[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/mem_data_out">
      <obj_property name="ElementShortName">mem_data_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_data_out[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/reg32/mem">
      <obj_property name="ElementShortName">mem[31:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">mem[31:0][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/reg32/mem[9]">
      <obj_property name="ElementShortName">[9][31:0]</obj_property>
      <obj_property name="ObjectShortName">[9][31:0]</obj_property>
      <obj_property name="CustomSignalColor">#FF00FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/reg32/mem[11]">
      <obj_property name="ElementShortName">[11][31:0]</obj_property>
      <obj_property name="ObjectShortName">[11][31:0]</obj_property>
      <obj_property name="CustomSignalColor">#FF00FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/reg32/mem[13]">
      <obj_property name="ElementShortName">[13][31:0]</obj_property>
      <obj_property name="ObjectShortName">[13][31:0]</obj_property>
      <obj_property name="CustomSignalColor">#FF00FF</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/dcd_rs">
      <obj_property name="ElementShortName">dcd_rs[4:0]</obj_property>
      <obj_property name="ObjectShortName">dcd_rs[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/dcd_rt">
      <obj_property name="ElementShortName">dcd_rt[4:0]</obj_property>
      <obj_property name="ObjectShortName">dcd_rt[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/dcd_rd">
      <obj_property name="ElementShortName">dcd_rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">dcd_rd[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/mipsAlu_32/a">
      <obj_property name="ElementShortName">a[31:0]</obj_property>
      <obj_property name="ObjectShortName">a[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/mipsAlu_32/b">
      <obj_property name="ElementShortName">b[31:0]</obj_property>
      <obj_property name="ObjectShortName">b[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/mipsAlu_32/shamt">
      <obj_property name="ElementShortName">shamt[4:0]</obj_property>
      <obj_property name="ObjectShortName">shamt[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/mipsAlu_32/result">
      <obj_property name="ElementShortName">result[31:0]</obj_property>
      <obj_property name="ObjectShortName">result[31:0]</obj_property>
      <obj_property name="CustomSignalColor">#FFA500</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/mipsAlu_32/result">
      <obj_property name="ElementShortName">result[31:0]</obj_property>
      <obj_property name="ObjectShortName">result[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      <obj_property name="CustomSignalColor">#FFA500</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/mipsAlu_32/aluCtrlVal">
      <obj_property name="ElementShortName">aluCtrlVal[5:0]</obj_property>
      <obj_property name="ObjectShortName">aluCtrlVal[5:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/aluctrlmips/ALUop">
      <obj_property name="ElementShortName">ALUop[2:0]</obj_property>
      <obj_property name="ObjectShortName">ALUop[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/aluctrlmips/function_operation">
      <obj_property name="ElementShortName">function_operation[5:0]</obj_property>
      <obj_property name="ObjectShortName">function_operation[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="divider156" type="divider">
      <obj_property name="label">mem ctrl</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/memMIPS/datamem_addr">
      <obj_property name="ElementShortName">datamem_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">datamem_addr[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/memMIPS/write_data">
      <obj_property name="ElementShortName">write_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">write_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/memMIPS/read_data">
      <obj_property name="ElementShortName">read_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/core/memMIPS/MemWrite">
      <obj_property name="ElementShortName">MemWrite</obj_property>
      <obj_property name="ObjectShortName">MemWrite</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/core/memMIPS/MemRead">
      <obj_property name="ElementShortName">MemRead</obj_property>
      <obj_property name="ObjectShortName">MemRead</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/memMIPS/SpecialMemOp">
      <obj_property name="ElementShortName">SpecialMemOp[2:0]</obj_property>
      <obj_property name="ObjectShortName">SpecialMemOp[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/memMIPS/write_enable">
      <obj_property name="ElementShortName">write_enable[3:0]</obj_property>
      <obj_property name="ObjectShortName">write_enable[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/memMIPS/write_data_to_mem">
      <obj_property name="ElementShortName">write_data_to_mem[31:0]</obj_property>
      <obj_property name="ObjectShortName">write_data_to_mem[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/memMIPS/read_data_from_mem">
      <obj_property name="ElementShortName">read_data_from_mem[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data_from_mem[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/memMIPS/addr">
      <obj_property name="ElementShortName">addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/memMIPS/temp_read_data">
      <obj_property name="ElementShortName">temp_read_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">temp_read_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="divider158" type="divider">
      <obj_property name="label">memory</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/Memory/addr2">
      <obj_property name="ElementShortName">addr2[29:0]</obj_property>
      <obj_property name="ObjectShortName">addr2[29:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/Memory/data_in2">
      <obj_property name="ElementShortName">data_in2[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_in2[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/Memory/we2">
      <obj_property name="ElementShortName">we2[0:3]</obj_property>
      <obj_property name="ObjectShortName">we2[0:3]</obj_property>
   </wvobject>
   <wvobject fp_name="divider170" type="divider">
      <obj_property name="label">reg</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/reg32/read_data_1">
      <obj_property name="ElementShortName">read_data_1[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data_1[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/reg32/read_data_2">
      <obj_property name="ElementShortName">read_data_2[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data_2[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/reg32/read_reg_1">
      <obj_property name="ElementShortName">read_reg_1[4:0]</obj_property>
      <obj_property name="ObjectShortName">read_reg_1[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/reg32/read_reg_2">
      <obj_property name="ElementShortName">read_reg_2[4:0]</obj_property>
      <obj_property name="ObjectShortName">read_reg_2[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/reg32/write_reg">
      <obj_property name="ElementShortName">write_reg[4:0]</obj_property>
      <obj_property name="ObjectShortName">write_reg[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/reg32/write_data">
      <obj_property name="ElementShortName">write_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">write_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/core/write_data">
      <obj_property name="ElementShortName">write_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">write_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/core/reg32/RegWrite">
      <obj_property name="ElementShortName">RegWrite</obj_property>
      <obj_property name="ObjectShortName">RegWrite</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/core/MemtoReg">
      <obj_property name="ElementShortName">MemtoReg</obj_property>
      <obj_property name="ObjectShortName">MemtoReg</obj_property>
   </wvobject>
</wave_config>
