/*
 delay model :       typ
 check model :       typ
 power model :       typ
 capacitance model : typ
 other model :       typ
*/
library(PAD) {

  delay_model : table_lookup;
  in_place_swap_mode : match_footprint;

  /* unit attributes */
  time_unit : "1ns";
  voltage_unit : "1V";
  current_unit : "1mA";
  pulling_resistance_unit : "1kohm";
  leakage_power_unit : "1nW";
  capacitive_load_unit (1,pf);

  power_supply () {
      default_power_rail : RAIL_VDD;
      power_rail( RAIL_GND, 0 );
      power_rail( RAIL_VDD, 1.2 );
  }

  slew_derate_from_library : 1;
  slew_upper_threshold_pct_rise : 80;
  slew_lower_threshold_pct_rise : 20;
  slew_upper_threshold_pct_fall : 80;
  slew_lower_threshold_pct_fall : 20;
  input_threshold_pct_rise : 40;
  input_threshold_pct_fall : 60;
  output_threshold_pct_rise : 40;
  output_threshold_pct_fall : 60;
  nom_process : 1;
  nom_voltage : 1.2;
  nom_temperature : 25;
  operating_conditions ( typical ) {
     process : 1;
     voltage : 1.2;
     temperature : 25;
     power_rail( RAIL_GND, 0 );
     power_rail( RAIL_VDD, 1.2 );
  }
  default_operating_conditions : typical;

  lu_table_template(table_1) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000.0, 1001.0, 1002.0, 1003.0");
    index_2 ("1000.0, 1001.0, 1002.0, 1003.0, 1004.0");
  }
  power_lut_template(power_table_1) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000.0, 1001.0, 1002.0, 1003.0");
    index_2 ("1000.0, 1001.0, 1002.0, 1003.0, 1004.0");
  }
  lu_table_template(hold_template_4x4) {
    variable_1 : constrained_pin_transition;
    variable_2 : related_pin_transition;
    index_1 ("1000.0, 1001.0, 1002.0, 1003.0");
    index_2 ("1000.0, 1001.0, 1002.0, 1003.0");
  }
  power_lut_template(passive_energy_template_4x1) {
    variable_1 : input_transition_time;
    index_1 ("1000.0, 1001.0, 1002.0, 1003.0");
  }
  lu_table_template(setup_template_4x4) {
    variable_1 : constrained_pin_transition;
    variable_2 : related_pin_transition;
    index_1 ("1000.0, 1001.0, 1002.0, 1003.0");
    index_2 ("1000.0, 1001.0, 1002.0, 1003.0");
  }
  lu_table_template(width_template_4x1) {
    variable_1 : related_pin_transition;
    index_1 ("1000.0, 1001.0, 1002.0, 1003.0");
  }

/* ---------------------------------------- *
 * Design : PAD *
 * ---------------------------------------- */ 

cell(CPAD_S_74x50u_IN){
   area : 4480;
   cell_leakage_power : 1.18202e-05;
   dont_touch : true;
   dont_use : true;
   pad_cell : true;
   rail_connection(VDD, RAIL_VDD);
   leakage_power(){
    power_level : "RAIL_VDD";
    value : 4.46725e-07;
   }
   pin(PADIO){
    capacitance : 0;
    direction : input;
    input_signal_level : RAIL_VDD;
    is_pad : true;
    
   }
   pin(COREIO){
    capacitance : 1.3526;
    direction : output;
    function : "PADIO";
    max_capacitance : 0.14;
    output_signal_level : RAIL_VDD;
    internal_power(){
     power_level : "RAIL_VDD";
     related_pin : "PADIO";
     fall_power(power_table_1){
        index_1 ("0.005, 0.12, 0.24, 0.47");
        index_2 ("0.005, 0.12, 0.24, 0.47");
      values("0.07706, 0.07726, 0.07750, 0.07777",\
          "0.08177, 0.08190, 0.08209, 0.08260",\
          "0.08921, 0.08941, 0.08961, 0.08993",\
          "0.09150, 0.09170, 0.09192, 0.09232");
     }
     rise_power(power_table_1){
        index_1 ("0.005, 0.12, 0.24, 0.47");
        index_2 ("0.005, 0.12, 0.24, 0.47");
      values("0.09106, 0.09091, 0.09094, 0.09168",\
          "0.08910, 0.08920, 0.08923, 0.08945",\
          "0.08907, 0.08892, 0.08889, 0.08985",\
          "0.08906, 0.08893, 0.08890, 0.08979");
     }
    }

    timing(){
     intrinsic_fall : 0.48919;
     intrinsic_rise : 0.39316;
     related_pin : "PADIO";
     timing_sense : positive_unate;
     cell_fall(table_1){
        index_1 ("0.005, 0.12, 0.24, 0.47");
        index_2 ("0.005, 0.12, 0.24, 0.47");
      values("0.000048992, 0.000049363, 0.000049752, 0.000050455",\
          "0.000079282, 0.000079655, 0.000080044, 0.000080749",\
          "0.000091190, 0.000091570, 0.000091960, 0.000092670",\
          "0.000073640, 0.000074020, 0.000074410, 0.000075110");
     }
     cell_rise(table_1){
        index_1 ("0.005, 0.12, 0.24, 0.47");
        index_2 ("0.005, 0.12, 0.24, 0.47");
      values("0.000048992, 0.000049363, 0.000049752, 0.000050455",\
          "0.000079282, 0.000079655, 0.000080044, 0.000080749",\
          "0.000091190, 0.000091570, 0.000091960, 0.000092670",\
          "0.000073640, 0.000074020, 0.000074410, 0.000075110");

     }
     fall_transition(table_1){
        index_1 ("0.005, 0.12, 0.24, 0.47");
        index_2 ("0.005, 0.12, 0.24, 0.47");
      values("0.000048992, 0.000049363, 0.000049752, 0.000050455",\
          "0.000079282, 0.000079655, 0.000080044, 0.000080749",\
          "0.000091190, 0.000091570, 0.000091960, 0.000092670",\
          "0.000073640, 0.000074020, 0.000074410, 0.000075110");
     }
     rise_transition(table_1){
        index_1 ("0.005, 0.12, 0.24, 0.47");
        index_2 ("0.005, 0.12, 0.24, 0.47");
      values("0.000048992, 0.000049363, 0.000049752, 0.000050455",\
          "0.000079282, 0.000079655, 0.000080044, 0.000080749",\
          "0.000091190, 0.000091570, 0.000091960, 0.000092670",\
          "0.000073640, 0.000074020, 0.000074410, 0.000075110");
     }
    }
   }
  }


cell(CPAD_S_74x50u_OUT){
   area : 4480;
   cell_leakage_power : 1.18202e-05;
   dont_touch : true;
   dont_use : true;
   pad_cell : true;
   rail_connection(VDD, RAIL_VDD);
   leakage_power(){
    power_level : "RAIL_VDD";
    value : 4.46725e-07;
   }
   pin(PADIO){
    capacitance : 1.3526;
    direction : output;
    drive_current : 2;
    is_pad : true;
    function : "COREIO";
    max_capacitance : 50;
    max_transition : 12;
    output_signal_level : RAIL_VDD;

    timing(){
     intrinsic_fall : 0.48919;
     intrinsic_rise : 0.39316;
     related_pin : "COREIO";
     timing_sense : positive_unate;
     cell_fall(table_1){
        index_1 ("0.005, 0.12, 0.24, 0.47");
        index_2 ("0.005, 0.12, 0.24, 0.47");
      values("0.000048992, 0.000049363, 0.000049752, 0.000050455",\
          "0.000079282, 0.000079655, 0.000080044, 0.000080749",\
          "0.000091190, 0.000091570, 0.000091960, 0.000092670",\
          "0.000073640, 0.000074020, 0.000074410, 0.000075110");
     }
     cell_rise(table_1){
        index_1 ("0.005, 0.12, 0.24, 0.47");
        index_2 ("0.005, 0.12, 0.24, 0.47");
      values("0.000048992, 0.000049363, 0.000049752, 0.000050455",\
          "0.000079282, 0.000079655, 0.000080044, 0.000080749",\
          "0.000091190, 0.000091570, 0.000091960, 0.000092670",\
          "0.000073640, 0.000074020, 0.000074410, 0.000075110");

     }
     fall_transition(table_1){
        index_1 ("0.005, 0.12, 0.24, 0.47");
        index_2 ("0.005, 0.12, 0.24, 0.47");
      values("0.000048992, 0.000049363, 0.000049752, 0.000050455",\
          "0.000079282, 0.000079655, 0.000080044, 0.000080749",\
          "0.000091190, 0.000091570, 0.000091960, 0.000092670",\
          "0.000073640, 0.000074020, 0.000074410, 0.000075110");
     }
     rise_transition(table_1){
        index_1 ("0.005, 0.12, 0.24, 0.47");
        index_2 ("0.005, 0.12, 0.24, 0.47");
      values("0.000048992, 0.000049363, 0.000049752, 0.000050455",\
          "0.000079282, 0.000079655, 0.000080044, 0.000080749",\
          "0.000091190, 0.000091570, 0.000091960, 0.000092670",\
          "0.000073640, 0.000074020, 0.000074410, 0.000075110");
     }
    }    

   }
   pin(COREIO){
    capacitance : 0;
    direction : input;

    input_signal_level : RAIL_VDD;

    
   }
  }
}
