Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Apr 10 10:11:13 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (162)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (162)
--------------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.386        0.000                      0                 5934        0.098        0.000                      0                 5934        4.020        0.000                       0                  3515  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.386        0.000                      0                 5934        0.098        0.000                      0                 5934        4.020        0.000                       0                  3515  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.580ns (19.508%)  route 2.393ns (80.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X103Y59        FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y59        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, routed)          1.401     2.830    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
    SLICE_X104Y53        LUT6 (Prop_lut6_I0_O)        0.124     2.954 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.993     3.946    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     5.332    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.402ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.642ns (20.239%)  route 2.530ns (79.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X104Y57        FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y57        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.183     2.674    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X104Y53        LUT3 (Prop_lut3_I2_O)        0.124     2.798 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_24/O
                         net (fo=2, routed)           1.348     4.145    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[16]
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_D[2])
                                                     -5.342     5.547    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.547    
                         arrival time                          -4.145    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.773ns (25.530%)  route 2.255ns (74.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X104Y59        FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y59        FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=2, routed)           1.326     2.777    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_18
    SLICE_X105Y54        LUT3 (Prop_lut3_I1_O)        0.295     3.072 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_21/O
                         net (fo=2, routed)           0.929     4.001    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[19]
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_D[5])
                                                     -5.342     5.547    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.547    
                         arrival time                          -4.001    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 4.858ns (57.847%)  route 3.540ns (42.153%))
  Logic Levels:           24  (CARRY4=20 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/ap_clk
    DSP48_X3Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_CLK_P[38])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff1_reg__4/P[38]
                         net (fo=2, routed)           1.096     2.503    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff1_reg__4_n_67
    SLICE_X94Y45         LUT3 (Prop_lut3_I2_O)        0.153     2.656 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[57]_i_7/O
                         net (fo=2, routed)           0.708     3.364    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[57]_i_7_n_0
    SLICE_X94Y45         LUT4 (Prop_lut4_I3_O)        0.331     3.695 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[57]_i_11/O
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[57]_i_11_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.071 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.071    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.188 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.188    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.305 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.305    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.422 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.422    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.539 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.540    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.657 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.657    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.774 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.774    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.891 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.891    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.008 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.008    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[89]_i_10_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.125 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.125    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[93]_i_10_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.440 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[97]_i_10/O[3]
                         net (fo=2, routed)           1.036     6.476    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[97]_i_10_n_4
    SLICE_X95Y67         LUT3 (Prop_lut3_I0_O)        0.336     6.812 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[97]_i_2/O
                         net (fo=2, routed)           0.690     7.502    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[97]_i_2_n_0
    SLICE_X95Y67         LUT4 (Prop_lut4_I3_O)        0.327     7.829 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[97]_i_6/O
                         net (fo=1, routed)           0.000     7.829    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[97]_i_6_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.230 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.230    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.344 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.344    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.458    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[109]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.572    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[109]_i_1_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[113]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.686    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[113]_i_1_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[117]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.800    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[117]_i_1_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[121]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.914    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[121]_i_1_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[125]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.037    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[125]_i_1_n_0
    SLICE_X95Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.371 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[128]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.371    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff1_reg__5[127]
    SLICE_X95Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/ap_clk
    SLICE_X95Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[127]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X95Y75         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[127]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.642ns (22.623%)  route 2.196ns (77.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X104Y57        FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y57        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.678     3.169    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X103Y52        LUT3 (Prop_lut3_I2_O)        0.124     3.293 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_30/O
                         net (fo=1, routed)           0.518     3.811    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[10]
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -5.474     5.415    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.642ns (21.877%)  route 2.293ns (78.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X104Y57        FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y57        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.168     2.659    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X105Y53        LUT3 (Prop_lut3_I2_O)        0.124     2.783 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_26/O
                         net (fo=2, routed)           1.125     3.908    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[14]
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_D[0])
                                                     -5.342     5.547    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.547    
                         arrival time                          -3.908    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.642ns (23.190%)  route 2.126ns (76.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X104Y57        FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y57        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.735     3.226    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X103Y51        LUT3 (Prop_lut3_I2_O)        0.124     3.350 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_38/O
                         net (fo=1, routed)           0.391     3.741    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[2]
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -5.474     5.415    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.741    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.303ns  (logic 4.763ns (57.365%)  route 3.540ns (42.635%))
  Logic Levels:           24  (CARRY4=20 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/ap_clk
    DSP48_X3Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_CLK_P[38])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff1_reg__4/P[38]
                         net (fo=2, routed)           1.096     2.503    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff1_reg__4_n_67
    SLICE_X94Y45         LUT3 (Prop_lut3_I2_O)        0.153     2.656 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[57]_i_7/O
                         net (fo=2, routed)           0.708     3.364    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[57]_i_7_n_0
    SLICE_X94Y45         LUT4 (Prop_lut4_I3_O)        0.331     3.695 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[57]_i_11/O
                         net (fo=1, routed)           0.000     3.695    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[57]_i_11_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.071 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.071    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[57]_i_6_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.188 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.188    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[61]_i_6_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.305 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.305    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[65]_i_6_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.422 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.422    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[69]_i_7_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.539 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.540    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[73]_i_10_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.657 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.657    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[77]_i_10_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.774 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.774    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[81]_i_10_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.891 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.891    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[85]_i_10_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.008 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.008    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[89]_i_10_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.125 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.125    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[93]_i_10_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.440 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[97]_i_10/O[3]
                         net (fo=2, routed)           1.036     6.476    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[97]_i_10_n_4
    SLICE_X95Y67         LUT3 (Prop_lut3_I0_O)        0.336     6.812 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[97]_i_2/O
                         net (fo=2, routed)           0.690     7.502    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[97]_i_2_n_0
    SLICE_X95Y67         LUT4 (Prop_lut4_I3_O)        0.327     7.829 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[97]_i_6/O
                         net (fo=1, routed)           0.000     7.829    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2[97]_i_6_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.230 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.230    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[97]_i_1_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.344 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.344    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[101]_i_1_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.458 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.458    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[105]_i_1_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.572 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[109]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.572    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[109]_i_1_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.686 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[113]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.686    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[113]_i_1_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[117]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.800    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[117]_i_1_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[121]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.914    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[121]_i_1_n_0
    SLICE_X95Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[125]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.037    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[125]_i_1_n_0
    SLICE_X95Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.276 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[128]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.276    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff1_reg__5[128]
    SLICE_X95Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/ap_clk
    SLICE_X95Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[128]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X95Y75         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff2_reg[128]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.580ns (21.616%)  route 2.103ns (78.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X103Y59        FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y59        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, routed)          1.401     2.830    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
    SLICE_X104Y53        LUT6 (Prop_lut6_I0_O)        0.124     2.954 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.703     3.656    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557     5.332    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.642ns (23.280%)  route 2.116ns (76.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X104Y57        FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y57        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.591     3.082    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X105Y51        LUT3 (Prop_lut3_I2_O)        0.124     3.206 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_33/O
                         net (fo=1, routed)           0.525     3.731    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[7]
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y21          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -5.474     5.415    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  1.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_64s_64_5_1_U11/fn1_mul_32s_64s_64_5_1_Multiplier_1_U/buff2_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln30_reg_760_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_32s_64s_64_5_1_U11/fn1_mul_32s_64s_64_5_1_Multiplier_1_U/ap_clk
    SLICE_X95Y83         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_64s_64_5_1_U11/fn1_mul_32s_64s_64_5_1_Multiplier_1_U/buff2_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32s_64s_64_5_1_U11/fn1_mul_32s_64s_64_5_1_Multiplier_1_U/buff2_reg[59]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/mul_32s_64s_64_5_1_U11_n_5
    SLICE_X94Y83         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln30_reg_760_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X94Y83         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln30_reg_760_reg[59]/C
                         clock pessimism              0.000     0.432    
    SLICE_X94Y83         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/mul_ln30_reg_760_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/divisor0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/divisor0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/ap_clk
    SLICE_X105Y75        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/divisor0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y75        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/divisor0_reg[15]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/D[15]
    SLICE_X104Y75        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/divisor0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X104Y75        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/divisor0_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X104Y75        FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/divisor0_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.410     0.410    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/aclk
    SLICE_X105Y58        FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/first_q
    SLICE_X105Y58        FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.432     0.432    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/aclk
    SLICE_X105Y58        FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X105Y58        FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.410     0.410    bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/aclk
    SLICE_X88Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.616    bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_0_[0]
    SLICE_X88Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/aclk
    SLICE_X88Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X88Y67         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/remd_tmp_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/remd_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.865%)  route 0.076ns (35.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X103Y84        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/remd_tmp_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y84        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/remd_tmp_reg[54]/Q
                         net (fo=4, routed)           0.076     0.628    bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/remd_tmp[54]
    SLICE_X102Y84        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/remd_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/ap_clk
    SLICE_X102Y84        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/remd_reg[54]/C
                         clock pessimism              0.000     0.432    
    SLICE_X102Y84        FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/remd_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/remd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_ln22_reg_606_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/ap_clk
    SLICE_X110Y71        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/remd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/remd_reg[11]/Q
                         net (fo=1, routed)           0.051     0.602    bd_0_i/hls_inst/inst/grp_fu_185_p2[11]
    SLICE_X111Y71        FDRE                                         r  bd_0_i/hls_inst/inst/urem_ln22_reg_606_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X111Y71        FDRE                                         r  bd_0_i/hls_inst/inst/urem_ln22_reg_606_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X111Y71        FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/urem_ln22_reg_606_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/remd_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/v_11_1_reg_699_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.334%)  route 0.054ns (27.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/ap_clk
    SLICE_X106Y77        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/remd_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y77        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/remd_reg[35]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/grp_fu_232_p2[35]
    SLICE_X107Y77        FDRE                                         r  bd_0_i/hls_inst/inst/v_11_1_reg_699_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X107Y77        FDRE                                         r  bd_0_i/hls_inst/inst/v_11_1_reg_699_reg[35]/C
                         clock pessimism              0.000     0.432    
    SLICE_X107Y77        FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/v_11_1_reg_699_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/srem_ln28_reg_709_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/din0_buf1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X93Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln28_reg_709_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/srem_ln28_reg_709_reg[1]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/Q[1]
    SLICE_X92Y66         LUT3 (Prop_lut3_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/din0_buf1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/grp_fu_152_p0[1]
    SLICE_X92Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/din0_buf1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/ap_clk
    SLICE_X92Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/din0_buf1_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X92Y66         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/din0_buf1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln23_reg_595_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/divisor0_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y88        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln23_reg_595_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln23_reg_595_reg[57]/Q
                         net (fo=1, routed)           0.100     0.651    bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/Q[56]
    SLICE_X111Y87        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/divisor0_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/ap_clk
    SLICE_X111Y87        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/divisor0_reg[57]/C
                         clock pessimism              0.000     0.432    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.078     0.510    bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/divisor0_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln23_reg_595_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/divisor0_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X113Y83        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln23_reg_595_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln23_reg_595_reg[40]/Q
                         net (fo=1, routed)           0.101     0.652    bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/Q[39]
    SLICE_X111Y83        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/divisor0_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3517, unset)         0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/ap_clk
    SLICE_X111Y83        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/divisor0_reg[40]/C
                         clock pessimism              0.000     0.432    
    SLICE_X111Y83        FDRE (Hold_fdre_C_D)         0.078     0.510    bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/divisor0_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y30    bd_0_i/hls_inst/inst/mul_32s_64s_64_5_1_U11/fn1_mul_32s_64s_64_5_1_Multiplier_1_U/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y14    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y17    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff0_reg__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y30    bd_0_i/hls_inst/inst/mul_32s_64s_64_5_1_U11/fn1_mul_32s_64s_64_5_1_Multiplier_1_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y14    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff0_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X3Y22    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X4Y23    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X3Y25    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X4Y21    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y16    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U10/fn1_mul_64s_66ns_129_5_1_Multiplier_0_U/buff1_reg__2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X82Y61   bd_0_i/hls_inst/inst/sdiv_17s_32ns_17_21_seq_1_U8/fn1_sdiv_17s_32ns_17_21_seq_1_div_U/fn1_sdiv_17s_32ns_17_21_seq_1_div_u_0/r_stage_reg[15]_srl15___urem_64s_64ns_64_68_seq_1_U5_fn1_urem_64s_64ns_64_68_seq_1_div_U_fn1_urem_64s_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_13/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X92Y61   bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X92Y61   bd_0_i/hls_inst/inst/srem_31s_32ns_32_35_seq_1_U9/fn1_srem_31s_32ns_32_35_seq_1_div_U/fn1_srem_31s_32ns_32_35_seq_1_div_u_0/r_stage_reg[29]_srl12___urem_64s_64ns_64_68_seq_1_U5_fn1_urem_64s_64ns_64_68_seq_1_div_U_fn1_urem_64s_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_10/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X108Y67  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X102Y63  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X102Y63  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X112Y62  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___urem_64s_64ns_64_68_seq_1_U5_fn1_urem_64s_64ns_64_68_seq_1_div_U_fn1_urem_64s_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X112Y62  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U5/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___urem_64s_64ns_64_68_seq_1_U5_fn1_urem_64s_64ns_64_68_seq_1_div_U_fn1_urem_64s_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X100Y66  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/dividend_tmp_reg[13]_srl2____urem_64s_64ns_64_68_seq_1_U7_fn1_urem_64s_64ns_64_68_seq_1_div_U_fn1_urem_64s_64ns_64_68_seq_1_div_u_0_dividend_tmp_reg_s_62/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X100Y66  bd_0_i/hls_inst/inst/urem_64s_64ns_64_68_seq_1_U7/fn1_urem_64s_64ns_64_68_seq_1_div_U/fn1_urem_64s_64ns_64_68_seq_1_div_u_0/dividend_tmp_reg[48]_srl32____urem_64s_64ns_64_68_seq_1_U7_fn1_urem_64s_64ns_64_68_seq_1_div_U_fn1_urem_64s_64ns_64_68_seq_1_div_u_0_dividend_tmp_reg_s_92/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X82Y61   bd_0_i/hls_inst/inst/sdiv_17s_32ns_17_21_seq_1_U8/fn1_sdiv_17s_32ns_17_21_seq_1_div_U/fn1_sdiv_17s_32ns_17_21_seq_1_div_u_0/r_stage_reg[15]_srl15___urem_64s_64ns_64_68_seq_1_U5_fn1_urem_64s_64ns_64_68_seq_1_div_U_fn1_urem_64s_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_13/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X82Y61   bd_0_i/hls_inst/inst/sdiv_17s_32ns_17_21_seq_1_U8/fn1_sdiv_17s_32ns_17_21_seq_1_div_U/fn1_sdiv_17s_32ns_17_21_seq_1_div_u_0/r_stage_reg[15]_srl15___urem_64s_64ns_64_68_seq_1_U5_fn1_urem_64s_64ns_64_68_seq_1_div_U_fn1_urem_64s_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_13/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X92Y61   bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X92Y61   bd_0_i/hls_inst/inst/sitofp_64s_32_6_no_dsp_1_U4/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X92Y61   bd_0_i/hls_inst/inst/srem_31s_32ns_32_35_seq_1_U9/fn1_srem_31s_32ns_32_35_seq_1_div_U/fn1_srem_31s_32ns_32_35_seq_1_div_u_0/r_stage_reg[29]_srl12___urem_64s_64ns_64_68_seq_1_U5_fn1_urem_64s_64ns_64_68_seq_1_div_U_fn1_urem_64s_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_10/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X92Y61   bd_0_i/hls_inst/inst/srem_31s_32ns_32_35_seq_1_U9/fn1_srem_31s_32ns_32_35_seq_1_div_U/fn1_srem_31s_32ns_32_35_seq_1_div_u_0/r_stage_reg[29]_srl12___urem_64s_64ns_64_68_seq_1_U5_fn1_urem_64s_64ns_64_68_seq_1_div_U_fn1_urem_64s_64ns_64_68_seq_1_div_u_0_r_stage_reg_r_10/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X108Y67  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X108Y67  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X102Y63  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X102Y63  bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK



