var g_data = {"7":{"st":"inst","pa":0,"n":"/top/i","l":"SystemVerilog","sn":1,"du":{"n":"work.intf","s":3,"b":1},"bc":[{"n":"top","s":6,"b":1},{"n":"i","s":7,"z":1}],"loc":{"cp":97.50,"data":{"s":[7,7],"t":[140,133]}}},"8":{"st":"inst","pa":0,"n":"/top/m1","l":"Verilog","sn":1,"du":{"n":"work.FIFO","s":4,"b":1},"bc":[{"n":"top","s":6,"b":1},{"n":"m1","s":8,"z":1}],"loc":{"cp":79.76,"data":{"s":[14,14],"b":[6,6],"fc":[4,3],"fe":[2,2],"t":[84,20]}}},"9":{"st":"inst","pa":0,"n":"/top/m2","l":"Verilog","sn":1,"du":{"n":"work.test","s":5,"b":1},"bc":[{"n":"top","s":6,"b":1},{"n":"m2","s":9,"z":1}],"loc":{"cp":100.00,"data":{"s":[10,10]}}},"6":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":1,"du":{"n":"work.top","s":2,"b":1},"bc":[{"n":"top","s":6,"z":1}],"children":[{"n":"m2","id":9,"zf":1,"tc":100.00,"s":100.00},{"n":"m1","id":8,"zf":1,"tc":79.76,"s":100.00,"b":100.00,"fc":75.00,"fe":100.00,"t":23.80},{"n":"i","id":7,"zf":1,"tc":97.50,"s":100.00,"t":95.00}],"rec":{"cp":88.68,"data":{"s":[39,39],"b":[6,6],"fc":[4,3],"fe":[2,2],"t":[228,156]}},"loc":{"cp":87.50,"data":{"s":[8,8],"t":[4,3]}}},"4":{"st":"du","pa":0,"n":"work.FIFO","l":"Verilog","sn":2,"one_inst":8,"loc":{"cp":79.76,"data":{"s":[14,14],"b":[6,6],"fc":[4,3],"fe":[2,2],"t":[84,20]}}},"3":{"st":"du","pa":0,"n":"work.intf","l":"SystemVerilog","sn":1,"one_inst":7,"loc":{"cp":97.50,"data":{"s":[7,7],"t":[140,133]}}},"5":{"st":"du","pa":0,"n":"work.test","l":"Verilog","sn":1,"one_inst":9,"loc":{"cp":100.00,"data":{"s":[10,10]}}},"2":{"st":"du","pa":0,"n":"work.top","l":"Verilog","sn":1,"one_inst":6,"loc":{"cp":87.50,"data":{"s":[8,8],"t":[4,3]}}}};
processSummaryData(g_data);