DW 60000208 FFFFFFFF // all IP clock on

### ini_script ###
DW+ 6000000C | 00040000 6000000C //RESET
DW 6000000C 00000000
DW+ 60000504 | 00001000 60000504 //RFIC SPI Initial
DW 680A0008 00000009 //rDSPI_RFIC_SSR
DW 680A0004 0000003F //rDSPI_RFIC_DIVIDER

### rf_script ###
AW 0105 0000
AW 0053 0833
AW 005D 0030
AW 0162 4D5E
AW 0163 0000
AW 0164 1080 // 128 sample
AW 0165 7040
AW 0166 0012 // adc_lag = 1
AW 0129 4484
AW 012A 0000
AW 012B 1D03
AW 0141 2511
AW 0142 0000
AW 0143 1E03
AW 015D 1017
AW 015E 1E03
AW 0021 0000
AW 0022 11D0
AW 0024 0022
AW 0025 3200
AW 0026 68F0
AW 002A 3000
AW 002B 0802
AW 0050 0DD3
AW 012F 2400
AW 0130 8B1C
AW 010D 00FB

### aic_start ###
DW 680B0084 00000001

### dsp_script ###
DW 60000530 0803C000 // 128 sample
DW 680B0044 00201001 // 128 sample
DW 680B0088 00402B00
DW 680B008C 00044001
DW 680B00C8 001F807F // 128 sample
DW 680B00D8 001F8001
DW 680B0048 00000003
DW 680B0084 00000044
DW 680B004C 00000000
DW 680B0050 00002000
DW 680B0040 00000002
DW 680B0084 00000100
DW 680B00C4 00000001
DW 680B00D4 00000001
DW 680B0040 00000008
DW 680B0098 180C4C80 // 1899 D16
DW 680B009C 000001DE // D16
DW 680C0150 08000039 // config manual AGC setting // 128 sample
DW 680C0154 01F00801 // config AGC FIFO // 128 sample
DW 60000598 70001000 // agc rx1 addr
DW 6000059C 70001400 // agc rx2 addr
DW 600005A0 70001800 // rawdat rx1 addr
DW 600005A4 70002000 // rawdat rx2 addr
DW 600005A8 000001F1 // fifo ctrl0
DW 600005AC 02000809 // fifo ctrl1 // 128 sample
DW 680C8040 00000001
DW 680C8080 00000003
DW 680B0084 00000100
DW 680B00E0 01401400
DW 680B00E4 0018010B // dec_out_sel = 0, 128 sample
DW 680B00EC 000000F0

AW 0029 40FE

DW 6FFBEEF0 00000001 // SIM_PASS_ADDR