Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Nov  5 18:02:32 2021
| Host         : niklasPC running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file board_top_control_sets_placed.rpt
| Design       : board_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |            5 |
| Yes          | No                    | No                     |              48 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              70 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                         Enable Signal                        |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
|  inst_clk5Mhz/inst/clk5 |                                                              |                                                              |                2 |              3 |         1.50 |
|  clk                    |                                                              | inst_datapath/inst_io/inst_7seg/anodesAH[0]_inv_i_1_n_0      |                1 |              4 |         4.00 |
|  clk                    | inst_datapath/inst_io/inst_7seg/r_currentDigit               | i_btnReset_IBUF                                              |                1 |              4 |         4.00 |
|  inst_clk5Mhz/inst/clk5 | inst_datapath/inst_clock/i_halt                              | inst_datapath/control_bd_i/control_0/inst/r_flags[3]_i_1_n_0 |                2 |              7 |         3.50 |
|  clk                    | inst_datapath/inst_memory/memory/inst/r_sp[7]_i_1_n_0        | i_btnReset_IBUF                                              |                3 |              8 |         2.67 |
|  clk                    | inst_datapath/inst_memory/memory/inst/r_mar[15]_i_1_n_0      |                                                              |                4 |              8 |         2.00 |
|  clk                    | inst_datapath/inst_memory/memory/inst/p_0_out0               |                                                              |                3 |              8 |         2.67 |
|  inst_clk5Mhz/inst/clk5 | inst_datapath/inst_clock/i_halt                              | i_btnReset_IBUF                                              |                3 |              8 |         2.67 |
|  clk                    | inst_datapath/inst_io/r_output0                              |                                                              |                5 |              8 |         1.60 |
|  clk                    | inst_datapath/inst_regset/r_1[7]_i_1_n_0                     | i_btnReset_IBUF                                              |                5 |              8 |         1.60 |
|  clk                    | inst_datapath/inst_regset/r_0[7]_i_1_n_0                     | i_btnReset_IBUF                                              |                4 |              8 |         2.00 |
|  i_clk100_IBUF_BUFG     |                                                              |                                                              |                9 |              9 |         1.00 |
|  clk                    | inst_datapath/inst_alu/r_y[6]_i_1_n_0                        | i_btnReset_IBUF                                              |                5 |             11 |         2.20 |
|  clk                    | inst_datapath/inst_memory/memory/inst/sel                    | i_btnReset_IBUF                                              |                4 |             16 |         4.00 |
|  clk                    |                                                              | i_btnReset_IBUF                                              |                4 |             17 |         4.25 |
|  clk                    |                                                              |                                                              |                9 |             20 |         2.22 |
|  clk                    | inst_datapath/inst_memory/memory/inst/o_instrCode[7]_i_1_n_0 |                                                              |               16 |             24 |         1.50 |
+-------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+


