/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire [11:0] _03_;
  wire [13:0] _04_;
  reg [14:0] _05_;
  wire [22:0] _06_;
  reg [17:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [17:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire [20:0] celloutsig_0_20z;
  wire [15:0] celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire [18:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [12:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [4:0] celloutsig_0_46z;
  wire [3:0] celloutsig_0_53z;
  wire [8:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [20:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = ~(celloutsig_0_15z & celloutsig_0_6z);
  assign celloutsig_1_6z = !(celloutsig_1_4z[1] ? in_data[98] : in_data[151]);
  assign celloutsig_0_74z = ~(celloutsig_0_41z[2] | celloutsig_0_46z[2]);
  assign celloutsig_1_18z = ~(in_data[168] | celloutsig_1_13z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z | in_data[118]) & in_data[186]);
  assign celloutsig_1_19z = ~((celloutsig_1_13z | celloutsig_1_10z) & celloutsig_1_14z);
  assign celloutsig_0_19z = ~((celloutsig_0_12z[4] | celloutsig_0_3z) & celloutsig_0_0z);
  assign celloutsig_0_38z = celloutsig_0_27z | celloutsig_0_21z[8];
  assign celloutsig_1_8z = in_data[145] | in_data[102];
  assign celloutsig_0_78z = ~(celloutsig_0_36z[4] ^ _01_);
  assign celloutsig_0_79z = ~(celloutsig_0_74z ^ celloutsig_0_24z[1]);
  assign celloutsig_0_36z = { celloutsig_0_8z[3:2], celloutsig_0_9z, _00_, _02_[1:0] } + { celloutsig_0_20z[5:4], celloutsig_0_25z };
  reg [2:0] _20_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _20_ <= 3'h0;
    else _20_ <= { celloutsig_0_22z[3], celloutsig_0_19z, celloutsig_0_7z };
  assign { _00_, _02_[1:0] } = _20_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 15'h0000;
    else _05_ <= { in_data[36:32], celloutsig_0_1z, celloutsig_0_3z };
  reg [22:0] _22_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _22_ <= 23'h000000;
    else _22_ <= { celloutsig_0_58z[2], celloutsig_0_9z, celloutsig_0_64z };
  assign { _06_[22:21], _01_, _06_[19:0] } = _22_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _07_ <= 18'h00000;
    else _07_ <= { in_data[113:100], celloutsig_1_0z };
  reg [13:0] _24_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _24_ <= 14'h0000;
    else _24_ <= in_data[55:42];
  assign { _04_[13:6], _03_[11:8], _04_[1:0] } = _24_;
  assign celloutsig_1_13z = { _07_[12:0], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_8z } == { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_0_5z = celloutsig_0_1z[7:0] >= { _04_[8:6], _03_[11:8], _04_[1] };
  assign celloutsig_1_1z = in_data[109:104] >= { celloutsig_1_0z[3:2], celloutsig_1_0z };
  assign celloutsig_0_15z = celloutsig_0_11z[17:10] >= { celloutsig_0_11z[11:6], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_27z = celloutsig_0_26z[13:8] >= { celloutsig_0_8z[5:2], celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_34z = { _04_[7:6], _03_[11] } > in_data[22:20];
  assign celloutsig_0_3z = in_data[17:4] > { _04_[10:8], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_37z = celloutsig_0_21z[15:3] > { celloutsig_0_36z[1:0], celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_12z };
  assign celloutsig_0_43z = { celloutsig_0_28z[12:1], celloutsig_0_38z } <= _05_[14:2];
  assign celloutsig_1_14z = celloutsig_1_0z[2:0] <= { in_data[139:138], celloutsig_1_13z };
  assign celloutsig_0_0z = ! in_data[12:7];
  assign celloutsig_0_21z = { celloutsig_0_11z[16:3], celloutsig_0_10z, celloutsig_0_0z } % { 1'h1, celloutsig_0_11z[10:0], celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_24z = celloutsig_0_13z[6:1] % { 1'h1, celloutsig_0_1z[6:2] };
  assign celloutsig_1_5z = celloutsig_1_3z[5:2] % { 1'h1, celloutsig_1_0z[2:0] };
  assign celloutsig_1_7z = in_data[177:175] % { 1'h1, celloutsig_1_3z[13:12] };
  assign celloutsig_0_12z = celloutsig_0_1z[6:2] % { 1'h1, _05_[13:11], celloutsig_0_7z };
  assign celloutsig_0_13z = _04_[13:6] % { 1'h1, celloutsig_0_1z[6:0] };
  assign celloutsig_0_16z = { celloutsig_0_8z[9:8], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_10z } % { 1'h1, in_data[66:64], celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_13z[6:1], celloutsig_0_3z, _04_[13:6], _03_[11:8], _04_[1:0] } % { 1'h1, in_data[72:54], celloutsig_0_5z };
  assign celloutsig_0_30z = { celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_10z } % { 1'h1, celloutsig_0_8z[3:2] };
  assign celloutsig_0_22z = { celloutsig_0_8z[8:7], celloutsig_0_8z[9], celloutsig_0_8z[5:1], celloutsig_0_7z, celloutsig_0_10z } * { celloutsig_0_8z[5:0], celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_26z = celloutsig_0_5z ? { _05_[13:4], celloutsig_0_10z, celloutsig_0_13z } : { celloutsig_0_22z[7:1], celloutsig_0_8z[9:7], celloutsig_0_8z[9], celloutsig_0_8z[5:0], celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_23z = celloutsig_0_11z[12:9] != { celloutsig_0_12z[2:1], celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_31z = { in_data[80:74], celloutsig_0_0z } != { celloutsig_0_12z[1], celloutsig_0_25z, celloutsig_0_27z, celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_1_0z = - in_data[144:141];
  assign celloutsig_0_7z = { celloutsig_0_1z[4:1], celloutsig_0_6z } !== { _04_[7:6], _03_[11:10], celloutsig_0_3z };
  assign celloutsig_0_41z = ~ { celloutsig_0_28z[11:10], celloutsig_0_40z };
  assign celloutsig_0_6z = celloutsig_0_3z & celloutsig_0_1z[2];
  assign celloutsig_1_10z = celloutsig_1_6z & celloutsig_1_1z;
  assign celloutsig_0_9z = celloutsig_0_5z & celloutsig_0_1z[2];
  assign celloutsig_0_40z = ^ { celloutsig_0_16z[1:0], celloutsig_0_31z, celloutsig_0_34z, celloutsig_0_3z, celloutsig_0_30z, celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_0_10z = ^ { _03_[11:8], _04_[1], celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_53z = { _05_[10:8], celloutsig_0_17z } << celloutsig_0_28z[8:5];
  assign celloutsig_1_4z = { celloutsig_1_3z[6:5], celloutsig_1_1z } << celloutsig_1_3z[8:6];
  assign celloutsig_0_11z = { _04_[6], _03_[11:9], _04_[13:6], _03_[11:8], _04_[1:0] } << { celloutsig_0_8z[9], celloutsig_0_8z[5:0], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_46z = { celloutsig_0_13z[4:2], celloutsig_0_9z, celloutsig_0_10z } >>> celloutsig_0_26z[4:0];
  assign celloutsig_0_1z = in_data[16:8] >>> { in_data[12:5], celloutsig_0_0z };
  assign celloutsig_0_14z = celloutsig_0_11z[17:5] >>> { in_data[20:9], celloutsig_0_0z };
  assign celloutsig_0_58z = { celloutsig_0_1z[8:6], celloutsig_0_5z, celloutsig_0_31z, celloutsig_0_10z, celloutsig_0_41z } - { in_data[57:50], celloutsig_0_9z };
  assign celloutsig_0_64z = celloutsig_0_20z - { celloutsig_0_53z[2:0], _05_, celloutsig_0_37z, celloutsig_0_0z, celloutsig_0_43z };
  assign celloutsig_0_25z = celloutsig_0_20z[18:15] - celloutsig_0_16z[4:1];
  assign celloutsig_1_3z = { in_data[171:156], celloutsig_1_1z } ~^ { in_data[137:123], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_28z = celloutsig_0_14z ~^ { _05_[14], celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_8z[9:7], celloutsig_0_8z[9], celloutsig_0_8z[5:0] };
  assign { celloutsig_0_8z[8:7], celloutsig_0_8z[9], celloutsig_0_8z[5:0] } = ~ celloutsig_0_1z;
  assign _02_[5:2] = { celloutsig_0_8z[3:2], celloutsig_0_9z, _00_ };
  assign _04_[5:2] = _03_[11:8];
  assign _06_[20] = _01_;
  assign celloutsig_0_8z[6] = celloutsig_0_8z[9];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
