Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Dec  7 19:14:07 2024
| Host         : LAPTOP-609RBA9O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (209)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (209)
--------------------------------
 There are 209 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.516        0.000                      0                  437        0.037        0.000                      0                  437        2.000        0.000                       0                   215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         32.516        0.000                      0                  437        0.197        0.000                      0                  437       19.500        0.000                       0                   211  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       32.529        0.000                      0                  437        0.197        0.000                      0                  437       19.500        0.000                       0                   211  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         32.516        0.000                      0                  437        0.037        0.000                      0                  437  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       32.516        0.000                      0                  437        0.037        0.000                      0                  437  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.516ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.182ns (18.118%)  route 5.342ns (81.882%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.711     5.784    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.687    38.518    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X112Y99        FDRE (Setup_fdre_C_R)       -0.524    38.300    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                 32.516    

Slack (MET) :             32.516ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.182ns (18.118%)  route 5.342ns (81.882%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.711     5.784    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.687    38.518    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[1]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X112Y99        FDRE (Setup_fdre_C_R)       -0.524    38.300    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                 32.516    

Slack (MET) :             32.516ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.182ns (18.118%)  route 5.342ns (81.882%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.711     5.784    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.687    38.518    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[2]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X112Y99        FDRE (Setup_fdre_C_R)       -0.524    38.300    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                 32.516    

Slack (MET) :             32.516ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.182ns (18.118%)  route 5.342ns (81.882%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.711     5.784    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.687    38.518    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[3]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X112Y99        FDRE (Setup_fdre_C_R)       -0.524    38.300    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                 32.516    

Slack (MET) :             32.849ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 1.182ns (18.237%)  route 5.299ns (81.763%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 38.691 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.668     5.742    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y103       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.860    38.691    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y103       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[16]/C
                         clock pessimism              0.584    39.276    
                         clock uncertainty           -0.160    39.115    
    SLICE_X112Y103       FDRE (Setup_fdre_C_R)       -0.524    38.591    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[16]
  -------------------------------------------------------------------
                         required time                         38.591    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                 32.849    

Slack (MET) :             32.884ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.182ns (18.333%)  route 5.265ns (81.667%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.635     5.708    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.861    38.692    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[12]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    38.592    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[12]
  -------------------------------------------------------------------
                         required time                         38.592    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 32.884    

Slack (MET) :             32.884ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.182ns (18.333%)  route 5.265ns (81.667%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.635     5.708    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.861    38.692    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[13]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    38.592    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[13]
  -------------------------------------------------------------------
                         required time                         38.592    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 32.884    

Slack (MET) :             32.884ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.182ns (18.333%)  route 5.265ns (81.667%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.635     5.708    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.861    38.692    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[14]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    38.592    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[14]
  -------------------------------------------------------------------
                         required time                         38.592    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 32.884    

Slack (MET) :             32.884ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.182ns (18.333%)  route 5.265ns (81.667%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.635     5.708    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.861    38.692    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[15]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    38.592    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[15]
  -------------------------------------------------------------------
                         required time                         38.592    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 32.884    

Slack (MET) :             33.006ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 1.182ns (18.685%)  route 5.144ns (81.315%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.513     5.587    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y100       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.861    38.692    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y100       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[4]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X112Y100       FDRE (Setup_fdre_C_R)       -0.524    38.592    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.592    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                 33.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X101Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y91        FDSE (Prop_fdse_C_Q)         0.141    -0.483 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/Q
                         net (fo=5, routed)           0.128    -0.355    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[5]
    SLICE_X100Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X100Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/C
                         clock pessimism              0.251    -0.611    
    SLICE_X100Y91        FDSE (Hold_fdse_C_D)         0.059    -0.552    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.287ns (81.248%)  route 0.066ns (18.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.690    -0.541    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X97Y101        FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y101        FDSE (Prop_fdse_C_Q)         0.141    -0.400 r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[13]/Q
                         net (fo=4, routed)           0.066    -0.334    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg_n_0_[13]
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.188 r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.188    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed0[14]
    SLICE_X96Y101        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.964    -0.776    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X96Y101        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/C
                         clock pessimism              0.248    -0.528    
    SLICE_X96Y101        FDRE (Hold_fdre_C_D)         0.134    -0.394    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.837%)  route 0.159ns (46.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X101Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y91        FDSE (Prop_fdse_C_Q)         0.141    -0.483 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[4]/Q
                         net (fo=6, routed)           0.159    -0.324    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[4]
    SLICE_X100Y92        LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  design_1_i/GAME_logic_0/inst/rndInst/rWindowsPos[34]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    design_1_i/GAME_logic_0/inst/winInst/D[4]
    SLICE_X100Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X100Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[34]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X100Y92        FDRE (Hold_fdre_C_D)         0.121    -0.487    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[34]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X102Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.164    -0.460 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[2]/Q
                         net (fo=2, routed)           0.124    -0.336    design_1_i/GAME_logic_0/inst/winInst/D[2]
    SLICE_X102Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X102Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[32]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X102Y92        FDRE (Hold_fdre_C_D)         0.063    -0.545    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[32]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.591%)  route 0.142ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X104Y91        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[20]/Q
                         net (fo=5, routed)           0.142    -0.318    design_1_i/GAME_logic_0/inst/winInst/Q[18]
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.878    -0.862    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[10]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X105Y92        FDRE (Hold_fdre_C_D)         0.070    -0.538    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[10]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.357%)  route 0.192ns (57.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.608    -0.623    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y93        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[28]/Q
                         net (fo=6, routed)           0.192    -0.291    design_1_i/GAME_logic_0/inst/winInst/Q[26]
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.878    -0.862    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[18]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X105Y92        FDRE (Hold_fdre_C_D)         0.072    -0.515    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[18]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.296%)  route 0.133ns (41.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/VGA_timings_0/inst/V_cnt/iClk
    SLICE_X103Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/Q
                         net (fo=38, routed)          0.133    -0.350    design_1_i/VGA_timings_0/inst/V_cnt/Q[5]
    SLICE_X103Y90        LUT6 (Prop_lut6_I2_O)        0.045    -0.305 r  design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.305    design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr[5]
    SLICE_X103Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/VGA_timings_0/inst/V_cnt/iClk
    SLICE_X103Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X103Y90        FDRE (Hold_fdre_C_D)         0.092    -0.532    design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X102Y90        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDSE (Prop_fdse_C_Q)         0.164    -0.460 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[13]/Q
                         net (fo=1, routed)           0.116    -0.344    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[13]
    SLICE_X102Y90        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X102Y90        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[14]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X102Y90        FDSE (Hold_fdse_C_D)         0.053    -0.571    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[14]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.854%)  route 0.204ns (59.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.608    -0.623    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y93        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[27]/Q
                         net (fo=8, routed)           0.204    -0.278    design_1_i/GAME_logic_0/inst/winInst/Q[25]
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.878    -0.862    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[17]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X105Y92        FDRE (Hold_fdre_C_D)         0.070    -0.517    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[17]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.212ns (51.921%)  route 0.196ns (48.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X102Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.164    -0.460 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/Q
                         net (fo=8, routed)           0.196    -0.264    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[3]
    SLICE_X100Y92        LUT4 (Prop_lut4_I2_O)        0.048    -0.216 r  design_1_i/GAME_logic_0/inst/rndInst/rWindowsPos[36]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    design_1_i/GAME_logic_0/inst/winInst/D[6]
    SLICE_X100Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X100Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X100Y92        FDRE (Hold_fdre_C_D)         0.131    -0.457    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y91    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y93    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y93    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y95    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y91    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y93    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y93    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y95    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y103   design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y103   design_1_i/Debounce_Switch_1/inst/r_Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y99    design_1_i/Debounce_Switch_1/inst/r_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y99    design_1_i/Debounce_Switch_1/inst/r_Count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y99    design_1_i/Debounce_Switch_1/inst/r_Count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y99    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y99    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y99    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y99    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y99    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y91    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y93    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.529ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.182ns (18.118%)  route 5.342ns (81.882%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.711     5.784    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.687    38.518    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.147    38.837    
    SLICE_X112Y99        FDRE (Setup_fdre_C_R)       -0.524    38.313    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                 32.529    

Slack (MET) :             32.529ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.182ns (18.118%)  route 5.342ns (81.882%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.711     5.784    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.687    38.518    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[1]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.147    38.837    
    SLICE_X112Y99        FDRE (Setup_fdre_C_R)       -0.524    38.313    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                 32.529    

Slack (MET) :             32.529ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.182ns (18.118%)  route 5.342ns (81.882%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.711     5.784    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.687    38.518    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[2]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.147    38.837    
    SLICE_X112Y99        FDRE (Setup_fdre_C_R)       -0.524    38.313    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                 32.529    

Slack (MET) :             32.529ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.182ns (18.118%)  route 5.342ns (81.882%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.711     5.784    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.687    38.518    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[3]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.147    38.837    
    SLICE_X112Y99        FDRE (Setup_fdre_C_R)       -0.524    38.313    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                 32.529    

Slack (MET) :             32.862ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 1.182ns (18.237%)  route 5.299ns (81.763%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 38.691 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.668     5.742    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y103       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.860    38.691    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y103       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[16]/C
                         clock pessimism              0.584    39.276    
                         clock uncertainty           -0.147    39.128    
    SLICE_X112Y103       FDRE (Setup_fdre_C_R)       -0.524    38.604    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[16]
  -------------------------------------------------------------------
                         required time                         38.604    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                 32.862    

Slack (MET) :             32.897ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.182ns (18.333%)  route 5.265ns (81.667%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.635     5.708    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.861    38.692    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[12]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.147    39.129    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    38.605    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[12]
  -------------------------------------------------------------------
                         required time                         38.605    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 32.897    

Slack (MET) :             32.897ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.182ns (18.333%)  route 5.265ns (81.667%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.635     5.708    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.861    38.692    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[13]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.147    39.129    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    38.605    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[13]
  -------------------------------------------------------------------
                         required time                         38.605    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 32.897    

Slack (MET) :             32.897ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.182ns (18.333%)  route 5.265ns (81.667%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.635     5.708    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.861    38.692    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[14]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.147    39.129    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    38.605    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[14]
  -------------------------------------------------------------------
                         required time                         38.605    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 32.897    

Slack (MET) :             32.897ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.182ns (18.333%)  route 5.265ns (81.667%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.635     5.708    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.861    38.692    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[15]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.147    39.129    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    38.605    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[15]
  -------------------------------------------------------------------
                         required time                         38.605    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 32.897    

Slack (MET) :             33.019ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 1.182ns (18.685%)  route 5.144ns (81.315%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.513     5.587    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y100       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.861    38.692    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y100       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[4]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.147    39.129    
    SLICE_X112Y100       FDRE (Setup_fdre_C_R)       -0.524    38.605    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.605    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                 33.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X101Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y91        FDSE (Prop_fdse_C_Q)         0.141    -0.483 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/Q
                         net (fo=5, routed)           0.128    -0.355    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[5]
    SLICE_X100Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X100Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/C
                         clock pessimism              0.251    -0.611    
    SLICE_X100Y91        FDSE (Hold_fdse_C_D)         0.059    -0.552    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.287ns (81.248%)  route 0.066ns (18.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.690    -0.541    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X97Y101        FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y101        FDSE (Prop_fdse_C_Q)         0.141    -0.400 r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[13]/Q
                         net (fo=4, routed)           0.066    -0.334    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg_n_0_[13]
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.188 r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.188    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed0[14]
    SLICE_X96Y101        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.964    -0.776    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X96Y101        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/C
                         clock pessimism              0.248    -0.528    
    SLICE_X96Y101        FDRE (Hold_fdre_C_D)         0.134    -0.394    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.837%)  route 0.159ns (46.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X101Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y91        FDSE (Prop_fdse_C_Q)         0.141    -0.483 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[4]/Q
                         net (fo=6, routed)           0.159    -0.324    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[4]
    SLICE_X100Y92        LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  design_1_i/GAME_logic_0/inst/rndInst/rWindowsPos[34]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    design_1_i/GAME_logic_0/inst/winInst/D[4]
    SLICE_X100Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X100Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[34]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X100Y92        FDRE (Hold_fdre_C_D)         0.121    -0.487    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[34]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X102Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.164    -0.460 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[2]/Q
                         net (fo=2, routed)           0.124    -0.336    design_1_i/GAME_logic_0/inst/winInst/D[2]
    SLICE_X102Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X102Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[32]/C
                         clock pessimism              0.254    -0.608    
    SLICE_X102Y92        FDRE (Hold_fdre_C_D)         0.063    -0.545    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[32]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.591%)  route 0.142ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X104Y91        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[20]/Q
                         net (fo=5, routed)           0.142    -0.318    design_1_i/GAME_logic_0/inst/winInst/Q[18]
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.878    -0.862    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[10]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X105Y92        FDRE (Hold_fdre_C_D)         0.070    -0.538    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[10]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.357%)  route 0.192ns (57.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.608    -0.623    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y93        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[28]/Q
                         net (fo=6, routed)           0.192    -0.291    design_1_i/GAME_logic_0/inst/winInst/Q[26]
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.878    -0.862    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[18]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X105Y92        FDRE (Hold_fdre_C_D)         0.072    -0.515    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[18]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.296%)  route 0.133ns (41.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/VGA_timings_0/inst/V_cnt/iClk
    SLICE_X103Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/Q
                         net (fo=38, routed)          0.133    -0.350    design_1_i/VGA_timings_0/inst/V_cnt/Q[5]
    SLICE_X103Y90        LUT6 (Prop_lut6_I2_O)        0.045    -0.305 r  design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.305    design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr[5]
    SLICE_X103Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/VGA_timings_0/inst/V_cnt/iClk
    SLICE_X103Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X103Y90        FDRE (Hold_fdre_C_D)         0.092    -0.532    design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X102Y90        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDSE (Prop_fdse_C_Q)         0.164    -0.460 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[13]/Q
                         net (fo=1, routed)           0.116    -0.344    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[13]
    SLICE_X102Y90        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X102Y90        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[14]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X102Y90        FDSE (Hold_fdse_C_D)         0.053    -0.571    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[14]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.854%)  route 0.204ns (59.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.608    -0.623    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y93        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[27]/Q
                         net (fo=8, routed)           0.204    -0.278    design_1_i/GAME_logic_0/inst/winInst/Q[25]
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.878    -0.862    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[17]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X105Y92        FDRE (Hold_fdre_C_D)         0.070    -0.517    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[17]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.212ns (51.921%)  route 0.196ns (48.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X102Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.164    -0.460 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/Q
                         net (fo=8, routed)           0.196    -0.264    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[3]
    SLICE_X100Y92        LUT4 (Prop_lut4_I2_O)        0.048    -0.216 r  design_1_i/GAME_logic_0/inst/rndInst/rWindowsPos[36]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    design_1_i/GAME_logic_0/inst/winInst/D[6]
    SLICE_X100Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X100Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/C
                         clock pessimism              0.274    -0.588    
    SLICE_X100Y92        FDRE (Hold_fdre_C_D)         0.131    -0.457    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y91    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y93    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y93    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y95    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y91    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y93    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y93    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y94    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y95    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y103   design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y103   design_1_i/Debounce_Switch_1/inst/r_Count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y99    design_1_i/Debounce_Switch_1/inst/r_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y99    design_1_i/Debounce_Switch_1/inst/r_Count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y99    design_1_i/Debounce_Switch_1/inst/r_Count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y99    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y99    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y99    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y99    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y99    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y91    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y93    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.516ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.182ns (18.118%)  route 5.342ns (81.882%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.711     5.784    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.687    38.518    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X112Y99        FDRE (Setup_fdre_C_R)       -0.524    38.300    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                 32.516    

Slack (MET) :             32.516ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.182ns (18.118%)  route 5.342ns (81.882%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.711     5.784    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.687    38.518    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[1]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X112Y99        FDRE (Setup_fdre_C_R)       -0.524    38.300    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                 32.516    

Slack (MET) :             32.516ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.182ns (18.118%)  route 5.342ns (81.882%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.711     5.784    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.687    38.518    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[2]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X112Y99        FDRE (Setup_fdre_C_R)       -0.524    38.300    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                 32.516    

Slack (MET) :             32.516ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.182ns (18.118%)  route 5.342ns (81.882%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.711     5.784    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.687    38.518    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[3]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X112Y99        FDRE (Setup_fdre_C_R)       -0.524    38.300    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                 32.516    

Slack (MET) :             32.849ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 1.182ns (18.237%)  route 5.299ns (81.763%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 38.691 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.668     5.742    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y103       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.860    38.691    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y103       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[16]/C
                         clock pessimism              0.584    39.276    
                         clock uncertainty           -0.160    39.115    
    SLICE_X112Y103       FDRE (Setup_fdre_C_R)       -0.524    38.591    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[16]
  -------------------------------------------------------------------
                         required time                         38.591    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                 32.849    

Slack (MET) :             32.884ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.182ns (18.333%)  route 5.265ns (81.667%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.635     5.708    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.861    38.692    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[12]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    38.592    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[12]
  -------------------------------------------------------------------
                         required time                         38.592    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 32.884    

Slack (MET) :             32.884ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.182ns (18.333%)  route 5.265ns (81.667%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.635     5.708    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.861    38.692    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[13]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    38.592    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[13]
  -------------------------------------------------------------------
                         required time                         38.592    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 32.884    

Slack (MET) :             32.884ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.182ns (18.333%)  route 5.265ns (81.667%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.635     5.708    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.861    38.692    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[14]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    38.592    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[14]
  -------------------------------------------------------------------
                         required time                         38.592    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 32.884    

Slack (MET) :             32.884ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.182ns (18.333%)  route 5.265ns (81.667%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.635     5.708    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.861    38.692    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[15]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    38.592    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[15]
  -------------------------------------------------------------------
                         required time                         38.592    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 32.884    

Slack (MET) :             33.006ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 1.182ns (18.685%)  route 5.144ns (81.315%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.513     5.587    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y100       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.861    38.692    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y100       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[4]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X112Y100       FDRE (Setup_fdre_C_R)       -0.524    38.592    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.592    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                 33.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X101Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y91        FDSE (Prop_fdse_C_Q)         0.141    -0.483 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/Q
                         net (fo=5, routed)           0.128    -0.355    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[5]
    SLICE_X100Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X100Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/C
                         clock pessimism              0.251    -0.611    
                         clock uncertainty            0.160    -0.451    
    SLICE_X100Y91        FDSE (Hold_fdse_C_D)         0.059    -0.392    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.287ns (81.248%)  route 0.066ns (18.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.690    -0.541    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X97Y101        FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y101        FDSE (Prop_fdse_C_Q)         0.141    -0.400 r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[13]/Q
                         net (fo=4, routed)           0.066    -0.334    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg_n_0_[13]
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.188 r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.188    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed0[14]
    SLICE_X96Y101        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.964    -0.776    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X96Y101        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/C
                         clock pessimism              0.248    -0.528    
                         clock uncertainty            0.160    -0.368    
    SLICE_X96Y101        FDRE (Hold_fdre_C_D)         0.134    -0.234    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.837%)  route 0.159ns (46.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X101Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y91        FDSE (Prop_fdse_C_Q)         0.141    -0.483 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[4]/Q
                         net (fo=6, routed)           0.159    -0.324    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[4]
    SLICE_X100Y92        LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  design_1_i/GAME_logic_0/inst/rndInst/rWindowsPos[34]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    design_1_i/GAME_logic_0/inst/winInst/D[4]
    SLICE_X100Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X100Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[34]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.160    -0.448    
    SLICE_X100Y92        FDRE (Hold_fdre_C_D)         0.121    -0.327    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[34]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X102Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.164    -0.460 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[2]/Q
                         net (fo=2, routed)           0.124    -0.336    design_1_i/GAME_logic_0/inst/winInst/D[2]
    SLICE_X102Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X102Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[32]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.160    -0.448    
    SLICE_X102Y92        FDRE (Hold_fdre_C_D)         0.063    -0.385    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[32]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.591%)  route 0.142ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X104Y91        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[20]/Q
                         net (fo=5, routed)           0.142    -0.318    design_1_i/GAME_logic_0/inst/winInst/Q[18]
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.878    -0.862    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[10]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.160    -0.448    
    SLICE_X105Y92        FDRE (Hold_fdre_C_D)         0.070    -0.378    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[10]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.357%)  route 0.192ns (57.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.608    -0.623    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y93        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[28]/Q
                         net (fo=6, routed)           0.192    -0.291    design_1_i/GAME_logic_0/inst/winInst/Q[26]
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.878    -0.862    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[18]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.160    -0.427    
    SLICE_X105Y92        FDRE (Hold_fdre_C_D)         0.072    -0.355    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[18]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.296%)  route 0.133ns (41.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/VGA_timings_0/inst/V_cnt/iClk
    SLICE_X103Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/Q
                         net (fo=38, routed)          0.133    -0.350    design_1_i/VGA_timings_0/inst/V_cnt/Q[5]
    SLICE_X103Y90        LUT6 (Prop_lut6_I2_O)        0.045    -0.305 r  design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.305    design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr[5]
    SLICE_X103Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/VGA_timings_0/inst/V_cnt/iClk
    SLICE_X103Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.160    -0.464    
    SLICE_X103Y90        FDRE (Hold_fdre_C_D)         0.092    -0.372    design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X102Y90        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDSE (Prop_fdse_C_Q)         0.164    -0.460 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[13]/Q
                         net (fo=1, routed)           0.116    -0.344    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[13]
    SLICE_X102Y90        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X102Y90        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[14]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.160    -0.464    
    SLICE_X102Y90        FDSE (Hold_fdse_C_D)         0.053    -0.411    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[14]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.854%)  route 0.204ns (59.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.608    -0.623    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y93        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[27]/Q
                         net (fo=8, routed)           0.204    -0.278    design_1_i/GAME_logic_0/inst/winInst/Q[25]
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.878    -0.862    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[17]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.160    -0.427    
    SLICE_X105Y92        FDRE (Hold_fdre_C_D)         0.070    -0.357    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[17]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.212ns (51.921%)  route 0.196ns (48.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X102Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.164    -0.460 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/Q
                         net (fo=8, routed)           0.196    -0.264    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[3]
    SLICE_X100Y92        LUT4 (Prop_lut4_I2_O)        0.048    -0.216 r  design_1_i/GAME_logic_0/inst/rndInst/rWindowsPos[36]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    design_1_i/GAME_logic_0/inst/winInst/D[6]
    SLICE_X100Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X100Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.160    -0.428    
    SLICE_X100Y92        FDRE (Hold_fdre_C_D)         0.131    -0.297    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.516ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.182ns (18.118%)  route 5.342ns (81.882%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.711     5.784    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.687    38.518    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X112Y99        FDRE (Setup_fdre_C_R)       -0.524    38.300    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                 32.516    

Slack (MET) :             32.516ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.182ns (18.118%)  route 5.342ns (81.882%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.711     5.784    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.687    38.518    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[1]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X112Y99        FDRE (Setup_fdre_C_R)       -0.524    38.300    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                 32.516    

Slack (MET) :             32.516ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.182ns (18.118%)  route 5.342ns (81.882%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.711     5.784    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.687    38.518    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[2]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X112Y99        FDRE (Setup_fdre_C_R)       -0.524    38.300    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                 32.516    

Slack (MET) :             32.516ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.182ns (18.118%)  route 5.342ns (81.882%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.711     5.784    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.687    38.518    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y99        FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[3]/C
                         clock pessimism              0.466    38.984    
                         clock uncertainty           -0.160    38.824    
    SLICE_X112Y99        FDRE (Setup_fdre_C_R)       -0.524    38.300    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                 32.516    

Slack (MET) :             32.849ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 1.182ns (18.237%)  route 5.299ns (81.763%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 38.691 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.668     5.742    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y103       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.860    38.691    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y103       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[16]/C
                         clock pessimism              0.584    39.276    
                         clock uncertainty           -0.160    39.115    
    SLICE_X112Y103       FDRE (Setup_fdre_C_R)       -0.524    38.591    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[16]
  -------------------------------------------------------------------
                         required time                         38.591    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                 32.849    

Slack (MET) :             32.884ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.182ns (18.333%)  route 5.265ns (81.667%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.635     5.708    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.861    38.692    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[12]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    38.592    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[12]
  -------------------------------------------------------------------
                         required time                         38.592    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 32.884    

Slack (MET) :             32.884ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.182ns (18.333%)  route 5.265ns (81.667%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.635     5.708    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.861    38.692    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[13]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    38.592    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[13]
  -------------------------------------------------------------------
                         required time                         38.592    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 32.884    

Slack (MET) :             32.884ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.182ns (18.333%)  route 5.265ns (81.667%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.635     5.708    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.861    38.692    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[14]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    38.592    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[14]
  -------------------------------------------------------------------
                         required time                         38.592    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 32.884    

Slack (MET) :             32.884ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.182ns (18.333%)  route 5.265ns (81.667%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.635     5.708    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.861    38.692    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y102       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[15]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    38.592    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[15]
  -------------------------------------------------------------------
                         required time                         38.592    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 32.884    

Slack (MET) :             33.006ns  (required time - arrival time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 1.182ns (18.685%)  route 5.144ns (81.315%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.977    -0.739    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X101Y103       FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDSE (Prop_fdse_C_Q)         0.456    -0.283 f  design_1_i/GAME_logic_0/inst/pipePosInst/rPos_reg[1]/Q
                         net (fo=47, routed)          2.279     1.996    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/Q[1]
    SLICE_X101Y99        LUT5 (Prop_lut5_I1_O)        0.152     2.148 f  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7/O
                         net (fo=1, routed)           0.568     2.715    design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_7_n_0
    SLICE_X105Y99        LUT5 (Prop_lut5_I2_O)        0.326     3.041 r  design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_4/O
                         net (fo=1, routed)           1.015     4.057    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[0]_1
    SLICE_X108Y99        LUT6 (Prop_lut6_I1_O)        0.124     4.181 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/FSM_sequential_rCurrentState[0]_i_2/O
                         net (fo=20, routed)          0.769     4.950    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.124     5.074 r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1/O
                         net (fo=17, routed)          0.513     5.587    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0
    SLICE_X112Y100       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         1.861    38.692    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/iClk
    SLICE_X112Y100       FDRE                                         r  design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[4]/C
                         clock pessimism              0.584    39.277    
                         clock uncertainty           -0.160    39.116    
    SLICE_X112Y100       FDRE (Setup_fdre_C_R)       -0.524    38.592    design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.592    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                 33.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X101Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y91        FDSE (Prop_fdse_C_Q)         0.141    -0.483 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[5]/Q
                         net (fo=5, routed)           0.128    -0.355    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[5]
    SLICE_X100Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X100Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]/C
                         clock pessimism              0.251    -0.611    
                         clock uncertainty            0.160    -0.451    
    SLICE_X100Y91        FDSE (Hold_fdse_C_D)         0.059    -0.392    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[6]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.287ns (81.248%)  route 0.066ns (18.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.690    -0.541    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X97Y101        FDSE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y101        FDSE (Prop_fdse_C_Q)         0.141    -0.400 r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[13]/Q
                         net (fo=4, routed)           0.066    -0.334    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg_n_0_[13]
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.188 r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.188    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed0[14]
    SLICE_X96Y101        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.964    -0.776    design_1_i/GAME_logic_0/inst/pipePosInst/iClk
    SLICE_X96Y101        FDRE                                         r  design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]/C
                         clock pessimism              0.248    -0.528    
                         clock uncertainty            0.160    -0.368    
    SLICE_X96Y101        FDRE (Hold_fdre_C_D)         0.134    -0.234    design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed_reg[14]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.837%)  route 0.159ns (46.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X101Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y91        FDSE (Prop_fdse_C_Q)         0.141    -0.483 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[4]/Q
                         net (fo=6, routed)           0.159    -0.324    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[4]
    SLICE_X100Y92        LUT2 (Prop_lut2_I1_O)        0.045    -0.279 r  design_1_i/GAME_logic_0/inst/rndInst/rWindowsPos[34]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    design_1_i/GAME_logic_0/inst/winInst/D[4]
    SLICE_X100Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X100Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[34]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.160    -0.448    
    SLICE_X100Y92        FDRE (Hold_fdre_C_D)         0.121    -0.327    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[34]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X102Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.164    -0.460 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[2]/Q
                         net (fo=2, routed)           0.124    -0.336    design_1_i/GAME_logic_0/inst/winInst/D[2]
    SLICE_X102Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X102Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[32]/C
                         clock pessimism              0.254    -0.608    
                         clock uncertainty            0.160    -0.448    
    SLICE_X102Y92        FDRE (Hold_fdre_C_D)         0.063    -0.385    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[32]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.591%)  route 0.142ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X104Y91        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[20]/Q
                         net (fo=5, routed)           0.142    -0.318    design_1_i/GAME_logic_0/inst/winInst/Q[18]
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.878    -0.862    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[10]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.160    -0.448    
    SLICE_X105Y92        FDRE (Hold_fdre_C_D)         0.070    -0.378    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[10]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.357%)  route 0.192ns (57.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.608    -0.623    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y93        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[28]/Q
                         net (fo=6, routed)           0.192    -0.291    design_1_i/GAME_logic_0/inst/winInst/Q[26]
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.878    -0.862    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[18]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.160    -0.427    
    SLICE_X105Y92        FDRE (Hold_fdre_C_D)         0.072    -0.355    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[18]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.296%)  route 0.133ns (41.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/VGA_timings_0/inst/V_cnt/iClk
    SLICE_X103Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/Q
                         net (fo=38, routed)          0.133    -0.350    design_1_i/VGA_timings_0/inst/V_cnt/Q[5]
    SLICE_X103Y90        LUT6 (Prop_lut6_I2_O)        0.045    -0.305 r  design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.305    design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr[5]
    SLICE_X103Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/VGA_timings_0/inst/V_cnt/iClk
    SLICE_X103Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.160    -0.464    
    SLICE_X103Y90        FDRE (Hold_fdre_C_D)         0.092    -0.372    design_1_i/VGA_timings_0/inst/V_cnt/r_CntCurr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X102Y90        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDSE (Prop_fdse_C_Q)         0.164    -0.460 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[13]/Q
                         net (fo=1, routed)           0.116    -0.344    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[13]
    SLICE_X102Y90        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X102Y90        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[14]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.160    -0.464    
    SLICE_X102Y90        FDSE (Hold_fdse_C_D)         0.053    -0.411    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[14]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.854%)  route 0.204ns (59.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.608    -0.623    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X103Y93        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[27]/Q
                         net (fo=8, routed)           0.204    -0.278    design_1_i/GAME_logic_0/inst/winInst/Q[25]
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.878    -0.862    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X105Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[17]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.160    -0.427    
    SLICE_X105Y92        FDRE (Hold_fdre_C_D)         0.070    -0.357    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[17]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.212ns (51.921%)  route 0.196ns (48.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.607    -0.624    design_1_i/GAME_logic_0/inst/rndInst/iClk
    SLICE_X102Y91        FDSE                                         r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y91        FDSE (Prop_fdse_C_Q)         0.164    -0.460 r  design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg[3]/Q
                         net (fo=8, routed)           0.196    -0.264    design_1_i/GAME_logic_0/inst/rndInst/rLFSR_reg_n_0_[3]
    SLICE_X100Y92        LUT4 (Prop_lut4_I2_O)        0.048    -0.216 r  design_1_i/GAME_logic_0/inst/rndInst/rWindowsPos[36]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    design_1_i/GAME_logic_0/inst/winInst/D[6]
    SLICE_X100Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=209, routed)         0.877    -0.863    design_1_i/GAME_logic_0/inst/winInst/iClk
    SLICE_X100Y92        FDRE                                         r  design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]/C
                         clock pessimism              0.274    -0.588    
                         clock uncertainty            0.160    -0.428    
    SLICE_X100Y92        FDRE (Hold_fdre_C_D)         0.131    -0.297    design_1_i/GAME_logic_0/inst/winInst/rWindowsPos_reg[36]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.081    





