Analysis & Synthesis report for CPU
Wed Aug 05 06:54:27 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Parameter Settings for User Entity Instance: D_FF_3:inst9|lpm_ff:lpm_ff_component
  9. Parameter Settings for User Entity Instance: sign_extend_16to32:inst7|mux21:inst|lpm_mux:lpm_mux_component
 10. Parameter Settings for User Entity Instance: sign_extend_16to32:inst7|zero_const:inst2|lpm_constant:lpm_constant_component
 11. Parameter Settings for User Entity Instance: sign_extend_16to32:inst7|all_one_const:inst4|lpm_constant:lpm_constant_component
 12. Parameter Settings for User Entity Instance: D_FF_32:inst|lpm_ff:lpm_ff_component
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug 05 06:54:27 2020   ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name                      ; CPU                                     ;
; Top-level Entity Name              ; CO_IF_ID                                ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 35                                      ;
;     Total combinational functions  ; 0                                       ;
;     Dedicated logic registers      ; 35                                      ;
; Total registers                    ; 35                                      ;
; Total pins                         ; 115                                     ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 0                                       ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                          ; CO_IF_ID           ; CPU                ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                  ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                  ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+
; sign_extend_16to32.bdf           ; yes             ; User Block Diagram/Schematic File  ; F:/dev/CR_CPU/sign_extend_16to32.bdf                          ;
; CO_IF_ID.bdf                     ; yes             ; User Block Diagram/Schematic File  ; F:/dev/CR_CPU/CO_IF_ID.bdf                                    ;
; D_FF_3.v                         ; yes             ; Auto-Found Wizard-Generated File   ; F:/dev/CR_CPU/D_FF_3.v                                        ;
; lpm_ff.tdf                       ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf       ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_constant.inc ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc    ;
; mux21.v                          ; yes             ; Auto-Found Wizard-Generated File   ; F:/dev/CR_CPU/mux21.v                                         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf      ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/muxlut.inc       ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/bypassff.inc     ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/altshift.inc     ;
; db/mux_boc.tdf                   ; yes             ; Auto-Generated Megafunction        ; F:/dev/CR_CPU/db/mux_boc.tdf                                  ;
; zero_const.v                     ; yes             ; Auto-Found Wizard-Generated File   ; F:/dev/CR_CPU/zero_const.v                                    ;
; lpm_constant.tdf                 ; yes             ; Megafunction                       ; c:/altera/90/quartus/libraries/megafunctions/lpm_constant.tdf ;
; all_one_const.v                  ; yes             ; Auto-Found Wizard-Generated File   ; F:/dev/CR_CPU/all_one_const.v                                 ;
; D_FF_32.tdf                      ; yes             ; Auto-Found Wizard-Generated File   ; F:/dev/CR_CPU/D_FF_32.tdf                                     ;
; lpm_ff.inc                       ; yes             ; Auto-Found AHDL File               ; c:/altera/90/quartus/libraries/megafunctions/lpm_ff.inc       ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 35    ;
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 35    ;
;     -- Dedicated logic registers            ; 35    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 115   ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 35    ;
; Total fan-out                               ; 149   ;
; Average fan-out                             ; 0.99  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                         ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                            ; Library Name ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------+--------------+
; |CO_IF_ID                       ; 0 (0)             ; 35 (0)       ; 0           ; 0            ; 0       ; 0         ; 115  ; 0            ; |CO_IF_ID                                      ; work         ;
;    |D_FF_32:inst|               ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CO_IF_ID|D_FF_32:inst                         ; work         ;
;       |lpm_ff:lpm_ff_component| ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CO_IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component ; work         ;
;    |D_FF_3:inst9|               ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CO_IF_ID|D_FF_3:inst9                         ; work         ;
;       |lpm_ff:lpm_ff_component| ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CO_IF_ID|D_FF_3:inst9|lpm_ff:lpm_ff_component ; work         ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 35    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D_FF_3:inst9|lpm_ff:lpm_ff_component ;
+------------------------+------------+---------------------------------------------+
; Parameter Name         ; Value      ; Type                                        ;
+------------------------+------------+---------------------------------------------+
; LPM_WIDTH              ; 3          ; Signed Integer                              ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                     ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                     ;
; LPM_FFTYPE             ; DFF        ; Untyped                                     ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                     ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                              ;
+------------------------+------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sign_extend_16to32:inst7|mux21:inst|lpm_mux:lpm_mux_component ;
+------------------------+------------+----------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                 ;
+------------------------+------------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                       ;
; LPM_WIDTH              ; 16         ; Signed Integer                                                       ;
; LPM_SIZE               ; 2          ; Signed Integer                                                       ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                                       ;
; LPM_PIPELINE           ; 0          ; Untyped                                                              ;
; CBXI_PARAMETER         ; mux_boc    ; Untyped                                                              ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                              ;
+------------------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sign_extend_16to32:inst7|zero_const:inst2|lpm_constant:lpm_constant_component ;
+--------------------+------------------+------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                               ;
+--------------------+------------------+------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 16               ; Signed Integer                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_9k6 ; Untyped                                                                            ;
+--------------------+------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sign_extend_16to32:inst7|all_one_const:inst4|lpm_constant:lpm_constant_component ;
+--------------------+------------------+---------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                  ;
+--------------------+------------------+---------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 16               ; Signed Integer                                                                        ;
; LPM_CVALUE         ; 65535            ; Signed Integer                                                                        ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                               ;
; CBXI_PARAMETER     ; lpm_constant_1r6 ; Untyped                                                                               ;
+--------------------+------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D_FF_32:inst|lpm_ff:lpm_ff_component ;
+------------------------+------------+---------------------------------------------+
; Parameter Name         ; Value      ; Type                                        ;
+------------------------+------------+---------------------------------------------+
; LPM_WIDTH              ; 32         ; Untyped                                     ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                     ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                     ;
; LPM_FFTYPE             ; DFF        ; Untyped                                     ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                     ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                              ;
+------------------------+------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Wed Aug 05 06:54:24 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Info: Found 1 design units, including 1 entities, in source file adder_10_10.bdf
    Info: Found entity 1: adder_10_10
Info: Found 1 design units, including 1 entities, in source file AdderPolynomial.bdf
    Info: Found entity 1: AdderPolynomial
Info: Found 1 design units, including 1 entities, in source file ALU.bdf
    Info: Found entity 1: ALU
Info: Found 1 design units, including 1 entities, in source file CO_ALU.bdf
    Info: Found entity 1: CO_ALU
Info: Found 1 design units, including 1 entities, in source file coprocessor_ROM.bdf
    Info: Found entity 1: coprocessor_ROM
Info: Found 1 design units, including 1 entities, in source file CPU.bdf
    Info: Found entity 1: CPU
Info: Found 1 design units, including 1 entities, in source file CPU_pipeline.bdf
    Info: Found entity 1: CPU_pipeline
Info: Found 1 design units, including 1 entities, in source file CU.bdf
    Info: Found entity 1: CU
Info: Found 1 design units, including 1 entities, in source file CU_mp.bdf
    Info: Found entity 1: CU_mp
Info: Found 1 design units, including 1 entities, in source file CU_mp_pipline.bdf
    Info: Found entity 1: CU_mp_pipline
Info: Found 1 design units, including 1 entities, in source file derivitivePolynomial.bdf
    Info: Found entity 1: derivitivePolynomial
Info: Found 1 design units, including 1 entities, in source file DevidorPolynomial.bdf
    Info: Found entity 1: DevidorPolynomial
Info: Found 1 design units, including 1 entities, in source file EX_MEM.bdf
    Info: Found entity 1: EX_MEM
Info: Found 1 design units, including 1 entities, in source file Forward_reg.bdf
    Info: Found entity 1: Forward_reg
Info: Found 1 design units, including 1 entities, in source file ID_EX.bdf
    Info: Found entity 1: ID_EX
Info: Found 1 design units, including 1 entities, in source file IF_ID.bdf
    Info: Found entity 1: IF_ID
Info: Found 1 design units, including 1 entities, in source file immediate_sel.bdf
    Info: Found entity 1: immediate_sel
Info: Found 1 design units, including 1 entities, in source file jump_sel.bdf
    Info: Found entity 1: jump_sel
Info: Found 1 design units, including 1 entities, in source file jump_sel_8.bdf
    Info: Found entity 1: jump_sel_8
Info: Found 1 design units, including 1 entities, in source file main_mem.bdf
    Info: Found entity 1: main_mem
Info: Found 1 design units, including 1 entities, in source file MEM_WB.bdf
    Info: Found entity 1: MEM_WB
Info: Found 1 design units, including 1 entities, in source file MultiplierPolynomial(multi).bdf
    Info: Found entity 1: MultiplierPolynomial(multi)
Info: Found 1 design units, including 1 entities, in source file MultiplierPolynomial(scalar).bdf
    Info: Found entity 1: MultiplierPolynomial(scalar)
Info: Found 1 design units, including 1 entities, in source file Polynomial_AT_CONS.bdf
    Info: Found entity 1: Polynomial_AT_CONS
Info: Found 1 design units, including 1 entities, in source file reg_selector.bdf
    Info: Found entity 1: reg_selector
Info: Found 1 design units, including 1 entities, in source file registers_mem.bdf
    Info: Found entity 1: registers_mem
Info: Found 1 design units, including 1 entities, in source file sequencer2.bdf
    Info: Found entity 1: sequencer2
Info: Found 1 design units, including 1 entities, in source file sequencer4.bdf
    Info: Found entity 1: sequencer4
Info: Found 1 design units, including 1 entities, in source file sign_extend_16to32.bdf
    Info: Found entity 1: sign_extend_16to32
Info: Found 1 design units, including 1 entities, in source file test_cu_pipline.bdf
    Info: Found entity 1: test_cu_pipline
Info: Found 1 design units, including 1 entities, in source file test_mux.bdf
    Info: Found entity 1: test_mux
Info: Found 1 design units, including 1 entities, in source file test_reg_mem.bdf
    Info: Found entity 1: test_reg_mem
Info: Found 1 design units, including 1 entities, in source file adder_4_4.bdf
    Info: Found entity 1: adder_4_4
Info: Found 1 design units, including 1 entities, in source file adder_3_3.bdf
    Info: Found entity 1: adder_3_3
Info: Found 1 design units, including 1 entities, in source file MultiplierPolynomial_scalar.bdf
    Info: Found entity 1: MultiplierPolynomial_scalar
Info: Found 1 design units, including 1 entities, in source file MultiplierPolynomial_multi.bdf
    Info: Found entity 1: MultiplierPolynomial_multi
Info: Found 1 design units, including 1 entities, in source file mux61_128bit.v
    Info: Found entity 1: mux61_128bit
Info: Found 1 design units, including 1 entities, in source file CO.bdf
    Info: Found entity 1: CO
Info: Found 1 design units, including 1 entities, in source file co_reg_mem.v
    Info: Found entity 1: co_reg_mem
Info: Found 1 design units, including 1 entities, in source file co_registers_mem.bdf
    Info: Found entity 1: co_registers_mem
Info: Found 1 design units, including 1 entities, in source file CO_CU.bdf
    Info: Found entity 1: CO_CU
Info: Found 1 design units, including 1 entities, in source file CO_IF_ID.bdf
    Info: Found entity 1: CO_IF_ID
Info: Found 1 design units, including 1 entities, in source file CO_ID_EX.bdf
    Info: Found entity 1: CO_ID_EX
Info: Elaborating entity "CO_IF_ID" for the top level hierarchy
Warning: Using design file D_FF_3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: D_FF_3
Info: Elaborating entity "D_FF_3" for hierarchy "D_FF_3:inst9"
Info: Elaborating entity "lpm_ff" for hierarchy "D_FF_3:inst9|lpm_ff:lpm_ff_component"
Info: Elaborated megafunction instantiation "D_FF_3:inst9|lpm_ff:lpm_ff_component"
Info: Instantiated megafunction "D_FF_3:inst9|lpm_ff:lpm_ff_component" with the following parameter:
    Info: Parameter "lpm_fftype" = "DFF"
    Info: Parameter "lpm_type" = "LPM_FF"
    Info: Parameter "lpm_width" = "3"
Info: Elaborating entity "sign_extend_16to32" for hierarchy "sign_extend_16to32:inst7"
Warning: Using design file mux21.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: mux21
Info: Elaborating entity "mux21" for hierarchy "sign_extend_16to32:inst7|mux21:inst"
Info: Elaborating entity "lpm_mux" for hierarchy "sign_extend_16to32:inst7|mux21:inst|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "sign_extend_16to32:inst7|mux21:inst|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "sign_extend_16to32:inst7|mux21:inst|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "lpm_size" = "2"
    Info: Parameter "lpm_type" = "LPM_MUX"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widths" = "1"
Info: Found 1 design units, including 1 entities, in source file db/mux_boc.tdf
    Info: Found entity 1: mux_boc
Info: Elaborating entity "mux_boc" for hierarchy "sign_extend_16to32:inst7|mux21:inst|lpm_mux:lpm_mux_component|mux_boc:auto_generated"
Warning: Using design file zero_const.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: zero_const
Info: Elaborating entity "zero_const" for hierarchy "sign_extend_16to32:inst7|zero_const:inst2"
Info: Elaborating entity "lpm_constant" for hierarchy "sign_extend_16to32:inst7|zero_const:inst2|lpm_constant:lpm_constant_component"
Info: Elaborated megafunction instantiation "sign_extend_16to32:inst7|zero_const:inst2|lpm_constant:lpm_constant_component"
Info: Instantiated megafunction "sign_extend_16to32:inst7|zero_const:inst2|lpm_constant:lpm_constant_component" with the following parameter:
    Info: Parameter "lpm_cvalue" = "0"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "LPM_CONSTANT"
    Info: Parameter "lpm_width" = "16"
Warning: Using design file all_one_const.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: all_one_const
Info: Elaborating entity "all_one_const" for hierarchy "sign_extend_16to32:inst7|all_one_const:inst4"
Info: Elaborating entity "lpm_constant" for hierarchy "sign_extend_16to32:inst7|all_one_const:inst4|lpm_constant:lpm_constant_component"
Info: Elaborated megafunction instantiation "sign_extend_16to32:inst7|all_one_const:inst4|lpm_constant:lpm_constant_component"
Info: Instantiated megafunction "sign_extend_16to32:inst7|all_one_const:inst4|lpm_constant:lpm_constant_component" with the following parameter:
    Info: Parameter "lpm_cvalue" = "65535"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "LPM_CONSTANT"
    Info: Parameter "lpm_width" = "16"
Warning: Using design file D_FF_32.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: D_FF_32
Info: Elaborating entity "D_FF_32" for hierarchy "D_FF_32:inst"
Info: Elaborating entity "lpm_ff" for hierarchy "D_FF_32:inst|lpm_ff:lpm_ff_component"
Info: Elaborated megafunction instantiation "D_FF_32:inst|lpm_ff:lpm_ff_component"
Info: Instantiated megafunction "D_FF_32:inst|lpm_ff:lpm_ff_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_FF"
    Info: Parameter "LPM_WIDTH" = "32"
    Info: Parameter "LPM_FFTYPE" = "DFF"
Info: Implemented 150 device resources after synthesis - the final resource count might be different
    Info: Implemented 36 input pins
    Info: Implemented 79 output pins
    Info: Implemented 35 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 242 megabytes
    Info: Processing ended: Wed Aug 05 06:54:27 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


