Info (10281): Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/curriculumFJ/ECE385/lab/BongoTouch/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/curriculumFJ/ECE385/lab/BongoTouch/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/curriculumFJ/ECE385/lab/BongoTouch/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/curriculumFJ/ECE385/lab/BongoTouch/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/curriculumFJ/ECE385/lab/BongoTouch/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/curriculumFJ/ECE385/lab/BongoTouch/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/curriculumFJ/ECE385/lab/BongoTouch/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/curriculumFJ/ECE385/lab/BongoTouch/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at hpi_io_intf.sv(44): extended using "x" or "z" File: D:/curriculumFJ/ECE385/lab/BongoTouch/hpi_io_intf.sv Line: 44
