
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.7 Build EDK_P.20131013
# Fri Dec 05 22:42:27 2014
# Target Board:  Custom
# Family:    spartan6
# Device:    xc6slx16
# Package:   csg324
# Speed Grade:  -2
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT RS232_Uart_1_sout = RS232_Uart_1_sout, DIR = O
 PORT RS232_Uart_1_sin = RS232_Uart_1_sin, DIR = I
 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT MCB_DDR2_rzq = MCB_DDR2_rzq, DIR = IO
 PORT MCB_DDR2_dram_we_n = MCB_DDR2_dram_we_n, DIR = O
 PORT MCB_DDR2_dram_udqs = MCB_DDR2_dram_udqs, DIR = IO
 PORT MCB_DDR2_dram_udm = MCB_DDR2_dram_udm, DIR = O
 PORT MCB_DDR2_dram_ras_n = MCB_DDR2_dram_ras_n, DIR = O
 PORT MCB_DDR2_dram_ldm = MCB_DDR2_dram_ldm, DIR = O
 PORT MCB_DDR2_dram_dqs = MCB_DDR2_dram_dqs, DIR = IO
 PORT MCB_DDR2_dram_dq = MCB_DDR2_dram_dq, DIR = IO, VEC = [15:0]
 PORT MCB_DDR2_dram_clk_n = MCB_DDR2_dram_clk_n, DIR = O, SIGIS = CLK
 PORT MCB_DDR2_dram_clk = MCB_DDR2_dram_clk, DIR = O, SIGIS = CLK
 PORT MCB_DDR2_dram_cke = MCB_DDR2_dram_cke, DIR = O
 PORT MCB_DDR2_dram_cas_n = MCB_DDR2_dram_cas_n, DIR = O
 PORT MCB_DDR2_dram_ba = MCB_DDR2_dram_ba, DIR = O, VEC = [1:0]
 PORT MCB_DDR2_dram_addr = MCB_DDR2_dram_addr, DIR = O, VEC = [12:0]
 PORT CLKIN = net_clock_generator_0_CLKIN_pin, DIR = I, SIGIS = CLK
 PORT TFT_RST_BLCNT_GPIO_IO_pin = TFT_RST_BLCNT_GPIO_IO, DIR = IO, VEC = [1:0]
 PORT axi_spi_0_SCK_pin = axi_spi_0_SCK, DIR = IO
 PORT axi_spi_0_MISO_pin = axi_spi_0_MISO, DIR = IO
 PORT axi_spi_0_MOSI_pin = axi_spi_0_MOSI, DIR = IO
 PORT axi_spi_0_SS_pin = axi_spi_0_SS, DIR = IO
 PORT tft_ctrl_0_LCD_CS_pin = tft_ctrl_0_LCD_CS, DIR = O
 PORT tft_ctrl_0_LCD_RS_pin = tft_ctrl_0_LCD_RS, DIR = O
 PORT tft_ctrl_0_LCD_WR_pin = tft_ctrl_0_LCD_WR, DIR = O
 PORT tft_ctrl_0_LCD_RD_pin = tft_ctrl_0_LCD_RD, DIR = O
 PORT tft_ctrl_0_DB_BUS_pin = tft_ctrl_0_DB_BUS, DIR = O, VEC = [15:0]


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_100_0000MHzPLL0
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0xa8000000
 PARAMETER C_ICACHE_HIGHADDR = 0xafffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 8192
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0xa8000000
 PARAMETER C_DCACHE_HIGHADDR = 0xafffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 8192
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER C_FSL_LINKS = 1
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE M_AXI_DC = axi4_0
 BUS_INTERFACE M_AXI_IC = axi4_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 BUS_INTERFACE MFSL0 = fsl_v20_0
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHzPLL0
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLKIN_FREQ = 50000000
 PARAMETER C_CLKOUT0_FREQ = 400000000
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = FALSE
 PARAMETER C_CLKOUT1_FREQ = 400000000
 PARAMETER C_CLKOUT1_PHASE = 180
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT1_BUF = FALSE
 PARAMETER C_CLKOUT2_FREQ = 100000000
 PARAMETER C_CLKOUT2_GROUP = PLL0
 PARAMETER C_CLKOUT3_FREQ = 0
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT2 = clk_100_0000MHzPLL0
 PORT RST = RESET
 PORT CLKOUT0 = clk_600_0000MHzPLL0_nobuf
 PORT CLKOUT1 = clk_600_0000MHz180PLL0_nobuf
 PORT CLKIN = net_clock_generator_0_CLKIN_pin
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_0
 PARAMETER HW_VER = 1.06.a
 PORT interconnect_aclk = clk_100_0000MHzPLL0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT TX = RS232_Uart_1_sout
 PORT RX = RS232_Uart_1_sin
END

BEGIN axi_s6_ddrx
 PARAMETER INSTANCE = MCB_DDR2
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_MCB_RZQ_LOC = C2
 PARAMETER C_MEM_TYPE = MDDR
 PARAMETER C_MEM_PARTNO = MT46H32M16XXXX-5
 PARAMETER C_MEM_BANKADDR_WIDTH = 2
 PARAMETER C_SKIP_IN_TERM_CAL = 1
 PARAMETER C_INTERCONNECT_S0_AXI_MASTERS = microblaze_0.M_AXI_DC & microblaze_0.M_AXI_IC
 PARAMETER C_S0_AXI_STRICT_COHERENCY = 0
 PARAMETER C_INTERCONNECT_S0_AXI_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_B_REGISTER = 8
 PARAMETER C_S0_AXI_BASEADDR = 0xa8000000
 PARAMETER C_S0_AXI_HIGHADDR = 0xafffffff
 BUS_INTERFACE S0_AXI = axi4_0
 PORT s0_axi_aclk = clk_100_0000MHzPLL0
 PORT ui_clk = clk_100_0000MHzPLL0
 PORT sysclk_2x = clk_600_0000MHzPLL0_nobuf
 PORT sysclk_2x_180 = clk_600_0000MHz180PLL0_nobuf
 PORT rzq = MCB_DDR2_rzq
 PORT mcbx_dram_we_n = MCB_DDR2_dram_we_n
 PORT mcbx_dram_udqs = MCB_DDR2_dram_udqs
 PORT mcbx_dram_udm = MCB_DDR2_dram_udm
 PORT mcbx_dram_ras_n = MCB_DDR2_dram_ras_n
 PORT mcbx_dram_ldm = MCB_DDR2_dram_ldm
 PORT mcbx_dram_dqs = MCB_DDR2_dram_dqs
 PORT mcbx_dram_dq = MCB_DDR2_dram_dq
 PORT mcbx_dram_clk_n = MCB_DDR2_dram_clk_n
 PORT mcbx_dram_clk = MCB_DDR2_dram_clk
 PORT mcbx_dram_cke = MCB_DDR2_dram_cke
 PORT mcbx_dram_cas_n = MCB_DDR2_dram_cas_n
 PORT mcbx_dram_ba = MCB_DDR2_dram_ba
 PORT mcbx_dram_addr = MCB_DDR2_dram_addr
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT PLL_LOCK = proc_sys_reset_0_Dcm_locked
END

BEGIN axi_gpio
 PARAMETER INSTANCE = TFT_RST_BLCNT
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 2
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO = TFT_RST_BLCNT_GPIO_IO
END

BEGIN axi_spi
 PARAMETER INSTANCE = axi_spi_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_SCK_RATIO = 4
 PARAMETER C_BASEADDR = 0x40a00000
 PARAMETER C_HIGHADDR = 0x40a0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT SPISEL = net_gnd
 PORT SCK = axi_spi_0_SCK
 PORT MISO = axi_spi_0_MISO
 PORT MOSI = axi_spi_0_MOSI
 PORT SS = axi_spi_0_SS
END

BEGIN fsl_v20
 PARAMETER INSTANCE = fsl_v20_0
 PARAMETER HW_VER = 2.11.f
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT FSL_Clk = clk_100_0000MHzPLL0
 PORT SYS_Rst = RESET
END

BEGIN tft_ctrl
 PARAMETER INSTANCE = tft_ctrl_0
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE SFSL = fsl_v20_0
 PORT LCD_CS = tft_ctrl_0_LCD_CS
 PORT LCD_RS = tft_ctrl_0_LCD_RS
 PORT LCD_WR = tft_ctrl_0_LCD_WR
 PORT LCD_RD = tft_ctrl_0_LCD_RD
 PORT DB_BUS = tft_ctrl_0_DB_BUS
END

