static int T_1 F_1 ( char * V_1 )\r\n{\r\nV_2 = 1 ;\r\nreturn 0 ;\r\n}\r\nstatic unsigned long T_1 F_2 ( unsigned long V_3 )\r\n{\r\nunsigned long V_4 = F_3 ( V_3 , 8 ) ;\r\nreturn F_4 ( V_4 , sizeof( long ) ) ;\r\n}\r\nunsigned long T_1 F_5 ( unsigned long V_3 )\r\n{\r\nunsigned long V_4 = F_2 ( V_3 ) ;\r\nreturn F_6 ( V_4 ) >> V_5 ;\r\n}\r\nstatic void T_1 F_7 ( T_2 * V_6 )\r\n{\r\nT_2 * V_7 ;\r\nF_8 (ent, &bdata_list, list) {\r\nif ( V_6 -> V_8 < V_7 -> V_8 ) {\r\nF_9 ( & V_6 -> V_9 , & V_7 -> V_9 ) ;\r\nreturn;\r\n}\r\n}\r\nF_9 ( & V_6 -> V_9 , & V_10 ) ;\r\n}\r\nstatic unsigned long T_1 F_10 ( T_2 * V_6 ,\r\nunsigned long V_11 , unsigned long V_12 , unsigned long V_13 )\r\n{\r\nunsigned long V_14 ;\r\nF_11 ( & V_12 , & V_13 ) ;\r\nV_6 -> V_15 = F_12 ( F_13 ( V_11 ) ) ;\r\nV_6 -> V_8 = V_12 ;\r\nV_6 -> V_16 = V_13 ;\r\nF_7 ( V_6 ) ;\r\nV_14 = F_2 ( V_13 - V_12 ) ;\r\nmemset ( V_6 -> V_15 , 0xff , V_14 ) ;\r\nF_14 ( L_1 ,\r\nV_6 - V_17 , V_12 , V_11 , V_13 , V_14 ) ;\r\nreturn V_14 ;\r\n}\r\nunsigned long T_1 F_15 ( T_3 * V_18 , unsigned long V_19 ,\r\nunsigned long V_20 , unsigned long V_21 )\r\n{\r\nreturn F_10 ( V_18 -> V_6 , V_19 , V_20 , V_21 ) ;\r\n}\r\nunsigned long T_1 F_16 ( unsigned long V_12 , unsigned long V_3 )\r\n{\r\nV_22 = V_3 ;\r\nV_23 = V_12 ;\r\nreturn F_10 ( F_17 ( 0 ) -> V_6 , V_12 , 0 , V_3 ) ;\r\n}\r\nvoid T_1 F_18 ( unsigned long V_24 , unsigned long V_25 )\r\n{\r\nunsigned long V_26 , V_13 ;\r\nF_19 ( F_20 ( V_24 ) , V_25 ) ;\r\nV_26 = F_21 ( V_24 ) ;\r\nV_13 = F_22 ( V_24 + V_25 ) ;\r\nfor (; V_26 < V_13 ; V_26 ++ ) {\r\nF_23 ( F_24 ( V_26 ) , 0 ) ;\r\nV_27 ++ ;\r\n}\r\n}\r\nstatic unsigned long T_1 F_25 ( T_2 * V_6 )\r\n{\r\nstruct V_28 * V_28 ;\r\nunsigned long V_12 , V_13 , V_3 , V_29 = 0 ;\r\nif ( ! V_6 -> V_15 )\r\nreturn 0 ;\r\nV_12 = V_6 -> V_8 ;\r\nV_13 = V_6 -> V_16 ;\r\nF_14 ( L_2 ,\r\nV_6 - V_17 , V_12 , V_13 ) ;\r\nwhile ( V_12 < V_13 ) {\r\nunsigned long * V_30 , V_31 , V_32 ;\r\nunsigned V_33 ;\r\nV_30 = V_6 -> V_15 ;\r\nV_31 = V_12 - V_6 -> V_8 ;\r\nV_33 = V_31 & ( V_34 - 1 ) ;\r\nV_32 = ~ V_30 [ V_31 / V_34 ] ;\r\nif ( V_33 ) {\r\nV_32 >>= V_33 ;\r\nif ( V_13 - V_12 >= V_34 )\r\nV_32 |= ~ V_30 [ V_31 / V_34 + 1 ] <<\r\n( V_34 - V_33 ) ;\r\n}\r\nif ( F_26 ( V_12 , V_34 ) && V_32 == ~ 0UL ) {\r\nint V_35 = F_27 ( V_34 ) ;\r\nF_23 ( F_24 ( V_12 ) , V_35 ) ;\r\nV_29 += V_34 ;\r\nV_12 += V_34 ;\r\n} else {\r\nunsigned long V_36 = V_12 ;\r\nV_12 = F_4 ( V_12 + 1 , V_34 ) ;\r\nwhile ( V_32 && V_36 != V_12 ) {\r\nif ( V_32 & 1 ) {\r\nV_28 = F_24 ( V_36 ) ;\r\nF_23 ( V_28 , 0 ) ;\r\nV_29 ++ ;\r\n}\r\nV_32 >>= 1 ;\r\n++ V_36 ;\r\n}\r\n}\r\n}\r\nV_28 = F_28 ( V_6 -> V_15 ) ;\r\nV_3 = V_6 -> V_16 - V_6 -> V_8 ;\r\nV_3 = F_5 ( V_3 ) ;\r\nV_29 += V_3 ;\r\nwhile ( V_3 -- )\r\nF_23 ( V_28 ++ , 0 ) ;\r\nF_14 ( L_3 , V_6 - V_17 , V_29 ) ;\r\nreturn V_29 ;\r\n}\r\nstatic inline void T_1 F_29 ( T_3 * V_18 )\r\n{\r\nstruct V_37 * V_38 ;\r\nif ( V_39 )\r\nreturn;\r\nfor ( V_38 = V_18 -> V_40 ; V_38 < V_18 -> V_40 + V_41 ; V_38 ++ )\r\nV_38 -> V_42 = 0 ;\r\n}\r\nvoid T_1 F_30 ( void )\r\n{\r\nstruct V_43 * V_18 ;\r\nF_31 (pgdat)\r\nF_29 ( V_18 ) ;\r\nV_39 = 1 ;\r\n}\r\nunsigned long T_1 F_32 ( void )\r\n{\r\nunsigned long V_44 = 0 ;\r\nT_2 * V_6 ;\r\nF_30 () ;\r\nF_8 (bdata, &bdata_list, list)\r\nV_44 += F_25 ( V_6 ) ;\r\nV_27 += V_44 ;\r\nreturn V_44 ;\r\n}\r\nstatic void T_1 F_33 ( T_2 * V_6 ,\r\nunsigned long V_45 , unsigned long V_46 )\r\n{\r\nunsigned long V_31 ;\r\nF_14 ( L_2 , V_6 - V_17 ,\r\nV_45 + V_6 -> V_8 ,\r\nV_46 + V_6 -> V_8 ) ;\r\nif ( V_6 -> V_47 > V_45 )\r\nV_6 -> V_47 = V_45 ;\r\nfor ( V_31 = V_45 ; V_31 < V_46 ; V_31 ++ )\r\nif ( ! F_34 ( V_31 , V_6 -> V_15 ) )\r\nF_35 () ;\r\n}\r\nstatic int T_1 F_36 ( T_2 * V_6 , unsigned long V_45 ,\r\nunsigned long V_46 , int V_48 )\r\n{\r\nunsigned long V_31 ;\r\nint V_49 = V_48 & V_50 ;\r\nF_14 ( L_4 ,\r\nV_6 - V_17 ,\r\nV_45 + V_6 -> V_8 ,\r\nV_46 + V_6 -> V_8 ,\r\nV_48 ) ;\r\nfor ( V_31 = V_45 ; V_31 < V_46 ; V_31 ++ )\r\nif ( F_37 ( V_31 , V_6 -> V_15 ) ) {\r\nif ( V_49 ) {\r\nF_33 ( V_6 , V_45 , V_31 ) ;\r\nreturn - V_51 ;\r\n}\r\nF_14 ( L_5 ,\r\nV_31 + V_6 -> V_8 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_38 ( T_2 * V_6 ,\r\nunsigned long V_12 , unsigned long V_13 ,\r\nint V_52 , int V_48 )\r\n{\r\nunsigned long V_45 , V_46 ;\r\nF_14 ( L_6 ,\r\nV_6 - V_17 , V_12 , V_13 , V_52 , V_48 ) ;\r\nF_39 ( V_12 < V_6 -> V_8 ) ;\r\nF_39 ( V_13 > V_6 -> V_16 ) ;\r\nV_45 = V_12 - V_6 -> V_8 ;\r\nV_46 = V_13 - V_6 -> V_8 ;\r\nif ( V_52 )\r\nreturn F_36 ( V_6 , V_45 , V_46 , V_48 ) ;\r\nelse\r\nF_33 ( V_6 , V_45 , V_46 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_40 ( unsigned long V_12 , unsigned long V_13 ,\r\nint V_52 , int V_48 )\r\n{\r\nunsigned long V_53 ;\r\nT_2 * V_6 ;\r\nV_53 = V_12 ;\r\nF_8 (bdata, &bdata_list, list) {\r\nint V_54 ;\r\nunsigned long V_55 ;\r\nif ( V_53 < V_6 -> V_8 ||\r\nV_53 >= V_6 -> V_16 ) {\r\nF_39 ( V_53 != V_12 ) ;\r\ncontinue;\r\n}\r\nV_55 = F_41 ( V_6 -> V_16 , V_13 ) ;\r\nV_54 = F_38 ( V_6 , V_53 , V_55 , V_52 , V_48 ) ;\r\nif ( V_52 && V_54 ) {\r\nF_40 ( V_12 , V_53 , 0 , 0 ) ;\r\nreturn V_54 ;\r\n}\r\nif ( V_55 == V_13 )\r\nreturn 0 ;\r\nV_53 = V_6 -> V_16 ;\r\n}\r\nF_35 () ;\r\n}\r\nvoid T_1 F_42 ( T_3 * V_18 , unsigned long V_24 ,\r\nunsigned long V_25 )\r\n{\r\nunsigned long V_12 , V_13 ;\r\nF_19 ( F_20 ( V_24 ) , V_25 ) ;\r\nV_12 = F_21 ( V_24 ) ;\r\nV_13 = F_22 ( V_24 + V_25 ) ;\r\nF_38 ( V_18 -> V_6 , V_12 , V_13 , 0 , 0 ) ;\r\n}\r\nvoid T_1 F_43 ( unsigned long V_24 , unsigned long V_25 )\r\n{\r\nunsigned long V_12 , V_13 ;\r\nF_19 ( F_20 ( V_24 ) , V_25 ) ;\r\nV_12 = F_21 ( V_24 ) ;\r\nV_13 = F_22 ( V_24 + V_25 ) ;\r\nF_40 ( V_12 , V_13 , 0 , 0 ) ;\r\n}\r\nint T_1 F_44 ( T_3 * V_18 , unsigned long V_24 ,\r\nunsigned long V_25 , int V_48 )\r\n{\r\nunsigned long V_12 , V_13 ;\r\nV_12 = F_22 ( V_24 ) ;\r\nV_13 = F_21 ( V_24 + V_25 ) ;\r\nreturn F_38 ( V_18 -> V_6 , V_12 , V_13 , 1 , V_48 ) ;\r\n}\r\nint T_1 F_45 ( unsigned long V_56 , unsigned long V_25 ,\r\nint V_48 )\r\n{\r\nunsigned long V_12 , V_13 ;\r\nV_12 = F_22 ( V_56 ) ;\r\nV_13 = F_21 ( V_56 + V_25 ) ;\r\nreturn F_40 ( V_12 , V_13 , 1 , V_48 ) ;\r\n}\r\nstatic unsigned long T_1 F_46 ( struct V_57 * V_6 ,\r\nunsigned long V_31 , unsigned long V_58 )\r\n{\r\nunsigned long V_59 = V_6 -> V_8 ;\r\nreturn F_4 ( V_59 + V_31 , V_58 ) - V_59 ;\r\n}\r\nstatic unsigned long T_1 F_47 ( struct V_57 * V_6 ,\r\nunsigned long V_60 , unsigned long V_61 )\r\n{\r\nunsigned long V_59 = F_13 ( V_6 -> V_8 ) ;\r\nreturn F_4 ( V_59 + V_60 , V_61 ) - V_59 ;\r\n}\r\nstatic void * T_1 F_48 ( struct V_57 * V_6 ,\r\nunsigned long V_25 , unsigned long V_61 ,\r\nunsigned long V_62 , unsigned long V_63 )\r\n{\r\nunsigned long V_64 = 0 ;\r\nunsigned long F_41 , V_55 , V_12 , V_45 , V_65 , V_58 ;\r\nF_14 ( L_7 ,\r\nV_6 - V_17 , V_25 , F_6 ( V_25 ) >> V_5 ,\r\nV_61 , V_62 , V_63 ) ;\r\nF_39 ( ! V_25 ) ;\r\nF_39 ( V_61 & ( V_61 - 1 ) ) ;\r\nF_39 ( V_63 && V_62 + V_25 > V_63 ) ;\r\nif ( ! V_6 -> V_15 )\r\nreturn NULL ;\r\nF_41 = V_6 -> V_8 ;\r\nV_55 = V_6 -> V_16 ;\r\nV_62 >>= V_5 ;\r\nV_63 >>= V_5 ;\r\nif ( V_63 && V_55 > V_63 )\r\nV_55 = V_63 ;\r\nif ( V_55 <= F_41 )\r\nreturn NULL ;\r\nV_58 = V_55 ( V_61 >> V_5 , 1UL ) ;\r\nif ( V_62 && F_41 < V_62 && V_62 < V_55 )\r\nV_12 = F_4 ( V_62 , V_58 ) ;\r\nelse\r\nV_12 = F_4 ( F_41 , V_58 ) ;\r\nV_45 = V_12 - V_6 -> V_8 ;\r\nV_65 = V_55 - V_6 -> V_8 ;\r\nif ( V_6 -> V_47 > V_45 ) {\r\nV_64 = V_45 + 1 ;\r\nV_45 = F_46 ( V_6 , V_6 -> V_47 , V_58 ) ;\r\n}\r\nwhile ( 1 ) {\r\nint V_66 ;\r\nvoid * V_67 ;\r\nunsigned long V_46 , V_68 , V_69 , V_70 ;\r\nV_71:\r\nV_45 = F_49 ( V_6 -> V_15 , V_65 , V_45 ) ;\r\nV_45 = F_46 ( V_6 , V_45 , V_58 ) ;\r\nV_46 = V_45 + F_21 ( V_25 ) ;\r\nif ( V_45 >= V_65 || V_46 > V_65 )\r\nbreak;\r\nfor ( V_68 = V_45 ; V_68 < V_46 ; V_68 ++ )\r\nif ( F_50 ( V_68 , V_6 -> V_15 ) ) {\r\nV_45 = F_46 ( V_6 , V_68 , V_58 ) ;\r\nif ( V_45 == V_68 )\r\nV_45 += V_58 ;\r\ngoto V_71;\r\n}\r\nif ( V_6 -> V_72 & ( V_73 - 1 ) &&\r\nF_22 ( V_6 -> V_72 ) + 1 == V_45 )\r\nV_69 = F_47 ( V_6 , V_6 -> V_72 , V_61 ) ;\r\nelse\r\nV_69 = F_13 ( V_45 ) ;\r\nV_66 = F_22 ( V_69 ) < V_45 ;\r\nV_70 = V_69 + V_25 ;\r\nV_6 -> V_72 = V_70 ;\r\nV_6 -> V_47 = F_21 ( V_70 ) ;\r\nif ( F_36 ( V_6 , F_22 ( V_69 ) + V_66 ,\r\nF_21 ( V_70 ) , V_50 ) )\r\nF_35 () ;\r\nV_67 = F_12 ( F_13 ( V_6 -> V_8 ) +\r\nV_69 ) ;\r\nmemset ( V_67 , 0 , V_25 ) ;\r\nF_51 ( V_67 , V_25 , 0 , 0 ) ;\r\nreturn V_67 ;\r\n}\r\nif ( V_64 ) {\r\nV_45 = F_46 ( V_6 , V_64 - 1 , V_58 ) ;\r\nV_64 = 0 ;\r\ngoto V_71;\r\n}\r\nreturn NULL ;\r\n}\r\nstatic void * T_1 F_52 ( unsigned long V_25 ,\r\nunsigned long V_61 ,\r\nunsigned long V_62 ,\r\nunsigned long V_63 )\r\n{\r\nT_2 * V_6 ;\r\nvoid * V_67 ;\r\nif ( F_53 ( F_54 () ) )\r\nreturn F_55 ( V_25 , V_74 ) ;\r\nF_8 (bdata, &bdata_list, list) {\r\nif ( V_62 && V_6 -> V_16 <= F_22 ( V_62 ) )\r\ncontinue;\r\nif ( V_63 && V_6 -> V_8 >= F_22 ( V_63 ) )\r\nbreak;\r\nV_67 = F_48 ( V_6 , V_25 , V_61 , V_62 , V_63 ) ;\r\nif ( V_67 )\r\nreturn V_67 ;\r\n}\r\nreturn NULL ;\r\n}\r\nstatic void * T_1 F_56 ( unsigned long V_25 ,\r\nunsigned long V_61 ,\r\nunsigned long V_62 ,\r\nunsigned long V_63 )\r\n{\r\nvoid * V_75 ;\r\nV_76:\r\nV_75 = F_52 ( V_25 , V_61 , V_62 , V_63 ) ;\r\nif ( V_75 )\r\nreturn V_75 ;\r\nif ( V_62 ) {\r\nV_62 = 0 ;\r\ngoto V_76;\r\n}\r\nreturn NULL ;\r\n}\r\nvoid * T_1 F_57 ( unsigned long V_25 , unsigned long V_61 ,\r\nunsigned long V_62 )\r\n{\r\nunsigned long V_63 = 0 ;\r\nreturn F_56 ( V_25 , V_61 , V_62 , V_63 ) ;\r\n}\r\nstatic void * T_1 F_58 ( unsigned long V_25 , unsigned long V_61 ,\r\nunsigned long V_62 , unsigned long V_63 )\r\n{\r\nvoid * V_77 = F_56 ( V_25 , V_61 , V_62 , V_63 ) ;\r\nif ( V_77 )\r\nreturn V_77 ;\r\nF_59 ( V_78 L_8 , V_25 ) ;\r\nF_60 ( L_9 ) ;\r\nreturn NULL ;\r\n}\r\nvoid * T_1 F_61 ( unsigned long V_25 , unsigned long V_61 ,\r\nunsigned long V_62 )\r\n{\r\nunsigned long V_63 = 0 ;\r\nreturn F_58 ( V_25 , V_61 , V_62 , V_63 ) ;\r\n}\r\nvoid * T_1 F_62 ( T_3 * V_18 ,\r\nunsigned long V_25 , unsigned long V_61 ,\r\nunsigned long V_62 , unsigned long V_63 )\r\n{\r\nvoid * V_75 ;\r\nif ( F_53 ( F_54 () ) )\r\nreturn F_55 ( V_25 , V_74 ) ;\r\nV_79:\r\nif ( V_63 && V_62 + V_25 > V_63 )\r\nV_63 = 0 ;\r\nV_75 = F_48 ( V_18 -> V_6 , V_25 , V_61 , V_62 , V_63 ) ;\r\nif ( V_75 )\r\nreturn V_75 ;\r\nV_75 = F_52 ( V_25 , V_61 , V_62 , V_63 ) ;\r\nif ( V_75 )\r\nreturn V_75 ;\r\nif ( V_62 ) {\r\nV_62 = 0 ;\r\ngoto V_79;\r\n}\r\nreturn NULL ;\r\n}\r\nvoid * T_1 F_63 ( T_3 * V_18 , unsigned long V_25 ,\r\nunsigned long V_61 , unsigned long V_62 )\r\n{\r\nif ( F_53 ( F_54 () ) )\r\nreturn F_64 ( V_25 , V_74 , V_18 -> V_80 ) ;\r\nreturn F_62 ( V_18 , V_25 , V_61 , V_62 , 0 ) ;\r\n}\r\nvoid * T_1 F_65 ( T_3 * V_18 , unsigned long V_25 ,\r\nunsigned long V_61 , unsigned long V_62 ,\r\nunsigned long V_63 )\r\n{\r\nvoid * V_75 ;\r\nV_75 = F_62 ( V_18 , V_25 , V_61 , V_62 , 0 ) ;\r\nif ( V_75 )\r\nreturn V_75 ;\r\nF_59 ( V_78 L_8 , V_25 ) ;\r\nF_60 ( L_9 ) ;\r\nreturn NULL ;\r\n}\r\nvoid * T_1 F_66 ( T_3 * V_18 , unsigned long V_25 ,\r\nunsigned long V_61 , unsigned long V_62 )\r\n{\r\nif ( F_53 ( F_54 () ) )\r\nreturn F_64 ( V_25 , V_74 , V_18 -> V_80 ) ;\r\nreturn F_65 ( V_18 , V_25 , V_61 , V_62 , 0 ) ;\r\n}\r\nvoid * T_1 F_67 ( T_3 * V_18 , unsigned long V_25 ,\r\nunsigned long V_61 , unsigned long V_62 )\r\n{\r\n#ifdef F_68\r\nunsigned long V_81 ;\r\nif ( F_53 ( F_54 () ) )\r\nreturn F_64 ( V_25 , V_74 , V_18 -> V_80 ) ;\r\nV_81 = V_18 -> V_82 + V_18 -> V_83 ;\r\nif ( V_81 > F_68 + ( 128 >> ( 20 - V_5 ) ) &&\r\n( V_62 >> V_5 ) < F_68 ) {\r\nvoid * V_75 ;\r\nunsigned long V_84 ;\r\nV_84 = F_68 << V_5 ;\r\nV_75 = F_48 ( V_18 -> V_6 , V_25 , V_61 ,\r\nV_84 , 0 ) ;\r\nif ( V_75 )\r\nreturn V_75 ;\r\n}\r\n#endif\r\nreturn F_66 ( V_18 , V_25 , V_61 , V_62 ) ;\r\n}\r\nvoid * T_1 F_69 ( unsigned long V_25 , unsigned long V_61 ,\r\nunsigned long V_62 )\r\n{\r\nreturn F_58 ( V_25 , V_61 , V_62 , V_85 ) ;\r\n}\r\nvoid * T_1 F_70 ( unsigned long V_25 ,\r\nunsigned long V_61 ,\r\nunsigned long V_62 )\r\n{\r\nreturn F_56 ( V_25 , V_61 , V_62 ,\r\nV_85 ) ;\r\n}\r\nvoid * T_1 F_71 ( T_3 * V_18 , unsigned long V_25 ,\r\nunsigned long V_61 , unsigned long V_62 )\r\n{\r\nif ( F_53 ( F_54 () ) )\r\nreturn F_64 ( V_25 , V_74 , V_18 -> V_80 ) ;\r\nreturn F_65 ( V_18 , V_25 , V_61 ,\r\nV_62 , V_85 ) ;\r\n}
