// Seed: 543492029
`timescale 1 ps / 1 ps `celldefine
module module_0 (
    input logic id_0,
    input id_1,
    output id_2
);
  logic id_3;
  logic id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input id_13;
  inout id_12;
  output id_11;
  inout id_10;
  output id_9;
  inout id_8;
  input id_7;
  input id_6;
  input id_5;
  inout id_4;
  output id_3;
  output id_2;
  inout id_1;
  assign id_9 = 1 ? id_12 : id_5;
endmodule
