[
    {
        "suite_name": "",
        "name": "main",
        "edam": {
            "name": "PWM",
            "project_disk_path": "",
            "project_type": "genericProject",
            "toplevel": "main",
            "files": [
                {
                    "name": "/root/spartan6/PWM/src/PWM.v",
                    "include_path": "",
                    "is_include_file": false,
                    "logical_name": "",
                    "file_type": "verilogSource"
                },
                {
                    "name": "/root/spartan6/PWM/src/main.v",
                    "include_path": "",
                    "is_include_file": false,
                    "logical_name": "",
                    "file_type": "verilogSource"
                },
                {
                    "name": "/root/spartan6/PWM/src/pinout.ucf",
                    "include_path": "",
                    "is_include_file": false,
                    "logical_name": "",
                    "file_type": "UCF"
                }
            ],
            "hooks": {
                "pre_build": [],
                "post_build": [],
                "pre_run": [],
                "post_run": []
            },
            "watchers": [],
            "configuration": {
                "general": {
                    "general": {
                        "pypath": "",
                        "makepath": "",
                        "go_to_definition_vhdl": true,
                        "go_to_definition_verilog": true,
                        "developer_mode": false
                    }
                },
                "documentation": {
                    "general": {
                        "language": "russian",
                        "symbol_vhdl": "!",
                        "symbol_verilog": "!",
                        "dependency_graph": true,
                        "self_contained": true,
                        "fsm": true,
                        "ports": "all",
                        "generics": "all",
                        "instantiations": "all",
                        "signals": "all",
                        "constants": "all",
                        "types": "all",
                        "process": "all",
                        "functions": "all",
                        "tasks": "all",
                        "magic_config_path": ""
                    }
                },
                "editor": {
                    "general": {
                        "stutter_comment_shortcuts": false,
                        "stutter_block_width": 80,
                        "stutter_max_width": 0,
                        "stutter_delimiters": false,
                        "stutter_bracket_shortcuts": false
                    }
                },
                "formatter": {
                    "general": {
                        "formatter_verilog": "istyle",
                        "formatter_vhdl": "standalone"
                    },
                    "istyle": {
                        "style": "ansi",
                        "indentation_size": 2
                    },
                    "s3sv": {
                        "one_bind_per_line": false,
                        "one_declaration_per_line": false,
                        "use_tabs": false,
                        "indentation_size": 2
                    },
                    "verible": {
                        "format_args": ""
                    },
                    "standalone": {
                        "keyword_case": "lowercase",
                        "name_case": "lowercase",
                        "indentation": "  ",
                        "align_port_generic": true,
                        "align_comment": false,
                        "remove_comments": false,
                        "remove_reports": false,
                        "check_alias": false,
                        "new_line_after_then": "new_line",
                        "new_line_after_semicolon": "new_line",
                        "new_line_after_else": "new_line",
                        "new_line_after_port": "new_line",
                        "new_line_after_generic": "new_line"
                    },
                    "svg": {
                        "configuration": "",
                        "core_number": 2,
                        "aditional_arguments": ""
                    }
                },
                "linter": {
                    "general": {
                        "linter_vhdl": "none",
                        "linter_verilog": "modelsim",
                        "lstyle_verilog": "disabled",
                        "lstyle_vhdl": "disabled"
                    },
                    "vhdlls": {
                        "standard": "v2008",
                        "ignoreVunit": false,
                        "vunitPath": ""
                    },
                    "ghdl": {
                        "arguments": ""
                    },
                    "icarus": {
                        "arguments": ""
                    },
                    "modelsim": {
                        "vhdl_arguments": "",
                        "verilog_arguments": ""
                    },
                    "verible": {
                        "arguments": ""
                    },
                    "verilator": {
                        "arguments": ""
                    },
                    "vivado": {
                        "vhdl_arguments": "",
                        "verilog_arguments": ""
                    },
                    "vsg": {
                        "arguments": ""
                    }
                },
                "schematic": {
                    "general": {
                        "backend": "yosys_ghdl",
                        "extra": "",
                        "args": "",
                        "args_ghdl": ""
                    }
                },
                "templates": {
                    "general": {
                        "header_file_path": "",
                        "indent": "  ",
                        "clock_generation_style": "inline",
                        "instance_style": "inline"
                    }
                },
                "tools": {
                    "general": {
                        "select_tool": "ise",
                        "manual_compilation_order": "",
                        "execution_mode": "gui",
                        "waveform_viewer": "tool",
                        "gtkwave_installation_path": "",
                        "gtkwave_extra_arguments": ""
                    },
                    "quartus": {
                        "installation_path": "",
                        "family": "",
                        "device": "",
                        "optimization_mode": "BALANCED",
                        "allow_register_retiming": true,
                        "wave_file_questa": ""
                    },
                    "vsg": {
                        "installation_path": ""
                    },
                    "osvvm": {
                        "installation_path": "",
                        "tclsh_binary": "",
                        "simulator_name": "ghdl"
                    },
                    "ascenlint": {
                        "installation_path": "",
                        "ascentlint_options": []
                    },
                    "cocotb": {
                        "installation_path": "",
                        "simulator_name": "ghdl",
                        "compile_args": "",
                        "run_args": "",
                        "plusargs": ""
                    },
                    "diamond": {
                        "installation_path": "",
                        "part": ""
                    },
                    "ghdl": {
                        "installation_path": "",
                        "waveform": "vcd",
                        "analyze_options": [],
                        "run_options": []
                    },
                    "icarus": {
                        "installation_path": "",
                        "timescale": "",
                        "iverilog_options": []
                    },
                    "icestorm": {
                        "installation_path": "",
                        "pnr": "none",
                        "arch": "xilinx",
                        "output_format": "json",
                        "yosys_as_subtool": false,
                        "makefile_name": "",
                        "arachne_pnr_options": [],
                        "nextpnr_options": [],
                        "yosys_synth_options": []
                    },
                    "ise": {
                        "installation_path": "/opt/Xilinx/14.7/ISE_DS",
                        "family": "spartan6",
                        "device": "xc6slx25",
                        "package": "ftg256",
                        "speed": "-3"
                    },
                    "isem": {
                        "installation_path": "",
                        "fuse_options": [],
                        "isim_options": []
                    },
                    "modelsim": {
                        "installation_path": "",
                        "vcom_options": [],
                        "vlog_options": [],
                        "vsim_options": []
                    },
                    "morty": {
                        "installation_path": "",
                        "morty_options": []
                    },
                    "radiant": {
                        "installation_path": "",
                        "part": ""
                    },
                    "rivierapro": {
                        "installation_path": "",
                        "compilation_mode": "",
                        "vlog_options": [],
                        "vsim_options": []
                    },
                    "spyglass": {
                        "installation_path": "",
                        "methodology": "",
                        "goals": [],
                        "spyglass_options": [],
                        "rule_parameters": []
                    },
                    "symbiyosys": {
                        "installation_path": "",
                        "tasknames": []
                    },
                    "symbiflow": {
                        "installation_path": "",
                        "package": "",
                        "part": "",
                        "vendor": "",
                        "pnr": "vpr",
                        "vpr_options": "",
                        "environment_script": ""
                    },
                    "trellis": {
                        "installation_path": "",
                        "arch": "xilinx",
                        "output_format": "json",
                        "yosys_as_subtool": false,
                        "makefile_name": "",
                        "script_name": "",
                        "nextpnr_options": [],
                        "yosys_synth_options": []
                    },
                    "vcs": {
                        "installation_path": "",
                        "vcs_options": [],
                        "run_options": []
                    },
                    "verible": {
                        "installation_path": ""
                    },
                    "verilator": {
                        "installation_path": "",
                        "mode": "lint-only",
                        "libs": [],
                        "verilator_options": [],
                        "make_options": [],
                        "run_options": []
                    },
                    "vivado": {
                        "installation_path": "",
                        "part": "",
                        "synth": "",
                        "pnr": "vivado",
                        "jtag_freq": 10000,
                        "hw_target": ""
                    },
                    "vunit": {
                        "installation_path": "",
                        "simulator_name": "ghdl",
                        "runpy_mode": "standalone",
                        "extra_options": "",
                        "enable_array_util_lib": false,
                        "enable_com_lib": false,
                        "enable_json4vhdl_lib": false,
                        "enable_osvvm_lib": false,
                        "enable_random_lib": false,
                        "enable_verification_components_lib": false
                    },
                    "xcelium": {
                        "installation_path": "",
                        "xmvhdl_options": [],
                        "xmvlog_options": [],
                        "xmsim_options": [],
                        "xrun_options": []
                    },
                    "xsim": {
                        "installation_path": "",
                        "xelab_options": [],
                        "xsim_options": []
                    },
                    "yosys": {
                        "installation_path": "",
                        "arch": "xilinx",
                        "output_format": "json",
                        "yosys_as_subtool": false,
                        "makefile_name": "",
                        "script_name": "",
                        "yosys_synth_options": []
                    },
                    "openfpga": {
                        "installation_path": "",
                        "arch": "",
                        "task_options": []
                    },
                    "activehdl": {
                        "installation_path": ""
                    },
                    "questa": {
                        "installation_path": ""
                    },
                    "raptor": {
                        "installation_path": "",
                        "target_device": "1GE100",
                        "vhdl_version": "VHDL_1993",
                        "verilog_version": "V_2001",
                        "sv_version": "SV_2012",
                        "optimization": "none",
                        "effort": "high",
                        "fsm_encoding": "onehot",
                        "carry": "auto",
                        "pnr_netlist_language": "verilog",
                        "dsp_limit": 154,
                        "block_ram_limit": 154,
                        "fast_synthesis": false,
                        "top_level": "",
                        "sim_source_list": [],
                        "simulate_rtl": false,
                        "waveform_rtl": "syn_tb_rtl.fst",
                        "simulator_rtl": "ghdl",
                        "simulation_options_rtl": "--stop-time=1000ns",
                        "simulate_gate": false,
                        "waveform_gate": "syn_tb_gate.fst",
                        "simulator_gate": "ghdl",
                        "simulation_options_gate": "--stop-time=1000ns",
                        "simulate_pnr": false,
                        "waveform_pnr": "sim_pnr.fst",
                        "simulator_pnr": "ghdl",
                        "simulation_options_pnr": "--stop-time=1000ns"
                    }
                }
            },
            "tool_options": {
                "ise": {
                    "name": "ise",
                    "installation_path": "/opt/Xilinx/14.7/ISE_DS",
                    "config": {
                        "installation_path": "/opt/Xilinx/14.7/ISE_DS",
                        "family": "spartan6",
                        "device": "xc6slx25",
                        "package": "ftg256",
                        "speed": "-3"
                    }
                }
            }
        },
        "config_summary_path": "/root/.teroshdl/build/config_summary.txt",
        "config": {
            "general": {
                "general": {
                    "pypath": "",
                    "makepath": "",
                    "go_to_definition_vhdl": true,
                    "go_to_definition_verilog": true,
                    "developer_mode": false
                }
            },
            "documentation": {
                "general": {
                    "language": "russian",
                    "symbol_vhdl": "!",
                    "symbol_verilog": "!",
                    "dependency_graph": true,
                    "self_contained": true,
                    "fsm": true,
                    "ports": "all",
                    "generics": "all",
                    "instantiations": "all",
                    "signals": "all",
                    "constants": "all",
                    "types": "all",
                    "process": "all",
                    "functions": "all",
                    "tasks": "all",
                    "magic_config_path": ""
                }
            },
            "editor": {
                "general": {
                    "stutter_comment_shortcuts": false,
                    "stutter_block_width": 80,
                    "stutter_max_width": 0,
                    "stutter_delimiters": false,
                    "stutter_bracket_shortcuts": false
                }
            },
            "formatter": {
                "general": {
                    "formatter_verilog": "istyle",
                    "formatter_vhdl": "standalone"
                },
                "istyle": {
                    "style": "ansi",
                    "indentation_size": 2
                },
                "s3sv": {
                    "one_bind_per_line": false,
                    "one_declaration_per_line": false,
                    "use_tabs": false,
                    "indentation_size": 2
                },
                "verible": {
                    "format_args": ""
                },
                "standalone": {
                    "keyword_case": "lowercase",
                    "name_case": "lowercase",
                    "indentation": "  ",
                    "align_port_generic": true,
                    "align_comment": false,
                    "remove_comments": false,
                    "remove_reports": false,
                    "check_alias": false,
                    "new_line_after_then": "new_line",
                    "new_line_after_semicolon": "new_line",
                    "new_line_after_else": "new_line",
                    "new_line_after_port": "new_line",
                    "new_line_after_generic": "new_line"
                },
                "svg": {
                    "configuration": "",
                    "core_number": 2,
                    "aditional_arguments": ""
                }
            },
            "linter": {
                "general": {
                    "linter_vhdl": "none",
                    "linter_verilog": "modelsim",
                    "lstyle_verilog": "disabled",
                    "lstyle_vhdl": "disabled"
                },
                "vhdlls": {
                    "standard": "v2008",
                    "ignoreVunit": false,
                    "vunitPath": ""
                },
                "ghdl": {
                    "arguments": ""
                },
                "icarus": {
                    "arguments": ""
                },
                "modelsim": {
                    "vhdl_arguments": "",
                    "verilog_arguments": ""
                },
                "verible": {
                    "arguments": ""
                },
                "verilator": {
                    "arguments": ""
                },
                "vivado": {
                    "vhdl_arguments": "",
                    "verilog_arguments": ""
                },
                "vsg": {
                    "arguments": ""
                }
            },
            "schematic": {
                "general": {
                    "backend": "yosys_ghdl",
                    "extra": "",
                    "args": "",
                    "args_ghdl": ""
                }
            },
            "templates": {
                "general": {
                    "header_file_path": "",
                    "indent": "  ",
                    "clock_generation_style": "inline",
                    "instance_style": "inline"
                }
            },
            "tools": {
                "general": {
                    "select_tool": "ise",
                    "manual_compilation_order": "",
                    "execution_mode": "gui",
                    "waveform_viewer": "tool",
                    "gtkwave_installation_path": "",
                    "gtkwave_extra_arguments": ""
                },
                "quartus": {
                    "installation_path": "",
                    "family": "",
                    "device": "",
                    "optimization_mode": "BALANCED",
                    "allow_register_retiming": true,
                    "wave_file_questa": ""
                },
                "vsg": {
                    "installation_path": ""
                },
                "osvvm": {
                    "installation_path": "",
                    "tclsh_binary": "",
                    "simulator_name": "ghdl"
                },
                "ascenlint": {
                    "installation_path": "",
                    "ascentlint_options": []
                },
                "cocotb": {
                    "installation_path": "",
                    "simulator_name": "ghdl",
                    "compile_args": "",
                    "run_args": "",
                    "plusargs": ""
                },
                "diamond": {
                    "installation_path": "",
                    "part": ""
                },
                "ghdl": {
                    "installation_path": "",
                    "waveform": "vcd",
                    "analyze_options": [],
                    "run_options": []
                },
                "icarus": {
                    "installation_path": "",
                    "timescale": "",
                    "iverilog_options": []
                },
                "icestorm": {
                    "installation_path": "",
                    "pnr": "none",
                    "arch": "xilinx",
                    "output_format": "json",
                    "yosys_as_subtool": false,
                    "makefile_name": "",
                    "arachne_pnr_options": [],
                    "nextpnr_options": [],
                    "yosys_synth_options": []
                },
                "ise": {
                    "installation_path": "/opt/Xilinx/14.7/ISE_DS",
                    "family": "spartan6",
                    "device": "xc6slx25",
                    "package": "ftg256",
                    "speed": "-3"
                },
                "isem": {
                    "installation_path": "",
                    "fuse_options": [],
                    "isim_options": []
                },
                "modelsim": {
                    "installation_path": "",
                    "vcom_options": [],
                    "vlog_options": [],
                    "vsim_options": []
                },
                "morty": {
                    "installation_path": "",
                    "morty_options": []
                },
                "radiant": {
                    "installation_path": "",
                    "part": ""
                },
                "rivierapro": {
                    "installation_path": "",
                    "compilation_mode": "",
                    "vlog_options": [],
                    "vsim_options": []
                },
                "spyglass": {
                    "installation_path": "",
                    "methodology": "",
                    "goals": [],
                    "spyglass_options": [],
                    "rule_parameters": []
                },
                "symbiyosys": {
                    "installation_path": "",
                    "tasknames": []
                },
                "symbiflow": {
                    "installation_path": "",
                    "package": "",
                    "part": "",
                    "vendor": "",
                    "pnr": "vpr",
                    "vpr_options": "",
                    "environment_script": ""
                },
                "trellis": {
                    "installation_path": "",
                    "arch": "xilinx",
                    "output_format": "json",
                    "yosys_as_subtool": false,
                    "makefile_name": "",
                    "script_name": "",
                    "nextpnr_options": [],
                    "yosys_synth_options": []
                },
                "vcs": {
                    "installation_path": "",
                    "vcs_options": [],
                    "run_options": []
                },
                "verible": {
                    "installation_path": ""
                },
                "verilator": {
                    "installation_path": "",
                    "mode": "lint-only",
                    "libs": [],
                    "verilator_options": [],
                    "make_options": [],
                    "run_options": []
                },
                "vivado": {
                    "installation_path": "",
                    "part": "",
                    "synth": "",
                    "pnr": "vivado",
                    "jtag_freq": 10000,
                    "hw_target": ""
                },
                "vunit": {
                    "installation_path": "",
                    "simulator_name": "ghdl",
                    "runpy_mode": "standalone",
                    "extra_options": "",
                    "enable_array_util_lib": false,
                    "enable_com_lib": false,
                    "enable_json4vhdl_lib": false,
                    "enable_osvvm_lib": false,
                    "enable_random_lib": false,
                    "enable_verification_components_lib": false
                },
                "xcelium": {
                    "installation_path": "",
                    "xmvhdl_options": [],
                    "xmvlog_options": [],
                    "xmsim_options": [],
                    "xrun_options": []
                },
                "xsim": {
                    "installation_path": "",
                    "xelab_options": [],
                    "xsim_options": []
                },
                "yosys": {
                    "installation_path": "",
                    "arch": "xilinx",
                    "output_format": "json",
                    "yosys_as_subtool": false,
                    "makefile_name": "",
                    "script_name": "",
                    "yosys_synth_options": []
                },
                "openfpga": {
                    "installation_path": "",
                    "arch": "",
                    "task_options": []
                },
                "activehdl": {
                    "installation_path": ""
                },
                "questa": {
                    "installation_path": ""
                },
                "raptor": {
                    "installation_path": "",
                    "target_device": "1GE100",
                    "vhdl_version": "VHDL_1993",
                    "verilog_version": "V_2001",
                    "sv_version": "SV_2012",
                    "optimization": "none",
                    "effort": "high",
                    "fsm_encoding": "onehot",
                    "carry": "auto",
                    "pnr_netlist_language": "verilog",
                    "dsp_limit": 154,
                    "block_ram_limit": 154,
                    "fast_synthesis": false,
                    "top_level": "",
                    "sim_source_list": [],
                    "simulate_rtl": false,
                    "waveform_rtl": "syn_tb_rtl.fst",
                    "simulator_rtl": "ghdl",
                    "simulation_options_rtl": "--stop-time=1000ns",
                    "simulate_gate": false,
                    "waveform_gate": "syn_tb_gate.fst",
                    "simulator_gate": "ghdl",
                    "simulation_options_gate": "--stop-time=1000ns",
                    "simulate_pnr": false,
                    "waveform_pnr": "sim_pnr.fst",
                    "simulator_pnr": "ghdl",
                    "simulation_options_pnr": "--stop-time=1000ns"
                }
            }
        },
        "artifact": [
            {
                "name": "Build folder",
                "path": "/root/.teroshdl/build",
                "content": "",
                "command": "",
                "artifact_type": "folder",
                "element_type": "folder"
            }
        ],
        "build_path": "/root/.teroshdl/build",
        "successful": true,
        "stdout": "xtclsh PWM.tcl\nxtclsh PWM_run.tcl PWM.xise\n\nStarted : \"Synthesize - XST\".\nRunning xst...\nCommand Line: xst -intstyle ise -ifn \"/root/.teroshdl/build/main.xst\" -ofn \"/root/.teroshdl/build/main.syr\"\nReading design: main.prj\n\n=========================================================================\n*                          HDL Parsing                                  *\n=========================================================================\nAnalyzing Verilog file \"/root/spartan6/PWM/src/PWM.v\" into library work\nParsing module <PWM>.\nAnalyzing Verilog file \"/root/spartan6/PWM/src/main.v\" into library work\nParsing module <main>.\n\n=========================================================================\n*                            HDL Elaboration                            *\n=========================================================================\n\nElaborating module <main>.\nWARNING:HDLCompiler:872 - \"/root/spartan6/PWM/src/main.v\" Line 32: Using initial value of b_led since it is never assigned\nWARNING:HDLCompiler:413 - \"/root/spartan6/PWM/src/main.v\" Line 48: Result of 9-bit expression is truncated to fit in 8-bit target.\n\nElaborating module <PWM>.\nWARNING:HDLCompiler:413 - \"/root/spartan6/PWM/src/PWM.v\" Line 31: Result of 9-bit expression is truncated to fit in 8-bit target.\n\n=========================================================================\n*                           HDL Synthesis                               *\n=========================================================================\n\nSynthesizing Unit <main>.\n    Related source file is \"/root/spartan6/PWM/src/main.v\".\n    Found 8-bit register for signal <pwm_value>.\n    Found 32-bit register for signal <counter>.\n    Found 32-bit adder for signal <counter[31]_GND_1_o_add_2_OUT> created at line 44.\n    Found 8-bit adder for signal <pwm_value[7]_GND_1_o_add_3_OUT> created at line 48.\n    Found 32-bit comparator greater for signal <counter[31]_GND_1_o_LessThan_2_o> created at line 43\n    Summary:\n\tinferred   2 Adder/Subtractor(s).\n\tinferred  40 D-type flip-flop(s).\n\tinferred   1 Comparator(s).\nUnit <main> synthesized.\n\nSynthesizing Unit <PWM>.\n    Related source file is \"/root/spartan6/PWM/src/PWM.v\".\n    Found 1-bit register for signal <led_reg>.\n    Found 8-bit register for signal <pwm_counter>.\n    Found 8-bit adder for signal <pwm_counter[7]_GND_2_o_add_1_OUT> created at line 31.\n    Found 8-bit comparator greater for signal <pwm_counter[7]_duty_cycle[7]_LessThan_3_o> created at line 33\n    Summary:\n\tinferred   1 Adder/Subtractor(s).\n\tinferred   9 D-type flip-flop(s).\n\tinferred   1 Comparator(s).\nUnit <PWM> synthesized.\n\n=========================================================================\nHDL Synthesis Report\n\nMacro Statistics\n# Adders/Subtractors                                   : 4\n 32-bit adder                                          : 1\n 8-bit adder                                           : 3\n# Registers                                            : 6\n 1-bit register                                        : 2\n 32-bit register                                       : 1\n 8-bit register                                        : 3\n# Comparators                                          : 3\n 32-bit comparator greater                             : 1\n 8-bit comparator greater                              : 2\n\n=========================================================================\n\n=========================================================================\n*                       Advanced HDL Synthesis                          *\n=========================================================================\n\n\nSynthesizing (advanced) Unit <PWM>.\nThe following registers are absorbed into counter <pwm_counter>: 1 register on signal <pwm_counter>.\nUnit <PWM> synthesized (advanced).\n\nSynthesizing (advanced) Unit <main>.\nThe following registers are absorbed into counter <counter>: 1 register on signal <counter>.\nThe following registers are absorbed into counter <pwm_value>: 1 register on signal <pwm_value>.\nUnit <main> synthesized (advanced).\n\n=========================================================================\nAdvanced HDL Synthesis Report\n\nMacro Statistics\n# Counters                                             : 4\n 32-bit up counter                                     : 1\n 8-bit up counter                                      : 3\n# Registers                                            : 2\n Flip-Flops                                            : 2\n# Comparators                                          : 3\n 32-bit comparator greater                             : 1\n 8-bit comparator greater                              : 2\n\n=========================================================================\n\n=========================================================================\n*                         Low Level Synthesis                           *\n=========================================================================\nWARNING:Xst:1989 - Unit <main>: instances <pwm_inst>, <pwm_debug_inst> of unit <PWM> are equivalent, second instance is removed\n\nOptimizing unit <main> ...\nWARNING:Xst:1293 - FF/Latch <counter_19> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.\nWARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_20> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.\nWARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_21> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.\nWARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_22> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.\nWARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_23> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.\nWARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_24> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.\nWARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_25> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.\nWARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_26> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.\nWARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_27> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.\nWARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_28> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.\nWARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_29> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.\nWARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_30> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.\nWARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_31> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.\n\nMapping all equations...\nBuilding and optimizing final netlist ...\nFound area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.\n\nFinal Macro Processing ...\n\n=========================================================================\nFinal Register Report\n\nMacro Statistics\n# Registers                                            : 36\n Flip-Flops                                            : 36\n\n=========================================================================\n\n=========================================================================\n*                           Partition Report                            *\n=========================================================================\n\nPartition Implementation Status\n-------------------------------\n\n  No Partitions were found in this design.\n\n-------------------------------\n\n=========================================================================\n*                            Design Summary                             *\n=========================================================================\n\nClock Information:\n------------------\n-----------------------------------+------------------------+-------+\nClock Signal                       | Clock buffer(FF name)  | Load  |\n-----------------------------------+------------------------+-------+\nclk                                | BUFGP                  | 36    |\n-----------------------------------+------------------------+-------+\n\nAsynchronous Control Signals Information:\n----------------------------------------\nNo asynchronous control signals found in this design\n\nTiming Summary:\n---------------\nSpeed Grade: -3\n\n   Minimum period: 3.693ns (Maximum Frequency: 270.755MHz)\n   Minimum input arrival time before clock: No path found\n   Maximum output required time after clock: 3.634ns\n   Maximum combinational path delay: No path found\n\n=========================================================================\n\nProcess \"Synthesize - XST\" completed successfully\n\nStarted : \"Translate\".\nRunning ngdbuild...\nCommand Line: ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc /root/spartan6/PWM/src/pinout.ucf -p xc6slx25-ftg256-3 main.ngc main.ngd\n\nCommand Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -intstyle\nise -dd _ngo -nt timestamp -uc /root/spartan6/PWM/src/pinout.ucf -p\nxc6slx25-ftg256-3 main.ngc main.ngd\n\nReading NGO file \"/root/.teroshdl/build/main.ngc\" ...\nGathering constraint information from source properties...\nDone.\n\nAnnotating constraints to design from ucf file\n\"/root/spartan6/PWM/src/pinout.ucf\" ...\nResolving constraint associations...\nChecking Constraint Associations...\nDone...\n\nChecking expanded design ...\n\nPartition Implementation Status\n-------------------------------\n\n  No Partitions were found in this design.\n\n-------------------------------\n\nNGDBUILD Design Results Summary:\n  Number of errors:     0\n  Number of warnings:   0\n\nWriting NGD file \"main.ngd\" ...\nTotal REAL time to NGDBUILD completion:  1 sec\nTotal CPU time to NGDBUILD completion:   1 sec\n\nWriting NGDBUILD log file \"main.bld\"...\n\nNGDBUILD done.\n\nProcess \"Translate\" completed successfully\n\nStarted : \"Map\".\nRunning map...\nCommand Line: map -intstyle ise -p xc6slx25-ftg256-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -detail -ir off -pr off -lc off -power off -o main_map.ncd main.ngd main.pcf\nUsing target part \"6slx25ftg256-3\".\nMapping design into LUTs...\nRunning directed packing...\nRunning delay-based LUT packing...\nUpdating timing models...\nINFO:Map:215 - The Interim Design Summary has been generated in the MAP Report\n   (.mrp).\nRunning timing-driven placement...\nTotal REAL time at the beginning of Placer: 2 secs \nTotal CPU  time at the beginning of Placer: 2 secs \n\nPhase 1.1  Initial Placement Analysis\nPhase 1.1  Initial Placement Analysis (Checksum:137ea5ee) REAL time: 2 secs \n\nPhase 2.7  Design Feasibility Check\nPhase 2.7  Design Feasibility Check (Checksum:137ea5ee) REAL time: 2 secs \n\nPhase 3.31  Local Placement Optimization\nPhase 3.31  Local Placement Optimization (Checksum:137ea5ee) REAL time: 2 secs \n\nPhase 4.2  Initial Placement for Architecture Specific Features\n\nPhase 4.2  Initial Placement for Architecture Specific Features\n(Checksum:1a3f1182) REAL time: 2 secs \n\nPhase 5.36  Local Placement Optimization\nPhase 5.36  Local Placement Optimization (Checksum:1a3f1182) REAL time: 2 secs \n\nPhase 6.30  Global Clock Region Assignment\nPhase 6.30  Global Clock Region Assignment (Checksum:1a3f1182) REAL time: 2 secs \n\nPhase 7.3  Local Placement Optimization\nPhase 7.3  Local Placement Optimization (Checksum:1a3f1182) REAL time: 3 secs \n\nPhase 8.5  Local Placement Optimization\nPhase 8.5  Local Placement Optimization (Checksum:1a3f1182) REAL time: 3 secs \n\nPhase 9.8  Global Placement\n.......\n.......\nPhase 9.8  Global Placement (Checksum:a4079f69) REAL time: 3 secs \n\nPhase 10.5  Local Placement Optimization\nPhase 10.5  Local Placement Optimization (Checksum:a4079f69) REAL time: 3 secs \n\nPhase 11.18  Placement Optimization\nPhase 11.18  Placement Optimization (Checksum:1ca30ab9) REAL time: 3 secs \n\nPhase 12.5  Local Placement Optimization\nPhase 12.5  Local Placement Optimization (Checksum:1ca30ab9) REAL time: 3 secs \n\nPhase 13.34  Placement Validation\nPhase 13.34  Placement Validation (Checksum:1ca30ab9) REAL time: 3 secs \n\nTotal REAL time to Placer completion: 3 secs \nTotal CPU  time to Placer completion: 3 secs \nRunning post-placement packing...\nWriting output files...\n\nDesign Summary:\nNumber of errors:      0\nNumber of warnings:    0\nSlice Logic Utilization:\n  Number of Slice Registers:                    36 out of  30,064    1%\n    Number used as Flip Flops:                  36\n    Number used as Latches:                      0\n    Number used as Latch-thrus:                  0\n    Number used as AND/OR logics:                0\n  Number of Slice LUTs:                         65 out of  15,032    1%\n    Number used as logic:                       62 out of  15,032    1%\n      Number using O6 output only:              26\n      Number using O5 output only:              29\n      Number using O5 and O6:                    7\n      Number used as ROM:                        0\n    Number used as Memory:                       0 out of   3,664    0%\n    Number used exclusively as route-thrus:      3\n      Number with same-slice register load:      0\n      Number with same-slice carry load:         3\n      Number with other load:                    0\n\nSlice Logic Distribution:\n  Number of occupied Slices:                    18 out of   3,758    1%\n  Number of MUXCYs used:                        44 out of   7,516    1%\n  Number of LUT Flip Flop pairs used:           65\n    Number with an unused Flip Flop:            29 out of      65   44%\n    Number with an unused LUT:                   0 out of      65    0%\n    Number of fully used LUT-FF pairs:          36 out of      65   55%\n    Number of unique control sets:               2\n    Number of slice register sites lost\n      to control set restrictions:               4 out of  30,064    1%\n\n  A LUT Flip Flop pair for this architecture represents one LUT paired with\n  one Flip Flop within a slice.  A control set is a unique combination of\n  clock, reset, set, and enable signals for a registered element.\n  The Slice Logic Distribution report is not meaningful if the design is\n  over-mapped for a non-slice resource or if Placement fails.\n\nIO Utilization:\n  Number of bonded IOBs:                         5 out of     186    2%\n    Number of LOCed IOBs:                        5 out of       5  100%\n\nSpecific Feature Utilization:\n  Number of RAMB16BWERs:                         0 out of      52    0%\n  Number of RAMB8BWERs:                          0 out of     104    0%\n  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%\n  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%\n  Number of BUFG/BUFGMUXs:                       1 out of      16    6%\n    Number used as BUFGs:                        1\n    Number used as BUFGMUX:                      0\n  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%\n  Number of ILOGIC2/ISERDES2s:                   0 out of     272    0%\n  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     272    0%\n  Number of OLOGIC2/OSERDES2s:                   0 out of     272    0%\n  Number of BSCANs:                              0 out of       4    0%\n  Number of BUFHs:                               0 out of     160    0%\n  Number of BUFPLLs:                             0 out of       8    0%\n  Number of BUFPLL_MCBs:                         0 out of       4    0%\n  Number of DSP48A1s:                            0 out of      38    0%\n  Number of ICAPs:                               0 out of       1    0%\n  Number of MCBs:                                0 out of       2    0%\n  Number of PCILOGICSEs:                         0 out of       2    0%\n  Number of PLL_ADVs:                            0 out of       2    0%\n  Number of PMVs:                                0 out of       1    0%\n  Number of STARTUPs:                            0 out of       1    0%\n  Number of SUSPEND_SYNCs:                       0 out of       1    0%\n\nAverage Fanout of Non-Clock Nets:                1.91\n\nPeak Memory Usage:  691 MB\nTotal REAL time to MAP completion:  3 secs \nTotal CPU time to MAP completion:   3 secs \n\nMapping completed.\nSee MAP report file \"main_map.mrp\" for details.\n\nProcess \"Map\" completed successfully\n\nStarted : \"Place & Route\".\nRunning par...\nCommand Line: par -w -intstyle ise -ol high -mt off main_map.ncd main.ncd main.pcf\n\n\n\nConstraints file: main.pcf.\nLoading device for application Rf_Device from file '6slx25.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.\n   \"main\" is an NCD, version 3.2, device xc6slx25, package ftg256, speed -3\n\nInitializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)\nInitializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)\n\n\nDevice speed data version:  \"PRODUCTION 1.23 2013-10-13\".\n\n\n\nDevice Utilization Summary:\n\nSlice Logic Utilization:\n  Number of Slice Registers:                    36 out of  30,064    1%\n    Number used as Flip Flops:                  36\n    Number used as Latches:                      0\n    Number used as Latch-thrus:                  0\n    Number used as AND/OR logics:                0\n  Number of Slice LUTs:                         65 out of  15,032    1%\n    Number used as logic:                       62 out of  15,032    1%\n      Number using O6 output only:              26\n      Number using O5 output only:              29\n      Number using O5 and O6:                    7\n      Number used as ROM:                        0\n    Number used as Memory:                       0 out of   3,664    0%\n    Number used exclusively as route-thrus:      3\n      Number with same-slice register load:      0\n      Number with same-slice carry load:         3\n      Number with other load:                    0\n\nSlice Logic Distribution:\n  Number of occupied Slices:                    18 out of   3,758    1%\n  Number of MUXCYs used:                        44 out of   7,516    1%\n  Number of LUT Flip Flop pairs used:           65\n    Number with an unused Flip Flop:            29 out of      65   44%\n    Number with an unused LUT:                   0 out of      65    0%\n    Number of fully used LUT-FF pairs:          36 out of      65   55%\n    Number of slice register sites lost\n      to control set restrictions:               0 out of  30,064    0%\n\n  A LUT Flip Flop pair for this architecture represents one LUT paired with\n  one Flip Flop within a slice.  A control set is a unique combination of\n  clock, reset, set, and enable signals for a registered element.\n  The Slice Logic Distribution report is not meaningful if the design is\n  over-mapped for a non-slice resource or if Placement fails.\n\nIO Utilization:\n  Number of bonded IOBs:                         5 out of     186    2%\n    Number of LOCed IOBs:                        5 out of       5  100%\n\nSpecific Feature Utilization:\n  Number of RAMB16BWERs:                         0 out of      52    0%\n  Number of RAMB8BWERs:                          0 out of     104    0%\n  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%\n  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%\n  Number of BUFG/BUFGMUXs:                       1 out of      16    6%\n    Number used as BUFGs:                        1\n    Number used as BUFGMUX:                      0\n  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%\n  Number of ILOGIC2/ISERDES2s:                   0 out of     272    0%\n  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     272    0%\n  Number of OLOGIC2/OSERDES2s:                   0 out of     272    0%\n  Number of BSCANs:                              0 out of       4    0%\n  Number of BUFHs:                               0 out of     160    0%\n  Number of BUFPLLs:                             0 out of       8    0%\n  Number of BUFPLL_MCBs:                         0 out of       4    0%\n  Number of DSP48A1s:                            0 out of      38    0%\n  Number of ICAPs:                               0 out of       1    0%\n  Number of MCBs:                                0 out of       2    0%\n  Number of PCILOGICSEs:                         0 out of       2    0%\n  Number of PLL_ADVs:                            0 out of       2    0%\n  Number of PMVs:                                0 out of       1    0%\n  Number of STARTUPs:                            0 out of       1    0%\n  Number of SUSPEND_SYNCs:                       0 out of       1    0%\n\n\nOverall effort level (-ol):   High \nRouter effort level (-rl):    High \n\nStarting initial Timing Analysis.  REAL time: 1 secs \nFinished initial Timing Analysis.  REAL time: 1 secs \n\nStarting Router\n\n\nPhase  1  : 174 unrouted;      REAL time: 2 secs \n\nPhase  2  : 127 unrouted;      REAL time: 2 secs \n\nPhase  3  : 25 unrouted;      REAL time: 2 secs \n\nPhase  4  : 25 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 secs \n\nUpdating file: main.ncd with current fully routed design.\n\nPhase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 secs \n\nPhase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 secs \n\nPhase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 secs \n\nPhase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 secs \n\nPhase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 secs \n\nPhase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 secs \nTotal REAL time to Router completion: 2 secs \nTotal CPU time to Router completion: 2 secs \n\nPartition Implementation Status\n-------------------------------\n\n  No Partitions were found in this design.\n\n-------------------------------\n\nGenerating \"PAR\" statistics.\n\n**************************\nGenerating Clock Report\n**************************\n\n+---------------------+--------------+------+------+------------+-------------+\n|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|\n+---------------------+--------------+------+------+------------+-------------+\n|           clk_BUFGP | BUFGMUX_X2Y12| No   |   10 |  0.024     |  1.096      |\n+---------------------+--------------+------+------+------------+-------------+\n\n* Net Skew is the difference between the minimum and maximum routing\nonly delays for the net. Note this is different from Clock Skew which\nis reported in TRCE timing report. Clock Skew is the difference between\nthe minimum and maximum path delays which includes logic delays.\n\n* The fanout is the number of component pins not the individual BEL loads,\nfor example SLICE loads not FF loads.\n\nTiming Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)\n\nAsterisk (*) preceding a constraint indicates it was not met.\n   This may be due to a setup or hold violation.\n\n----------------------------------------------------------------------------------------------------------\n  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   \n                                            |             |    Slack   | Achievable | Errors |    Score   \n----------------------------------------------------------------------------------------------------------\n  TS_clk = PERIOD TIMEGRP \"clk\" 25 MHz HIGH | SETUP       |    35.766ns|     4.234ns|       0|           0\n   50%                                      | HOLD        |     0.468ns|            |       0|           0\n----------------------------------------------------------------------------------------------------------\n\n\nAll constraints were met.\n\n\nGenerating Pad Report.\n\nAll signals are completely routed.\n\nTotal REAL time to PAR completion: 2 secs \nTotal CPU time to PAR completion: 2 secs \n\nPeak Memory Usage:  642 MB\n\nPlacer: Placement generated during map.\nRouting: Completed - No errors found.\nTiming: Completed - No errors found.\n\nNumber of error messages: 0\nNumber of warning messages: 0\nNumber of info messages: 0\n\nWriting design to file main.ncd\n\n\n\nPAR done!\n\nProcess \"Place & Route\" completed successfully\n\nStarted : \"Generate Post-Place & Route Static Timing\".\nRunning trce...\nCommand Line: trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf\nLoading device for application Rf_Device from file '6slx25.nph' in environment\n/opt/Xilinx/14.7/ISE_DS/ISE/.\n   \"main\" is an NCD, version 3.2, device xc6slx25, package ftg256, speed -3\n\nAnalysis completed Sun Jul 20 00:04:36 2025\n--------------------------------------------------------------------------------\n\nGenerating Report ...\n\nNumber of warnings: 0\nTotal time: 1 secs \n\nProcess \"Generate Post-Place & Route Static Timing\" completed successfully\n\nStarted : \"Generate Programming File\".\nRunning bitgen...\nCommand Line: bitgen -intstyle ise -f main.ut main.ncd\n\nProcess \"Generate Programming File\" completed successfully\n\n************************************************************************************************\n---> Build directory: /root/.teroshdl/build\n---> Make installation folder path:",
        "stderr": "INFO:HDLCompiler:1845 - Analyzing Verilog file \"/root/spartan6/PWM/src/PWM.v\"\n   into library work\nINFO:ProjectMgmt - Parsing design hierarchy completed successfully.\nINFO:HDLCompiler:1845 - Analyzing Verilog file \"/root/spartan6/PWM/src/main.v\"\n   into library work\nINFO:ProjectMgmt - Parsing design hierarchy completed successfully.\nINFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.\n   Please set the new top explicitly by running the \"project set top\" command.\n   To re-calculate the new top automatically, set the \"Auto Implementation Top\"\n   property to true.\nINFO:HDLCompiler:1845 - Analyzing Verilog file \"/root/spartan6/PWM/src/PWM.v\"\n   into library work\nINFO:HDLCompiler:1845 - Analyzing Verilog file \"/root/spartan6/PWM/src/main.v\"\n   into library work\nINFO:ProjectMgmt - Parsing design hierarchy completed successfully.\nINFO:TclTasksC:1850 - process run : Generate Programming File is done.",
        "time": 0,
        "test_path": ""
    }
]