{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27003@quartus-lic-didac.sipr.ucl.ac.be " "Can't contact license server \"27003@quartus-lic-didac.sipr.ucl.ac.be\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Quartus II" 0 -1 1458923846136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458923846148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458923846151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 17:37:15 2016 " "Processing started: Fri Mar 25 17:37:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458923846151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458923846151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off robinsun-fpga -c robinsun-fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off robinsun-fpga -c robinsun-fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458923846151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1458923847647 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 sonars.sv(56) " "Verilog HDL Expression warning at sonars.sv(56): truncated literal to match 9 bits" {  } { { "sonars.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/sonars.sv" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1458923869766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonars.sv 1 1 " "Found 1 design units, including 1 entities, in source file sonars.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sonars " "Found entity 1: sonars" {  } { { "sonars.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/sonars.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923869770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923869770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robinsun_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file robinsun_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 robinsun_fpga " "Found entity 1: robinsun_fpga" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923869776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923869776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myspi.sv 1 1 " "Found 1 design units, including 1 entities, in source file myspi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySPI " "Found entity 1: MySPI" {  } { { "MySPI.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/MySPI.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923869789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923869789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/encoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923869802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923869802 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "robinsun_fpga " "Elaborating entity \"robinsun_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458923870111 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PIC32_INT1 robinsun_fpga.sv(90) " "Verilog HDL warning at robinsun_fpga.sv(90): object PIC32_INT1 used but never assigned" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 90 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1458923870113 "|robinsun_fpga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PIC32_INT2 robinsun_fpga.sv(90) " "Verilog HDL warning at robinsun_fpga.sv(90): object PIC32_INT2 used but never assigned" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 90 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1458923870113 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "START robinsun_fpga.sv(125) " "Verilog HDL or VHDL warning at robinsun_fpga.sv(125): object \"START\" assigned a value but never read" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1458923870114 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PARASOL robinsun_fpga.sv(125) " "Verilog HDL or VHDL warning at robinsun_fpga.sv(125): object \"PARASOL\" assigned a value but never read" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1458923870114 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 robinsun_fpga.sv(193) " "Verilog HDL assignment warning at robinsun_fpga.sv(193): truncated value with size 32 to match size of target (8)" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458923870119 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 robinsun_fpga.sv(194) " "Verilog HDL assignment warning at robinsun_fpga.sv(194): truncated value with size 32 to match size of target (8)" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458923870119 "|robinsun_fpga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PIC32_INT1 0 robinsun_fpga.sv(90) " "Net \"PIC32_INT1\" at robinsun_fpga.sv(90) has no driver or initial value, using a default initial value '0'" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1458923870124 "|robinsun_fpga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PIC32_INT2 0 robinsun_fpga.sv(90) " "Net \"PIC32_INT2\" at robinsun_fpga.sv(90) has no driver or initial value, using a default initial value '0'" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1458923870125 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED robinsun_fpga.sv(49) " "Output port \"LED\" at robinsun_fpga.sv(49) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458923870125 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_B robinsun_fpga.sv(67) " "Output port \"LCDLTM_B\" at robinsun_fpga.sv(67) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458923870125 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_G robinsun_fpga.sv(69) " "Output port \"LCDLTM_G\" at robinsun_fpga.sv(69) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458923870125 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_R robinsun_fpga.sv(73) " "Output port \"LCDLTM_R\" at robinsun_fpga.sv(73) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458923870125 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_ADC_DCLK robinsun_fpga.sv(63) " "Output port \"LCDLTM_ADC_DCLK\" at robinsun_fpga.sv(63) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458923870126 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_ADC_DIN robinsun_fpga.sv(64) " "Output port \"LCDLTM_ADC_DIN\" at robinsun_fpga.sv(64) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458923870126 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_DEN robinsun_fpga.sv(68) " "Output port \"LCDLTM_DEN\" at robinsun_fpga.sv(68) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458923870126 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_GREST robinsun_fpga.sv(70) " "Output port \"LCDLTM_GREST\" at robinsun_fpga.sv(70) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458923870126 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_HD robinsun_fpga.sv(71) " "Output port \"LCDLTM_HD\" at robinsun_fpga.sv(71) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458923870126 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_NCLK robinsun_fpga.sv(72) " "Output port \"LCDLTM_NCLK\" at robinsun_fpga.sv(72) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458923870126 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_SCEN robinsun_fpga.sv(74) " "Output port \"LCDLTM_SCEN\" at robinsun_fpga.sv(74) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458923870126 "|robinsun_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCDLTM_VD robinsun_fpga.sv(76) " "Output port \"LCDLTM_VD\" at robinsun_fpga.sv(76) has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1458923870127 "|robinsun_fpga"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO1\[32\] GPIO_2\[9\] robinsun_fpga.sv(58) " "Bidirectional port \"GPIO_2\[9\]\" at robinsun_fpga.sv(58) has a one-way connection to bidirectional port \"GPIO1\[32\]\"" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923870129 "|robinsun_fpga"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO1\[31\] GPIO_2\[8\] robinsun_fpga.sv(58) " "Bidirectional port \"GPIO_2\[8\]\" at robinsun_fpga.sv(58) has a one-way connection to bidirectional port \"GPIO1\[31\]\"" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923870129 "|robinsun_fpga"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO1\[30\] GPIO_2\[6\] robinsun_fpga.sv(58) " "Bidirectional port \"GPIO_2\[6\]\" at robinsun_fpga.sv(58) has a one-way connection to bidirectional port \"GPIO1\[30\]\"" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923870129 "|robinsun_fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:MotR " "Elaborating entity \"encoder\" for hierarchy \"encoder:MotR\"" {  } { { "robinsun_fpga.sv" "MotR" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458923870479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sonars sonars:front " "Elaborating entity \"sonars\" for hierarchy \"sonars:front\"" {  } { { "robinsun_fpga.sv" "front" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458923870560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySPI MySPI:MySPI_instance " "Elaborating entity \"MySPI\" for hierarchy \"MySPI:MySPI_instance\"" {  } { { "robinsun_fpga.sv" "MySPI_instance" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458923870644 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MySPI.sv(121) " "Verilog HDL assignment warning at MySPI.sv(121): truncated value with size 32 to match size of target (4)" {  } { { "MySPI.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/MySPI.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1458923870650 "|robinsun_fpga|MySPI:MySPI_instance"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_kap.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_kap.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_kap " "Found entity 1: sld_ela_trigger_kap" {  } { { "db/sld_ela_trigger_kap.tdf" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/sld_ela_trigger_kap.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923876653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923876653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d " "Found entity 1: sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d" {  } { { "db/sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d.v" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/sld_reserved_robinsun_fpga_auto_signaltap_0_1_307d.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923876903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923876903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g124 " "Found entity 1: altsyncram_g124" {  } { { "db/altsyncram_g124.tdf" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/altsyncram_g124.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923881920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923881920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/mux_vsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923882812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923882812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923883136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923883136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgi " "Found entity 1: cntr_lgi" {  } { { "db/cntr_lgi.tdf" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/cntr_lgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923884002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923884002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923884265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923884265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/cntr_o9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923884465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923884465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/cntr_igi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923884751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923884751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923885008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923885008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923885214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923885214 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923885865 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1458923886245 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.03.25.17:38:15 Progress: Loading slde840da38/alt_sld_fab_wrapper_hw.tcl " "2016.03.25.17:38:15 Progress: Loading slde840da38/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458923895410 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458923909626 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458923910559 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458923939550 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458923939604 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458923939660 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458923939766 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458923939807 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1458923939820 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1458923940689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde840da38/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde840da38/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde840da38/alt_sld_fab.v" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/ip/slde840da38/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923941137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923941137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923941206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923941206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923941210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923941210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923941230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923941230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923941311 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923941311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923941311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/ip/slde840da38/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923941339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923941339 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "robinsun_fpga.sv" "Div4" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 194 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923945978 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "robinsun_fpga.sv" "Div2" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 193 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923945978 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "robinsun_fpga.sv" "Div0" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 193 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923945978 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "robinsun_fpga.sv" "Div5" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 194 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923945978 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "robinsun_fpga.sv" "Div3" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 194 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923945978 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "robinsun_fpga.sv" "Div1" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 193 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923945978 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1458923945978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 194 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923946245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458923946247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458923946247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458923946247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458923946247 ""}  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 194 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458923946247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckm " "Found entity 1: lpm_divide_ckm" {  } { { "db/lpm_divide_ckm.tdf" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/lpm_divide_ckm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923946398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923946398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/sign_div_unsign_4nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923946448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923946448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s9f " "Found entity 1: alt_u_div_s9f" {  } { { "db/alt_u_div_s9f.tdf" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/alt_u_div_s9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923946566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923946566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923946917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923946917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458923947061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458923947061 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO1\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO1\[12\]\" and its non-tri-state driver." {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1458923948931 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO1\[14\]\" and its non-tri-state driver." {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1458923948931 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO1\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO1\[16\]\" and its non-tri-state driver." {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1458923948931 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO1\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO1\[18\]\" and its non-tri-state driver." {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1458923948931 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO1\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO1\[20\]\" and its non-tri-state driver." {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1458923948931 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO1\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO1\[22\]\" and its non-tri-state driver." {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1458923948931 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1458923948931 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[0\] " "bidirectional pin \"GPIO1\[0\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[1\] " "bidirectional pin \"GPIO1\[1\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[2\] " "bidirectional pin \"GPIO1\[2\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[3\] " "bidirectional pin \"GPIO1\[3\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[4\] " "bidirectional pin \"GPIO1\[4\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[5\] " "bidirectional pin \"GPIO1\[5\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[6\] " "bidirectional pin \"GPIO1\[6\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[7\] " "bidirectional pin \"GPIO1\[7\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[8\] " "bidirectional pin \"GPIO1\[8\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[9\] " "bidirectional pin \"GPIO1\[9\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[10\] " "bidirectional pin \"GPIO1\[10\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[11\] " "bidirectional pin \"GPIO1\[11\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[13\] " "bidirectional pin \"GPIO1\[13\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[15\] " "bidirectional pin \"GPIO1\[15\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[17\] " "bidirectional pin \"GPIO1\[17\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[19\] " "bidirectional pin \"GPIO1\[19\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[21\] " "bidirectional pin \"GPIO1\[21\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[23\] " "bidirectional pin \"GPIO1\[23\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[29\] " "bidirectional pin \"GPIO1\[29\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCDLTM_SDA " "bidirectional pin \"LCDLTM_SDA\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[24\] " "bidirectional pin \"GPIO1\[24\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[25\] " "bidirectional pin \"GPIO1\[25\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[26\] " "bidirectional pin \"GPIO1\[26\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[27\] " "bidirectional pin \"GPIO1\[27\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[28\] " "bidirectional pin \"GPIO1\[28\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[33\] " "bidirectional pin \"GPIO1\[33\]\" has no driver" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1458923948932 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1458923948932 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[4\] GND pin " "The pin \"GPIO_2\[4\]\" is fed by GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1458923948936 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[5\] GND pin " "The pin \"GPIO_2\[5\]\" is fed by GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1458923948936 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1458923948936 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "encoder.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/encoder.sv" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1458923948998 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1458923948998 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO1\[12\]~synth " "Node \"GPIO1\[12\]~synth\"" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923951009 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO1\[14\]~synth " "Node \"GPIO1\[14\]~synth\"" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923951009 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO1\[16\]~synth " "Node \"GPIO1\[16\]~synth\"" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923951009 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO1\[18\]~synth " "Node \"GPIO1\[18\]~synth\"" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923951009 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO1\[20\]~synth " "Node \"GPIO1\[20\]~synth\"" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923951009 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO1\[22\]~synth " "Node \"GPIO1\[22\]~synth\"" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923951009 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PIC32_C1TX~synth " "Node \"PIC32_C1TX~synth\"" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923951009 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PIC32_SCL3A~synth " "Node \"PIC32_SCL3A~synth\"" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923951009 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PIC32_SDA3A~synth " "Node \"PIC32_SDA3A~synth\"" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923951009 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1458923951009 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_ADC_DCLK GND " "Pin \"LCDLTM_ADC_DCLK\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_ADC_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_ADC_DIN GND " "Pin \"LCDLTM_ADC_DIN\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_B\[0\] GND " "Pin \"LCDLTM_B\[0\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_B\[1\] GND " "Pin \"LCDLTM_B\[1\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_B\[2\] GND " "Pin \"LCDLTM_B\[2\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_B\[3\] GND " "Pin \"LCDLTM_B\[3\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_B\[4\] GND " "Pin \"LCDLTM_B\[4\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_B\[5\] GND " "Pin \"LCDLTM_B\[5\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_B\[6\] GND " "Pin \"LCDLTM_B\[6\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_B\[7\] GND " "Pin \"LCDLTM_B\[7\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_DEN GND " "Pin \"LCDLTM_DEN\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_DEN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_G\[0\] GND " "Pin \"LCDLTM_G\[0\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_G\[1\] GND " "Pin \"LCDLTM_G\[1\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_G\[2\] GND " "Pin \"LCDLTM_G\[2\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_G\[3\] GND " "Pin \"LCDLTM_G\[3\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_G\[4\] GND " "Pin \"LCDLTM_G\[4\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_G\[5\] GND " "Pin \"LCDLTM_G\[5\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_G\[6\] GND " "Pin \"LCDLTM_G\[6\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_G\[7\] GND " "Pin \"LCDLTM_G\[7\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_GREST GND " "Pin \"LCDLTM_GREST\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_GREST"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_HD GND " "Pin \"LCDLTM_HD\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_HD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_NCLK GND " "Pin \"LCDLTM_NCLK\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_NCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_R\[0\] GND " "Pin \"LCDLTM_R\[0\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_R\[1\] GND " "Pin \"LCDLTM_R\[1\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_R\[2\] GND " "Pin \"LCDLTM_R\[2\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_R\[3\] GND " "Pin \"LCDLTM_R\[3\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_R\[4\] GND " "Pin \"LCDLTM_R\[4\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_R\[5\] GND " "Pin \"LCDLTM_R\[5\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_R\[6\] GND " "Pin \"LCDLTM_R\[6\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_R\[7\] GND " "Pin \"LCDLTM_R\[7\]\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_SCEN GND " "Pin \"LCDLTM_SCEN\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_SCEN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCDLTM_VD GND " "Pin \"LCDLTM_VD\" is stuck at GND" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458923951029 "|robinsun_fpga|LCDLTM_VD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1458923951029 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923951500 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.S4S GPIO1\[19\] " "Output pin \"pre_syn.bp.S4S\" driven by bidirectional pin \"GPIO1\[19\]\" cannot be tri-stated" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1458923951935 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.S5S GPIO1\[21\] " "Output pin \"pre_syn.bp.S5S\" driven by bidirectional pin \"GPIO1\[21\]\" cannot be tri-stated" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1458923951935 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.S6S GPIO1\[23\] " "Output pin \"pre_syn.bp.S6S\" driven by bidirectional pin \"GPIO1\[23\]\" cannot be tri-stated" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1458923951935 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1458923955325 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 91 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 91 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1458923958231 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1458923958586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923958586 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923961320 "|robinsun_fpga|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923961320 "|robinsun_fpga|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923961320 "|robinsun_fpga|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCDLTM_ADC_BUSY " "No output dependent on input pin \"LCDLTM_ADC_BUSY\"" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923961320 "|robinsun_fpga|LCDLTM_ADC_BUSY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCDLTM_ADC_DOUT " "No output dependent on input pin \"LCDLTM_ADC_DOUT\"" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923961320 "|robinsun_fpga|LCDLTM_ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCDLTM_ADC_PENIRQ_n " "No output dependent on input pin \"LCDLTM_ADC_PENIRQ_n\"" {  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458923961320 "|robinsun_fpga|LCDLTM_ADC_PENIRQ_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1458923961320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4606 " "Implemented 4606 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1458923961327 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1458923961327 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1458923961327 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4469 " "Implemented 4469 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1458923961327 ""} { "Info" "ICUT_CUT_TM_RAMS" "29 " "Implemented 29 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1458923961327 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1458923961327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "784 " "Peak virtual memory: 784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458923961604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 17:39:21 2016 " "Processing ended: Fri Mar 25 17:39:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458923961604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:06 " "Elapsed time: 00:02:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458923961604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:08 " "Total CPU time (on all processors): 00:02:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458923961604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458923961604 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27003@quartus-lic-didac.sipr.ucl.ac.be " "Can't contact license server \"27003@quartus-lic-didac.sipr.ucl.ac.be\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Quartus II" 0 -1 1458923975913 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458923979568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458923979571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 17:39:25 2016 " "Processing started: Fri Mar 25 17:39:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458923979571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1458923979571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off robinsun-fpga -c robinsun-fpga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off robinsun-fpga -c robinsun-fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1458923979572 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1458923979899 ""}
{ "Info" "0" "" "Project  = robinsun-fpga" {  } {  } 0 0 "Project  = robinsun-fpga" 0 0 "Fitter" 0 0 1458923979901 ""}
{ "Info" "0" "" "Revision = robinsun-fpga" {  } {  } 0 0 "Revision = robinsun-fpga" 0 0 "Fitter" 0 0 1458923979901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1458923980428 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "robinsun-fpga EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"robinsun-fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1458923980598 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1458923980785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1458923980785 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1458923981874 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1458923982053 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1458923983180 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1458923983180 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1458923983180 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1458923983180 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 10151 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1458923983385 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 10153 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1458923983385 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 10155 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1458923983385 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 10157 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1458923983385 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1458923983385 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1458923983452 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1458923983961 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458923988988 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458923988988 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1458923988988 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1458923988988 ""}
{ "Info" "ISTA_SDC_FOUND" "robinsun_fpga.sdc " "Reading SDC File: 'robinsun_fpga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1458923989060 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1458923989063 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[2\] " "Node: GPIO1\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:OdoR\|tickcount1\[0\] GPIO1\[2\] " "Register encoder:OdoR\|tickcount1\[0\] is being clocked by GPIO1\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458923989117 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458923989117 "|robinsun_fpga|GPIO1[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[3\] " "Node: GPIO1\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:OdoR\|tickcount2\[0\] GPIO1\[3\] " "Register encoder:OdoR\|tickcount2\[0\] is being clocked by GPIO1\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458923989117 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458923989117 "|robinsun_fpga|GPIO1[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1_IN\[0\] " "Node: GPIO1_IN\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotR\|tickcount1\[0\] GPIO1_IN\[0\] " "Register encoder:MotR\|tickcount1\[0\] is being clocked by GPIO1_IN\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458923989118 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458923989118 "|robinsun_fpga|GPIO1_IN[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[0\] " "Node: GPIO1\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotR\|tickcount2\[0\] GPIO1\[0\] " "Register encoder:MotR\|tickcount2\[0\] is being clocked by GPIO1\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458923989118 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458923989118 "|robinsun_fpga|GPIO1[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1_IN\[1\] " "Node: GPIO1_IN\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotL\|tickcount1\[0\] GPIO1_IN\[1\] " "Register encoder:MotL\|tickcount1\[0\] is being clocked by GPIO1_IN\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458923989119 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458923989119 "|robinsun_fpga|GPIO1_IN[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[1\] " "Node: GPIO1\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotL\|tickcount2\[0\] GPIO1\[1\] " "Register encoder:MotL\|tickcount2\[0\] is being clocked by GPIO1\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458923989119 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458923989119 "|robinsun_fpga|GPIO1[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[4\] " "Node: GPIO1\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:OdoL\|tickcount1\[0\] GPIO1\[4\] " "Register encoder:OdoL\|tickcount1\[0\] is being clocked by GPIO1\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458923989119 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458923989119 "|robinsun_fpga|GPIO1[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[5\] " "Node: GPIO1\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:OdoL\|tickcount2\[0\] GPIO1\[5\] " "Register encoder:OdoL\|tickcount2\[0\] is being clocked by GPIO1\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458923989120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458923989120 "|robinsun_fpga|GPIO1[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[10\] " "Node: GPIO1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotFV\|tickcount1\[0\] GPIO1\[10\] " "Register encoder:MotFV\|tickcount1\[0\] is being clocked by GPIO1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458923989120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458923989120 "|robinsun_fpga|GPIO1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[11\] " "Node: GPIO1\[11\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotFV\|tickcount2\[0\] GPIO1\[11\] " "Register encoder:MotFV\|tickcount2\[0\] is being clocked by GPIO1\[11\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458923989120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458923989120 "|robinsun_fpga|GPIO1[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[6\] " "Node: GPIO1\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotB\|tickcount1\[0\] GPIO1\[6\] " "Register encoder:MotB\|tickcount1\[0\] is being clocked by GPIO1\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458923989121 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458923989121 "|robinsun_fpga|GPIO1[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[7\] " "Node: GPIO1\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotB\|tickcount2\[0\] GPIO1\[7\] " "Register encoder:MotB\|tickcount2\[0\] is being clocked by GPIO1\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458923989121 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458923989121 "|robinsun_fpga|GPIO1[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[8\] " "Node: GPIO1\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotFH\|tickcount1\[0\] GPIO1\[8\] " "Register encoder:MotFH\|tickcount1\[0\] is being clocked by GPIO1\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458923989121 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458923989121 "|robinsun_fpga|GPIO1[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[9\] " "Node: GPIO1\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotFH\|tickcount2\[0\] GPIO1\[9\] " "Register encoder:MotFH\|tickcount2\[0\] is being clocked by GPIO1\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458923989122 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458923989122 "|robinsun_fpga|GPIO1[9]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1458923989211 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1458923989219 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1458923989221 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1458923989221 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1458923989221 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1458923989221 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1458923989221 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458923990370 ""}  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 10132 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458923990370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPIO1\[8\]~input (placed in PIN T10 (DIFFIO_B16n, DQS4B/CQ5B,DPCLK4)) " "Automatically promoted node GPIO1\[8\]~input (placed in PIN T10 (DIFFIO_B16n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458923990370 ""}  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 10112 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458923990370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPIO1_IN\[0\]~input (placed in PIN T9 (CLK12, DIFFCLK_7n)) " "Automatically promoted node GPIO1_IN\[0\]~input (placed in PIN T9 (CLK12, DIFFCLK_7n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458923990371 ""}  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 10133 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458923990371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPIO1_IN\[1\]~input (placed in PIN R9 (CLK13, DIFFCLK_7p)) " "Automatically promoted node GPIO1_IN\[1\]~input (placed in PIN R9 (CLK13, DIFFCLK_7p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458923990371 ""}  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 10134 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458923990371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPIO1\[1\]~input (placed in PIN T15 (DIFFIO_B23n, DQS0B/CQ1B,CDPCLK3)) " "Automatically promoted node GPIO1\[1\]~input (placed in PIN T15 (DIFFIO_B23n, DQS0B/CQ1B,CDPCLK3))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458923990371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "encoder:MotL\|direction\[0\] " "Destination node encoder:MotL\|direction\[0\]" {  } { { "encoder.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/encoder.sv" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 1375 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458923990371 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1458923990371 ""}  } { { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 10105 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458923990371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458923990371 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 6964 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458923990371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "encoder:MotB\|resetCounters  " "Automatically promoted node encoder:MotB\|resetCounters " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458923990372 ""}  } { { "encoder.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/encoder.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 1108 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458923990372 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458923990372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 9007 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458923990372 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 7553 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1458923990372 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1458923990372 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 8086 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458923990372 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1458923992856 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1458923992881 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1458923992897 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1458923992953 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1458923992984 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1458923993013 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1458923993014 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1458923993027 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1458923993787 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1458923993813 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1458923993813 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458923994769 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1458923995753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1458924001338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458924004332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1458924004565 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1458924013475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458924013475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1458924016650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1458924024308 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1458924024308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458924033418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1458924033424 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1458924033424 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.40 " "Total time spent on timing analysis during the Fitter is 6.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1458924033838 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1458924034150 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1458924035774 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1458924035911 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1458924036850 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458924039733 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "63 Cyclone IV E " "63 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 59 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 60 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 61 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCDLTM_ADC_BUSY 3.3-V LVTTL B8 " "Pin LCDLTM_ADC_BUSY uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCDLTM_ADC_BUSY } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCDLTM_ADC_BUSY" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 123 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCDLTM_ADC_DOUT 3.3-V LVTTL D3 " "Pin LCDLTM_ADC_DOUT uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCDLTM_ADC_DOUT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCDLTM_ADC_DOUT" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 126 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCDLTM_ADC_PENIRQ_n 3.3-V LVTTL A8 " "Pin LCDLTM_ADC_PENIRQ_n uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCDLTM_ADC_PENIRQ_n } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCDLTM_ADC_PENIRQ_n" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 127 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 57 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 58 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCDLTM_SDA 3.3-V LVTTL B12 " "Pin LCDLTM_SDA uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCDLTM_SDA } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCDLTM_SDA" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 133 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[24\] 3.3-V LVTTL N15 " "Pin GPIO1\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[24\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 104 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[25\] 3.3-V LVTTL P14 " "Pin GPIO1\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[25\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 105 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[26\] 3.3-V LVTTL L14 " "Pin GPIO1\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[26\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 106 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[27\] 3.3-V LVTTL N14 " "Pin GPIO1\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[27\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 107 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[28\] 3.3-V LVTTL M10 " "Pin GPIO1\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[28\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 108 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[33\] 3.3-V LVTTL J14 " "Pin GPIO1\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[33\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 110 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 48 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 33 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 49 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 50 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 51 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 52 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 53 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 32 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 54 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 55 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 56 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[0\] 3.3-V LVTTL F13 " "Pin GPIO1\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[0\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 86 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[1\] 3.3-V LVTTL T15 " "Pin GPIO1\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[1\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 87 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[2\] 3.3-V LVTTL T14 " "Pin GPIO1\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[2\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 88 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[3\] 3.3-V LVTTL T13 " "Pin GPIO1\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[3\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 89 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[4\] 3.3-V LVTTL R13 " "Pin GPIO1\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[4\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 90 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[5\] 3.3-V LVTTL T12 " "Pin GPIO1\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[5\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 91 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[6\] 3.3-V LVTTL R12 " "Pin GPIO1\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[6\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 92 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[7\] 3.3-V LVTTL T11 " "Pin GPIO1\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[7\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 93 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[8\] 3.3-V LVTTL T10 " "Pin GPIO1\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[8\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 94 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[9\] 3.3-V LVTTL R11 " "Pin GPIO1\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[9\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 95 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[10\] 3.3-V LVTTL P11 " "Pin GPIO1\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[10\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 96 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[11\] 3.3-V LVTTL R10 " "Pin GPIO1\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[11\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 97 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[12\] 3.3-V LVTTL N12 " "Pin GPIO1\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[12\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 23 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[13\] 3.3-V LVTTL P9 " "Pin GPIO1\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[13\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 98 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[14\] 3.3-V LVTTL N9 " "Pin GPIO1\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[14\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 24 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[15\] 3.3-V LVTTL N11 " "Pin GPIO1\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[15\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 99 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[16\] 3.3-V LVTTL L16 " "Pin GPIO1\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[16\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 25 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[17\] 3.3-V LVTTL K16 " "Pin GPIO1\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[17\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 100 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[18\] 3.3-V LVTTL R16 " "Pin GPIO1\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[18\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 26 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[19\] 3.3-V LVTTL L15 " "Pin GPIO1\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[19\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 101 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[20\] 3.3-V LVTTL P15 " "Pin GPIO1\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[20\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 27 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[21\] 3.3-V LVTTL P16 " "Pin GPIO1\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[21\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 102 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[22\] 3.3-V LVTTL R14 " "Pin GPIO1\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[22\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 28 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[23\] 3.3-V LVTTL N16 " "Pin GPIO1\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[23\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 103 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[29\] 3.3-V LVTTL L13 " "Pin GPIO1\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[29\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 109 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[30\] 3.3-V LVTTL J16 " "Pin GPIO1\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[30\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 29 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[31\] 3.3-V LVTTL K15 " "Pin GPIO1\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[31\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 30 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1\[32\] 3.3-V LVTTL J13 " "Pin GPIO1\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[32\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 31 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 122 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO1_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1_IN[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_IN\[0\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 111 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO1_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1_IN[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1_IN\[1\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 112 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 46 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 45 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 44 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 43 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 42 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 47 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1458924041541 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1458924041541 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "46 " "Following 46 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 57 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 58 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCDLTM_SDA a permanently disabled " "Pin LCDLTM_SDA has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCDLTM_SDA } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCDLTM_SDA" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 133 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[24\] a permanently disabled " "Pin GPIO1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[24\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 104 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[25\] a permanently disabled " "Pin GPIO1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[25\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 105 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[26\] a permanently disabled " "Pin GPIO1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[26\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 106 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[27\] a permanently disabled " "Pin GPIO1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[27\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 107 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[28\] a permanently disabled " "Pin GPIO1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[28\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 108 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[33\] a permanently disabled " "Pin GPIO1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[33\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 110 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 48 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 49 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 50 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently enabled " "Pin GPIO_2\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 51 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently enabled " "Pin GPIO_2\[5\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 52 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 53 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 54 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 55 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 56 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[0\] a permanently disabled " "Pin GPIO1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[0\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 86 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[1\] a permanently disabled " "Pin GPIO1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[1\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 87 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[2\] a permanently disabled " "Pin GPIO1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[2\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 88 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[3\] a permanently disabled " "Pin GPIO1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[3\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 89 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[4\] a permanently disabled " "Pin GPIO1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[4\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 90 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[5\] a permanently disabled " "Pin GPIO1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[5\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 91 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[6\] a permanently disabled " "Pin GPIO1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[6\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 92 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[7\] a permanently disabled " "Pin GPIO1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[7\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 93 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[8\] a permanently disabled " "Pin GPIO1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[8\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 94 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[9\] a permanently disabled " "Pin GPIO1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[9\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 95 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[10\] a permanently disabled " "Pin GPIO1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[10\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 96 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[11\] a permanently disabled " "Pin GPIO1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[11\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 97 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[12\] a permanently enabled " "Pin GPIO1\[12\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[12\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 23 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[13\] a permanently disabled " "Pin GPIO1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[13\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 98 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[14\] a permanently enabled " "Pin GPIO1\[14\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[14\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 24 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[15\] a permanently disabled " "Pin GPIO1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[15\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 99 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[16\] a permanently enabled " "Pin GPIO1\[16\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[16\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 25 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[17\] a permanently disabled " "Pin GPIO1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[17\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 100 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[18\] a permanently enabled " "Pin GPIO1\[18\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[18\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 26 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[19\] a permanently disabled " "Pin GPIO1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[19\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 101 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[20\] a permanently enabled " "Pin GPIO1\[20\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[20\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 27 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[21\] a permanently disabled " "Pin GPIO1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[21\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 102 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[22\] a permanently enabled " "Pin GPIO1\[22\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[22\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 28 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[23\] a permanently disabled " "Pin GPIO1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[23\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 103 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[29\] a permanently disabled " "Pin GPIO1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[29\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 109 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[30\] a permanently enabled " "Pin GPIO1\[30\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[30\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 29 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[31\] a permanently enabled " "Pin GPIO1\[31\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[31\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 30 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[32\] a permanently enabled " "Pin GPIO1\[32\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO1[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[32\]" } } } } { "robinsun_fpga.sv" "" { Text "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun_fpga.sv" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/" { { 0 { 0 ""} 0 31 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1458924041557 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1458924041557 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun-fpga.fit.smsg " "Generated suppressed messages file C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/robinsun-fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1458924042994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1574 " "Peak virtual memory: 1574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458924046654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 17:40:46 2016 " "Processing ended: Fri Mar 25 17:40:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458924046654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458924046654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458924046654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1458924046654 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27003@quartus-lic-didac.sipr.ucl.ac.be " "Can't contact license server \"27003@quartus-lic-didac.sipr.ucl.ac.be\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Fitter" 0 -1 1458924063838 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1458924063847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458924063850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 17:40:53 2016 " "Processing started: Fri Mar 25 17:40:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458924063850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1458924063850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off robinsun-fpga -c robinsun-fpga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off robinsun-fpga -c robinsun-fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1458924063850 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1458924068320 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1458924068426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "629 " "Peak virtual memory: 629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458924069857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 17:41:09 2016 " "Processing ended: Fri Mar 25 17:41:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458924069857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458924069857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458924069857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1458924069857 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1458924070954 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27003@quartus-lic-didac.sipr.ucl.ac.be " "Can't contact license server \"27003@quartus-lic-didac.sipr.ucl.ac.be\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Assembler" 0 -1 1458924084628 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1458924085367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458924085370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 17:41:14 2016 " "Processing started: Fri Mar 25 17:41:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458924085370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458924085370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta robinsun-fpga -c robinsun-fpga " "Command: quartus_sta robinsun-fpga -c robinsun-fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458924085371 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1458924085825 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1458924086710 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1458924086845 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1458924086845 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458924088299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1458924088299 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1458924088299 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1458924088299 ""}
{ "Info" "ISTA_SDC_FOUND" "robinsun_fpga.sdc " "Reading SDC File: 'robinsun_fpga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1458924088372 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1458924088375 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[6\] " "Node: GPIO1\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotB\|direction\[0\] GPIO1\[6\] " "Register encoder:MotB\|direction\[0\] is being clocked by GPIO1\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924088442 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924088442 "|robinsun_fpga|GPIO1[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[7\] " "Node: GPIO1\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotB\|tickcount4\[0\] GPIO1\[7\] " "Register encoder:MotB\|tickcount4\[0\] is being clocked by GPIO1\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924088443 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924088443 "|robinsun_fpga|GPIO1[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[8\] " "Node: GPIO1\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotFH\|tickcount1\[0\] GPIO1\[8\] " "Register encoder:MotFH\|tickcount1\[0\] is being clocked by GPIO1\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924088444 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924088444 "|robinsun_fpga|GPIO1[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[9\] " "Node: GPIO1\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotFH\|tickcount2\[0\] GPIO1\[9\] " "Register encoder:MotFH\|tickcount2\[0\] is being clocked by GPIO1\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924088445 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924088445 "|robinsun_fpga|GPIO1[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[4\] " "Node: GPIO1\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:OdoL\|direction\[0\] GPIO1\[4\] " "Register encoder:OdoL\|direction\[0\] is being clocked by GPIO1\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924088445 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924088445 "|robinsun_fpga|GPIO1[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[3\] " "Node: GPIO1\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:OdoR\|tickcount4\[0\] GPIO1\[3\] " "Register encoder:OdoR\|tickcount4\[0\] is being clocked by GPIO1\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924088446 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924088446 "|robinsun_fpga|GPIO1[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[2\] " "Node: GPIO1\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:OdoR\|tickcount3\[0\] GPIO1\[2\] " "Register encoder:OdoR\|tickcount3\[0\] is being clocked by GPIO1\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924088447 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924088447 "|robinsun_fpga|GPIO1[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1_IN\[0\] " "Node: GPIO1_IN\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotR\|tickcount1\[0\] GPIO1_IN\[0\] " "Register encoder:MotR\|tickcount1\[0\] is being clocked by GPIO1_IN\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924088447 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924088447 "|robinsun_fpga|GPIO1_IN[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[0\] " "Node: GPIO1\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotR\|tickcount2\[0\] GPIO1\[0\] " "Register encoder:MotR\|tickcount2\[0\] is being clocked by GPIO1\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924088448 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924088448 "|robinsun_fpga|GPIO1[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[10\] " "Node: GPIO1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotFV\|direction\[0\] GPIO1\[10\] " "Register encoder:MotFV\|direction\[0\] is being clocked by GPIO1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924088449 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924088449 "|robinsun_fpga|GPIO1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[11\] " "Node: GPIO1\[11\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotFV\|tickcount4\[0\] GPIO1\[11\] " "Register encoder:MotFV\|tickcount4\[0\] is being clocked by GPIO1\[11\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924088450 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924088450 "|robinsun_fpga|GPIO1[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1_IN\[1\] " "Node: GPIO1_IN\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotL\|direction\[0\] GPIO1_IN\[1\] " "Register encoder:MotL\|direction\[0\] is being clocked by GPIO1_IN\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924088453 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924088453 "|robinsun_fpga|GPIO1_IN[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[5\] " "Node: GPIO1\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:OdoL\|tickcount2\[0\] GPIO1\[5\] " "Register encoder:OdoL\|tickcount2\[0\] is being clocked by GPIO1\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924088453 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924088453 "|robinsun_fpga|GPIO1[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[1\] " "Node: GPIO1\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotL\|tickcount4\[0\] GPIO1\[1\] " "Register encoder:MotL\|tickcount4\[0\] is being clocked by GPIO1\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924088454 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924088454 "|robinsun_fpga|GPIO1[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1458924088760 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1458924088835 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1458924088887 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1458924089147 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1458924089147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.363 " "Worst-case setup slack is -7.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924089162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924089162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.363             -30.088 CLOCK_50  " "   -7.363             -30.088 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924089162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.290               0.000 altera_reserved_tck  " "   42.290               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924089162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458924089162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.293 " "Worst-case hold slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924089204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924089204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 CLOCK_50  " "    0.293               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924089204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924089204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458924089204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.467 " "Worst-case recovery slack is 48.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924089223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924089223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.467               0.000 altera_reserved_tck  " "   48.467               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924089223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458924089223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.014 " "Worst-case removal slack is 1.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924089243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924089243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.014               0.000 altera_reserved_tck  " "    1.014               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924089243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458924089243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.483 " "Worst-case minimum pulse width slack is 9.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924089262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924089262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.483               0.000 CLOCK_50  " "    9.483               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924089262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.491               0.000 altera_reserved_tck  " "   49.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924089262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458924089262 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1458924090617 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1458924090709 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1458924093055 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[6\] " "Node: GPIO1\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotB\|direction\[0\] GPIO1\[6\] " "Register encoder:MotB\|direction\[0\] is being clocked by GPIO1\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924093505 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924093505 "|robinsun_fpga|GPIO1[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[7\] " "Node: GPIO1\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotB\|tickcount4\[0\] GPIO1\[7\] " "Register encoder:MotB\|tickcount4\[0\] is being clocked by GPIO1\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924093505 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924093505 "|robinsun_fpga|GPIO1[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[8\] " "Node: GPIO1\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotFH\|tickcount1\[0\] GPIO1\[8\] " "Register encoder:MotFH\|tickcount1\[0\] is being clocked by GPIO1\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924093506 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924093506 "|robinsun_fpga|GPIO1[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[9\] " "Node: GPIO1\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotFH\|tickcount2\[0\] GPIO1\[9\] " "Register encoder:MotFH\|tickcount2\[0\] is being clocked by GPIO1\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924093507 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924093507 "|robinsun_fpga|GPIO1[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[4\] " "Node: GPIO1\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:OdoL\|direction\[0\] GPIO1\[4\] " "Register encoder:OdoL\|direction\[0\] is being clocked by GPIO1\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924093507 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924093507 "|robinsun_fpga|GPIO1[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[3\] " "Node: GPIO1\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:OdoR\|tickcount4\[0\] GPIO1\[3\] " "Register encoder:OdoR\|tickcount4\[0\] is being clocked by GPIO1\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924093508 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924093508 "|robinsun_fpga|GPIO1[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[2\] " "Node: GPIO1\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:OdoR\|tickcount3\[0\] GPIO1\[2\] " "Register encoder:OdoR\|tickcount3\[0\] is being clocked by GPIO1\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924093508 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924093508 "|robinsun_fpga|GPIO1[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1_IN\[0\] " "Node: GPIO1_IN\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotR\|tickcount1\[0\] GPIO1_IN\[0\] " "Register encoder:MotR\|tickcount1\[0\] is being clocked by GPIO1_IN\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924093509 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924093509 "|robinsun_fpga|GPIO1_IN[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[0\] " "Node: GPIO1\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotR\|tickcount2\[0\] GPIO1\[0\] " "Register encoder:MotR\|tickcount2\[0\] is being clocked by GPIO1\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924093510 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924093510 "|robinsun_fpga|GPIO1[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[10\] " "Node: GPIO1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotFV\|direction\[0\] GPIO1\[10\] " "Register encoder:MotFV\|direction\[0\] is being clocked by GPIO1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924093510 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924093510 "|robinsun_fpga|GPIO1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[11\] " "Node: GPIO1\[11\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotFV\|tickcount4\[0\] GPIO1\[11\] " "Register encoder:MotFV\|tickcount4\[0\] is being clocked by GPIO1\[11\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924093511 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924093511 "|robinsun_fpga|GPIO1[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1_IN\[1\] " "Node: GPIO1_IN\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotL\|direction\[0\] GPIO1_IN\[1\] " "Register encoder:MotL\|direction\[0\] is being clocked by GPIO1_IN\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924093511 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924093511 "|robinsun_fpga|GPIO1_IN[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[5\] " "Node: GPIO1\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:OdoL\|tickcount2\[0\] GPIO1\[5\] " "Register encoder:OdoL\|tickcount2\[0\] is being clocked by GPIO1\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924093512 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924093512 "|robinsun_fpga|GPIO1[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[1\] " "Node: GPIO1\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotL\|tickcount4\[0\] GPIO1\[1\] " "Register encoder:MotL\|tickcount4\[0\] is being clocked by GPIO1\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924093513 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924093513 "|robinsun_fpga|GPIO1[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1458924093524 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1458924093612 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1458924093612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.437 " "Worst-case setup slack is -4.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924093630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924093630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.437             -14.214 CLOCK_50  " "   -4.437             -14.214 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924093630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.164               0.000 altera_reserved_tck  " "   43.164               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924093630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458924093630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924093707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924093707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 CLOCK_50  " "    0.290               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924093707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924093707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458924093707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.698 " "Worst-case recovery slack is 48.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924093737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924093737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.698               0.000 altera_reserved_tck  " "   48.698               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924093737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458924093737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.912 " "Worst-case removal slack is 0.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924093758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924093758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.912               0.000 altera_reserved_tck  " "    0.912               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924093758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458924093758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.486 " "Worst-case minimum pulse width slack is 9.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924093778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924093778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.486               0.000 CLOCK_50  " "    9.486               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924093778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.440               0.000 altera_reserved_tck  " "   49.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924093778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458924093778 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1458924095130 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[6\] " "Node: GPIO1\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotB\|direction\[0\] GPIO1\[6\] " "Register encoder:MotB\|direction\[0\] is being clocked by GPIO1\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924095883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924095883 "|robinsun_fpga|GPIO1[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[7\] " "Node: GPIO1\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotB\|tickcount4\[0\] GPIO1\[7\] " "Register encoder:MotB\|tickcount4\[0\] is being clocked by GPIO1\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924095883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924095883 "|robinsun_fpga|GPIO1[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[8\] " "Node: GPIO1\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotFH\|tickcount1\[0\] GPIO1\[8\] " "Register encoder:MotFH\|tickcount1\[0\] is being clocked by GPIO1\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924095884 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924095884 "|robinsun_fpga|GPIO1[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[9\] " "Node: GPIO1\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotFH\|tickcount2\[0\] GPIO1\[9\] " "Register encoder:MotFH\|tickcount2\[0\] is being clocked by GPIO1\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924095885 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924095885 "|robinsun_fpga|GPIO1[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[4\] " "Node: GPIO1\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:OdoL\|direction\[0\] GPIO1\[4\] " "Register encoder:OdoL\|direction\[0\] is being clocked by GPIO1\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924095885 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924095885 "|robinsun_fpga|GPIO1[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[3\] " "Node: GPIO1\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:OdoR\|tickcount4\[0\] GPIO1\[3\] " "Register encoder:OdoR\|tickcount4\[0\] is being clocked by GPIO1\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924095886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924095886 "|robinsun_fpga|GPIO1[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[2\] " "Node: GPIO1\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:OdoR\|tickcount3\[0\] GPIO1\[2\] " "Register encoder:OdoR\|tickcount3\[0\] is being clocked by GPIO1\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924095887 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924095887 "|robinsun_fpga|GPIO1[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1_IN\[0\] " "Node: GPIO1_IN\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotR\|tickcount1\[0\] GPIO1_IN\[0\] " "Register encoder:MotR\|tickcount1\[0\] is being clocked by GPIO1_IN\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924095887 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924095887 "|robinsun_fpga|GPIO1_IN[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[0\] " "Node: GPIO1\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotR\|tickcount2\[0\] GPIO1\[0\] " "Register encoder:MotR\|tickcount2\[0\] is being clocked by GPIO1\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924095888 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924095888 "|robinsun_fpga|GPIO1[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[10\] " "Node: GPIO1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotFV\|direction\[0\] GPIO1\[10\] " "Register encoder:MotFV\|direction\[0\] is being clocked by GPIO1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924095889 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924095889 "|robinsun_fpga|GPIO1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[11\] " "Node: GPIO1\[11\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotFV\|tickcount4\[0\] GPIO1\[11\] " "Register encoder:MotFV\|tickcount4\[0\] is being clocked by GPIO1\[11\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924095890 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924095890 "|robinsun_fpga|GPIO1[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1_IN\[1\] " "Node: GPIO1_IN\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotL\|direction\[0\] GPIO1_IN\[1\] " "Register encoder:MotL\|direction\[0\] is being clocked by GPIO1_IN\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924095890 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924095890 "|robinsun_fpga|GPIO1_IN[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[5\] " "Node: GPIO1\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:OdoL\|tickcount2\[0\] GPIO1\[5\] " "Register encoder:OdoL\|tickcount2\[0\] is being clocked by GPIO1\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924095891 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924095891 "|robinsun_fpga|GPIO1[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO1\[1\] " "Node: GPIO1\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register encoder:MotL\|tickcount4\[0\] GPIO1\[1\] " "Register encoder:MotL\|tickcount4\[0\] is being clocked by GPIO1\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1458924095892 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1458924095892 "|robinsun_fpga|GPIO1[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1458924095905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.333 " "Worst-case setup slack is 4.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924095963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924095963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.333               0.000 CLOCK_50  " "    4.333               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924095963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.860               0.000 altera_reserved_tck  " "   45.860               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924095963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458924095963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924096016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924096016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 CLOCK_50  " "    0.141               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924096016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924096016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458924096016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.431 " "Worst-case recovery slack is 49.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924096047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924096047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.431               0.000 altera_reserved_tck  " "   49.431               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924096047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458924096047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.557 " "Worst-case removal slack is 0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924096078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924096078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 altera_reserved_tck  " "    0.557               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924096078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458924096078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.206 " "Worst-case minimum pulse width slack is 9.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924096106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924096106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.206               0.000 CLOCK_50  " "    9.206               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924096106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.294               0.000 altera_reserved_tck  " "   49.294               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458924096106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458924096106 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1458924099207 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1458924099210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "790 " "Peak virtual memory: 790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458924099898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 17:41:39 2016 " "Processing ended: Fri Mar 25 17:41:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458924099898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458924099898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458924099898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458924099898 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27003@quartus-lic-didac.sipr.ucl.ac.be " "Can't contact license server \"27003@quartus-lic-didac.sipr.ucl.ac.be\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Quartus II" 0 -1 1458924115708 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458924115718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458924115722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 17:41:45 2016 " "Processing started: Fri Mar 25 17:41:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458924115722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458924115722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off robinsun-fpga -c robinsun-fpga " "Command: quartus_eda --read_settings_files=off --write_settings_files=off robinsun-fpga -c robinsun-fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458924115722 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "robinsun-fpga_6_1200mv_85c_slow.vo C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/simulation/modelsim/ simulation " "Generated file robinsun-fpga_6_1200mv_85c_slow.vo in folder \"C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458924120058 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "robinsun-fpga_6_1200mv_0c_slow.vo C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/simulation/modelsim/ simulation " "Generated file robinsun-fpga_6_1200mv_0c_slow.vo in folder \"C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458924121794 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "robinsun-fpga_min_1200mv_0c_fast.vo C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/simulation/modelsim/ simulation " "Generated file robinsun-fpga_min_1200mv_0c_fast.vo in folder \"C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458924123570 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "robinsun-fpga.vo C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/simulation/modelsim/ simulation " "Generated file robinsun-fpga.vo in folder \"C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458924125302 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "robinsun-fpga_6_1200mv_85c_v_slow.sdo C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/simulation/modelsim/ simulation " "Generated file robinsun-fpga_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458924127160 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "robinsun-fpga_6_1200mv_0c_v_slow.sdo C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/simulation/modelsim/ simulation " "Generated file robinsun-fpga_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458924128844 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "robinsun-fpga_min_1200mv_0c_v_fast.sdo C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/simulation/modelsim/ simulation " "Generated file robinsun-fpga_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458924130622 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "robinsun-fpga_v.sdo C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/simulation/modelsim/ simulation " "Generated file robinsun-fpga_v.sdo in folder \"C:/Users/Martin/Desktop/UCL/Master1/Q8/Q8.Mechatronics/FPGA+PIC32/robinsun-fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458924132362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458924133100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 17:42:13 2016 " "Processing ended: Fri Mar 25 17:42:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458924133100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458924133100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458924133100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458924133100 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 199 s " "Quartus II Full Compilation was successful. 0 errors, 199 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458924134020 ""}
