--
--	Conversion of MuxAdvance.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Fri May 12 13:22:49 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_1860 : bit;
SIGNAL \Pump_AL:Net_61\ : bit;
SIGNAL Net_1878 : bit;
SIGNAL one : bit;
SIGNAL \Pump_AL:BUART:clock_op\ : bit;
SIGNAL \Pump_AL:BUART:reset_reg\ : bit;
SIGNAL \Pump_AL:BUART:tx_hd_send_break\ : bit;
SIGNAL \Pump_AL:BUART:HalfDuplexSend\ : bit;
SIGNAL \Pump_AL:BUART:FinalParityType_1\ : bit;
SIGNAL \Pump_AL:BUART:FinalParityType_0\ : bit;
SIGNAL \Pump_AL:BUART:FinalAddrMode_2\ : bit;
SIGNAL \Pump_AL:BUART:FinalAddrMode_1\ : bit;
SIGNAL \Pump_AL:BUART:FinalAddrMode_0\ : bit;
SIGNAL \Pump_AL:BUART:tx_ctrl_mark\ : bit;
SIGNAL \Pump_AL:BUART:reset_reg_dp\ : bit;
SIGNAL \Pump_AL:BUART:reset_sr\ : bit;
SIGNAL \Pump_AL:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_1853 : bit;
SIGNAL \Pump_AL:BUART:txn\ : bit;
SIGNAL Net_1859 : bit;
SIGNAL \Pump_AL:BUART:tx_interrupt_out\ : bit;
SIGNAL \Pump_AL:BUART:rx_interrupt_out\ : bit;
SIGNAL \Pump_AL:BUART:tx_state_1\ : bit;
SIGNAL \Pump_AL:BUART:tx_state_0\ : bit;
SIGNAL \Pump_AL:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL zero : bit;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:tx_shift_out\ : bit;
SIGNAL \Pump_AL:BUART:tx_fifo_notfull\ : bit;
SIGNAL \Pump_AL:BUART:tx_fifo_empty\ : bit;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:counter_load\ : bit;
SIGNAL \Pump_AL:BUART:tx_state_2\ : bit;
SIGNAL \Pump_AL:BUART:tx_bitclk\ : bit;
SIGNAL \Pump_AL:BUART:counter_load_not\ : bit;
SIGNAL \Pump_AL:BUART:tx_bitclk_dp\ : bit;
SIGNAL \Pump_AL:BUART:tx_counter_dp\ : bit;
SIGNAL \Pump_AL:BUART:sc_out_7\ : bit;
SIGNAL \Pump_AL:BUART:sc_out_6\ : bit;
SIGNAL \Pump_AL:BUART:sc_out_5\ : bit;
SIGNAL \Pump_AL:BUART:sc_out_4\ : bit;
SIGNAL \Pump_AL:BUART:sc_out_3\ : bit;
SIGNAL \Pump_AL:BUART:sc_out_2\ : bit;
SIGNAL \Pump_AL:BUART:sc_out_1\ : bit;
SIGNAL \Pump_AL:BUART:sc_out_0\ : bit;
SIGNAL \Pump_AL:BUART:tx_counter_tc\ : bit;
SIGNAL \Pump_AL:BUART:tx_status_6\ : bit;
SIGNAL \Pump_AL:BUART:tx_status_5\ : bit;
SIGNAL \Pump_AL:BUART:tx_status_4\ : bit;
SIGNAL \Pump_AL:BUART:tx_status_0\ : bit;
SIGNAL \Pump_AL:BUART:tx_status_1\ : bit;
SIGNAL \Pump_AL:BUART:tx_status_2\ : bit;
SIGNAL \Pump_AL:BUART:tx_status_3\ : bit;
SIGNAL Net_1857 : bit;
SIGNAL \Pump_AL:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \Pump_AL:BUART:tx_mark\ : bit;
SIGNAL \Pump_AL:BUART:tx_parity_bit\ : bit;
SIGNAL \Pump_AL:BUART:rx_addressmatch\ : bit;
SIGNAL \Pump_AL:BUART:rx_addressmatch1\ : bit;
SIGNAL \Pump_AL:BUART:rx_addressmatch2\ : bit;
SIGNAL \Pump_AL:BUART:rx_state_1\ : bit;
SIGNAL \Pump_AL:BUART:rx_state_0\ : bit;
SIGNAL \Pump_AL:BUART:rx_bitclk_enable\ : bit;
SIGNAL \Pump_AL:BUART:rx_postpoll\ : bit;
ATTRIBUTE soft of \Pump_AL:BUART:rx_postpoll\:SIGNAL IS '1';
SIGNAL \Pump_AL:BUART:rx_load_fifo\ : bit;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:hd_shift_out\ : bit;
SIGNAL \Pump_AL:BUART:rx_fifonotempty\ : bit;
SIGNAL \Pump_AL:BUART:rx_fifofull\ : bit;
SIGNAL \Pump_AL:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \Pump_AL:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:rx_counter_load\ : bit;
SIGNAL \Pump_AL:BUART:rx_state_3\ : bit;
SIGNAL \Pump_AL:BUART:rx_state_2\ : bit;
SIGNAL \Pump_AL:BUART:rx_bitclk_pre\ : bit;
SIGNAL \Pump_AL:BUART:rx_count_2\ : bit;
SIGNAL \Pump_AL:BUART:rx_count_1\ : bit;
SIGNAL \Pump_AL:BUART:rx_count_0\ : bit;
SIGNAL \Pump_AL:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \Pump_AL:BUART:rx_count_6\ : bit;
SIGNAL \Pump_AL:BUART:rx_count_5\ : bit;
SIGNAL \Pump_AL:BUART:rx_count_4\ : bit;
SIGNAL \Pump_AL:BUART:rx_count_3\ : bit;
SIGNAL \Pump_AL:BUART:rx_count7_tc\ : bit;
SIGNAL \Pump_AL:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \Pump_AL:BUART:rx_bitclk\ : bit;
SIGNAL \Pump_AL:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \Pump_AL:BUART:rx_poll_bit1\ : bit;
SIGNAL \Pump_AL:BUART:rx_poll_bit2\ : bit;
SIGNAL \Pump_AL:BUART:pollingrange\ : bit;
SIGNAL \Pump_AL:BUART:pollcount_1\ : bit;
SIGNAL Net_1854 : bit;
SIGNAL add_vv_vv_MODGEN_1_1 : bit;
SIGNAL \Pump_AL:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_1_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \Pump_AL:BUART:rx_status_0\ : bit;
SIGNAL \Pump_AL:BUART:rx_markspace_status\ : bit;
SIGNAL \Pump_AL:BUART:rx_status_1\ : bit;
SIGNAL \Pump_AL:BUART:rx_status_2\ : bit;
SIGNAL \Pump_AL:BUART:rx_parity_error_status\ : bit;
SIGNAL \Pump_AL:BUART:rx_status_3\ : bit;
SIGNAL \Pump_AL:BUART:rx_stop_bit_error\ : bit;
SIGNAL \Pump_AL:BUART:rx_status_4\ : bit;
SIGNAL \Pump_AL:BUART:rx_status_5\ : bit;
SIGNAL \Pump_AL:BUART:rx_status_6\ : bit;
SIGNAL \Pump_AL:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1856 : bit;
SIGNAL \Pump_AL:BUART:rx_markspace_pre\ : bit;
SIGNAL \Pump_AL:BUART:rx_parity_error_pre\ : bit;
SIGNAL \Pump_AL:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \Pump_AL:BUART:rx_address_detected\ : bit;
SIGNAL \Pump_AL:BUART:rx_last\ : bit;
SIGNAL \Pump_AL:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \Pump_AL:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \Pump_AL:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_TW_net_0 : bit;
SIGNAL tmpIO_0__Rx_TW_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_TW_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_TW_net_0 : bit;
SIGNAL tmpOE__Tx_TW_net_0 : bit;
SIGNAL tmpFB_0__Tx_TW_net_0 : bit;
SIGNAL tmpIO_0__Tx_TW_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_TW_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_TW_net_0 : bit;
SIGNAL \LCD1:Net_9\ : bit;
SIGNAL Net_1836 : bit;
SIGNAL \LCD1:Net_61\ : bit;
SIGNAL \LCD1:BUART:clock_op\ : bit;
SIGNAL \LCD1:BUART:reset_reg\ : bit;
SIGNAL \LCD1:BUART:tx_hd_send_break\ : bit;
SIGNAL \LCD1:BUART:HalfDuplexSend\ : bit;
SIGNAL \LCD1:BUART:FinalParityType_1\ : bit;
SIGNAL \LCD1:BUART:FinalParityType_0\ : bit;
SIGNAL \LCD1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \LCD1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \LCD1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \LCD1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \LCD1:BUART:reset_reg_dp\ : bit;
SIGNAL \LCD1:BUART:reset_sr\ : bit;
SIGNAL \LCD1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_1828 : bit;
SIGNAL \LCD1:BUART:txn\ : bit;
SIGNAL Net_1835 : bit;
SIGNAL \LCD1:BUART:tx_interrupt_out\ : bit;
SIGNAL \LCD1:BUART:rx_interrupt_out\ : bit;
SIGNAL \LCD1:BUART:tx_state_1\ : bit;
SIGNAL \LCD1:BUART:tx_state_0\ : bit;
SIGNAL \LCD1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \LCD1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:tx_shift_out\ : bit;
SIGNAL \LCD1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \LCD1:BUART:tx_fifo_empty\ : bit;
SIGNAL \LCD1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:counter_load\ : bit;
SIGNAL \LCD1:BUART:tx_state_2\ : bit;
SIGNAL \LCD1:BUART:tx_bitclk\ : bit;
SIGNAL \LCD1:BUART:counter_load_not\ : bit;
SIGNAL \LCD1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \LCD1:BUART:tx_counter_dp\ : bit;
SIGNAL \LCD1:BUART:sc_out_7\ : bit;
SIGNAL \LCD1:BUART:sc_out_6\ : bit;
SIGNAL \LCD1:BUART:sc_out_5\ : bit;
SIGNAL \LCD1:BUART:sc_out_4\ : bit;
SIGNAL \LCD1:BUART:sc_out_3\ : bit;
SIGNAL \LCD1:BUART:sc_out_2\ : bit;
SIGNAL \LCD1:BUART:sc_out_1\ : bit;
SIGNAL \LCD1:BUART:sc_out_0\ : bit;
SIGNAL \LCD1:BUART:tx_counter_tc\ : bit;
SIGNAL \LCD1:BUART:tx_status_6\ : bit;
SIGNAL \LCD1:BUART:tx_status_5\ : bit;
SIGNAL \LCD1:BUART:tx_status_4\ : bit;
SIGNAL \LCD1:BUART:tx_status_0\ : bit;
SIGNAL \LCD1:BUART:tx_status_1\ : bit;
SIGNAL \LCD1:BUART:tx_status_2\ : bit;
SIGNAL \LCD1:BUART:tx_status_3\ : bit;
SIGNAL Net_1832 : bit;
SIGNAL \LCD1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \LCD1:BUART:tx_mark\ : bit;
SIGNAL \LCD1:BUART:tx_parity_bit\ : bit;
SIGNAL \LCD1:BUART:rx_addressmatch\ : bit;
SIGNAL \LCD1:BUART:rx_addressmatch1\ : bit;
SIGNAL \LCD1:BUART:rx_addressmatch2\ : bit;
SIGNAL \LCD1:BUART:rx_state_1\ : bit;
SIGNAL \LCD1:BUART:rx_state_0\ : bit;
SIGNAL \LCD1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \LCD1:BUART:rx_postpoll\ : bit;
SIGNAL \LCD1:BUART:rx_load_fifo\ : bit;
SIGNAL \LCD1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:hd_shift_out\ : bit;
SIGNAL \LCD1:BUART:rx_fifonotempty\ : bit;
SIGNAL \LCD1:BUART:rx_fifofull\ : bit;
SIGNAL \LCD1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \LCD1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \LCD1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:rx_counter_load\ : bit;
SIGNAL \LCD1:BUART:rx_state_3\ : bit;
SIGNAL \LCD1:BUART:rx_state_2\ : bit;
SIGNAL \LCD1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \LCD1:BUART:rx_count_2\ : bit;
SIGNAL \LCD1:BUART:rx_count_1\ : bit;
SIGNAL \LCD1:BUART:rx_count_0\ : bit;
SIGNAL \LCD1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \LCD1:BUART:rx_count_6\ : bit;
SIGNAL \LCD1:BUART:rx_count_5\ : bit;
SIGNAL \LCD1:BUART:rx_count_4\ : bit;
SIGNAL \LCD1:BUART:rx_count_3\ : bit;
SIGNAL \LCD1:BUART:rx_count7_tc\ : bit;
SIGNAL \LCD1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \LCD1:BUART:rx_bitclk\ : bit;
SIGNAL \LCD1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \LCD1:BUART:rx_poll_bit1\ : bit;
SIGNAL \LCD1:BUART:rx_poll_bit2\ : bit;
SIGNAL \LCD1:BUART:pollingrange\ : bit;
SIGNAL \LCD1:BUART:pollcount_1\ : bit;
SIGNAL Net_1829 : bit;
SIGNAL add_vv_vv_MODGEN_6_1 : bit;
SIGNAL \LCD1:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_6_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL cmp_vv_vv_MODGEN_8 : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \LCD1:BUART:rx_status_0\ : bit;
SIGNAL \LCD1:BUART:rx_markspace_status\ : bit;
SIGNAL \LCD1:BUART:rx_status_1\ : bit;
SIGNAL \LCD1:BUART:rx_status_2\ : bit;
SIGNAL \LCD1:BUART:rx_parity_error_status\ : bit;
SIGNAL \LCD1:BUART:rx_status_3\ : bit;
SIGNAL \LCD1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \LCD1:BUART:rx_status_4\ : bit;
SIGNAL \LCD1:BUART:rx_status_5\ : bit;
SIGNAL \LCD1:BUART:rx_status_6\ : bit;
SIGNAL \LCD1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1831 : bit;
SIGNAL \LCD1:BUART:rx_markspace_pre\ : bit;
SIGNAL \LCD1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \LCD1:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_9 : bit;
SIGNAL \LCD1:BUART:rx_address_detected\ : bit;
SIGNAL \LCD1:BUART:rx_last\ : bit;
SIGNAL \LCD1:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_10 : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:newa_6\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:newa_5\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:newa_4\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:newa_3\ : bit;
SIGNAL MODIN8_6 : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:newa_2\ : bit;
SIGNAL MODIN8_5 : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL MODIN8_4 : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL MODIN8_3 : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:newb_6\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:newb_5\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:newb_4\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:newb_3\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:newb_2\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:dataa_6\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:dataa_5\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:dataa_4\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:dataa_3\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:dataa_2\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:datab_6\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:datab_5\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:datab_4\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:datab_3\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:datab_2\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:lta_6\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:gta_6\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:lta_5\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:gta_5\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:lta_4\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:gta_4\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:lta_3\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:gta_3\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:lta_2\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:gta_2\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:MODULE_10:eq\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:MODULE_10:eq\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:MODULE_10:lte\:SIGNAL IS 2;
SIGNAL \Code_Bar:Net_9\ : bit;
SIGNAL Net_1893 : bit;
SIGNAL \Code_Bar:Net_61\ : bit;
SIGNAL \Code_Bar:BUART:clock_op\ : bit;
SIGNAL \Code_Bar:BUART:reset_reg\ : bit;
SIGNAL \Code_Bar:BUART:tx_hd_send_break\ : bit;
SIGNAL \Code_Bar:BUART:HalfDuplexSend\ : bit;
SIGNAL \Code_Bar:BUART:FinalParityType_1\ : bit;
SIGNAL \Code_Bar:BUART:FinalParityType_0\ : bit;
SIGNAL \Code_Bar:BUART:FinalAddrMode_2\ : bit;
SIGNAL \Code_Bar:BUART:FinalAddrMode_1\ : bit;
SIGNAL \Code_Bar:BUART:FinalAddrMode_0\ : bit;
SIGNAL \Code_Bar:BUART:tx_ctrl_mark\ : bit;
SIGNAL \Code_Bar:BUART:reset_reg_dp\ : bit;
SIGNAL \Code_Bar:BUART:reset_sr\ : bit;
SIGNAL \Code_Bar:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_1841 : bit;
SIGNAL \Code_Bar:BUART:txn\ : bit;
SIGNAL Net_1892 : bit;
SIGNAL \Code_Bar:BUART:tx_interrupt_out\ : bit;
SIGNAL \Code_Bar:BUART:rx_interrupt_out\ : bit;
SIGNAL \Code_Bar:BUART:tx_state_1\ : bit;
SIGNAL \Code_Bar:BUART:tx_state_0\ : bit;
SIGNAL \Code_Bar:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:tx_shift_out\ : bit;
SIGNAL \Code_Bar:BUART:tx_fifo_notfull\ : bit;
SIGNAL \Code_Bar:BUART:tx_fifo_empty\ : bit;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:counter_load\ : bit;
SIGNAL \Code_Bar:BUART:tx_state_2\ : bit;
SIGNAL \Code_Bar:BUART:tx_bitclk\ : bit;
SIGNAL \Code_Bar:BUART:counter_load_not\ : bit;
SIGNAL \Code_Bar:BUART:tx_bitclk_dp\ : bit;
SIGNAL \Code_Bar:BUART:tx_counter_dp\ : bit;
SIGNAL \Code_Bar:BUART:sc_out_7\ : bit;
SIGNAL \Code_Bar:BUART:sc_out_6\ : bit;
SIGNAL \Code_Bar:BUART:sc_out_5\ : bit;
SIGNAL \Code_Bar:BUART:sc_out_4\ : bit;
SIGNAL \Code_Bar:BUART:sc_out_3\ : bit;
SIGNAL \Code_Bar:BUART:sc_out_2\ : bit;
SIGNAL \Code_Bar:BUART:sc_out_1\ : bit;
SIGNAL \Code_Bar:BUART:sc_out_0\ : bit;
SIGNAL \Code_Bar:BUART:tx_counter_tc\ : bit;
SIGNAL \Code_Bar:BUART:tx_status_6\ : bit;
SIGNAL \Code_Bar:BUART:tx_status_5\ : bit;
SIGNAL \Code_Bar:BUART:tx_status_4\ : bit;
SIGNAL \Code_Bar:BUART:tx_status_0\ : bit;
SIGNAL \Code_Bar:BUART:tx_status_1\ : bit;
SIGNAL \Code_Bar:BUART:tx_status_2\ : bit;
SIGNAL \Code_Bar:BUART:tx_status_3\ : bit;
SIGNAL Net_1889 : bit;
SIGNAL \Code_Bar:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \Code_Bar:BUART:tx_mark\ : bit;
SIGNAL \Code_Bar:BUART:tx_parity_bit\ : bit;
SIGNAL \Code_Bar:BUART:rx_addressmatch\ : bit;
SIGNAL \Code_Bar:BUART:rx_addressmatch1\ : bit;
SIGNAL \Code_Bar:BUART:rx_addressmatch2\ : bit;
SIGNAL \Code_Bar:BUART:rx_state_1\ : bit;
SIGNAL \Code_Bar:BUART:rx_state_0\ : bit;
SIGNAL \Code_Bar:BUART:rx_bitclk_enable\ : bit;
SIGNAL \Code_Bar:BUART:rx_postpoll\ : bit;
SIGNAL \Code_Bar:BUART:rx_load_fifo\ : bit;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:hd_shift_out\ : bit;
SIGNAL \Code_Bar:BUART:rx_fifonotempty\ : bit;
SIGNAL \Code_Bar:BUART:rx_fifofull\ : bit;
SIGNAL \Code_Bar:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \Code_Bar:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:rx_counter_load\ : bit;
SIGNAL \Code_Bar:BUART:rx_state_3\ : bit;
SIGNAL \Code_Bar:BUART:rx_state_2\ : bit;
SIGNAL \Code_Bar:BUART:rx_bitclk_pre\ : bit;
SIGNAL \Code_Bar:BUART:rx_count_2\ : bit;
SIGNAL \Code_Bar:BUART:rx_count_1\ : bit;
SIGNAL \Code_Bar:BUART:rx_count_0\ : bit;
SIGNAL \Code_Bar:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \Code_Bar:BUART:rx_count_6\ : bit;
SIGNAL \Code_Bar:BUART:rx_count_5\ : bit;
SIGNAL \Code_Bar:BUART:rx_count_4\ : bit;
SIGNAL \Code_Bar:BUART:rx_count_3\ : bit;
SIGNAL \Code_Bar:BUART:rx_count7_tc\ : bit;
SIGNAL \Code_Bar:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \Code_Bar:BUART:rx_bitclk\ : bit;
SIGNAL \Code_Bar:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \Code_Bar:BUART:rx_poll_bit1\ : bit;
SIGNAL \Code_Bar:BUART:rx_poll_bit2\ : bit;
SIGNAL \Code_Bar:BUART:pollingrange\ : bit;
SIGNAL \Code_Bar:BUART:pollcount_1\ : bit;
SIGNAL Net_1842 : bit;
SIGNAL add_vv_vv_MODGEN_11_1 : bit;
SIGNAL \Code_Bar:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_11_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_12 : bit;
SIGNAL cmp_vv_vv_MODGEN_13 : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\ : bit;
SIGNAL MODIN9_1 : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\ : bit;
SIGNAL MODIN9_0 : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\ : bit;
SIGNAL MODIN10_1 : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\ : bit;
SIGNAL MODIN10_0 : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\ : bit;
SIGNAL MODIN11_1 : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\ : bit;
SIGNAL MODIN11_0 : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\ : bit;
SIGNAL \Code_Bar:BUART:rx_status_0\ : bit;
SIGNAL \Code_Bar:BUART:rx_markspace_status\ : bit;
SIGNAL \Code_Bar:BUART:rx_status_1\ : bit;
SIGNAL \Code_Bar:BUART:rx_status_2\ : bit;
SIGNAL \Code_Bar:BUART:rx_parity_error_status\ : bit;
SIGNAL \Code_Bar:BUART:rx_status_3\ : bit;
SIGNAL \Code_Bar:BUART:rx_stop_bit_error\ : bit;
SIGNAL \Code_Bar:BUART:rx_status_4\ : bit;
SIGNAL \Code_Bar:BUART:rx_status_5\ : bit;
SIGNAL \Code_Bar:BUART:rx_status_6\ : bit;
SIGNAL \Code_Bar:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1888 : bit;
SIGNAL \Code_Bar:BUART:rx_markspace_pre\ : bit;
SIGNAL \Code_Bar:BUART:rx_parity_error_pre\ : bit;
SIGNAL \Code_Bar:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_14 : bit;
SIGNAL \Code_Bar:BUART:rx_address_detected\ : bit;
SIGNAL \Code_Bar:BUART:rx_last\ : bit;
SIGNAL \Code_Bar:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_15 : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newa_6\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newa_5\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newa_4\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newa_3\ : bit;
SIGNAL MODIN12_6 : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newa_2\ : bit;
SIGNAL MODIN12_5 : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newa_1\ : bit;
SIGNAL MODIN12_4 : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newa_0\ : bit;
SIGNAL MODIN12_3 : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newb_6\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newb_5\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newb_4\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newb_3\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newb_2\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newb_1\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:newb_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:dataa_6\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:dataa_5\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:dataa_4\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:dataa_3\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:dataa_2\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:dataa_1\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:dataa_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:datab_6\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:datab_5\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:datab_4\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:datab_3\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:datab_2\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:datab_1\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:datab_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:lta_6\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:gta_6\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:lta_5\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:gta_5\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:lta_4\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:gta_4\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:lta_3\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:gta_3\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:lta_2\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:gta_2\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:lta_1\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:gta_1\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:lta_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_14:g2:a0:gta_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:newa_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:newb_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:dataa_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:datab_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:xeq\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:xneq\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:xlt\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:xlte\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:xgt\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:g1:a0:xgte\ : bit;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:lt\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:MODULE_15:lt\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:eq\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:MODULE_15:eq\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:gt\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:MODULE_15:gt\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:gte\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:MODULE_15:gte\:SIGNAL IS 2;
SIGNAL \Code_Bar:BUART:sRX:MODULE_15:lte\ : bit;
ATTRIBUTE port_state_att of \Code_Bar:BUART:sRX:MODULE_15:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_PL_net_0 : bit;
SIGNAL tmpIO_0__Rx_PL_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_PL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_PL_net_0 : bit;
SIGNAL tmpOE__Tx_PL_net_0 : bit;
SIGNAL tmpFB_0__Tx_PL_net_0 : bit;
SIGNAL tmpIO_0__Tx_PL_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_PL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_PL_net_0 : bit;
SIGNAL tmpOE__Rx_LCD1_net_0 : bit;
SIGNAL tmpIO_0__Rx_LCD1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_LCD1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_LCD1_net_0 : bit;
SIGNAL tmpOE__Tx_LCD1_net_0 : bit;
SIGNAL tmpFB_0__Tx_LCD1_net_0 : bit;
SIGNAL tmpIO_0__Tx_LCD1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_LCD1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_LCD1_net_0 : bit;
SIGNAL \LCD2:Net_9\ : bit;
SIGNAL Net_1823 : bit;
SIGNAL \LCD2:Net_61\ : bit;
SIGNAL \LCD2:BUART:clock_op\ : bit;
SIGNAL \LCD2:BUART:reset_reg\ : bit;
SIGNAL \LCD2:BUART:tx_hd_send_break\ : bit;
SIGNAL \LCD2:BUART:HalfDuplexSend\ : bit;
SIGNAL \LCD2:BUART:FinalParityType_1\ : bit;
SIGNAL \LCD2:BUART:FinalParityType_0\ : bit;
SIGNAL \LCD2:BUART:FinalAddrMode_2\ : bit;
SIGNAL \LCD2:BUART:FinalAddrMode_1\ : bit;
SIGNAL \LCD2:BUART:FinalAddrMode_0\ : bit;
SIGNAL \LCD2:BUART:tx_ctrl_mark\ : bit;
SIGNAL \LCD2:BUART:reset_reg_dp\ : bit;
SIGNAL \LCD2:BUART:reset_sr\ : bit;
SIGNAL \LCD2:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_1815 : bit;
SIGNAL \LCD2:BUART:txn\ : bit;
SIGNAL Net_1822 : bit;
SIGNAL \LCD2:BUART:tx_interrupt_out\ : bit;
SIGNAL \LCD2:BUART:rx_interrupt_out\ : bit;
SIGNAL \LCD2:BUART:tx_state_1\ : bit;
SIGNAL \LCD2:BUART:tx_state_0\ : bit;
SIGNAL \LCD2:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \LCD2:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:tx_shift_out\ : bit;
SIGNAL \LCD2:BUART:tx_fifo_notfull\ : bit;
SIGNAL \LCD2:BUART:tx_fifo_empty\ : bit;
SIGNAL \LCD2:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:counter_load\ : bit;
SIGNAL \LCD2:BUART:tx_state_2\ : bit;
SIGNAL \LCD2:BUART:tx_bitclk\ : bit;
SIGNAL \LCD2:BUART:counter_load_not\ : bit;
SIGNAL \LCD2:BUART:tx_bitclk_dp\ : bit;
SIGNAL \LCD2:BUART:tx_counter_dp\ : bit;
SIGNAL \LCD2:BUART:sc_out_7\ : bit;
SIGNAL \LCD2:BUART:sc_out_6\ : bit;
SIGNAL \LCD2:BUART:sc_out_5\ : bit;
SIGNAL \LCD2:BUART:sc_out_4\ : bit;
SIGNAL \LCD2:BUART:sc_out_3\ : bit;
SIGNAL \LCD2:BUART:sc_out_2\ : bit;
SIGNAL \LCD2:BUART:sc_out_1\ : bit;
SIGNAL \LCD2:BUART:sc_out_0\ : bit;
SIGNAL \LCD2:BUART:tx_counter_tc\ : bit;
SIGNAL \LCD2:BUART:tx_status_6\ : bit;
SIGNAL \LCD2:BUART:tx_status_5\ : bit;
SIGNAL \LCD2:BUART:tx_status_4\ : bit;
SIGNAL \LCD2:BUART:tx_status_0\ : bit;
SIGNAL \LCD2:BUART:tx_status_1\ : bit;
SIGNAL \LCD2:BUART:tx_status_2\ : bit;
SIGNAL \LCD2:BUART:tx_status_3\ : bit;
SIGNAL Net_1819 : bit;
SIGNAL \LCD2:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \LCD2:BUART:tx_mark\ : bit;
SIGNAL \LCD2:BUART:tx_parity_bit\ : bit;
SIGNAL \LCD2:BUART:rx_addressmatch\ : bit;
SIGNAL \LCD2:BUART:rx_addressmatch1\ : bit;
SIGNAL \LCD2:BUART:rx_addressmatch2\ : bit;
SIGNAL \LCD2:BUART:rx_state_1\ : bit;
SIGNAL \LCD2:BUART:rx_state_0\ : bit;
SIGNAL \LCD2:BUART:rx_bitclk_enable\ : bit;
SIGNAL \LCD2:BUART:rx_postpoll\ : bit;
SIGNAL \LCD2:BUART:rx_load_fifo\ : bit;
SIGNAL \LCD2:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:hd_shift_out\ : bit;
SIGNAL \LCD2:BUART:rx_fifonotempty\ : bit;
SIGNAL \LCD2:BUART:rx_fifofull\ : bit;
SIGNAL \LCD2:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \LCD2:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \LCD2:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:rx_counter_load\ : bit;
SIGNAL \LCD2:BUART:rx_state_3\ : bit;
SIGNAL \LCD2:BUART:rx_state_2\ : bit;
SIGNAL \LCD2:BUART:rx_bitclk_pre\ : bit;
SIGNAL \LCD2:BUART:rx_count_2\ : bit;
SIGNAL \LCD2:BUART:rx_count_1\ : bit;
SIGNAL \LCD2:BUART:rx_count_0\ : bit;
SIGNAL \LCD2:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \LCD2:BUART:rx_count_6\ : bit;
SIGNAL \LCD2:BUART:rx_count_5\ : bit;
SIGNAL \LCD2:BUART:rx_count_4\ : bit;
SIGNAL \LCD2:BUART:rx_count_3\ : bit;
SIGNAL \LCD2:BUART:rx_count7_tc\ : bit;
SIGNAL \LCD2:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \LCD2:BUART:rx_bitclk\ : bit;
SIGNAL \LCD2:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \LCD2:BUART:rx_poll_bit1\ : bit;
SIGNAL \LCD2:BUART:rx_poll_bit2\ : bit;
SIGNAL \LCD2:BUART:pollingrange\ : bit;
SIGNAL \LCD2:BUART:pollcount_1\ : bit;
SIGNAL Net_1816 : bit;
SIGNAL add_vv_vv_MODGEN_16_1 : bit;
SIGNAL \LCD2:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_16_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_17 : bit;
SIGNAL cmp_vv_vv_MODGEN_18 : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\ : bit;
SIGNAL MODIN13_1 : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\ : bit;
SIGNAL MODIN13_0 : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\ : bit;
SIGNAL MODIN14_1 : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\ : bit;
SIGNAL MODIN14_0 : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\ : bit;
SIGNAL MODIN15_1 : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\ : bit;
SIGNAL MODIN15_0 : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\ : bit;
SIGNAL \LCD2:BUART:rx_status_0\ : bit;
SIGNAL \LCD2:BUART:rx_markspace_status\ : bit;
SIGNAL \LCD2:BUART:rx_status_1\ : bit;
SIGNAL \LCD2:BUART:rx_status_2\ : bit;
SIGNAL \LCD2:BUART:rx_parity_error_status\ : bit;
SIGNAL \LCD2:BUART:rx_status_3\ : bit;
SIGNAL \LCD2:BUART:rx_stop_bit_error\ : bit;
SIGNAL \LCD2:BUART:rx_status_4\ : bit;
SIGNAL \LCD2:BUART:rx_status_5\ : bit;
SIGNAL \LCD2:BUART:rx_status_6\ : bit;
SIGNAL \LCD2:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1818 : bit;
SIGNAL \LCD2:BUART:rx_markspace_pre\ : bit;
SIGNAL \LCD2:BUART:rx_parity_error_pre\ : bit;
SIGNAL \LCD2:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_19 : bit;
SIGNAL \LCD2:BUART:rx_address_detected\ : bit;
SIGNAL \LCD2:BUART:rx_last\ : bit;
SIGNAL \LCD2:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_20 : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:newa_6\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:newa_5\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:newa_4\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:newa_3\ : bit;
SIGNAL MODIN16_6 : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:newa_2\ : bit;
SIGNAL MODIN16_5 : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:newa_1\ : bit;
SIGNAL MODIN16_4 : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:newa_0\ : bit;
SIGNAL MODIN16_3 : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:newb_6\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:newb_5\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:newb_4\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:newb_3\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:newb_2\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:newb_1\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:newb_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:dataa_6\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:dataa_5\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:dataa_4\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:dataa_3\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:dataa_2\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:dataa_1\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:dataa_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:datab_6\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:datab_5\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:datab_4\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:datab_3\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:datab_2\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:datab_1\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:datab_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:lta_6\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:gta_6\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:lta_5\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:gta_5\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:lta_4\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:gta_4\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:lta_3\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:gta_3\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:lta_2\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:gta_2\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:lta_1\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:gta_1\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:lta_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_19:g2:a0:gta_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:newa_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:newb_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:dataa_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:datab_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:xeq\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:xneq\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:xlt\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:xlte\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:xgt\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:g1:a0:xgte\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_20:lt\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:MODULE_20:lt\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:MODULE_20:eq\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:MODULE_20:eq\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:MODULE_20:gt\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:MODULE_20:gt\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:MODULE_20:gte\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:MODULE_20:gte\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:MODULE_20:lte\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:MODULE_20:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Tx_LCD2_net_0 : bit;
SIGNAL tmpFB_0__Tx_LCD2_net_0 : bit;
SIGNAL tmpIO_0__Tx_LCD2_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_LCD2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_LCD2_net_0 : bit;
SIGNAL tmpOE__Rx_LCD2_net_0 : bit;
SIGNAL tmpIO_0__Rx_LCD2_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_LCD2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_LCD2_net_0 : bit;
SIGNAL tmpOE__IB1_net_0 : bit;
SIGNAL tmpFB_0__IB1_net_0 : bit;
SIGNAL tmpIO_0__IB1_net_0 : bit;
TERMINAL tmpSIOVREF__IB1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IB1_net_0 : bit;
SIGNAL tmpOE__IB2_net_0 : bit;
SIGNAL tmpFB_0__IB2_net_0 : bit;
SIGNAL tmpIO_0__IB2_net_0 : bit;
TERMINAL tmpSIOVREF__IB2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IB2_net_0 : bit;
SIGNAL Net_1410 : bit;
SIGNAL tmpOE__Pin_B1_net_0 : bit;
SIGNAL tmpFB_0__Pin_B1_net_0 : bit;
SIGNAL tmpIO_0__Pin_B1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_B1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_B1_net_0 : bit;
SIGNAL tmpOE__Pin_B4_net_0 : bit;
SIGNAL tmpFB_0__Pin_B4_net_0 : bit;
SIGNAL tmpIO_0__Pin_B4_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_B4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_B4_net_0 : bit;
SIGNAL tmpOE__Pin_B2_net_0 : bit;
SIGNAL tmpFB_0__Pin_B2_net_0 : bit;
SIGNAL tmpIO_0__Pin_B2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_B2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_B2_net_0 : bit;
SIGNAL \Waitable_1:Net_260\ : bit;
SIGNAL \Waitable_1:Net_266\ : bit;
SIGNAL Net_1797 : bit;
SIGNAL \Waitable_1:Net_51\ : bit;
SIGNAL \Waitable_1:Net_261\ : bit;
SIGNAL \Waitable_1:Net_57\ : bit;
SIGNAL Net_1807 : bit;
SIGNAL Net_1812 : bit;
SIGNAL \Waitable_1:Net_102\ : bit;
SIGNAL Net_1777 : bit;
SIGNAL tmpOE__Pin_B3_net_0 : bit;
SIGNAL tmpFB_0__Pin_B3_net_0 : bit;
SIGNAL tmpIO_0__Pin_B3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_B3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_B3_net_0 : bit;
SIGNAL \Waitable_4:Net_260\ : bit;
SIGNAL \Waitable_4:Net_266\ : bit;
SIGNAL Net_1779 : bit;
SIGNAL \Waitable_4:Net_51\ : bit;
SIGNAL \Waitable_4:Net_261\ : bit;
SIGNAL \Waitable_4:Net_57\ : bit;
SIGNAL Net_1776 : bit;
SIGNAL Net_1784 : bit;
SIGNAL \Waitable_4:Net_102\ : bit;
SIGNAL tmpOE__SDA_net_0 : bit;
SIGNAL tmpFB_0__SDA_net_0 : bit;
SIGNAL Net_1271 : bit;
TERMINAL tmpSIOVREF__SDA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_net_0 : bit;
SIGNAL tmpOE__SCL_net_0 : bit;
SIGNAL tmpFB_0__SCL_net_0 : bit;
SIGNAL Net_1272 : bit;
TERMINAL tmpSIOVREF__SCL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_net_0 : bit;
SIGNAL \I2C_1:sda_x_wire\ : bit;
SIGNAL \I2C_1:Net_643_1\ : bit;
SIGNAL \I2C_1:Net_697\ : bit;
SIGNAL \I2C_1:bus_clk\ : bit;
SIGNAL \I2C_1:Net_1109_0\ : bit;
SIGNAL \I2C_1:Net_1109_1\ : bit;
SIGNAL \I2C_1:Net_643_0\ : bit;
SIGNAL \I2C_1:Net_643_2\ : bit;
SIGNAL \I2C_1:scl_x_wire\ : bit;
SIGNAL \I2C_1:Net_969\ : bit;
SIGNAL \I2C_1:Net_968\ : bit;
SIGNAL \I2C_1:udb_clk\ : bit;
SIGNAL Net_1800 : bit;
SIGNAL \I2C_1:Net_973\ : bit;
SIGNAL Net_1801 : bit;
SIGNAL \I2C_1:Net_974\ : bit;
SIGNAL \I2C_1:scl_yfb\ : bit;
SIGNAL \I2C_1:sda_yfb\ : bit;
SIGNAL \I2C_1:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \I2C_1:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \I2C_1:timeout_clk\ : bit;
SIGNAL Net_1806 : bit;
SIGNAL \I2C_1:Net_975\ : bit;
SIGNAL Net_1805 : bit;
SIGNAL Net_1804 : bit;
SIGNAL \Waitable_2:Net_260\ : bit;
SIGNAL \Waitable_2:Net_266\ : bit;
SIGNAL Net_1778 : bit;
SIGNAL \Waitable_2:Net_51\ : bit;
SIGNAL \Waitable_2:Net_261\ : bit;
SIGNAL \Waitable_2:Net_57\ : bit;
SIGNAL Net_1791 : bit;
SIGNAL Net_1796 : bit;
SIGNAL \Waitable_2:Net_102\ : bit;
SIGNAL Net_1785 : bit;
SIGNAL \Waitable_3:Net_260\ : bit;
SIGNAL \Waitable_3:Net_266\ : bit;
SIGNAL \Waitable_3:Net_51\ : bit;
SIGNAL \Waitable_3:Net_261\ : bit;
SIGNAL \Waitable_3:Net_57\ : bit;
SIGNAL Net_1790 : bit;
SIGNAL \Waitable_3:Net_102\ : bit;
SIGNAL tmpOE__Rx_Beagle_net_0 : bit;
SIGNAL Net_1769 : bit;
SIGNAL tmpIO_0__Rx_Beagle_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_Beagle_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_Beagle_net_0 : bit;
SIGNAL tmpOE__Tx_Beagle_net_0 : bit;
SIGNAL Net_1764 : bit;
SIGNAL tmpFB_0__Tx_Beagle_net_0 : bit;
SIGNAL tmpIO_0__Tx_Beagle_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_Beagle_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_Beagle_net_0 : bit;
SIGNAL \Beagle:Net_9\ : bit;
SIGNAL Net_1771 : bit;
SIGNAL \Beagle:Net_61\ : bit;
SIGNAL \Beagle:BUART:clock_op\ : bit;
SIGNAL \Beagle:BUART:reset_reg\ : bit;
SIGNAL \Beagle:BUART:tx_hd_send_break\ : bit;
SIGNAL \Beagle:BUART:HalfDuplexSend\ : bit;
SIGNAL \Beagle:BUART:FinalParityType_1\ : bit;
SIGNAL \Beagle:BUART:FinalParityType_0\ : bit;
SIGNAL \Beagle:BUART:FinalAddrMode_2\ : bit;
SIGNAL \Beagle:BUART:FinalAddrMode_1\ : bit;
SIGNAL \Beagle:BUART:FinalAddrMode_0\ : bit;
SIGNAL \Beagle:BUART:tx_ctrl_mark\ : bit;
SIGNAL \Beagle:BUART:reset_reg_dp\ : bit;
SIGNAL \Beagle:BUART:reset_sr\ : bit;
SIGNAL \Beagle:BUART:HalfDuplexSend_last\ : bit;
SIGNAL \Beagle:BUART:txn\ : bit;
SIGNAL Net_1770 : bit;
SIGNAL \Beagle:BUART:tx_interrupt_out\ : bit;
SIGNAL \Beagle:BUART:rx_interrupt_out\ : bit;
SIGNAL \Beagle:BUART:tx_state_1\ : bit;
SIGNAL \Beagle:BUART:tx_state_0\ : bit;
SIGNAL \Beagle:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \Beagle:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:tx_shift_out\ : bit;
SIGNAL \Beagle:BUART:tx_fifo_notfull\ : bit;
SIGNAL \Beagle:BUART:tx_fifo_empty\ : bit;
SIGNAL \Beagle:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:counter_load\ : bit;
SIGNAL \Beagle:BUART:tx_state_2\ : bit;
SIGNAL \Beagle:BUART:tx_bitclk\ : bit;
SIGNAL \Beagle:BUART:counter_load_not\ : bit;
SIGNAL \Beagle:BUART:tx_bitclk_dp\ : bit;
SIGNAL \Beagle:BUART:tx_counter_dp\ : bit;
SIGNAL \Beagle:BUART:sc_out_7\ : bit;
SIGNAL \Beagle:BUART:sc_out_6\ : bit;
SIGNAL \Beagle:BUART:sc_out_5\ : bit;
SIGNAL \Beagle:BUART:sc_out_4\ : bit;
SIGNAL \Beagle:BUART:sc_out_3\ : bit;
SIGNAL \Beagle:BUART:sc_out_2\ : bit;
SIGNAL \Beagle:BUART:sc_out_1\ : bit;
SIGNAL \Beagle:BUART:sc_out_0\ : bit;
SIGNAL \Beagle:BUART:tx_counter_tc\ : bit;
SIGNAL \Beagle:BUART:tx_status_6\ : bit;
SIGNAL \Beagle:BUART:tx_status_5\ : bit;
SIGNAL \Beagle:BUART:tx_status_4\ : bit;
SIGNAL \Beagle:BUART:tx_status_0\ : bit;
SIGNAL \Beagle:BUART:tx_status_1\ : bit;
SIGNAL \Beagle:BUART:tx_status_2\ : bit;
SIGNAL \Beagle:BUART:tx_status_3\ : bit;
SIGNAL Net_1766 : bit;
SIGNAL \Beagle:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \Beagle:BUART:tx_mark\ : bit;
SIGNAL \Beagle:BUART:tx_parity_bit\ : bit;
SIGNAL \Beagle:BUART:rx_addressmatch\ : bit;
SIGNAL \Beagle:BUART:rx_addressmatch1\ : bit;
SIGNAL \Beagle:BUART:rx_addressmatch2\ : bit;
SIGNAL \Beagle:BUART:rx_state_1\ : bit;
SIGNAL \Beagle:BUART:rx_state_0\ : bit;
SIGNAL \Beagle:BUART:rx_bitclk_enable\ : bit;
SIGNAL \Beagle:BUART:rx_postpoll\ : bit;
SIGNAL \Beagle:BUART:rx_load_fifo\ : bit;
SIGNAL \Beagle:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:hd_shift_out\ : bit;
SIGNAL \Beagle:BUART:rx_fifonotempty\ : bit;
SIGNAL \Beagle:BUART:rx_fifofull\ : bit;
SIGNAL \Beagle:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \Beagle:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \Beagle:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:rx_counter_load\ : bit;
SIGNAL \Beagle:BUART:rx_state_3\ : bit;
SIGNAL \Beagle:BUART:rx_state_2\ : bit;
SIGNAL \Beagle:BUART:rx_bitclk_pre\ : bit;
SIGNAL \Beagle:BUART:rx_count_2\ : bit;
SIGNAL \Beagle:BUART:rx_count_1\ : bit;
SIGNAL \Beagle:BUART:rx_count_0\ : bit;
SIGNAL \Beagle:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \Beagle:BUART:rx_count_6\ : bit;
SIGNAL \Beagle:BUART:rx_count_5\ : bit;
SIGNAL \Beagle:BUART:rx_count_4\ : bit;
SIGNAL \Beagle:BUART:rx_count_3\ : bit;
SIGNAL \Beagle:BUART:rx_count7_tc\ : bit;
SIGNAL \Beagle:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \Beagle:BUART:rx_bitclk\ : bit;
SIGNAL \Beagle:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \Beagle:BUART:rx_poll_bit1\ : bit;
SIGNAL \Beagle:BUART:rx_poll_bit2\ : bit;
SIGNAL \Beagle:BUART:pollingrange\ : bit;
SIGNAL \Beagle:BUART:pollcount_1\ : bit;
SIGNAL add_vv_vv_MODGEN_21_1 : bit;
SIGNAL \Beagle:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_21_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_22 : bit;
SIGNAL cmp_vv_vv_MODGEN_23 : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_1\ : bit;
SIGNAL MODIN17_1 : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_0\ : bit;
SIGNAL MODIN17_0 : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_1\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_0\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_1\ : bit;
SIGNAL MODIN18_1 : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_0\ : bit;
SIGNAL MODIN18_0 : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_1\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_0\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_1\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_0\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_0\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_1\ : bit;
SIGNAL MODIN19_1 : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_0\ : bit;
SIGNAL MODIN19_0 : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_1\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_0\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_1\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_0\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\ : bit;
SIGNAL \Beagle:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_0\ : bit;
SIGNAL \Beagle:BUART:rx_status_0\ : bit;
SIGNAL \Beagle:BUART:rx_markspace_status\ : bit;
SIGNAL \Beagle:BUART:rx_status_1\ : bit;
SIGNAL \Beagle:BUART:rx_status_2\ : bit;
SIGNAL \Beagle:BUART:rx_parity_error_status\ : bit;
SIGNAL \Beagle:BUART:rx_status_3\ : bit;
SIGNAL \Beagle:BUART:rx_stop_bit_error\ : bit;
SIGNAL \Beagle:BUART:rx_status_4\ : bit;
SIGNAL \Beagle:BUART:rx_status_5\ : bit;
SIGNAL \Beagle:BUART:rx_status_6\ : bit;
SIGNAL \Beagle:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1765 : bit;
SIGNAL \Beagle:BUART:rx_markspace_pre\ : bit;
SIGNAL \Beagle:BUART:rx_parity_error_pre\ : bit;
SIGNAL \Beagle:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_24 : bit;
SIGNAL \Beagle:BUART:rx_address_detected\ : bit;
SIGNAL \Beagle:BUART:rx_last\ : bit;
SIGNAL \Beagle:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_25 : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:newa_6\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:newa_5\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:newa_4\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:newa_3\ : bit;
SIGNAL MODIN20_6 : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:newa_2\ : bit;
SIGNAL MODIN20_5 : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:newa_1\ : bit;
SIGNAL MODIN20_4 : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:newa_0\ : bit;
SIGNAL MODIN20_3 : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:newb_6\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:newb_5\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:newb_4\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:newb_3\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:newb_2\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:newb_1\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:newb_0\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:dataa_6\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:dataa_5\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:dataa_4\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:dataa_3\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:dataa_2\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:dataa_1\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:dataa_0\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:datab_6\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:datab_5\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:datab_4\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:datab_3\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:datab_2\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:datab_1\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:datab_0\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:lta_6\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:gta_6\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:lta_5\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:gta_5\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:lta_4\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:gta_4\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:lta_3\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:gta_3\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:lta_2\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:gta_2\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:lta_1\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:gta_1\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:lta_0\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_24:g2:a0:gta_0\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:newa_0\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:newb_0\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:dataa_0\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:datab_0\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:xeq\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:xneq\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:xlt\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:xlte\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:xgt\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:g1:a0:xgte\ : bit;
SIGNAL \Beagle:BUART:sRX:MODULE_25:lt\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:MODULE_25:lt\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:MODULE_25:eq\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:MODULE_25:eq\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:MODULE_25:gt\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:MODULE_25:gt\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:MODULE_25:gte\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:MODULE_25:gte\:SIGNAL IS 2;
SIGNAL \Beagle:BUART:sRX:MODULE_25:lte\ : bit;
ATTRIBUTE port_state_att of \Beagle:BUART:sRX:MODULE_25:lte\:SIGNAL IS 2;
SIGNAL \Tag:Net_9\ : bit;
SIGNAL Net_1758 : bit;
SIGNAL \Tag:Net_61\ : bit;
SIGNAL \Tag:BUART:clock_op\ : bit;
SIGNAL \Tag:BUART:reset_reg\ : bit;
SIGNAL \Tag:BUART:tx_hd_send_break\ : bit;
SIGNAL \Tag:BUART:HalfDuplexSend\ : bit;
SIGNAL \Tag:BUART:FinalParityType_1\ : bit;
SIGNAL \Tag:BUART:FinalParityType_0\ : bit;
SIGNAL \Tag:BUART:FinalAddrMode_2\ : bit;
SIGNAL \Tag:BUART:FinalAddrMode_1\ : bit;
SIGNAL \Tag:BUART:FinalAddrMode_0\ : bit;
SIGNAL \Tag:BUART:tx_ctrl_mark\ : bit;
SIGNAL \Tag:BUART:reset_reg_dp\ : bit;
SIGNAL \Tag:BUART:reset_sr\ : bit;
SIGNAL \Tag:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_1750 : bit;
SIGNAL \Tag:BUART:txn\ : bit;
SIGNAL Net_1757 : bit;
SIGNAL \Tag:BUART:tx_interrupt_out\ : bit;
SIGNAL \Tag:BUART:rx_interrupt_out\ : bit;
SIGNAL \Tag:BUART:tx_state_1\ : bit;
SIGNAL \Tag:BUART:tx_state_0\ : bit;
SIGNAL \Tag:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \Tag:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Tag:BUART:tx_shift_out\ : bit;
SIGNAL \Tag:BUART:tx_fifo_notfull\ : bit;
SIGNAL \Tag:BUART:tx_fifo_empty\ : bit;
SIGNAL \Tag:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:counter_load\ : bit;
SIGNAL \Tag:BUART:tx_state_2\ : bit;
SIGNAL \Tag:BUART:tx_bitclk\ : bit;
SIGNAL \Tag:BUART:counter_load_not\ : bit;
SIGNAL \Tag:BUART:tx_bitclk_dp\ : bit;
SIGNAL \Tag:BUART:tx_counter_dp\ : bit;
SIGNAL \Tag:BUART:sc_out_7\ : bit;
SIGNAL \Tag:BUART:sc_out_6\ : bit;
SIGNAL \Tag:BUART:sc_out_5\ : bit;
SIGNAL \Tag:BUART:sc_out_4\ : bit;
SIGNAL \Tag:BUART:sc_out_3\ : bit;
SIGNAL \Tag:BUART:sc_out_2\ : bit;
SIGNAL \Tag:BUART:sc_out_1\ : bit;
SIGNAL \Tag:BUART:sc_out_0\ : bit;
SIGNAL \Tag:BUART:tx_counter_tc\ : bit;
SIGNAL \Tag:BUART:tx_status_6\ : bit;
SIGNAL \Tag:BUART:tx_status_5\ : bit;
SIGNAL \Tag:BUART:tx_status_4\ : bit;
SIGNAL \Tag:BUART:tx_status_0\ : bit;
SIGNAL \Tag:BUART:tx_status_1\ : bit;
SIGNAL \Tag:BUART:tx_status_2\ : bit;
SIGNAL \Tag:BUART:tx_status_3\ : bit;
SIGNAL Net_1754 : bit;
SIGNAL \Tag:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \Tag:BUART:tx_mark\ : bit;
SIGNAL \Tag:BUART:tx_parity_bit\ : bit;
SIGNAL \Tag:BUART:rx_addressmatch\ : bit;
SIGNAL \Tag:BUART:rx_addressmatch1\ : bit;
SIGNAL \Tag:BUART:rx_addressmatch2\ : bit;
SIGNAL \Tag:BUART:rx_state_1\ : bit;
SIGNAL \Tag:BUART:rx_state_0\ : bit;
SIGNAL \Tag:BUART:rx_bitclk_enable\ : bit;
SIGNAL \Tag:BUART:rx_postpoll\ : bit;
SIGNAL \Tag:BUART:rx_load_fifo\ : bit;
SIGNAL \Tag:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Tag:BUART:hd_shift_out\ : bit;
SIGNAL \Tag:BUART:rx_fifonotempty\ : bit;
SIGNAL \Tag:BUART:rx_fifofull\ : bit;
SIGNAL \Tag:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \Tag:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \Tag:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Tag:BUART:rx_counter_load\ : bit;
SIGNAL \Tag:BUART:rx_state_3\ : bit;
SIGNAL \Tag:BUART:rx_state_2\ : bit;
SIGNAL \Tag:BUART:rx_bitclk_pre\ : bit;
SIGNAL \Tag:BUART:rx_count_2\ : bit;
SIGNAL \Tag:BUART:rx_count_1\ : bit;
SIGNAL \Tag:BUART:rx_count_0\ : bit;
SIGNAL \Tag:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \Tag:BUART:rx_count_6\ : bit;
SIGNAL \Tag:BUART:rx_count_5\ : bit;
SIGNAL \Tag:BUART:rx_count_4\ : bit;
SIGNAL \Tag:BUART:rx_count_3\ : bit;
SIGNAL \Tag:BUART:rx_count7_tc\ : bit;
SIGNAL \Tag:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \Tag:BUART:rx_bitclk\ : bit;
SIGNAL \Tag:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \Tag:BUART:rx_poll_bit1\ : bit;
SIGNAL \Tag:BUART:rx_poll_bit2\ : bit;
SIGNAL \Tag:BUART:pollingrange\ : bit;
SIGNAL \Tag:BUART:pollcount_1\ : bit;
SIGNAL Net_1751 : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:add_vv_vv_MODGEN_26_1\ : bit;
SIGNAL \Tag:BUART:pollcount_0\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:add_vv_vv_MODGEN_26_0\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_27\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_28\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:a_1\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODIN21_1\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:a_0\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODIN21_0\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:b_1\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:b_0\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_1\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_0\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:newa_1\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODIN22_1\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:newa_0\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODIN22_0\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_1\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_0\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:dataa_1\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:dataa_0\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:datab_1\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:datab_0\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_1\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:gta_1\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_0\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_27:g2:a0:gta_0\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:newa_1\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODIN23_1\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:newa_0\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODIN23_0\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_1\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_0\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:dataa_1\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:dataa_0\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:datab_1\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:datab_0\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_1\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:gta_1\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_0\ : bit;
SIGNAL \Tag:BUART:sRX:s23Poll:MODULE_28:g2:a0:gta_0\ : bit;
SIGNAL \Tag:BUART:rx_status_0\ : bit;
SIGNAL \Tag:BUART:rx_markspace_status\ : bit;
SIGNAL \Tag:BUART:rx_status_1\ : bit;
SIGNAL \Tag:BUART:rx_status_2\ : bit;
SIGNAL \Tag:BUART:rx_parity_error_status\ : bit;
SIGNAL \Tag:BUART:rx_status_3\ : bit;
SIGNAL \Tag:BUART:rx_stop_bit_error\ : bit;
SIGNAL \Tag:BUART:rx_status_4\ : bit;
SIGNAL \Tag:BUART:rx_status_5\ : bit;
SIGNAL \Tag:BUART:rx_status_6\ : bit;
SIGNAL \Tag:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1753 : bit;
SIGNAL \Tag:BUART:rx_markspace_pre\ : bit;
SIGNAL \Tag:BUART:rx_parity_error_pre\ : bit;
SIGNAL \Tag:BUART:rx_break_status\ : bit;
SIGNAL \Tag:BUART:sRX:cmp_vv_vv_MODGEN_29\ : bit;
SIGNAL \Tag:BUART:rx_address_detected\ : bit;
SIGNAL \Tag:BUART:rx_last\ : bit;
SIGNAL \Tag:BUART:rx_parity_bit\ : bit;
SIGNAL \Tag:BUART:sRX:cmp_vv_vv_MODGEN_30\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:newa_6\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:newa_5\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:newa_4\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:newa_3\ : bit;
SIGNAL \Tag:BUART:sRX:MODIN24_6\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:newa_2\ : bit;
SIGNAL \Tag:BUART:sRX:MODIN24_5\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:newa_1\ : bit;
SIGNAL \Tag:BUART:sRX:MODIN24_4\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:newa_0\ : bit;
SIGNAL \Tag:BUART:sRX:MODIN24_3\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:newb_6\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:newb_5\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:newb_4\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:newb_3\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:newb_2\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:newb_1\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:newb_0\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:dataa_6\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:dataa_5\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:dataa_4\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:dataa_3\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:dataa_2\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:dataa_1\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:dataa_0\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:datab_6\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:datab_5\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:datab_4\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:datab_3\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:datab_2\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:datab_1\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:datab_0\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:lta_6\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:gta_6\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:lta_5\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:gta_5\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:lta_4\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:gta_4\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:lta_3\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:gta_3\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:lta_2\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:gta_2\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:lta_1\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:gta_1\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:lta_0\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_29:g2:a0:gta_0\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:newa_0\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:newb_0\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:dataa_0\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:datab_0\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:xeq\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:xneq\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:xlt\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:xlte\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:xgt\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:g1:a0:xgte\ : bit;
SIGNAL \Tag:BUART:sRX:MODULE_30:lt\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:MODULE_30:lt\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:MODULE_30:eq\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:MODULE_30:eq\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:MODULE_30:gt\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:MODULE_30:gt\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:MODULE_30:gte\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:MODULE_30:gte\:SIGNAL IS 2;
SIGNAL \Tag:BUART:sRX:MODULE_30:lte\ : bit;
ATTRIBUTE port_state_att of \Tag:BUART:sRX:MODULE_30:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_Tag_net_0 : bit;
SIGNAL tmpIO_0__Rx_Tag_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_Tag_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_Tag_net_0 : bit;
SIGNAL tmpOE__Tx_Tag_net_0 : bit;
SIGNAL tmpFB_0__Tx_Tag_net_0 : bit;
SIGNAL tmpIO_0__Tx_Tag_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_Tag_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_Tag_net_0 : bit;
SIGNAL tmpOE__Rs1_net_0 : bit;
SIGNAL tmpFB_0__Rs1_net_0 : bit;
SIGNAL tmpIO_0__Rs1_net_0 : bit;
TERMINAL tmpSIOVREF__Rs1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rs1_net_0 : bit;
SIGNAL tmpOE__Rs2_net_0 : bit;
SIGNAL tmpFB_0__Rs2_net_0 : bit;
SIGNAL tmpIO_0__Rs2_net_0 : bit;
TERMINAL tmpSIOVREF__Rs2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rs2_net_0 : bit;
SIGNAL tmpOE__Rs3_net_0 : bit;
SIGNAL tmpFB_0__Rs3_net_0 : bit;
SIGNAL tmpIO_0__Rs3_net_0 : bit;
TERMINAL tmpSIOVREF__Rs3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rs3_net_0 : bit;
SIGNAL tmpOE__Rs4_net_0 : bit;
SIGNAL tmpFB_0__Rs4_net_0 : bit;
SIGNAL tmpIO_0__Rs4_net_0 : bit;
TERMINAL tmpSIOVREF__Rs4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rs4_net_0 : bit;
SIGNAL tmpOE__Rs5_net_0 : bit;
SIGNAL tmpFB_0__Rs5_net_0 : bit;
SIGNAL tmpIO_0__Rs5_net_0 : bit;
TERMINAL tmpSIOVREF__Rs5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rs5_net_0 : bit;
SIGNAL \Pump_AL:BUART:reset_reg\\D\ : bit;
SIGNAL \Pump_AL:BUART:txn\\D\ : bit;
SIGNAL \Pump_AL:BUART:tx_state_1\\D\ : bit;
SIGNAL \Pump_AL:BUART:tx_state_0\\D\ : bit;
SIGNAL \Pump_AL:BUART:tx_state_2\\D\ : bit;
SIGNAL \Pump_AL:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_1857D : bit;
SIGNAL \Pump_AL:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \Pump_AL:BUART:tx_mark\\D\ : bit;
SIGNAL \Pump_AL:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \Pump_AL:BUART:rx_state_1\\D\ : bit;
SIGNAL \Pump_AL:BUART:rx_state_0\\D\ : bit;
SIGNAL \Pump_AL:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \Pump_AL:BUART:rx_state_3\\D\ : bit;
SIGNAL \Pump_AL:BUART:rx_state_2\\D\ : bit;
SIGNAL \Pump_AL:BUART:rx_bitclk\\D\ : bit;
SIGNAL \Pump_AL:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \Pump_AL:BUART:pollcount_1\\D\ : bit;
SIGNAL \Pump_AL:BUART:pollcount_0\\D\ : bit;
SIGNAL \Pump_AL:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \Pump_AL:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \Pump_AL:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \Pump_AL:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \Pump_AL:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \Pump_AL:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \Pump_AL:BUART:rx_break_status\\D\ : bit;
SIGNAL \Pump_AL:BUART:rx_address_detected\\D\ : bit;
SIGNAL \Pump_AL:BUART:rx_last\\D\ : bit;
SIGNAL \Pump_AL:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \LCD1:BUART:reset_reg\\D\ : bit;
SIGNAL \LCD1:BUART:txn\\D\ : bit;
SIGNAL \LCD1:BUART:tx_state_1\\D\ : bit;
SIGNAL \LCD1:BUART:tx_state_0\\D\ : bit;
SIGNAL \LCD1:BUART:tx_state_2\\D\ : bit;
SIGNAL \LCD1:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_1832D : bit;
SIGNAL \LCD1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \LCD1:BUART:tx_mark\\D\ : bit;
SIGNAL \LCD1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \LCD1:BUART:rx_state_1\\D\ : bit;
SIGNAL \LCD1:BUART:rx_state_0\\D\ : bit;
SIGNAL \LCD1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \LCD1:BUART:rx_state_3\\D\ : bit;
SIGNAL \LCD1:BUART:rx_state_2\\D\ : bit;
SIGNAL \LCD1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \LCD1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \LCD1:BUART:pollcount_1\\D\ : bit;
SIGNAL \LCD1:BUART:pollcount_0\\D\ : bit;
SIGNAL \LCD1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \LCD1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \LCD1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \LCD1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \LCD1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \LCD1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \LCD1:BUART:rx_break_status\\D\ : bit;
SIGNAL \LCD1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \LCD1:BUART:rx_last\\D\ : bit;
SIGNAL \LCD1:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \Code_Bar:BUART:reset_reg\\D\ : bit;
SIGNAL \Code_Bar:BUART:txn\\D\ : bit;
SIGNAL \Code_Bar:BUART:tx_state_1\\D\ : bit;
SIGNAL \Code_Bar:BUART:tx_state_0\\D\ : bit;
SIGNAL \Code_Bar:BUART:tx_state_2\\D\ : bit;
SIGNAL \Code_Bar:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_1889D : bit;
SIGNAL \Code_Bar:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \Code_Bar:BUART:tx_mark\\D\ : bit;
SIGNAL \Code_Bar:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \Code_Bar:BUART:rx_state_1\\D\ : bit;
SIGNAL \Code_Bar:BUART:rx_state_0\\D\ : bit;
SIGNAL \Code_Bar:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \Code_Bar:BUART:rx_state_3\\D\ : bit;
SIGNAL \Code_Bar:BUART:rx_state_2\\D\ : bit;
SIGNAL \Code_Bar:BUART:rx_bitclk\\D\ : bit;
SIGNAL \Code_Bar:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \Code_Bar:BUART:pollcount_1\\D\ : bit;
SIGNAL \Code_Bar:BUART:pollcount_0\\D\ : bit;
SIGNAL \Code_Bar:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \Code_Bar:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \Code_Bar:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \Code_Bar:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \Code_Bar:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \Code_Bar:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \Code_Bar:BUART:rx_break_status\\D\ : bit;
SIGNAL \Code_Bar:BUART:rx_address_detected\\D\ : bit;
SIGNAL \Code_Bar:BUART:rx_last\\D\ : bit;
SIGNAL \Code_Bar:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \LCD2:BUART:reset_reg\\D\ : bit;
SIGNAL \LCD2:BUART:txn\\D\ : bit;
SIGNAL \LCD2:BUART:tx_state_1\\D\ : bit;
SIGNAL \LCD2:BUART:tx_state_0\\D\ : bit;
SIGNAL \LCD2:BUART:tx_state_2\\D\ : bit;
SIGNAL \LCD2:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_1819D : bit;
SIGNAL \LCD2:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \LCD2:BUART:tx_mark\\D\ : bit;
SIGNAL \LCD2:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \LCD2:BUART:rx_state_1\\D\ : bit;
SIGNAL \LCD2:BUART:rx_state_0\\D\ : bit;
SIGNAL \LCD2:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \LCD2:BUART:rx_state_3\\D\ : bit;
SIGNAL \LCD2:BUART:rx_state_2\\D\ : bit;
SIGNAL \LCD2:BUART:rx_bitclk\\D\ : bit;
SIGNAL \LCD2:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \LCD2:BUART:pollcount_1\\D\ : bit;
SIGNAL \LCD2:BUART:pollcount_0\\D\ : bit;
SIGNAL \LCD2:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \LCD2:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \LCD2:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \LCD2:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \LCD2:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \LCD2:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \LCD2:BUART:rx_break_status\\D\ : bit;
SIGNAL \LCD2:BUART:rx_address_detected\\D\ : bit;
SIGNAL \LCD2:BUART:rx_last\\D\ : bit;
SIGNAL \LCD2:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \Beagle:BUART:reset_reg\\D\ : bit;
SIGNAL \Beagle:BUART:txn\\D\ : bit;
SIGNAL \Beagle:BUART:tx_state_1\\D\ : bit;
SIGNAL \Beagle:BUART:tx_state_0\\D\ : bit;
SIGNAL \Beagle:BUART:tx_state_2\\D\ : bit;
SIGNAL \Beagle:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_1766D : bit;
SIGNAL \Beagle:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \Beagle:BUART:tx_mark\\D\ : bit;
SIGNAL \Beagle:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \Beagle:BUART:rx_state_1\\D\ : bit;
SIGNAL \Beagle:BUART:rx_state_0\\D\ : bit;
SIGNAL \Beagle:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \Beagle:BUART:rx_state_3\\D\ : bit;
SIGNAL \Beagle:BUART:rx_state_2\\D\ : bit;
SIGNAL \Beagle:BUART:rx_bitclk\\D\ : bit;
SIGNAL \Beagle:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \Beagle:BUART:pollcount_1\\D\ : bit;
SIGNAL \Beagle:BUART:pollcount_0\\D\ : bit;
SIGNAL \Beagle:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \Beagle:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \Beagle:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \Beagle:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \Beagle:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \Beagle:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \Beagle:BUART:rx_break_status\\D\ : bit;
SIGNAL \Beagle:BUART:rx_address_detected\\D\ : bit;
SIGNAL \Beagle:BUART:rx_last\\D\ : bit;
SIGNAL \Beagle:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \Tag:BUART:reset_reg\\D\ : bit;
SIGNAL \Tag:BUART:txn\\D\ : bit;
SIGNAL \Tag:BUART:tx_state_1\\D\ : bit;
SIGNAL \Tag:BUART:tx_state_0\\D\ : bit;
SIGNAL \Tag:BUART:tx_state_2\\D\ : bit;
SIGNAL \Tag:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_1754D : bit;
SIGNAL \Tag:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \Tag:BUART:tx_mark\\D\ : bit;
SIGNAL \Tag:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \Tag:BUART:rx_state_1\\D\ : bit;
SIGNAL \Tag:BUART:rx_state_0\\D\ : bit;
SIGNAL \Tag:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \Tag:BUART:rx_state_3\\D\ : bit;
SIGNAL \Tag:BUART:rx_state_2\\D\ : bit;
SIGNAL \Tag:BUART:rx_bitclk\\D\ : bit;
SIGNAL \Tag:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \Tag:BUART:pollcount_1\\D\ : bit;
SIGNAL \Tag:BUART:pollcount_0\\D\ : bit;
SIGNAL \Tag:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \Tag:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \Tag:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \Tag:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \Tag:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \Tag:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \Tag:BUART:rx_break_status\\D\ : bit;
SIGNAL \Tag:BUART:rx_address_detected\\D\ : bit;
SIGNAL \Tag:BUART:rx_last\\D\ : bit;
SIGNAL \Tag:BUART:rx_parity_bit\\D\ : bit;
BEGIN

one <=  ('1') ;

Net_1853 <= (not \Pump_AL:BUART:txn\);

zero <=  ('0') ;

\Pump_AL:BUART:counter_load_not\ <= ((not \Pump_AL:BUART:tx_bitclk\ and \Pump_AL:BUART:tx_state_2\)
	OR \Pump_AL:BUART:tx_state_0\
	OR \Pump_AL:BUART:tx_state_1\);

\Pump_AL:BUART:tx_bitclk_enable_pre\ <= (not \Pump_AL:BUART:tx_bitclk_dp\);

\Pump_AL:BUART:tx_status_0\ <= ((not \Pump_AL:BUART:tx_state_1\ and not \Pump_AL:BUART:tx_state_0\ and \Pump_AL:BUART:tx_fifo_empty\ and \Pump_AL:BUART:tx_state_2\ and \Pump_AL:BUART:tx_bitclk\));

\Pump_AL:BUART:tx_status_2\ <= (not \Pump_AL:BUART:tx_fifo_notfull\);

\Pump_AL:BUART:tx_mark\\D\ <= ((not \Pump_AL:BUART:reset_reg\ and \Pump_AL:BUART:tx_mark\));

\Pump_AL:BUART:tx_state_2\\D\ <= ((not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:tx_state_2\ and \Pump_AL:BUART:tx_state_1\ and \Pump_AL:BUART:tx_state_0\ and \Pump_AL:BUART:tx_bitclk\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:tx_state_0\ and \Pump_AL:BUART:tx_state_1\ and \Pump_AL:BUART:tx_state_2\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:tx_state_1\ and \Pump_AL:BUART:tx_state_0\ and \Pump_AL:BUART:tx_state_2\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:tx_bitclk\ and \Pump_AL:BUART:tx_state_2\));

\Pump_AL:BUART:tx_state_1\\D\ <= ((not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:tx_state_1\ and not \Pump_AL:BUART:tx_state_2\ and \Pump_AL:BUART:tx_state_0\ and \Pump_AL:BUART:tx_bitclk\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:tx_bitclk\ and \Pump_AL:BUART:tx_state_1\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:tx_state_0\ and \Pump_AL:BUART:tx_state_1\));

\Pump_AL:BUART:tx_state_0\\D\ <= ((not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:tx_state_1\ and not \Pump_AL:BUART:tx_fifo_empty\ and not \Pump_AL:BUART:tx_state_2\ and not \Pump_AL:BUART:tx_bitclk\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:tx_state_1\ and not \Pump_AL:BUART:tx_state_0\ and not \Pump_AL:BUART:tx_fifo_empty\ and \Pump_AL:BUART:tx_bitclk\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:tx_state_0\ and not \Pump_AL:BUART:tx_state_2\ and not \Pump_AL:BUART:tx_counter_dp\ and \Pump_AL:BUART:tx_state_1\ and \Pump_AL:BUART:tx_bitclk\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:tx_fifo_empty\ and \Pump_AL:BUART:tx_state_0\ and \Pump_AL:BUART:tx_state_2\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:tx_state_1\ and \Pump_AL:BUART:tx_state_0\ and \Pump_AL:BUART:tx_state_2\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:tx_bitclk\ and \Pump_AL:BUART:tx_state_0\));

\Pump_AL:BUART:txn\\D\ <= ((not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:txn\ and not \Pump_AL:BUART:tx_state_0\ and not \Pump_AL:BUART:tx_state_2\ and not \Pump_AL:BUART:tx_counter_dp\ and \Pump_AL:BUART:tx_state_1\ and \Pump_AL:BUART:tx_bitclk\ and \Pump_AL:BUART:tx_parity_bit\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:tx_state_0\ and not \Pump_AL:BUART:tx_shift_out\ and not \Pump_AL:BUART:tx_state_2\ and \Pump_AL:BUART:tx_state_1\ and \Pump_AL:BUART:tx_bitclk\ and \Pump_AL:BUART:tx_counter_dp\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:tx_state_0\ and not \Pump_AL:BUART:tx_counter_dp\ and not \Pump_AL:BUART:tx_parity_bit\ and \Pump_AL:BUART:txn\ and \Pump_AL:BUART:tx_state_1\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:tx_state_1\ and not \Pump_AL:BUART:tx_state_2\ and not \Pump_AL:BUART:tx_bitclk\ and \Pump_AL:BUART:tx_state_0\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:tx_state_1\ and not \Pump_AL:BUART:tx_shift_out\ and not \Pump_AL:BUART:tx_state_2\ and \Pump_AL:BUART:tx_state_0\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:tx_bitclk\ and \Pump_AL:BUART:txn\ and \Pump_AL:BUART:tx_state_1\)
	OR (not \Pump_AL:BUART:reset_reg\ and \Pump_AL:BUART:txn\ and \Pump_AL:BUART:tx_state_2\));

\Pump_AL:BUART:tx_parity_bit\\D\ <= ((not \Pump_AL:BUART:tx_state_0\ and \Pump_AL:BUART:txn\ and \Pump_AL:BUART:tx_parity_bit\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:txn\ and not \Pump_AL:BUART:tx_state_0\ and not \Pump_AL:BUART:tx_state_2\ and not \Pump_AL:BUART:tx_parity_bit\ and \Pump_AL:BUART:tx_state_1\ and \Pump_AL:BUART:tx_bitclk\)
	OR (\Pump_AL:BUART:tx_state_1\ and \Pump_AL:BUART:tx_state_0\ and \Pump_AL:BUART:tx_parity_bit\)
	OR (not \Pump_AL:BUART:tx_state_1\ and not \Pump_AL:BUART:tx_state_0\ and \Pump_AL:BUART:tx_parity_bit\)
	OR (not \Pump_AL:BUART:tx_bitclk\ and \Pump_AL:BUART:tx_parity_bit\)
	OR (\Pump_AL:BUART:tx_state_2\ and \Pump_AL:BUART:tx_parity_bit\)
	OR (\Pump_AL:BUART:reset_reg\ and \Pump_AL:BUART:tx_parity_bit\));

\Pump_AL:BUART:rx_counter_load\ <= ((not \Pump_AL:BUART:rx_state_1\ and not \Pump_AL:BUART:rx_state_0\ and not \Pump_AL:BUART:rx_state_3\ and not \Pump_AL:BUART:rx_state_2\));

\Pump_AL:BUART:rx_bitclk_pre\ <= ((not \Pump_AL:BUART:rx_count_2\ and not \Pump_AL:BUART:rx_count_1\ and not \Pump_AL:BUART:rx_count_0\));

\Pump_AL:BUART:rx_state_stop1_reg\\D\ <= (not \Pump_AL:BUART:rx_state_2\
	OR not \Pump_AL:BUART:rx_state_3\
	OR \Pump_AL:BUART:rx_state_0\
	OR \Pump_AL:BUART:rx_state_1\);

\Pump_AL:BUART:pollcount_1\\D\ <= ((not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:rx_count_2\ and not \Pump_AL:BUART:rx_count_1\ and not MODIN1_1 and Net_1854 and MODIN1_0)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:rx_count_2\ and not \Pump_AL:BUART:rx_count_1\ and not MODIN1_0 and MODIN1_1)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:rx_count_2\ and not \Pump_AL:BUART:rx_count_1\ and not Net_1854 and MODIN1_1));

\Pump_AL:BUART:pollcount_0\\D\ <= ((not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:rx_count_2\ and not \Pump_AL:BUART:rx_count_1\ and not MODIN1_0 and Net_1854)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:rx_count_2\ and not \Pump_AL:BUART:rx_count_1\ and not Net_1854 and MODIN1_0));

\Pump_AL:BUART:rx_postpoll\ <= ((Net_1854 and MODIN1_0)
	OR MODIN1_1);

\Pump_AL:BUART:rx_status_4\ <= ((\Pump_AL:BUART:rx_load_fifo\ and \Pump_AL:BUART:rx_fifofull\));

\Pump_AL:BUART:rx_status_5\ <= ((\Pump_AL:BUART:rx_fifonotempty\ and \Pump_AL:BUART:rx_state_stop1_reg\));

\Pump_AL:BUART:rx_stop_bit_error\\D\ <= ((not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:rx_state_1\ and not \Pump_AL:BUART:rx_state_0\ and not \Pump_AL:BUART:rx_postpoll\ and \Pump_AL:BUART:rx_bitclk_enable\ and \Pump_AL:BUART:rx_state_3\ and \Pump_AL:BUART:rx_state_2\));

\Pump_AL:BUART:rx_parity_error_status\\D\ <= ((not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:rx_state_1\ and not \Pump_AL:BUART:rx_state_0\ and \Pump_AL:BUART:rx_bitclk_enable\ and \Pump_AL:BUART:rx_state_3\ and \Pump_AL:BUART:rx_state_2\ and \Pump_AL:BUART:rx_parity_error_pre\));

\Pump_AL:BUART:rx_load_fifo\\D\ <= ((not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:rx_state_1\ and not \Pump_AL:BUART:rx_state_0\ and not \Pump_AL:BUART:rx_state_2\ and \Pump_AL:BUART:rx_bitclk_enable\ and \Pump_AL:BUART:rx_state_3\));

\Pump_AL:BUART:rx_state_3\\D\ <= ((not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:rx_state_1\ and not \Pump_AL:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \Pump_AL:BUART:rx_state_0\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:rx_state_1\ and not \Pump_AL:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \Pump_AL:BUART:rx_state_0\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:rx_bitclk_enable\ and \Pump_AL:BUART:rx_state_3\)
	OR (not \Pump_AL:BUART:reset_reg\ and \Pump_AL:BUART:rx_state_1\ and \Pump_AL:BUART:rx_state_3\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:rx_state_2\ and \Pump_AL:BUART:rx_state_3\)
	OR (not \Pump_AL:BUART:reset_reg\ and \Pump_AL:BUART:rx_state_0\ and \Pump_AL:BUART:rx_state_3\));

\Pump_AL:BUART:rx_state_2\\D\ <= ((not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:rx_state_1\ and not \Pump_AL:BUART:rx_state_0\ and not \Pump_AL:BUART:rx_state_3\ and not \Pump_AL:BUART:rx_state_2\ and not Net_1854 and \Pump_AL:BUART:rx_last\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:rx_state_1\ and not \Pump_AL:BUART:rx_state_0\ and not \Pump_AL:BUART:rx_state_2\ and \Pump_AL:BUART:rx_bitclk_enable\ and \Pump_AL:BUART:rx_state_3\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:rx_bitclk_enable\ and \Pump_AL:BUART:rx_state_2\)
	OR (not \Pump_AL:BUART:reset_reg\ and \Pump_AL:BUART:rx_state_0\ and \Pump_AL:BUART:rx_state_2\)
	OR (not \Pump_AL:BUART:reset_reg\ and \Pump_AL:BUART:rx_state_1\ and \Pump_AL:BUART:rx_state_2\));

\Pump_AL:BUART:rx_state_1\\D\ <= ((not \Pump_AL:BUART:reset_reg\ and \Pump_AL:BUART:rx_state_1\));

\Pump_AL:BUART:rx_state_0\\D\ <= ((not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:rx_state_1\ and not \Pump_AL:BUART:rx_postpoll\ and not \Pump_AL:BUART:rx_state_3\ and \Pump_AL:BUART:rx_bitclk_enable\ and \Pump_AL:BUART:rx_state_2\)
	OR (not \Pump_AL:BUART:reset_reg\ and \Pump_AL:BUART:rx_state_0\ and MODIN4_5 and MODIN4_4)
	OR (not \Pump_AL:BUART:reset_reg\ and \Pump_AL:BUART:rx_state_0\ and MODIN4_6)
	OR (not \Pump_AL:BUART:reset_reg\ and \Pump_AL:BUART:rx_state_0\ and \Pump_AL:BUART:rx_state_3\)
	OR (not \Pump_AL:BUART:reset_reg\ and \Pump_AL:BUART:rx_state_1\ and \Pump_AL:BUART:rx_state_0\)
	OR (not \Pump_AL:BUART:reset_reg\ and \Pump_AL:BUART:rx_state_0\ and \Pump_AL:BUART:rx_state_2\));

\Pump_AL:BUART:rx_last\\D\ <= ((not \Pump_AL:BUART:reset_reg\ and Net_1854));

\Pump_AL:BUART:rx_address_detected\\D\ <= ((not \Pump_AL:BUART:reset_reg\ and \Pump_AL:BUART:rx_address_detected\));

\Pump_AL:BUART:rx_parity_bit\\D\ <= ((not \Pump_AL:BUART:rx_state_0\ and not \Pump_AL:BUART:rx_state_2\ and \Pump_AL:BUART:rx_parity_bit\)
	OR (\Pump_AL:BUART:rx_postpoll\ and \Pump_AL:BUART:rx_state_2\ and \Pump_AL:BUART:rx_parity_bit\)
	OR (not \Pump_AL:BUART:rx_postpoll\ and \Pump_AL:BUART:rx_state_0\ and \Pump_AL:BUART:rx_parity_bit\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:rx_state_1\ and not \Pump_AL:BUART:rx_state_3\ and not \Pump_AL:BUART:rx_state_2\ and not \Pump_AL:BUART:rx_parity_bit\ and \Pump_AL:BUART:rx_state_0\ and \Pump_AL:BUART:rx_bitclk_enable\ and \Pump_AL:BUART:rx_postpoll\)
	OR (not \Pump_AL:BUART:rx_bitclk_enable\ and \Pump_AL:BUART:rx_parity_bit\)
	OR (\Pump_AL:BUART:rx_state_3\ and \Pump_AL:BUART:rx_parity_bit\)
	OR (\Pump_AL:BUART:rx_state_1\ and \Pump_AL:BUART:rx_parity_bit\)
	OR (\Pump_AL:BUART:reset_reg\ and \Pump_AL:BUART:rx_parity_bit\));

\Pump_AL:BUART:rx_parity_error_pre\\D\ <= ((not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:rx_state_1\ and not \Pump_AL:BUART:rx_state_0\ and not \Pump_AL:BUART:rx_postpoll\ and not \Pump_AL:BUART:rx_state_2\ and \Pump_AL:BUART:rx_bitclk_enable\ and \Pump_AL:BUART:rx_state_3\ and \Pump_AL:BUART:rx_parity_bit\)
	OR (not \Pump_AL:BUART:reset_reg\ and not \Pump_AL:BUART:rx_state_1\ and not \Pump_AL:BUART:rx_state_0\ and not \Pump_AL:BUART:rx_state_2\ and not \Pump_AL:BUART:rx_parity_bit\ and \Pump_AL:BUART:rx_bitclk_enable\ and \Pump_AL:BUART:rx_postpoll\ and \Pump_AL:BUART:rx_state_3\)
	OR (not \Pump_AL:BUART:rx_bitclk_enable\ and \Pump_AL:BUART:rx_parity_error_pre\)
	OR (\Pump_AL:BUART:rx_state_0\ and \Pump_AL:BUART:rx_parity_error_pre\)
	OR (\Pump_AL:BUART:rx_state_1\ and \Pump_AL:BUART:rx_parity_error_pre\)
	OR (\Pump_AL:BUART:reset_reg\ and \Pump_AL:BUART:rx_parity_error_pre\)
	OR (\Pump_AL:BUART:rx_postpoll\ and \Pump_AL:BUART:rx_parity_error_pre\)
	OR (not \Pump_AL:BUART:rx_state_2\ and \Pump_AL:BUART:rx_parity_error_pre\)
	OR (\Pump_AL:BUART:rx_state_3\ and \Pump_AL:BUART:rx_parity_error_pre\));

Net_1828 <= (not \LCD1:BUART:txn\);

\LCD1:BUART:counter_load_not\ <= ((not \LCD1:BUART:tx_bitclk\ and \LCD1:BUART:tx_state_2\)
	OR \LCD1:BUART:tx_state_0\
	OR \LCD1:BUART:tx_state_1\);

\LCD1:BUART:tx_bitclk_enable_pre\ <= (not \LCD1:BUART:tx_bitclk_dp\);

\LCD1:BUART:tx_status_0\ <= ((not \LCD1:BUART:tx_state_1\ and not \LCD1:BUART:tx_state_0\ and \LCD1:BUART:tx_fifo_empty\ and \LCD1:BUART:tx_state_2\ and \LCD1:BUART:tx_bitclk\));

\LCD1:BUART:tx_status_2\ <= (not \LCD1:BUART:tx_fifo_notfull\);

\LCD1:BUART:tx_mark\\D\ <= ((not \LCD1:BUART:reset_reg\ and \LCD1:BUART:tx_mark\));

\LCD1:BUART:tx_state_2\\D\ <= ((not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_2\ and not \LCD1:BUART:tx_counter_dp\ and \LCD1:BUART:tx_state_1\ and \LCD1:BUART:tx_bitclk\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_2\ and \LCD1:BUART:tx_state_1\ and \LCD1:BUART:tx_state_0\ and \LCD1:BUART:tx_bitclk\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_1\ and \LCD1:BUART:tx_state_0\ and \LCD1:BUART:tx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_0\ and \LCD1:BUART:tx_state_1\ and \LCD1:BUART:tx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_bitclk\ and \LCD1:BUART:tx_state_2\));

\LCD1:BUART:tx_state_1\\D\ <= ((not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_1\ and not \LCD1:BUART:tx_state_2\ and \LCD1:BUART:tx_state_0\ and \LCD1:BUART:tx_bitclk\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_0\ and \LCD1:BUART:tx_state_1\ and \LCD1:BUART:tx_counter_dp\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_0\ and \LCD1:BUART:tx_state_1\ and \LCD1:BUART:tx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_bitclk\ and \LCD1:BUART:tx_state_1\));

\LCD1:BUART:tx_state_0\\D\ <= ((not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_1\ and not \LCD1:BUART:tx_fifo_empty\ and not \LCD1:BUART:tx_state_2\ and not \LCD1:BUART:tx_bitclk\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_1\ and not \LCD1:BUART:tx_state_0\ and not \LCD1:BUART:tx_fifo_empty\ and \LCD1:BUART:tx_bitclk\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_fifo_empty\ and \LCD1:BUART:tx_state_0\ and \LCD1:BUART:tx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_1\ and \LCD1:BUART:tx_state_0\ and \LCD1:BUART:tx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_bitclk\ and \LCD1:BUART:tx_state_0\));

\LCD1:BUART:txn\\D\ <= ((not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_0\ and not \LCD1:BUART:tx_shift_out\ and not \LCD1:BUART:tx_state_2\ and \LCD1:BUART:tx_state_1\ and \LCD1:BUART:tx_bitclk\ and \LCD1:BUART:tx_counter_dp\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_1\ and not \LCD1:BUART:tx_state_2\ and not \LCD1:BUART:tx_bitclk\ and \LCD1:BUART:tx_state_0\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_1\ and not \LCD1:BUART:tx_shift_out\ and not \LCD1:BUART:tx_state_2\ and \LCD1:BUART:tx_state_0\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_bitclk\ and \LCD1:BUART:txn\ and \LCD1:BUART:tx_state_1\)
	OR (not \LCD1:BUART:reset_reg\ and \LCD1:BUART:txn\ and \LCD1:BUART:tx_state_2\));

\LCD1:BUART:tx_parity_bit\\D\ <= ((not \LCD1:BUART:tx_state_0\ and \LCD1:BUART:txn\ and \LCD1:BUART:tx_parity_bit\)
	OR (not \LCD1:BUART:tx_state_1\ and not \LCD1:BUART:tx_state_0\ and \LCD1:BUART:tx_parity_bit\)
	OR \LCD1:BUART:tx_parity_bit\);

\LCD1:BUART:rx_counter_load\ <= ((not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_0\ and not \LCD1:BUART:rx_state_3\ and not \LCD1:BUART:rx_state_2\));

\LCD1:BUART:rx_bitclk_pre\ <= ((not \LCD1:BUART:rx_count_2\ and not \LCD1:BUART:rx_count_1\ and not \LCD1:BUART:rx_count_0\));

\LCD1:BUART:rx_state_stop1_reg\\D\ <= (not \LCD1:BUART:rx_state_2\
	OR not \LCD1:BUART:rx_state_3\
	OR \LCD1:BUART:rx_state_0\
	OR \LCD1:BUART:rx_state_1\);

\LCD1:BUART:pollcount_1\\D\ <= ((not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_count_2\ and not \LCD1:BUART:rx_count_1\ and not MODIN5_1 and Net_1829 and MODIN5_0)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_count_2\ and not \LCD1:BUART:rx_count_1\ and not MODIN5_0 and MODIN5_1)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_count_2\ and not \LCD1:BUART:rx_count_1\ and not Net_1829 and MODIN5_1));

\LCD1:BUART:pollcount_0\\D\ <= ((not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_count_2\ and not \LCD1:BUART:rx_count_1\ and not MODIN5_0 and Net_1829)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_count_2\ and not \LCD1:BUART:rx_count_1\ and not Net_1829 and MODIN5_0));

\LCD1:BUART:rx_postpoll\ <= ((Net_1829 and MODIN5_0)
	OR MODIN5_1);

\LCD1:BUART:rx_status_4\ <= ((\LCD1:BUART:rx_load_fifo\ and \LCD1:BUART:rx_fifofull\));

\LCD1:BUART:rx_status_5\ <= ((\LCD1:BUART:rx_fifonotempty\ and \LCD1:BUART:rx_state_stop1_reg\));

\LCD1:BUART:rx_stop_bit_error\\D\ <= ((not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_0\ and not MODIN5_1 and not MODIN5_0 and \LCD1:BUART:rx_bitclk_enable\ and \LCD1:BUART:rx_state_3\ and \LCD1:BUART:rx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_0\ and not Net_1829 and not MODIN5_1 and \LCD1:BUART:rx_bitclk_enable\ and \LCD1:BUART:rx_state_3\ and \LCD1:BUART:rx_state_2\));

\LCD1:BUART:rx_load_fifo\\D\ <= ((not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_0\ and not \LCD1:BUART:rx_state_2\ and \LCD1:BUART:rx_bitclk_enable\ and \LCD1:BUART:rx_state_3\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_3\ and not \LCD1:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \LCD1:BUART:rx_state_0\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_3\ and not \LCD1:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \LCD1:BUART:rx_state_0\));

\LCD1:BUART:rx_state_3\\D\ <= ((not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \LCD1:BUART:rx_state_0\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \LCD1:BUART:rx_state_0\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_bitclk_enable\ and \LCD1:BUART:rx_state_3\)
	OR (not \LCD1:BUART:reset_reg\ and \LCD1:BUART:rx_state_1\ and \LCD1:BUART:rx_state_3\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_2\ and \LCD1:BUART:rx_state_3\)
	OR (not \LCD1:BUART:reset_reg\ and \LCD1:BUART:rx_state_0\ and \LCD1:BUART:rx_state_3\));

\LCD1:BUART:rx_state_2\\D\ <= ((not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_0\ and not \LCD1:BUART:rx_state_3\ and not \LCD1:BUART:rx_state_2\ and not Net_1829 and \LCD1:BUART:rx_last\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_0\ and not \LCD1:BUART:rx_state_2\ and \LCD1:BUART:rx_bitclk_enable\ and \LCD1:BUART:rx_state_3\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_4 and \LCD1:BUART:rx_state_0\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_5 and \LCD1:BUART:rx_state_0\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_bitclk_enable\ and \LCD1:BUART:rx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and \LCD1:BUART:rx_state_1\ and \LCD1:BUART:rx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and \LCD1:BUART:rx_state_0\ and \LCD1:BUART:rx_state_2\));

\LCD1:BUART:rx_state_1\\D\ <= ((not \LCD1:BUART:reset_reg\ and \LCD1:BUART:rx_state_1\));

\LCD1:BUART:rx_state_0\\D\ <= ((not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_3\ and not MODIN5_1 and not MODIN5_0 and \LCD1:BUART:rx_bitclk_enable\ and \LCD1:BUART:rx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_3\ and not Net_1829 and not MODIN5_1 and \LCD1:BUART:rx_bitclk_enable\ and \LCD1:BUART:rx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and \LCD1:BUART:rx_state_0\ and MODIN8_5 and MODIN8_4)
	OR (not \LCD1:BUART:reset_reg\ and \LCD1:BUART:rx_state_0\ and MODIN8_6)
	OR (not \LCD1:BUART:reset_reg\ and \LCD1:BUART:rx_state_0\ and \LCD1:BUART:rx_state_3\)
	OR (not \LCD1:BUART:reset_reg\ and \LCD1:BUART:rx_state_1\ and \LCD1:BUART:rx_state_0\)
	OR (not \LCD1:BUART:reset_reg\ and \LCD1:BUART:rx_state_0\ and \LCD1:BUART:rx_state_2\));

\LCD1:BUART:rx_last\\D\ <= ((not \LCD1:BUART:reset_reg\ and Net_1829));

\LCD1:BUART:rx_address_detected\\D\ <= ((not \LCD1:BUART:reset_reg\ and \LCD1:BUART:rx_address_detected\));

Net_1841 <= (not \Code_Bar:BUART:txn\);

\Code_Bar:BUART:counter_load_not\ <= ((not \Code_Bar:BUART:tx_bitclk\ and \Code_Bar:BUART:tx_state_2\)
	OR \Code_Bar:BUART:tx_state_0\
	OR \Code_Bar:BUART:tx_state_1\);

\Code_Bar:BUART:tx_bitclk_enable_pre\ <= (not \Code_Bar:BUART:tx_bitclk_dp\);

\Code_Bar:BUART:tx_status_0\ <= ((not \Code_Bar:BUART:tx_state_1\ and not \Code_Bar:BUART:tx_state_0\ and \Code_Bar:BUART:tx_fifo_empty\ and \Code_Bar:BUART:tx_state_2\ and \Code_Bar:BUART:tx_bitclk\));

\Code_Bar:BUART:tx_status_2\ <= (not \Code_Bar:BUART:tx_fifo_notfull\);

\Code_Bar:BUART:tx_mark\\D\ <= ((not \Code_Bar:BUART:reset_reg\ and \Code_Bar:BUART:tx_mark\));

\Code_Bar:BUART:tx_state_2\\D\ <= ((not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:tx_state_2\ and not \Code_Bar:BUART:tx_counter_dp\ and \Code_Bar:BUART:tx_state_1\ and \Code_Bar:BUART:tx_bitclk\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:tx_state_2\ and \Code_Bar:BUART:tx_state_1\ and \Code_Bar:BUART:tx_state_0\ and \Code_Bar:BUART:tx_bitclk\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:tx_state_1\ and \Code_Bar:BUART:tx_state_0\ and \Code_Bar:BUART:tx_state_2\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:tx_state_0\ and \Code_Bar:BUART:tx_state_1\ and \Code_Bar:BUART:tx_state_2\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:tx_bitclk\ and \Code_Bar:BUART:tx_state_2\));

\Code_Bar:BUART:tx_state_1\\D\ <= ((not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:tx_state_1\ and not \Code_Bar:BUART:tx_state_2\ and \Code_Bar:BUART:tx_state_0\ and \Code_Bar:BUART:tx_bitclk\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:tx_state_0\ and \Code_Bar:BUART:tx_state_1\ and \Code_Bar:BUART:tx_counter_dp\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:tx_state_0\ and \Code_Bar:BUART:tx_state_1\ and \Code_Bar:BUART:tx_state_2\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:tx_bitclk\ and \Code_Bar:BUART:tx_state_1\));

\Code_Bar:BUART:tx_state_0\\D\ <= ((not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:tx_state_1\ and not \Code_Bar:BUART:tx_fifo_empty\ and not \Code_Bar:BUART:tx_state_2\ and not \Code_Bar:BUART:tx_bitclk\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:tx_state_1\ and not \Code_Bar:BUART:tx_state_0\ and not \Code_Bar:BUART:tx_fifo_empty\ and \Code_Bar:BUART:tx_bitclk\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:tx_fifo_empty\ and \Code_Bar:BUART:tx_state_0\ and \Code_Bar:BUART:tx_state_2\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:tx_state_1\ and \Code_Bar:BUART:tx_state_0\ and \Code_Bar:BUART:tx_state_2\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:tx_bitclk\ and \Code_Bar:BUART:tx_state_0\));

\Code_Bar:BUART:txn\\D\ <= ((not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:tx_state_0\ and not \Code_Bar:BUART:tx_shift_out\ and not \Code_Bar:BUART:tx_state_2\ and \Code_Bar:BUART:tx_state_1\ and \Code_Bar:BUART:tx_bitclk\ and \Code_Bar:BUART:tx_counter_dp\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:tx_state_1\ and not \Code_Bar:BUART:tx_state_2\ and not \Code_Bar:BUART:tx_bitclk\ and \Code_Bar:BUART:tx_state_0\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:tx_state_1\ and not \Code_Bar:BUART:tx_shift_out\ and not \Code_Bar:BUART:tx_state_2\ and \Code_Bar:BUART:tx_state_0\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:tx_bitclk\ and \Code_Bar:BUART:txn\ and \Code_Bar:BUART:tx_state_1\)
	OR (not \Code_Bar:BUART:reset_reg\ and \Code_Bar:BUART:txn\ and \Code_Bar:BUART:tx_state_2\));

\Code_Bar:BUART:tx_parity_bit\\D\ <= ((not \Code_Bar:BUART:tx_state_0\ and \Code_Bar:BUART:txn\ and \Code_Bar:BUART:tx_parity_bit\)
	OR (not \Code_Bar:BUART:tx_state_1\ and not \Code_Bar:BUART:tx_state_0\ and \Code_Bar:BUART:tx_parity_bit\)
	OR \Code_Bar:BUART:tx_parity_bit\);

\Code_Bar:BUART:rx_counter_load\ <= ((not \Code_Bar:BUART:rx_state_1\ and not \Code_Bar:BUART:rx_state_0\ and not \Code_Bar:BUART:rx_state_3\ and not \Code_Bar:BUART:rx_state_2\));

\Code_Bar:BUART:rx_bitclk_pre\ <= ((not \Code_Bar:BUART:rx_count_2\ and not \Code_Bar:BUART:rx_count_1\ and not \Code_Bar:BUART:rx_count_0\));

\Code_Bar:BUART:rx_state_stop1_reg\\D\ <= (not \Code_Bar:BUART:rx_state_2\
	OR not \Code_Bar:BUART:rx_state_3\
	OR \Code_Bar:BUART:rx_state_0\
	OR \Code_Bar:BUART:rx_state_1\);

\Code_Bar:BUART:pollcount_1\\D\ <= ((not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:rx_count_2\ and not \Code_Bar:BUART:rx_count_1\ and not MODIN9_1 and Net_1842 and MODIN9_0)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:rx_count_2\ and not \Code_Bar:BUART:rx_count_1\ and not MODIN9_0 and MODIN9_1)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:rx_count_2\ and not \Code_Bar:BUART:rx_count_1\ and not Net_1842 and MODIN9_1));

\Code_Bar:BUART:pollcount_0\\D\ <= ((not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:rx_count_2\ and not \Code_Bar:BUART:rx_count_1\ and not MODIN9_0 and Net_1842)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:rx_count_2\ and not \Code_Bar:BUART:rx_count_1\ and not Net_1842 and MODIN9_0));

\Code_Bar:BUART:rx_postpoll\ <= ((Net_1842 and MODIN9_0)
	OR MODIN9_1);

\Code_Bar:BUART:rx_status_4\ <= ((\Code_Bar:BUART:rx_load_fifo\ and \Code_Bar:BUART:rx_fifofull\));

\Code_Bar:BUART:rx_status_5\ <= ((\Code_Bar:BUART:rx_fifonotempty\ and \Code_Bar:BUART:rx_state_stop1_reg\));

\Code_Bar:BUART:rx_stop_bit_error\\D\ <= ((not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:rx_state_1\ and not \Code_Bar:BUART:rx_state_0\ and not MODIN9_1 and not MODIN9_0 and \Code_Bar:BUART:rx_bitclk_enable\ and \Code_Bar:BUART:rx_state_3\ and \Code_Bar:BUART:rx_state_2\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:rx_state_1\ and not \Code_Bar:BUART:rx_state_0\ and not Net_1842 and not MODIN9_1 and \Code_Bar:BUART:rx_bitclk_enable\ and \Code_Bar:BUART:rx_state_3\ and \Code_Bar:BUART:rx_state_2\));

\Code_Bar:BUART:rx_load_fifo\\D\ <= ((not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:rx_state_1\ and not \Code_Bar:BUART:rx_state_0\ and not \Code_Bar:BUART:rx_state_2\ and \Code_Bar:BUART:rx_bitclk_enable\ and \Code_Bar:BUART:rx_state_3\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:rx_state_1\ and not \Code_Bar:BUART:rx_state_3\ and not \Code_Bar:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_4 and \Code_Bar:BUART:rx_state_0\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:rx_state_1\ and not \Code_Bar:BUART:rx_state_3\ and not \Code_Bar:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_5 and \Code_Bar:BUART:rx_state_0\));

\Code_Bar:BUART:rx_state_3\\D\ <= ((not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:rx_state_1\ and not \Code_Bar:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_4 and \Code_Bar:BUART:rx_state_0\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:rx_state_1\ and not \Code_Bar:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_5 and \Code_Bar:BUART:rx_state_0\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:rx_bitclk_enable\ and \Code_Bar:BUART:rx_state_3\)
	OR (not \Code_Bar:BUART:reset_reg\ and \Code_Bar:BUART:rx_state_1\ and \Code_Bar:BUART:rx_state_3\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:rx_state_2\ and \Code_Bar:BUART:rx_state_3\)
	OR (not \Code_Bar:BUART:reset_reg\ and \Code_Bar:BUART:rx_state_0\ and \Code_Bar:BUART:rx_state_3\));

\Code_Bar:BUART:rx_state_2\\D\ <= ((not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:rx_state_1\ and not \Code_Bar:BUART:rx_state_0\ and not \Code_Bar:BUART:rx_state_3\ and not \Code_Bar:BUART:rx_state_2\ and not Net_1842 and \Code_Bar:BUART:rx_last\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:rx_state_1\ and not \Code_Bar:BUART:rx_state_0\ and not \Code_Bar:BUART:rx_state_2\ and \Code_Bar:BUART:rx_bitclk_enable\ and \Code_Bar:BUART:rx_state_3\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:rx_state_1\ and not \Code_Bar:BUART:rx_state_3\ and not MODIN12_6 and not MODIN12_4 and \Code_Bar:BUART:rx_state_0\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:rx_state_1\ and not \Code_Bar:BUART:rx_state_3\ and not MODIN12_6 and not MODIN12_5 and \Code_Bar:BUART:rx_state_0\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:rx_bitclk_enable\ and \Code_Bar:BUART:rx_state_2\)
	OR (not \Code_Bar:BUART:reset_reg\ and \Code_Bar:BUART:rx_state_1\ and \Code_Bar:BUART:rx_state_2\)
	OR (not \Code_Bar:BUART:reset_reg\ and \Code_Bar:BUART:rx_state_0\ and \Code_Bar:BUART:rx_state_2\));

\Code_Bar:BUART:rx_state_1\\D\ <= ((not \Code_Bar:BUART:reset_reg\ and \Code_Bar:BUART:rx_state_1\));

\Code_Bar:BUART:rx_state_0\\D\ <= ((not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:rx_state_1\ and not \Code_Bar:BUART:rx_state_3\ and not MODIN9_1 and not MODIN9_0 and \Code_Bar:BUART:rx_bitclk_enable\ and \Code_Bar:BUART:rx_state_2\)
	OR (not \Code_Bar:BUART:reset_reg\ and not \Code_Bar:BUART:rx_state_1\ and not \Code_Bar:BUART:rx_state_3\ and not Net_1842 and not MODIN9_1 and \Code_Bar:BUART:rx_bitclk_enable\ and \Code_Bar:BUART:rx_state_2\)
	OR (not \Code_Bar:BUART:reset_reg\ and \Code_Bar:BUART:rx_state_0\ and MODIN12_5 and MODIN12_4)
	OR (not \Code_Bar:BUART:reset_reg\ and \Code_Bar:BUART:rx_state_0\ and MODIN12_6)
	OR (not \Code_Bar:BUART:reset_reg\ and \Code_Bar:BUART:rx_state_0\ and \Code_Bar:BUART:rx_state_3\)
	OR (not \Code_Bar:BUART:reset_reg\ and \Code_Bar:BUART:rx_state_1\ and \Code_Bar:BUART:rx_state_0\)
	OR (not \Code_Bar:BUART:reset_reg\ and \Code_Bar:BUART:rx_state_0\ and \Code_Bar:BUART:rx_state_2\));

\Code_Bar:BUART:rx_last\\D\ <= ((not \Code_Bar:BUART:reset_reg\ and Net_1842));

\Code_Bar:BUART:rx_address_detected\\D\ <= ((not \Code_Bar:BUART:reset_reg\ and \Code_Bar:BUART:rx_address_detected\));

Net_1815 <= (not \LCD2:BUART:txn\);

\LCD2:BUART:counter_load_not\ <= ((not \LCD2:BUART:tx_bitclk\ and \LCD2:BUART:tx_state_2\)
	OR \LCD2:BUART:tx_state_0\
	OR \LCD2:BUART:tx_state_1\);

\LCD2:BUART:tx_bitclk_enable_pre\ <= (not \LCD2:BUART:tx_bitclk_dp\);

\LCD2:BUART:tx_status_0\ <= ((not \LCD2:BUART:tx_state_1\ and not \LCD2:BUART:tx_state_0\ and \LCD2:BUART:tx_fifo_empty\ and \LCD2:BUART:tx_state_2\ and \LCD2:BUART:tx_bitclk\));

\LCD2:BUART:tx_status_2\ <= (not \LCD2:BUART:tx_fifo_notfull\);

\LCD2:BUART:tx_mark\\D\ <= ((not \LCD2:BUART:reset_reg\ and \LCD2:BUART:tx_mark\));

\LCD2:BUART:tx_state_2\\D\ <= ((not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_2\ and not \LCD2:BUART:tx_counter_dp\ and \LCD2:BUART:tx_state_1\ and \LCD2:BUART:tx_bitclk\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_2\ and \LCD2:BUART:tx_state_1\ and \LCD2:BUART:tx_state_0\ and \LCD2:BUART:tx_bitclk\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_1\ and \LCD2:BUART:tx_state_0\ and \LCD2:BUART:tx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_0\ and \LCD2:BUART:tx_state_1\ and \LCD2:BUART:tx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_bitclk\ and \LCD2:BUART:tx_state_2\));

\LCD2:BUART:tx_state_1\\D\ <= ((not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_1\ and not \LCD2:BUART:tx_state_2\ and \LCD2:BUART:tx_state_0\ and \LCD2:BUART:tx_bitclk\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_0\ and \LCD2:BUART:tx_state_1\ and \LCD2:BUART:tx_counter_dp\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_0\ and \LCD2:BUART:tx_state_1\ and \LCD2:BUART:tx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_bitclk\ and \LCD2:BUART:tx_state_1\));

\LCD2:BUART:tx_state_0\\D\ <= ((not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_1\ and not \LCD2:BUART:tx_fifo_empty\ and not \LCD2:BUART:tx_state_2\ and not \LCD2:BUART:tx_bitclk\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_1\ and not \LCD2:BUART:tx_state_0\ and not \LCD2:BUART:tx_fifo_empty\ and \LCD2:BUART:tx_bitclk\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_fifo_empty\ and \LCD2:BUART:tx_state_0\ and \LCD2:BUART:tx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_1\ and \LCD2:BUART:tx_state_0\ and \LCD2:BUART:tx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_bitclk\ and \LCD2:BUART:tx_state_0\));

\LCD2:BUART:txn\\D\ <= ((not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_0\ and not \LCD2:BUART:tx_shift_out\ and not \LCD2:BUART:tx_state_2\ and \LCD2:BUART:tx_state_1\ and \LCD2:BUART:tx_bitclk\ and \LCD2:BUART:tx_counter_dp\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_1\ and not \LCD2:BUART:tx_state_2\ and not \LCD2:BUART:tx_bitclk\ and \LCD2:BUART:tx_state_0\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_1\ and not \LCD2:BUART:tx_shift_out\ and not \LCD2:BUART:tx_state_2\ and \LCD2:BUART:tx_state_0\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_bitclk\ and \LCD2:BUART:txn\ and \LCD2:BUART:tx_state_1\)
	OR (not \LCD2:BUART:reset_reg\ and \LCD2:BUART:txn\ and \LCD2:BUART:tx_state_2\));

\LCD2:BUART:tx_parity_bit\\D\ <= ((not \LCD2:BUART:tx_state_0\ and \LCD2:BUART:txn\ and \LCD2:BUART:tx_parity_bit\)
	OR (not \LCD2:BUART:tx_state_1\ and not \LCD2:BUART:tx_state_0\ and \LCD2:BUART:tx_parity_bit\)
	OR \LCD2:BUART:tx_parity_bit\);

\LCD2:BUART:rx_counter_load\ <= ((not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_0\ and not \LCD2:BUART:rx_state_3\ and not \LCD2:BUART:rx_state_2\));

\LCD2:BUART:rx_bitclk_pre\ <= ((not \LCD2:BUART:rx_count_2\ and not \LCD2:BUART:rx_count_1\ and not \LCD2:BUART:rx_count_0\));

\LCD2:BUART:rx_state_stop1_reg\\D\ <= (not \LCD2:BUART:rx_state_2\
	OR not \LCD2:BUART:rx_state_3\
	OR \LCD2:BUART:rx_state_0\
	OR \LCD2:BUART:rx_state_1\);

\LCD2:BUART:pollcount_1\\D\ <= ((not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_count_2\ and not \LCD2:BUART:rx_count_1\ and not MODIN13_1 and Net_1816 and MODIN13_0)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_count_2\ and not \LCD2:BUART:rx_count_1\ and not MODIN13_0 and MODIN13_1)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_count_2\ and not \LCD2:BUART:rx_count_1\ and not Net_1816 and MODIN13_1));

\LCD2:BUART:pollcount_0\\D\ <= ((not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_count_2\ and not \LCD2:BUART:rx_count_1\ and not MODIN13_0 and Net_1816)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_count_2\ and not \LCD2:BUART:rx_count_1\ and not Net_1816 and MODIN13_0));

\LCD2:BUART:rx_postpoll\ <= ((Net_1816 and MODIN13_0)
	OR MODIN13_1);

\LCD2:BUART:rx_status_4\ <= ((\LCD2:BUART:rx_load_fifo\ and \LCD2:BUART:rx_fifofull\));

\LCD2:BUART:rx_status_5\ <= ((\LCD2:BUART:rx_fifonotempty\ and \LCD2:BUART:rx_state_stop1_reg\));

\LCD2:BUART:rx_stop_bit_error\\D\ <= ((not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_0\ and not MODIN13_1 and not MODIN13_0 and \LCD2:BUART:rx_bitclk_enable\ and \LCD2:BUART:rx_state_3\ and \LCD2:BUART:rx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_0\ and not Net_1816 and not MODIN13_1 and \LCD2:BUART:rx_bitclk_enable\ and \LCD2:BUART:rx_state_3\ and \LCD2:BUART:rx_state_2\));

\LCD2:BUART:rx_load_fifo\\D\ <= ((not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_0\ and not \LCD2:BUART:rx_state_2\ and \LCD2:BUART:rx_bitclk_enable\ and \LCD2:BUART:rx_state_3\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_3\ and not \LCD2:BUART:rx_state_2\ and not MODIN16_6 and not MODIN16_4 and \LCD2:BUART:rx_state_0\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_3\ and not \LCD2:BUART:rx_state_2\ and not MODIN16_6 and not MODIN16_5 and \LCD2:BUART:rx_state_0\));

\LCD2:BUART:rx_state_3\\D\ <= ((not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_2\ and not MODIN16_6 and not MODIN16_4 and \LCD2:BUART:rx_state_0\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_2\ and not MODIN16_6 and not MODIN16_5 and \LCD2:BUART:rx_state_0\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_bitclk_enable\ and \LCD2:BUART:rx_state_3\)
	OR (not \LCD2:BUART:reset_reg\ and \LCD2:BUART:rx_state_1\ and \LCD2:BUART:rx_state_3\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_2\ and \LCD2:BUART:rx_state_3\)
	OR (not \LCD2:BUART:reset_reg\ and \LCD2:BUART:rx_state_0\ and \LCD2:BUART:rx_state_3\));

\LCD2:BUART:rx_state_2\\D\ <= ((not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_0\ and not \LCD2:BUART:rx_state_3\ and not \LCD2:BUART:rx_state_2\ and not Net_1816 and \LCD2:BUART:rx_last\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_0\ and not \LCD2:BUART:rx_state_2\ and \LCD2:BUART:rx_bitclk_enable\ and \LCD2:BUART:rx_state_3\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_3\ and not MODIN16_6 and not MODIN16_4 and \LCD2:BUART:rx_state_0\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_3\ and not MODIN16_6 and not MODIN16_5 and \LCD2:BUART:rx_state_0\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_bitclk_enable\ and \LCD2:BUART:rx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and \LCD2:BUART:rx_state_1\ and \LCD2:BUART:rx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and \LCD2:BUART:rx_state_0\ and \LCD2:BUART:rx_state_2\));

\LCD2:BUART:rx_state_1\\D\ <= ((not \LCD2:BUART:reset_reg\ and \LCD2:BUART:rx_state_1\));

\LCD2:BUART:rx_state_0\\D\ <= ((not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_3\ and not MODIN13_1 and not MODIN13_0 and \LCD2:BUART:rx_bitclk_enable\ and \LCD2:BUART:rx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_3\ and not Net_1816 and not MODIN13_1 and \LCD2:BUART:rx_bitclk_enable\ and \LCD2:BUART:rx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and \LCD2:BUART:rx_state_0\ and MODIN16_5 and MODIN16_4)
	OR (not \LCD2:BUART:reset_reg\ and \LCD2:BUART:rx_state_0\ and MODIN16_6)
	OR (not \LCD2:BUART:reset_reg\ and \LCD2:BUART:rx_state_0\ and \LCD2:BUART:rx_state_3\)
	OR (not \LCD2:BUART:reset_reg\ and \LCD2:BUART:rx_state_1\ and \LCD2:BUART:rx_state_0\)
	OR (not \LCD2:BUART:reset_reg\ and \LCD2:BUART:rx_state_0\ and \LCD2:BUART:rx_state_2\));

\LCD2:BUART:rx_last\\D\ <= ((not \LCD2:BUART:reset_reg\ and Net_1816));

\LCD2:BUART:rx_address_detected\\D\ <= ((not \LCD2:BUART:reset_reg\ and \LCD2:BUART:rx_address_detected\));

Net_1764 <= (not \Beagle:BUART:txn\);

\Beagle:BUART:counter_load_not\ <= ((not \Beagle:BUART:tx_bitclk\ and \Beagle:BUART:tx_state_2\)
	OR \Beagle:BUART:tx_state_0\
	OR \Beagle:BUART:tx_state_1\);

\Beagle:BUART:tx_bitclk_enable_pre\ <= (not \Beagle:BUART:tx_bitclk_dp\);

\Beagle:BUART:tx_status_0\ <= ((not \Beagle:BUART:tx_state_1\ and not \Beagle:BUART:tx_state_0\ and \Beagle:BUART:tx_fifo_empty\ and \Beagle:BUART:tx_state_2\ and \Beagle:BUART:tx_bitclk\));

\Beagle:BUART:tx_status_2\ <= (not \Beagle:BUART:tx_fifo_notfull\);

\Beagle:BUART:tx_mark\\D\ <= ((not \Beagle:BUART:reset_reg\ and \Beagle:BUART:tx_mark\));

\Beagle:BUART:tx_state_2\\D\ <= ((not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:tx_state_2\ and not \Beagle:BUART:tx_counter_dp\ and \Beagle:BUART:tx_state_1\ and \Beagle:BUART:tx_bitclk\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:tx_state_2\ and \Beagle:BUART:tx_state_1\ and \Beagle:BUART:tx_state_0\ and \Beagle:BUART:tx_bitclk\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:tx_state_1\ and \Beagle:BUART:tx_state_0\ and \Beagle:BUART:tx_state_2\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:tx_state_0\ and \Beagle:BUART:tx_state_1\ and \Beagle:BUART:tx_state_2\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:tx_bitclk\ and \Beagle:BUART:tx_state_2\));

\Beagle:BUART:tx_state_1\\D\ <= ((not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:tx_state_1\ and not \Beagle:BUART:tx_state_2\ and \Beagle:BUART:tx_state_0\ and \Beagle:BUART:tx_bitclk\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:tx_state_0\ and \Beagle:BUART:tx_state_1\ and \Beagle:BUART:tx_counter_dp\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:tx_state_0\ and \Beagle:BUART:tx_state_1\ and \Beagle:BUART:tx_state_2\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:tx_bitclk\ and \Beagle:BUART:tx_state_1\));

\Beagle:BUART:tx_state_0\\D\ <= ((not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:tx_state_1\ and not \Beagle:BUART:tx_fifo_empty\ and not \Beagle:BUART:tx_state_2\ and not \Beagle:BUART:tx_bitclk\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:tx_state_1\ and not \Beagle:BUART:tx_state_0\ and not \Beagle:BUART:tx_fifo_empty\ and \Beagle:BUART:tx_bitclk\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:tx_fifo_empty\ and \Beagle:BUART:tx_state_0\ and \Beagle:BUART:tx_state_2\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:tx_state_1\ and \Beagle:BUART:tx_state_0\ and \Beagle:BUART:tx_state_2\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:tx_bitclk\ and \Beagle:BUART:tx_state_0\));

\Beagle:BUART:txn\\D\ <= ((not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:tx_state_0\ and not \Beagle:BUART:tx_shift_out\ and not \Beagle:BUART:tx_state_2\ and \Beagle:BUART:tx_state_1\ and \Beagle:BUART:tx_bitclk\ and \Beagle:BUART:tx_counter_dp\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:tx_state_1\ and not \Beagle:BUART:tx_state_2\ and not \Beagle:BUART:tx_bitclk\ and \Beagle:BUART:tx_state_0\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:tx_state_1\ and not \Beagle:BUART:tx_shift_out\ and not \Beagle:BUART:tx_state_2\ and \Beagle:BUART:tx_state_0\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:tx_bitclk\ and \Beagle:BUART:txn\ and \Beagle:BUART:tx_state_1\)
	OR (not \Beagle:BUART:reset_reg\ and \Beagle:BUART:txn\ and \Beagle:BUART:tx_state_2\));

\Beagle:BUART:tx_parity_bit\\D\ <= ((not \Beagle:BUART:tx_state_0\ and \Beagle:BUART:txn\ and \Beagle:BUART:tx_parity_bit\)
	OR (not \Beagle:BUART:tx_state_1\ and not \Beagle:BUART:tx_state_0\ and \Beagle:BUART:tx_parity_bit\)
	OR \Beagle:BUART:tx_parity_bit\);

\Beagle:BUART:rx_counter_load\ <= ((not \Beagle:BUART:rx_state_1\ and not \Beagle:BUART:rx_state_0\ and not \Beagle:BUART:rx_state_3\ and not \Beagle:BUART:rx_state_2\));

\Beagle:BUART:rx_bitclk_pre\ <= ((not \Beagle:BUART:rx_count_2\ and not \Beagle:BUART:rx_count_1\ and not \Beagle:BUART:rx_count_0\));

\Beagle:BUART:rx_state_stop1_reg\\D\ <= (not \Beagle:BUART:rx_state_2\
	OR not \Beagle:BUART:rx_state_3\
	OR \Beagle:BUART:rx_state_0\
	OR \Beagle:BUART:rx_state_1\);

\Beagle:BUART:pollcount_1\\D\ <= ((not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:rx_count_2\ and not \Beagle:BUART:rx_count_1\ and not MODIN17_1 and Net_1769 and MODIN17_0)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:rx_count_2\ and not \Beagle:BUART:rx_count_1\ and not MODIN17_0 and MODIN17_1)
	OR (not Net_1769 and not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:rx_count_2\ and not \Beagle:BUART:rx_count_1\ and MODIN17_1));

\Beagle:BUART:pollcount_0\\D\ <= ((not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:rx_count_2\ and not \Beagle:BUART:rx_count_1\ and not MODIN17_0 and Net_1769)
	OR (not Net_1769 and not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:rx_count_2\ and not \Beagle:BUART:rx_count_1\ and MODIN17_0));

\Beagle:BUART:rx_postpoll\ <= ((Net_1769 and MODIN17_0)
	OR MODIN17_1);

\Beagle:BUART:rx_status_4\ <= ((\Beagle:BUART:rx_load_fifo\ and \Beagle:BUART:rx_fifofull\));

\Beagle:BUART:rx_status_5\ <= ((\Beagle:BUART:rx_fifonotempty\ and \Beagle:BUART:rx_state_stop1_reg\));

\Beagle:BUART:rx_stop_bit_error\\D\ <= ((not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:rx_state_1\ and not \Beagle:BUART:rx_state_0\ and not MODIN17_1 and not MODIN17_0 and \Beagle:BUART:rx_bitclk_enable\ and \Beagle:BUART:rx_state_3\ and \Beagle:BUART:rx_state_2\)
	OR (not Net_1769 and not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:rx_state_1\ and not \Beagle:BUART:rx_state_0\ and not MODIN17_1 and \Beagle:BUART:rx_bitclk_enable\ and \Beagle:BUART:rx_state_3\ and \Beagle:BUART:rx_state_2\));

\Beagle:BUART:rx_load_fifo\\D\ <= ((not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:rx_state_1\ and not \Beagle:BUART:rx_state_0\ and not \Beagle:BUART:rx_state_2\ and \Beagle:BUART:rx_bitclk_enable\ and \Beagle:BUART:rx_state_3\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:rx_state_1\ and not \Beagle:BUART:rx_state_3\ and not \Beagle:BUART:rx_state_2\ and not MODIN20_6 and not MODIN20_4 and \Beagle:BUART:rx_state_0\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:rx_state_1\ and not \Beagle:BUART:rx_state_3\ and not \Beagle:BUART:rx_state_2\ and not MODIN20_6 and not MODIN20_5 and \Beagle:BUART:rx_state_0\));

\Beagle:BUART:rx_state_3\\D\ <= ((not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:rx_state_1\ and not \Beagle:BUART:rx_state_2\ and not MODIN20_6 and not MODIN20_4 and \Beagle:BUART:rx_state_0\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:rx_state_1\ and not \Beagle:BUART:rx_state_2\ and not MODIN20_6 and not MODIN20_5 and \Beagle:BUART:rx_state_0\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:rx_bitclk_enable\ and \Beagle:BUART:rx_state_3\)
	OR (not \Beagle:BUART:reset_reg\ and \Beagle:BUART:rx_state_1\ and \Beagle:BUART:rx_state_3\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:rx_state_2\ and \Beagle:BUART:rx_state_3\)
	OR (not \Beagle:BUART:reset_reg\ and \Beagle:BUART:rx_state_0\ and \Beagle:BUART:rx_state_3\));

\Beagle:BUART:rx_state_2\\D\ <= ((not Net_1769 and not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:rx_state_1\ and not \Beagle:BUART:rx_state_0\ and not \Beagle:BUART:rx_state_3\ and not \Beagle:BUART:rx_state_2\ and \Beagle:BUART:rx_last\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:rx_state_1\ and not \Beagle:BUART:rx_state_0\ and not \Beagle:BUART:rx_state_2\ and \Beagle:BUART:rx_bitclk_enable\ and \Beagle:BUART:rx_state_3\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:rx_state_1\ and not \Beagle:BUART:rx_state_3\ and not MODIN20_6 and not MODIN20_4 and \Beagle:BUART:rx_state_0\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:rx_state_1\ and not \Beagle:BUART:rx_state_3\ and not MODIN20_6 and not MODIN20_5 and \Beagle:BUART:rx_state_0\)
	OR (not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:rx_bitclk_enable\ and \Beagle:BUART:rx_state_2\)
	OR (not \Beagle:BUART:reset_reg\ and \Beagle:BUART:rx_state_1\ and \Beagle:BUART:rx_state_2\)
	OR (not \Beagle:BUART:reset_reg\ and \Beagle:BUART:rx_state_0\ and \Beagle:BUART:rx_state_2\));

\Beagle:BUART:rx_state_1\\D\ <= ((not \Beagle:BUART:reset_reg\ and \Beagle:BUART:rx_state_1\));

\Beagle:BUART:rx_state_0\\D\ <= ((not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:rx_state_1\ and not \Beagle:BUART:rx_state_3\ and not MODIN17_1 and not MODIN17_0 and \Beagle:BUART:rx_bitclk_enable\ and \Beagle:BUART:rx_state_2\)
	OR (not Net_1769 and not \Beagle:BUART:reset_reg\ and not \Beagle:BUART:rx_state_1\ and not \Beagle:BUART:rx_state_3\ and not MODIN17_1 and \Beagle:BUART:rx_bitclk_enable\ and \Beagle:BUART:rx_state_2\)
	OR (not \Beagle:BUART:reset_reg\ and \Beagle:BUART:rx_state_0\ and MODIN20_5 and MODIN20_4)
	OR (not \Beagle:BUART:reset_reg\ and \Beagle:BUART:rx_state_0\ and MODIN20_6)
	OR (not \Beagle:BUART:reset_reg\ and \Beagle:BUART:rx_state_0\ and \Beagle:BUART:rx_state_3\)
	OR (not \Beagle:BUART:reset_reg\ and \Beagle:BUART:rx_state_1\ and \Beagle:BUART:rx_state_0\)
	OR (not \Beagle:BUART:reset_reg\ and \Beagle:BUART:rx_state_0\ and \Beagle:BUART:rx_state_2\));

\Beagle:BUART:rx_last\\D\ <= ((not \Beagle:BUART:reset_reg\ and Net_1769));

\Beagle:BUART:rx_address_detected\\D\ <= ((not \Beagle:BUART:reset_reg\ and \Beagle:BUART:rx_address_detected\));

Net_1750 <= (not \Tag:BUART:txn\);

\Tag:BUART:counter_load_not\ <= ((not \Tag:BUART:tx_bitclk\ and \Tag:BUART:tx_state_2\)
	OR \Tag:BUART:tx_state_0\
	OR \Tag:BUART:tx_state_1\);

\Tag:BUART:tx_bitclk_enable_pre\ <= (not \Tag:BUART:tx_bitclk_dp\);

\Tag:BUART:tx_status_0\ <= ((not \Tag:BUART:tx_state_1\ and not \Tag:BUART:tx_state_0\ and \Tag:BUART:tx_fifo_empty\ and \Tag:BUART:tx_state_2\ and \Tag:BUART:tx_bitclk\));

\Tag:BUART:tx_status_2\ <= (not \Tag:BUART:tx_fifo_notfull\);

\Tag:BUART:tx_mark\\D\ <= ((not \Tag:BUART:reset_reg\ and \Tag:BUART:tx_mark\));

\Tag:BUART:tx_state_2\\D\ <= ((not \Tag:BUART:reset_reg\ and not \Tag:BUART:tx_state_2\ and not \Tag:BUART:tx_counter_dp\ and \Tag:BUART:tx_state_1\ and \Tag:BUART:tx_bitclk\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:tx_state_2\ and \Tag:BUART:tx_state_1\ and \Tag:BUART:tx_state_0\ and \Tag:BUART:tx_bitclk\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:tx_state_1\ and \Tag:BUART:tx_state_0\ and \Tag:BUART:tx_state_2\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:tx_state_0\ and \Tag:BUART:tx_state_1\ and \Tag:BUART:tx_state_2\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:tx_bitclk\ and \Tag:BUART:tx_state_2\));

\Tag:BUART:tx_state_1\\D\ <= ((not \Tag:BUART:reset_reg\ and not \Tag:BUART:tx_state_1\ and not \Tag:BUART:tx_state_2\ and \Tag:BUART:tx_state_0\ and \Tag:BUART:tx_bitclk\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:tx_state_0\ and \Tag:BUART:tx_state_1\ and \Tag:BUART:tx_counter_dp\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:tx_state_0\ and \Tag:BUART:tx_state_1\ and \Tag:BUART:tx_state_2\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:tx_bitclk\ and \Tag:BUART:tx_state_1\));

\Tag:BUART:tx_state_0\\D\ <= ((not \Tag:BUART:reset_reg\ and not \Tag:BUART:tx_state_1\ and not \Tag:BUART:tx_fifo_empty\ and not \Tag:BUART:tx_state_2\ and not \Tag:BUART:tx_bitclk\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:tx_state_1\ and not \Tag:BUART:tx_state_0\ and not \Tag:BUART:tx_fifo_empty\ and \Tag:BUART:tx_bitclk\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:tx_fifo_empty\ and \Tag:BUART:tx_state_0\ and \Tag:BUART:tx_state_2\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:tx_state_1\ and \Tag:BUART:tx_state_0\ and \Tag:BUART:tx_state_2\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:tx_bitclk\ and \Tag:BUART:tx_state_0\));

\Tag:BUART:txn\\D\ <= ((not \Tag:BUART:reset_reg\ and not \Tag:BUART:tx_state_0\ and not \Tag:BUART:tx_shift_out\ and not \Tag:BUART:tx_state_2\ and \Tag:BUART:tx_state_1\ and \Tag:BUART:tx_bitclk\ and \Tag:BUART:tx_counter_dp\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:tx_state_1\ and not \Tag:BUART:tx_state_2\ and not \Tag:BUART:tx_bitclk\ and \Tag:BUART:tx_state_0\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:tx_state_1\ and not \Tag:BUART:tx_shift_out\ and not \Tag:BUART:tx_state_2\ and \Tag:BUART:tx_state_0\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:tx_bitclk\ and \Tag:BUART:txn\ and \Tag:BUART:tx_state_1\)
	OR (not \Tag:BUART:reset_reg\ and \Tag:BUART:txn\ and \Tag:BUART:tx_state_2\));

\Tag:BUART:tx_parity_bit\\D\ <= ((not \Tag:BUART:tx_state_0\ and \Tag:BUART:txn\ and \Tag:BUART:tx_parity_bit\)
	OR (not \Tag:BUART:tx_state_1\ and not \Tag:BUART:tx_state_0\ and \Tag:BUART:tx_parity_bit\)
	OR \Tag:BUART:tx_parity_bit\);

\Tag:BUART:rx_counter_load\ <= ((not \Tag:BUART:rx_state_1\ and not \Tag:BUART:rx_state_0\ and not \Tag:BUART:rx_state_3\ and not \Tag:BUART:rx_state_2\));

\Tag:BUART:rx_bitclk_pre\ <= ((not \Tag:BUART:rx_count_2\ and not \Tag:BUART:rx_count_1\ and not \Tag:BUART:rx_count_0\));

\Tag:BUART:rx_state_stop1_reg\\D\ <= (not \Tag:BUART:rx_state_2\
	OR not \Tag:BUART:rx_state_3\
	OR \Tag:BUART:rx_state_0\
	OR \Tag:BUART:rx_state_1\);

\Tag:BUART:pollcount_1\\D\ <= ((not \Tag:BUART:reset_reg\ and not \Tag:BUART:rx_count_2\ and not \Tag:BUART:rx_count_1\ and not \Tag:BUART:pollcount_1\ and Net_1751 and \Tag:BUART:pollcount_0\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:rx_count_2\ and not \Tag:BUART:rx_count_1\ and not \Tag:BUART:pollcount_0\ and \Tag:BUART:pollcount_1\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:rx_count_2\ and not \Tag:BUART:rx_count_1\ and not Net_1751 and \Tag:BUART:pollcount_1\));

\Tag:BUART:pollcount_0\\D\ <= ((not \Tag:BUART:reset_reg\ and not \Tag:BUART:rx_count_2\ and not \Tag:BUART:rx_count_1\ and not \Tag:BUART:pollcount_0\ and Net_1751)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:rx_count_2\ and not \Tag:BUART:rx_count_1\ and not Net_1751 and \Tag:BUART:pollcount_0\));

\Tag:BUART:rx_postpoll\ <= ((Net_1751 and \Tag:BUART:pollcount_0\)
	OR \Tag:BUART:pollcount_1\);

\Tag:BUART:rx_status_4\ <= ((\Tag:BUART:rx_load_fifo\ and \Tag:BUART:rx_fifofull\));

\Tag:BUART:rx_status_5\ <= ((\Tag:BUART:rx_fifonotempty\ and \Tag:BUART:rx_state_stop1_reg\));

\Tag:BUART:rx_stop_bit_error\\D\ <= ((not \Tag:BUART:reset_reg\ and not \Tag:BUART:rx_state_1\ and not \Tag:BUART:rx_state_0\ and not \Tag:BUART:pollcount_1\ and not \Tag:BUART:pollcount_0\ and \Tag:BUART:rx_bitclk_enable\ and \Tag:BUART:rx_state_3\ and \Tag:BUART:rx_state_2\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:rx_state_1\ and not \Tag:BUART:rx_state_0\ and not \Tag:BUART:pollcount_1\ and not Net_1751 and \Tag:BUART:rx_bitclk_enable\ and \Tag:BUART:rx_state_3\ and \Tag:BUART:rx_state_2\));

\Tag:BUART:rx_load_fifo\\D\ <= ((not \Tag:BUART:reset_reg\ and not \Tag:BUART:rx_state_1\ and not \Tag:BUART:rx_state_0\ and not \Tag:BUART:rx_state_2\ and \Tag:BUART:rx_bitclk_enable\ and \Tag:BUART:rx_state_3\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:rx_state_1\ and not \Tag:BUART:rx_state_3\ and not \Tag:BUART:rx_state_2\ and not \Tag:BUART:rx_count_6\ and not \Tag:BUART:rx_count_4\ and \Tag:BUART:rx_state_0\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:rx_state_1\ and not \Tag:BUART:rx_state_3\ and not \Tag:BUART:rx_state_2\ and not \Tag:BUART:rx_count_6\ and not \Tag:BUART:rx_count_5\ and \Tag:BUART:rx_state_0\));

\Tag:BUART:rx_state_3\\D\ <= ((not \Tag:BUART:reset_reg\ and not \Tag:BUART:rx_state_1\ and not \Tag:BUART:rx_state_2\ and not \Tag:BUART:rx_count_6\ and not \Tag:BUART:rx_count_4\ and \Tag:BUART:rx_state_0\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:rx_state_1\ and not \Tag:BUART:rx_state_2\ and not \Tag:BUART:rx_count_6\ and not \Tag:BUART:rx_count_5\ and \Tag:BUART:rx_state_0\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:rx_bitclk_enable\ and \Tag:BUART:rx_state_3\)
	OR (not \Tag:BUART:reset_reg\ and \Tag:BUART:rx_state_1\ and \Tag:BUART:rx_state_3\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:rx_state_2\ and \Tag:BUART:rx_state_3\)
	OR (not \Tag:BUART:reset_reg\ and \Tag:BUART:rx_state_0\ and \Tag:BUART:rx_state_3\));

\Tag:BUART:rx_state_2\\D\ <= ((not \Tag:BUART:reset_reg\ and not \Tag:BUART:rx_state_1\ and not \Tag:BUART:rx_state_0\ and not \Tag:BUART:rx_state_3\ and not \Tag:BUART:rx_state_2\ and not Net_1751 and \Tag:BUART:rx_last\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:rx_state_1\ and not \Tag:BUART:rx_state_0\ and not \Tag:BUART:rx_state_2\ and \Tag:BUART:rx_bitclk_enable\ and \Tag:BUART:rx_state_3\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:rx_state_1\ and not \Tag:BUART:rx_state_3\ and not \Tag:BUART:rx_count_6\ and not \Tag:BUART:rx_count_4\ and \Tag:BUART:rx_state_0\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:rx_state_1\ and not \Tag:BUART:rx_state_3\ and not \Tag:BUART:rx_count_6\ and not \Tag:BUART:rx_count_5\ and \Tag:BUART:rx_state_0\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:rx_bitclk_enable\ and \Tag:BUART:rx_state_2\)
	OR (not \Tag:BUART:reset_reg\ and \Tag:BUART:rx_state_1\ and \Tag:BUART:rx_state_2\)
	OR (not \Tag:BUART:reset_reg\ and \Tag:BUART:rx_state_0\ and \Tag:BUART:rx_state_2\));

\Tag:BUART:rx_state_1\\D\ <= ((not \Tag:BUART:reset_reg\ and \Tag:BUART:rx_state_1\));

\Tag:BUART:rx_state_0\\D\ <= ((not \Tag:BUART:reset_reg\ and not \Tag:BUART:rx_state_1\ and not \Tag:BUART:rx_state_3\ and not \Tag:BUART:pollcount_1\ and not \Tag:BUART:pollcount_0\ and \Tag:BUART:rx_bitclk_enable\ and \Tag:BUART:rx_state_2\)
	OR (not \Tag:BUART:reset_reg\ and not \Tag:BUART:rx_state_1\ and not \Tag:BUART:rx_state_3\ and not \Tag:BUART:pollcount_1\ and not Net_1751 and \Tag:BUART:rx_bitclk_enable\ and \Tag:BUART:rx_state_2\)
	OR (not \Tag:BUART:reset_reg\ and \Tag:BUART:rx_state_0\ and \Tag:BUART:rx_count_5\ and \Tag:BUART:rx_count_4\)
	OR (not \Tag:BUART:reset_reg\ and \Tag:BUART:rx_state_0\ and \Tag:BUART:rx_count_6\)
	OR (not \Tag:BUART:reset_reg\ and \Tag:BUART:rx_state_0\ and \Tag:BUART:rx_state_3\)
	OR (not \Tag:BUART:reset_reg\ and \Tag:BUART:rx_state_1\ and \Tag:BUART:rx_state_0\)
	OR (not \Tag:BUART:reset_reg\ and \Tag:BUART:rx_state_0\ and \Tag:BUART:rx_state_2\));

\Tag:BUART:rx_last\\D\ <= ((not \Tag:BUART:reset_reg\ and Net_1751));

\Tag:BUART:rx_address_detected\\D\ <= ((not \Tag:BUART:reset_reg\ and \Tag:BUART:rx_address_detected\));

\Pump_AL:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1860);
\Pump_AL:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1878,
		enable=>one,
		clock_out=>\Pump_AL:BUART:clock_op\);
\Pump_AL:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Pump_AL:BUART:reset_reg\,
		clk=>\Pump_AL:BUART:clock_op\,
		cs_addr=>(\Pump_AL:BUART:tx_state_1\, \Pump_AL:BUART:tx_state_0\, \Pump_AL:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Pump_AL:BUART:tx_shift_out\,
		f0_bus_stat=>\Pump_AL:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\Pump_AL:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Pump_AL:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Pump_AL:BUART:reset_reg\,
		clk=>\Pump_AL:BUART:clock_op\,
		cs_addr=>(zero, zero, \Pump_AL:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\Pump_AL:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\Pump_AL:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\Pump_AL:BUART:sc_out_7\, \Pump_AL:BUART:sc_out_6\, \Pump_AL:BUART:sc_out_5\, \Pump_AL:BUART:sc_out_4\,
			\Pump_AL:BUART:sc_out_3\, \Pump_AL:BUART:sc_out_2\, \Pump_AL:BUART:sc_out_1\, \Pump_AL:BUART:sc_out_0\));
\Pump_AL:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Pump_AL:BUART:reset_reg\,
		clock=>\Pump_AL:BUART:clock_op\,
		status=>(zero, zero, zero, \Pump_AL:BUART:tx_fifo_notfull\,
			\Pump_AL:BUART:tx_status_2\, \Pump_AL:BUART:tx_fifo_empty\, \Pump_AL:BUART:tx_status_0\),
		interrupt=>\Pump_AL:BUART:tx_interrupt_out\);
\Pump_AL:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Pump_AL:BUART:reset_reg\,
		clk=>\Pump_AL:BUART:clock_op\,
		cs_addr=>(\Pump_AL:BUART:rx_state_1\, \Pump_AL:BUART:rx_state_0\, \Pump_AL:BUART:rx_bitclk_enable\),
		route_si=>\Pump_AL:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\Pump_AL:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Pump_AL:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\Pump_AL:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Pump_AL:BUART:hd_shift_out\,
		f0_bus_stat=>\Pump_AL:BUART:rx_fifonotempty\,
		f0_blk_stat=>\Pump_AL:BUART:rx_fifofull\,
		f1_bus_stat=>\Pump_AL:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\Pump_AL:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Pump_AL:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\Pump_AL:BUART:clock_op\,
		reset=>\Pump_AL:BUART:reset_reg\,
		load=>\Pump_AL:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\Pump_AL:BUART:rx_count_2\, \Pump_AL:BUART:rx_count_1\, \Pump_AL:BUART:rx_count_0\),
		tc=>\Pump_AL:BUART:rx_count7_tc\);
\Pump_AL:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Pump_AL:BUART:reset_reg\,
		clock=>\Pump_AL:BUART:clock_op\,
		status=>(zero, \Pump_AL:BUART:rx_status_5\, \Pump_AL:BUART:rx_status_4\, \Pump_AL:BUART:rx_status_3\,
			\Pump_AL:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_1860);
Rx_TW:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_1854,
		analog=>(open),
		io=>(tmpIO_0__Rx_TW_net_0),
		siovref=>(tmpSIOVREF__Rx_TW_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_TW_net_0);
Tx_TW:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1853,
		fb=>(tmpFB_0__Tx_TW_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_TW_net_0),
		siovref=>(tmpSIOVREF__Tx_TW_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_TW_net_0);
\LCD1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3ecd0af7-5916-41e6-b239-ee3a0ec36607/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\LCD1:Net_9\,
		dig_domain_out=>open);
\LCD1:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1836);
\LCD1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\LCD1:Net_9\,
		enable=>one,
		clock_out=>\LCD1:BUART:clock_op\);
\LCD1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LCD1:BUART:reset_reg\,
		clk=>\LCD1:BUART:clock_op\,
		cs_addr=>(\LCD1:BUART:tx_state_1\, \LCD1:BUART:tx_state_0\, \LCD1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\LCD1:BUART:tx_shift_out\,
		f0_bus_stat=>\LCD1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\LCD1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LCD1:BUART:reset_reg\,
		clk=>\LCD1:BUART:clock_op\,
		cs_addr=>(zero, zero, \LCD1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\LCD1:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\LCD1:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\LCD1:BUART:sc_out_7\, \LCD1:BUART:sc_out_6\, \LCD1:BUART:sc_out_5\, \LCD1:BUART:sc_out_4\,
			\LCD1:BUART:sc_out_3\, \LCD1:BUART:sc_out_2\, \LCD1:BUART:sc_out_1\, \LCD1:BUART:sc_out_0\));
\LCD1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\LCD1:BUART:reset_reg\,
		clock=>\LCD1:BUART:clock_op\,
		status=>(zero, zero, zero, \LCD1:BUART:tx_fifo_notfull\,
			\LCD1:BUART:tx_status_2\, \LCD1:BUART:tx_fifo_empty\, \LCD1:BUART:tx_status_0\),
		interrupt=>\LCD1:BUART:tx_interrupt_out\);
\LCD1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LCD1:BUART:reset_reg\,
		clk=>\LCD1:BUART:clock_op\,
		cs_addr=>(\LCD1:BUART:rx_state_1\, \LCD1:BUART:rx_state_0\, \LCD1:BUART:rx_bitclk_enable\),
		route_si=>\LCD1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\LCD1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LCD1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\LCD1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\LCD1:BUART:hd_shift_out\,
		f0_bus_stat=>\LCD1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\LCD1:BUART:rx_fifofull\,
		f1_bus_stat=>\LCD1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\LCD1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LCD1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\LCD1:BUART:clock_op\,
		reset=>\LCD1:BUART:reset_reg\,
		load=>\LCD1:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN8_6, MODIN8_5, MODIN8_4, MODIN8_3,
			\LCD1:BUART:rx_count_2\, \LCD1:BUART:rx_count_1\, \LCD1:BUART:rx_count_0\),
		tc=>\LCD1:BUART:rx_count7_tc\);
\LCD1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\LCD1:BUART:reset_reg\,
		clock=>\LCD1:BUART:clock_op\,
		status=>(zero, \LCD1:BUART:rx_status_5\, \LCD1:BUART:rx_status_4\, \LCD1:BUART:rx_status_3\,
			\LCD1:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_1836);
\Code_Bar:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3ff86699-1213-40e3-bc3a-d700acad116f/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"3255208333.33333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\Code_Bar:Net_9\,
		dig_domain_out=>open);
\Code_Bar:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1893);
\Code_Bar:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\Code_Bar:Net_9\,
		enable=>one,
		clock_out=>\Code_Bar:BUART:clock_op\);
\Code_Bar:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Code_Bar:BUART:reset_reg\,
		clk=>\Code_Bar:BUART:clock_op\,
		cs_addr=>(\Code_Bar:BUART:tx_state_1\, \Code_Bar:BUART:tx_state_0\, \Code_Bar:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Code_Bar:BUART:tx_shift_out\,
		f0_bus_stat=>\Code_Bar:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\Code_Bar:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Code_Bar:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Code_Bar:BUART:reset_reg\,
		clk=>\Code_Bar:BUART:clock_op\,
		cs_addr=>(zero, zero, \Code_Bar:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\Code_Bar:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\Code_Bar:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\Code_Bar:BUART:sc_out_7\, \Code_Bar:BUART:sc_out_6\, \Code_Bar:BUART:sc_out_5\, \Code_Bar:BUART:sc_out_4\,
			\Code_Bar:BUART:sc_out_3\, \Code_Bar:BUART:sc_out_2\, \Code_Bar:BUART:sc_out_1\, \Code_Bar:BUART:sc_out_0\));
\Code_Bar:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Code_Bar:BUART:reset_reg\,
		clock=>\Code_Bar:BUART:clock_op\,
		status=>(zero, zero, zero, \Code_Bar:BUART:tx_fifo_notfull\,
			\Code_Bar:BUART:tx_status_2\, \Code_Bar:BUART:tx_fifo_empty\, \Code_Bar:BUART:tx_status_0\),
		interrupt=>\Code_Bar:BUART:tx_interrupt_out\);
\Code_Bar:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Code_Bar:BUART:reset_reg\,
		clk=>\Code_Bar:BUART:clock_op\,
		cs_addr=>(\Code_Bar:BUART:rx_state_1\, \Code_Bar:BUART:rx_state_0\, \Code_Bar:BUART:rx_bitclk_enable\),
		route_si=>\Code_Bar:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\Code_Bar:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Code_Bar:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\Code_Bar:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Code_Bar:BUART:hd_shift_out\,
		f0_bus_stat=>\Code_Bar:BUART:rx_fifonotempty\,
		f0_blk_stat=>\Code_Bar:BUART:rx_fifofull\,
		f1_bus_stat=>\Code_Bar:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\Code_Bar:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Code_Bar:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\Code_Bar:BUART:clock_op\,
		reset=>\Code_Bar:BUART:reset_reg\,
		load=>\Code_Bar:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN12_6, MODIN12_5, MODIN12_4, MODIN12_3,
			\Code_Bar:BUART:rx_count_2\, \Code_Bar:BUART:rx_count_1\, \Code_Bar:BUART:rx_count_0\),
		tc=>\Code_Bar:BUART:rx_count7_tc\);
\Code_Bar:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Code_Bar:BUART:reset_reg\,
		clock=>\Code_Bar:BUART:clock_op\,
		status=>(zero, \Code_Bar:BUART:rx_status_5\, \Code_Bar:BUART:rx_status_4\, \Code_Bar:BUART:rx_status_3\,
			\Code_Bar:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_1893);
Rx_PL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"68b0ca42-54f5-4477-bd9e-4f25c5856533",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_1842,
		analog=>(open),
		io=>(tmpIO_0__Rx_PL_net_0),
		siovref=>(tmpSIOVREF__Rx_PL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_PL_net_0);
Tx_PL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3737703a-0410-4117-82c5-126b43246453",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1841,
		fb=>(tmpFB_0__Tx_PL_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_PL_net_0),
		siovref=>(tmpSIOVREF__Tx_PL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_PL_net_0);
Rx_LCD1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"55465e8d-b2a9-4226-8775-bd3e7997dcec",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_1829,
		analog=>(open),
		io=>(tmpIO_0__Rx_LCD1_net_0),
		siovref=>(tmpSIOVREF__Rx_LCD1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_LCD1_net_0);
Tx_LCD1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4885ade4-42ba-4b2d-bce7-ba7376bb23c2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1828,
		fb=>(tmpFB_0__Tx_LCD1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_LCD1_net_0),
		siovref=>(tmpSIOVREF__Tx_LCD1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_LCD1_net_0);
\LCD2:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c1d5c45c-abbc-4744-88c6-1eff5df91dba/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\LCD2:Net_9\,
		dig_domain_out=>open);
\LCD2:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1823);
\LCD2:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\LCD2:Net_9\,
		enable=>one,
		clock_out=>\LCD2:BUART:clock_op\);
\LCD2:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LCD2:BUART:reset_reg\,
		clk=>\LCD2:BUART:clock_op\,
		cs_addr=>(\LCD2:BUART:tx_state_1\, \LCD2:BUART:tx_state_0\, \LCD2:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\LCD2:BUART:tx_shift_out\,
		f0_bus_stat=>\LCD2:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\LCD2:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LCD2:BUART:reset_reg\,
		clk=>\LCD2:BUART:clock_op\,
		cs_addr=>(zero, zero, \LCD2:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\LCD2:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\LCD2:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\LCD2:BUART:sc_out_7\, \LCD2:BUART:sc_out_6\, \LCD2:BUART:sc_out_5\, \LCD2:BUART:sc_out_4\,
			\LCD2:BUART:sc_out_3\, \LCD2:BUART:sc_out_2\, \LCD2:BUART:sc_out_1\, \LCD2:BUART:sc_out_0\));
\LCD2:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\LCD2:BUART:reset_reg\,
		clock=>\LCD2:BUART:clock_op\,
		status=>(zero, zero, zero, \LCD2:BUART:tx_fifo_notfull\,
			\LCD2:BUART:tx_status_2\, \LCD2:BUART:tx_fifo_empty\, \LCD2:BUART:tx_status_0\),
		interrupt=>\LCD2:BUART:tx_interrupt_out\);
\LCD2:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LCD2:BUART:reset_reg\,
		clk=>\LCD2:BUART:clock_op\,
		cs_addr=>(\LCD2:BUART:rx_state_1\, \LCD2:BUART:rx_state_0\, \LCD2:BUART:rx_bitclk_enable\),
		route_si=>\LCD2:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\LCD2:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LCD2:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\LCD2:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\LCD2:BUART:hd_shift_out\,
		f0_bus_stat=>\LCD2:BUART:rx_fifonotempty\,
		f0_blk_stat=>\LCD2:BUART:rx_fifofull\,
		f1_bus_stat=>\LCD2:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\LCD2:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LCD2:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\LCD2:BUART:clock_op\,
		reset=>\LCD2:BUART:reset_reg\,
		load=>\LCD2:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN16_6, MODIN16_5, MODIN16_4, MODIN16_3,
			\LCD2:BUART:rx_count_2\, \LCD2:BUART:rx_count_1\, \LCD2:BUART:rx_count_0\),
		tc=>\LCD2:BUART:rx_count7_tc\);
\LCD2:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\LCD2:BUART:reset_reg\,
		clock=>\LCD2:BUART:clock_op\,
		status=>(zero, \LCD2:BUART:rx_status_5\, \LCD2:BUART:rx_status_4\, \LCD2:BUART:rx_status_3\,
			\LCD2:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_1823);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3d35bae2-15b2-4cb1-b211-6333d68c26b7",
		source_clock_id=>"",
		divisor=>0,
		period=>"21739130434.7826",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1878,
		dig_domain_out=>open);
Tx_LCD2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"50da43e5-87d1-4095-b657-c5b5fc7cf7ab",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1815,
		fb=>(tmpFB_0__Tx_LCD2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_LCD2_net_0),
		siovref=>(tmpSIOVREF__Tx_LCD2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_LCD2_net_0);
Rx_LCD2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"69635696-c5c7-4dc9-9389-3054be599ba2",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_1816,
		analog=>(open),
		io=>(tmpIO_0__Rx_LCD2_net_0),
		siovref=>(tmpSIOVREF__Rx_LCD2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_LCD2_net_0);
IB1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5c1decb5-69e3-4a8d-bb0c-281221d15217",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IB1_net_0),
		analog=>(open),
		io=>(tmpIO_0__IB1_net_0),
		siovref=>(tmpSIOVREF__IB1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IB1_net_0);
IB2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b2ce9cbb-42ba-452e-8a5b-36a7a42e7d78",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IB2_net_0),
		analog=>(open),
		io=>(tmpIO_0__IB2_net_0),
		siovref=>(tmpSIOVREF__IB2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IB2_net_0);
timer_clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"07a7a688-7086-40fe-8c38-086476f18c92",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1410,
		dig_domain_out=>open);
Pin_B1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"111",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_B1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_B1_net_0),
		siovref=>(tmpSIOVREF__Pin_B1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_B1_net_0);
Pin_B4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"83585ae9-eb6f-45e1-b776-11e6afd290e4",
		drive_mode=>"111",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_B4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_B4_net_0),
		siovref=>(tmpSIOVREF__Pin_B4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_B4_net_0);
Pin_B2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b1996d6a-d537-42ee-879b-a7fca118b7a4",
		drive_mode=>"111",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_B2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_B2_net_0),
		siovref=>(tmpSIOVREF__Pin_B2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_B2_net_0);
\Waitable_1:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_1410,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Waitable_1:Net_51\,
		compare=>\Waitable_1:Net_261\,
		interrupt=>Net_1807);
isr_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1807);
isr_3:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1777);
Pin_B3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7aea6b1e-a010-4b6b-8cc6-eeb2b40b041b",
		drive_mode=>"111",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_B3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_B3_net_0),
		siovref=>(tmpSIOVREF__Pin_B3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_B3_net_0);
\Waitable_4:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_1410,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Waitable_4:Net_51\,
		compare=>\Waitable_4:Net_261\,
		interrupt=>Net_1776);
SDA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SDA_net_0),
		analog=>(open),
		io=>Net_1271,
		siovref=>(tmpSIOVREF__SDA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_net_0);
SCL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SCL_net_0),
		analog=>(open),
		io=>Net_1272,
		siovref=>(tmpSIOVREF__SCL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_net_0);
\I2C_1:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\I2C_1:Net_697\);
\I2C_1:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2C_1:bus_clk\,
		scl_in=>\I2C_1:Net_1109_0\,
		sda_in=>\I2C_1:Net_1109_1\,
		scl_out=>\I2C_1:Net_643_0\,
		sda_out=>\I2C_1:sda_x_wire\,
		interrupt=>\I2C_1:Net_697\);
\I2C_1:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6f2d57bd-b6d0-4115-93da-ded3485bf4ed/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C_1:bus_clk\,
		dig_domain_out=>open);
\I2C_1:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C_1:Net_643_0\,
		oe=>one,
		y=>Net_1272,
		yfb=>\I2C_1:Net_1109_0\);
\I2C_1:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C_1:sda_x_wire\,
		oe=>one,
		y=>Net_1271,
		yfb=>\I2C_1:Net_1109_1\);
\Waitable_2:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_1410,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Waitable_2:Net_51\,
		compare=>\Waitable_2:Net_261\,
		interrupt=>Net_1791);
isr_2:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1791);
\Waitable_3:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_1410,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Waitable_3:Net_51\,
		compare=>\Waitable_3:Net_261\,
		interrupt=>Net_1777);
isr_4:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1776);
Rx_Beagle:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"baa4069d-e775-47a7-b87b-4a0d7194f1aa",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_1769,
		analog=>(open),
		io=>(tmpIO_0__Rx_Beagle_net_0),
		siovref=>(tmpSIOVREF__Rx_Beagle_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_Beagle_net_0);
Tx_Beagle:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5d1a7efd-d3d7-460c-b195-fb290b7c0578",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1764,
		fb=>(tmpFB_0__Tx_Beagle_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_Beagle_net_0),
		siovref=>(tmpSIOVREF__Tx_Beagle_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_Beagle_net_0);
\Beagle:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"0c301066-7f80-4aee-8807-ad0a759db552/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\Beagle:Net_9\,
		dig_domain_out=>open);
\Beagle:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1771);
\Beagle:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\Beagle:Net_9\,
		enable=>one,
		clock_out=>\Beagle:BUART:clock_op\);
\Beagle:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Beagle:BUART:reset_reg\,
		clk=>\Beagle:BUART:clock_op\,
		cs_addr=>(\Beagle:BUART:tx_state_1\, \Beagle:BUART:tx_state_0\, \Beagle:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Beagle:BUART:tx_shift_out\,
		f0_bus_stat=>\Beagle:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\Beagle:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Beagle:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Beagle:BUART:reset_reg\,
		clk=>\Beagle:BUART:clock_op\,
		cs_addr=>(zero, zero, \Beagle:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\Beagle:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\Beagle:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\Beagle:BUART:sc_out_7\, \Beagle:BUART:sc_out_6\, \Beagle:BUART:sc_out_5\, \Beagle:BUART:sc_out_4\,
			\Beagle:BUART:sc_out_3\, \Beagle:BUART:sc_out_2\, \Beagle:BUART:sc_out_1\, \Beagle:BUART:sc_out_0\));
\Beagle:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Beagle:BUART:reset_reg\,
		clock=>\Beagle:BUART:clock_op\,
		status=>(zero, zero, zero, \Beagle:BUART:tx_fifo_notfull\,
			\Beagle:BUART:tx_status_2\, \Beagle:BUART:tx_fifo_empty\, \Beagle:BUART:tx_status_0\),
		interrupt=>\Beagle:BUART:tx_interrupt_out\);
\Beagle:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Beagle:BUART:reset_reg\,
		clk=>\Beagle:BUART:clock_op\,
		cs_addr=>(\Beagle:BUART:rx_state_1\, \Beagle:BUART:rx_state_0\, \Beagle:BUART:rx_bitclk_enable\),
		route_si=>\Beagle:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\Beagle:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Beagle:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\Beagle:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Beagle:BUART:hd_shift_out\,
		f0_bus_stat=>\Beagle:BUART:rx_fifonotempty\,
		f0_blk_stat=>\Beagle:BUART:rx_fifofull\,
		f1_bus_stat=>\Beagle:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\Beagle:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Beagle:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\Beagle:BUART:clock_op\,
		reset=>\Beagle:BUART:reset_reg\,
		load=>\Beagle:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN20_6, MODIN20_5, MODIN20_4, MODIN20_3,
			\Beagle:BUART:rx_count_2\, \Beagle:BUART:rx_count_1\, \Beagle:BUART:rx_count_0\),
		tc=>\Beagle:BUART:rx_count7_tc\);
\Beagle:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Beagle:BUART:reset_reg\,
		clock=>\Beagle:BUART:clock_op\,
		status=>(zero, \Beagle:BUART:rx_status_5\, \Beagle:BUART:rx_status_4\, \Beagle:BUART:rx_status_3\,
			\Beagle:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_1771);
\Tag:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"908fda2d-24a5-4a52-9041-e11ebf214e67/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\Tag:Net_9\,
		dig_domain_out=>open);
\Tag:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_1758);
\Tag:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\Tag:Net_9\,
		enable=>one,
		clock_out=>\Tag:BUART:clock_op\);
\Tag:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Tag:BUART:reset_reg\,
		clk=>\Tag:BUART:clock_op\,
		cs_addr=>(\Tag:BUART:tx_state_1\, \Tag:BUART:tx_state_0\, \Tag:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Tag:BUART:tx_shift_out\,
		f0_bus_stat=>\Tag:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\Tag:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Tag:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Tag:BUART:reset_reg\,
		clk=>\Tag:BUART:clock_op\,
		cs_addr=>(zero, zero, \Tag:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\Tag:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\Tag:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\Tag:BUART:sc_out_7\, \Tag:BUART:sc_out_6\, \Tag:BUART:sc_out_5\, \Tag:BUART:sc_out_4\,
			\Tag:BUART:sc_out_3\, \Tag:BUART:sc_out_2\, \Tag:BUART:sc_out_1\, \Tag:BUART:sc_out_0\));
\Tag:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Tag:BUART:reset_reg\,
		clock=>\Tag:BUART:clock_op\,
		status=>(zero, zero, zero, \Tag:BUART:tx_fifo_notfull\,
			\Tag:BUART:tx_status_2\, \Tag:BUART:tx_fifo_empty\, \Tag:BUART:tx_status_0\),
		interrupt=>\Tag:BUART:tx_interrupt_out\);
\Tag:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Tag:BUART:reset_reg\,
		clk=>\Tag:BUART:clock_op\,
		cs_addr=>(\Tag:BUART:rx_state_1\, \Tag:BUART:rx_state_0\, \Tag:BUART:rx_bitclk_enable\),
		route_si=>\Tag:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\Tag:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Tag:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\Tag:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Tag:BUART:hd_shift_out\,
		f0_bus_stat=>\Tag:BUART:rx_fifonotempty\,
		f0_blk_stat=>\Tag:BUART:rx_fifofull\,
		f1_bus_stat=>\Tag:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\Tag:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Tag:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\Tag:BUART:clock_op\,
		reset=>\Tag:BUART:reset_reg\,
		load=>\Tag:BUART:rx_counter_load\,
		enable=>one,
		count=>(\Tag:BUART:rx_count_6\, \Tag:BUART:rx_count_5\, \Tag:BUART:rx_count_4\, \Tag:BUART:rx_count_3\,
			\Tag:BUART:rx_count_2\, \Tag:BUART:rx_count_1\, \Tag:BUART:rx_count_0\),
		tc=>\Tag:BUART:rx_count7_tc\);
\Tag:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Tag:BUART:reset_reg\,
		clock=>\Tag:BUART:clock_op\,
		status=>(zero, \Tag:BUART:rx_status_5\, \Tag:BUART:rx_status_4\, \Tag:BUART:rx_status_3\,
			\Tag:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_1758);
Rx_Tag:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e0f18925-8633-4832-baae-54b802b3bd1b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_1751,
		analog=>(open),
		io=>(tmpIO_0__Rx_Tag_net_0),
		siovref=>(tmpSIOVREF__Rx_Tag_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_Tag_net_0);
Tx_Tag:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1750,
		fb=>(tmpFB_0__Tx_Tag_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_Tag_net_0),
		siovref=>(tmpSIOVREF__Tx_Tag_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_Tag_net_0);
Rs1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"68dc54e6-404b-4057-b277-e126de5f90a6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Rs1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Rs1_net_0),
		siovref=>(tmpSIOVREF__Rs1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rs1_net_0);
Rs2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cf4c5dae-ce13-4f06-bb2d-17058331586e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Rs2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Rs2_net_0),
		siovref=>(tmpSIOVREF__Rs2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rs2_net_0);
Rs3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"301f5f63-da9c-4e35-af8a-6f71b8f6a45a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Rs3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Rs3_net_0),
		siovref=>(tmpSIOVREF__Rs3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rs3_net_0);
Rs4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f5a1f38c-c557-4ea5-8e16-266dcd767684",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Rs4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Rs4_net_0),
		siovref=>(tmpSIOVREF__Rs4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rs4_net_0);
Rs5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"81dc528f-900f-4f0c-85d2-a5700522c740",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Rs5_net_0),
		analog=>(open),
		io=>(tmpIO_0__Rs5_net_0),
		siovref=>(tmpSIOVREF__Rs5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rs5_net_0);
\Pump_AL:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:reset_reg\);
\Pump_AL:BUART:txn\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:txn\\D\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:txn\);
\Pump_AL:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:tx_state_1\\D\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:tx_state_1\);
\Pump_AL:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:tx_state_0\\D\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:tx_state_0\);
\Pump_AL:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:tx_state_2\\D\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:tx_state_2\);
\Pump_AL:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:tx_bitclk_enable_pre\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:tx_bitclk\);
Net_1857:cy_dff
	PORT MAP(d=>zero,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>Net_1857);
\Pump_AL:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:tx_ctrl_mark_last\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:tx_ctrl_mark_last\);
\Pump_AL:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:tx_mark\\D\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:tx_mark\);
\Pump_AL:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:tx_parity_bit\\D\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:tx_parity_bit\);
\Pump_AL:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:rx_state_1\\D\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:rx_state_1\);
\Pump_AL:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:rx_state_0\\D\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:rx_state_0\);
\Pump_AL:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:rx_load_fifo\\D\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:rx_load_fifo\);
\Pump_AL:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:rx_state_3\\D\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:rx_state_3\);
\Pump_AL:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:rx_state_2\\D\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:rx_state_2\);
\Pump_AL:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:rx_bitclk_pre\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:rx_bitclk_enable\);
\Pump_AL:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:rx_state_stop1_reg\\D\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:rx_state_stop1_reg\);
\Pump_AL:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:pollcount_1\\D\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>MODIN1_1);
\Pump_AL:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:pollcount_0\\D\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>MODIN1_0);
\Pump_AL:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:rx_markspace_status\);
\Pump_AL:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:rx_parity_error_status\\D\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:rx_status_2\);
\Pump_AL:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:rx_stop_bit_error\\D\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:rx_status_3\);
\Pump_AL:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:rx_addr_match_status\);
\Pump_AL:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:rx_markspace_pre\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:rx_markspace_pre\);
\Pump_AL:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:rx_parity_error_pre\\D\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:rx_parity_error_pre\);
\Pump_AL:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:rx_break_status\);
\Pump_AL:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:rx_address_detected\\D\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:rx_address_detected\);
\Pump_AL:BUART:rx_last\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:rx_last\\D\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:rx_last\);
\Pump_AL:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\Pump_AL:BUART:rx_parity_bit\\D\,
		clk=>\Pump_AL:BUART:clock_op\,
		q=>\Pump_AL:BUART:rx_parity_bit\);
\LCD1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:reset_reg\);
\LCD1:BUART:txn\:cy_dff
	PORT MAP(d=>\LCD1:BUART:txn\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:txn\);
\LCD1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\LCD1:BUART:tx_state_1\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:tx_state_1\);
\LCD1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\LCD1:BUART:tx_state_0\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:tx_state_0\);
\LCD1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\LCD1:BUART:tx_state_2\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:tx_state_2\);
\LCD1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\LCD1:BUART:tx_bitclk_enable_pre\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:tx_bitclk\);
Net_1832:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD1:BUART:clock_op\,
		q=>Net_1832);
\LCD1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\LCD1:BUART:tx_ctrl_mark_last\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:tx_ctrl_mark_last\);
\LCD1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\LCD1:BUART:tx_mark\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:tx_mark\);
\LCD1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\LCD1:BUART:tx_parity_bit\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:tx_parity_bit\);
\LCD1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_state_1\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_state_1\);
\LCD1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_state_0\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_state_0\);
\LCD1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_load_fifo\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_load_fifo\);
\LCD1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_state_3\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_state_3\);
\LCD1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_state_2\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_state_2\);
\LCD1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_bitclk_pre\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_bitclk_enable\);
\LCD1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_state_stop1_reg\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_state_stop1_reg\);
\LCD1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\LCD1:BUART:pollcount_1\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>MODIN5_1);
\LCD1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\LCD1:BUART:pollcount_0\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>MODIN5_0);
\LCD1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_markspace_status\);
\LCD1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_status_2\);
\LCD1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_stop_bit_error\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_status_3\);
\LCD1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_addr_match_status\);
\LCD1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_markspace_pre\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_markspace_pre\);
\LCD1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_parity_error_pre\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_parity_error_pre\);
\LCD1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_break_status\);
\LCD1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_address_detected\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_address_detected\);
\LCD1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_last\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_last\);
\LCD1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_parity_bit\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_parity_bit\);
\Code_Bar:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:reset_reg\);
\Code_Bar:BUART:txn\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:txn\\D\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:txn\);
\Code_Bar:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:tx_state_1\\D\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:tx_state_1\);
\Code_Bar:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:tx_state_0\\D\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:tx_state_0\);
\Code_Bar:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:tx_state_2\\D\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:tx_state_2\);
\Code_Bar:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:tx_bitclk_enable_pre\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:tx_bitclk\);
Net_1889:cy_dff
	PORT MAP(d=>zero,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>Net_1889);
\Code_Bar:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:tx_ctrl_mark_last\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:tx_ctrl_mark_last\);
\Code_Bar:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:tx_mark\\D\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:tx_mark\);
\Code_Bar:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:tx_parity_bit\\D\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:tx_parity_bit\);
\Code_Bar:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:rx_state_1\\D\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:rx_state_1\);
\Code_Bar:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:rx_state_0\\D\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:rx_state_0\);
\Code_Bar:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:rx_load_fifo\\D\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:rx_load_fifo\);
\Code_Bar:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:rx_state_3\\D\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:rx_state_3\);
\Code_Bar:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:rx_state_2\\D\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:rx_state_2\);
\Code_Bar:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:rx_bitclk_pre\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:rx_bitclk_enable\);
\Code_Bar:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:rx_state_stop1_reg\\D\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:rx_state_stop1_reg\);
\Code_Bar:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:pollcount_1\\D\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>MODIN9_1);
\Code_Bar:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:pollcount_0\\D\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>MODIN9_0);
\Code_Bar:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:rx_markspace_status\);
\Code_Bar:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:rx_status_2\);
\Code_Bar:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:rx_stop_bit_error\\D\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:rx_status_3\);
\Code_Bar:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:rx_addr_match_status\);
\Code_Bar:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:rx_markspace_pre\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:rx_markspace_pre\);
\Code_Bar:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:rx_parity_error_pre\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:rx_parity_error_pre\);
\Code_Bar:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:rx_break_status\);
\Code_Bar:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:rx_address_detected\\D\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:rx_address_detected\);
\Code_Bar:BUART:rx_last\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:rx_last\\D\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:rx_last\);
\Code_Bar:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\Code_Bar:BUART:rx_parity_bit\,
		clk=>\Code_Bar:BUART:clock_op\,
		q=>\Code_Bar:BUART:rx_parity_bit\);
\LCD2:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:reset_reg\);
\LCD2:BUART:txn\:cy_dff
	PORT MAP(d=>\LCD2:BUART:txn\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:txn\);
\LCD2:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\LCD2:BUART:tx_state_1\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:tx_state_1\);
\LCD2:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\LCD2:BUART:tx_state_0\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:tx_state_0\);
\LCD2:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\LCD2:BUART:tx_state_2\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:tx_state_2\);
\LCD2:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\LCD2:BUART:tx_bitclk_enable_pre\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:tx_bitclk\);
Net_1819:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD2:BUART:clock_op\,
		q=>Net_1819);
\LCD2:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\LCD2:BUART:tx_ctrl_mark_last\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:tx_ctrl_mark_last\);
\LCD2:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\LCD2:BUART:tx_mark\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:tx_mark\);
\LCD2:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\LCD2:BUART:tx_parity_bit\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:tx_parity_bit\);
\LCD2:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_state_1\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_state_1\);
\LCD2:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_state_0\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_state_0\);
\LCD2:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_load_fifo\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_load_fifo\);
\LCD2:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_state_3\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_state_3\);
\LCD2:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_state_2\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_state_2\);
\LCD2:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_bitclk_pre\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_bitclk_enable\);
\LCD2:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_state_stop1_reg\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_state_stop1_reg\);
\LCD2:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\LCD2:BUART:pollcount_1\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>MODIN13_1);
\LCD2:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\LCD2:BUART:pollcount_0\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>MODIN13_0);
\LCD2:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_markspace_status\);
\LCD2:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_status_2\);
\LCD2:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_stop_bit_error\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_status_3\);
\LCD2:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_addr_match_status\);
\LCD2:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_markspace_pre\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_markspace_pre\);
\LCD2:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_parity_error_pre\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_parity_error_pre\);
\LCD2:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_break_status\);
\LCD2:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_address_detected\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_address_detected\);
\LCD2:BUART:rx_last\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_last\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_last\);
\LCD2:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_parity_bit\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_parity_bit\);
\Beagle:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:reset_reg\);
\Beagle:BUART:txn\:cy_dff
	PORT MAP(d=>\Beagle:BUART:txn\\D\,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:txn\);
\Beagle:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\Beagle:BUART:tx_state_1\\D\,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:tx_state_1\);
\Beagle:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\Beagle:BUART:tx_state_0\\D\,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:tx_state_0\);
\Beagle:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\Beagle:BUART:tx_state_2\\D\,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:tx_state_2\);
\Beagle:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\Beagle:BUART:tx_bitclk_enable_pre\,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:tx_bitclk\);
Net_1766:cy_dff
	PORT MAP(d=>zero,
		clk=>\Beagle:BUART:clock_op\,
		q=>Net_1766);
\Beagle:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\Beagle:BUART:tx_ctrl_mark_last\,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:tx_ctrl_mark_last\);
\Beagle:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\Beagle:BUART:tx_mark\\D\,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:tx_mark\);
\Beagle:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\Beagle:BUART:tx_parity_bit\\D\,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:tx_parity_bit\);
\Beagle:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\Beagle:BUART:rx_state_1\\D\,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:rx_state_1\);
\Beagle:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\Beagle:BUART:rx_state_0\\D\,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:rx_state_0\);
\Beagle:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\Beagle:BUART:rx_load_fifo\\D\,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:rx_load_fifo\);
\Beagle:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\Beagle:BUART:rx_state_3\\D\,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:rx_state_3\);
\Beagle:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\Beagle:BUART:rx_state_2\\D\,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:rx_state_2\);
\Beagle:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\Beagle:BUART:rx_bitclk_pre\,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:rx_bitclk_enable\);
\Beagle:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\Beagle:BUART:rx_state_stop1_reg\\D\,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:rx_state_stop1_reg\);
\Beagle:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\Beagle:BUART:pollcount_1\\D\,
		clk=>\Beagle:BUART:clock_op\,
		q=>MODIN17_1);
\Beagle:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\Beagle:BUART:pollcount_0\\D\,
		clk=>\Beagle:BUART:clock_op\,
		q=>MODIN17_0);
\Beagle:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:rx_markspace_status\);
\Beagle:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:rx_status_2\);
\Beagle:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\Beagle:BUART:rx_stop_bit_error\\D\,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:rx_status_3\);
\Beagle:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:rx_addr_match_status\);
\Beagle:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\Beagle:BUART:rx_markspace_pre\,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:rx_markspace_pre\);
\Beagle:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\Beagle:BUART:rx_parity_error_pre\,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:rx_parity_error_pre\);
\Beagle:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:rx_break_status\);
\Beagle:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\Beagle:BUART:rx_address_detected\\D\,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:rx_address_detected\);
\Beagle:BUART:rx_last\:cy_dff
	PORT MAP(d=>\Beagle:BUART:rx_last\\D\,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:rx_last\);
\Beagle:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\Beagle:BUART:rx_parity_bit\,
		clk=>\Beagle:BUART:clock_op\,
		q=>\Beagle:BUART:rx_parity_bit\);
\Tag:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:reset_reg\);
\Tag:BUART:txn\:cy_dff
	PORT MAP(d=>\Tag:BUART:txn\\D\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:txn\);
\Tag:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\Tag:BUART:tx_state_1\\D\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:tx_state_1\);
\Tag:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\Tag:BUART:tx_state_0\\D\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:tx_state_0\);
\Tag:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\Tag:BUART:tx_state_2\\D\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:tx_state_2\);
\Tag:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\Tag:BUART:tx_bitclk_enable_pre\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:tx_bitclk\);
Net_1754:cy_dff
	PORT MAP(d=>zero,
		clk=>\Tag:BUART:clock_op\,
		q=>Net_1754);
\Tag:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\Tag:BUART:tx_ctrl_mark_last\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:tx_ctrl_mark_last\);
\Tag:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\Tag:BUART:tx_mark\\D\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:tx_mark\);
\Tag:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\Tag:BUART:tx_parity_bit\\D\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:tx_parity_bit\);
\Tag:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\Tag:BUART:rx_state_1\\D\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:rx_state_1\);
\Tag:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\Tag:BUART:rx_state_0\\D\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:rx_state_0\);
\Tag:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\Tag:BUART:rx_load_fifo\\D\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:rx_load_fifo\);
\Tag:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\Tag:BUART:rx_state_3\\D\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:rx_state_3\);
\Tag:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\Tag:BUART:rx_state_2\\D\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:rx_state_2\);
\Tag:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\Tag:BUART:rx_bitclk_pre\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:rx_bitclk_enable\);
\Tag:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\Tag:BUART:rx_state_stop1_reg\\D\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:rx_state_stop1_reg\);
\Tag:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\Tag:BUART:pollcount_1\\D\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:pollcount_1\);
\Tag:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\Tag:BUART:pollcount_0\\D\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:pollcount_0\);
\Tag:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:rx_markspace_status\);
\Tag:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:rx_status_2\);
\Tag:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\Tag:BUART:rx_stop_bit_error\\D\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:rx_status_3\);
\Tag:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:rx_addr_match_status\);
\Tag:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\Tag:BUART:rx_markspace_pre\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:rx_markspace_pre\);
\Tag:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\Tag:BUART:rx_parity_error_pre\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:rx_parity_error_pre\);
\Tag:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:rx_break_status\);
\Tag:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\Tag:BUART:rx_address_detected\\D\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:rx_address_detected\);
\Tag:BUART:rx_last\:cy_dff
	PORT MAP(d=>\Tag:BUART:rx_last\\D\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:rx_last\);
\Tag:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\Tag:BUART:rx_parity_bit\,
		clk=>\Tag:BUART:clock_op\,
		q=>\Tag:BUART:rx_parity_bit\);

END R_T_L;
