

================================================================
== Vitis HLS Report for 'muladd'
================================================================
* Date:           Wed Aug  9 18:00:22 2023

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        muladd
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    334|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   6|    330|    100|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    313|    -|
|Register         |        -|   -|    590|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   6|    920|    747|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   7|      2|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U2  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   6|  330| 100|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln6_13_fu_462_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln6_2_fu_452_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln6_6_fu_467_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln6_9_fu_458_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln6_fu_446_p2     |         +|   0|  0|  32|          32|          32|
    |ap_return             |         +|   0|  0|  32|          32|          32|
    |grp_fu_422_p2         |         +|   0|  0|  39|          32|          32|
    |grp_fu_428_p2         |         +|   0|  0|  32|          32|          32|
    |grp_fu_434_p2         |         +|   0|  0|  32|          32|          32|
    |grp_fu_440_p2         |         +|   0|  0|  39|          32|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 334|         320|         320|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |a_address0     |  48|          9|    4|         36|
    |a_address1     |  48|          9|    4|         36|
    |ap_NS_fsm      |  65|         15|    1|         15|
    |b_address0     |  48|          9|    4|         36|
    |b_address1     |  48|          9|    4|         36|
    |grp_fu_358_p0  |  14|          3|   32|         96|
    |grp_fu_358_p1  |  14|          3|   32|         96|
    |grp_fu_362_p0  |  14|          3|   32|         96|
    |grp_fu_362_p1  |  14|          3|   32|         96|
    +---------------+----+-----------+-----+-----------+
    |Total          | 313|         63|  145|        543|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln6_12_reg_656  |  32|   0|   32|          0|
    |add_ln6_13_reg_661  |  32|   0|   32|          0|
    |add_ln6_2_reg_596   |  32|   0|   32|          0|
    |add_ln6_5_reg_641   |  32|   0|   32|          0|
    |add_ln6_7_reg_646   |  32|   0|   32|          0|
    |add_ln6_8_reg_651   |  32|   0|   32|          0|
    |ap_CS_fsm           |  14|   0|   14|          0|
    |reg_366             |  32|   0|   32|          0|
    |reg_371             |  32|   0|   32|          0|
    |reg_376             |  32|   0|   32|          0|
    |reg_381             |  32|   0|   32|          0|
    |reg_386             |  32|   0|   32|          0|
    |reg_391             |  32|   0|   32|          0|
    |reg_396             |  32|   0|   32|          0|
    |reg_401             |  32|   0|   32|          0|
    |reg_406             |  32|   0|   32|          0|
    |reg_410             |  32|   0|   32|          0|
    |reg_414             |  32|   0|   32|          0|
    |reg_418             |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 590|   0|  590|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|        muladd|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|        muladd|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|        muladd|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|        muladd|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|        muladd|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|        muladd|  return value|
|ap_return   |  out|   32|  ap_ctrl_hs|        muladd|  return value|
|a_address0  |  out|    4|   ap_memory|             a|         array|
|a_ce0       |  out|    1|   ap_memory|             a|         array|
|a_q0        |   in|   32|   ap_memory|             a|         array|
|a_address1  |  out|    4|   ap_memory|             a|         array|
|a_ce1       |  out|    1|   ap_memory|             a|         array|
|a_q1        |   in|   32|   ap_memory|             a|         array|
|b_address0  |  out|    4|   ap_memory|             b|         array|
|b_ce0       |  out|    1|   ap_memory|             b|         array|
|b_q0        |   in|   32|   ap_memory|             b|         array|
|b_address1  |  out|    4|   ap_memory|             b|         array|
|b_ce1       |  out|    1|   ap_memory|             b|         array|
|b_q1        |   in|   32|   ap_memory|             b|         array|
+------------+-----+-----+------------+--------------+--------------+

