

================================================================
== Vitis HLS Report for 'generate_arp_pkg_512_s'
================================================================
* Date:           Sat Mar 18 14:32:57 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        arp_server_subnet_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.555 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.16ns)   --->   "%myIpAddress_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %myIpAddress"   --->   Operation 4 'read' 'myIpAddress_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %myMacAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.16ns)   --->   "%myMacAddress_read = read i48 @_ssdm_op_Read.ap_fifo.i48P0A, i48 %myMacAddress"   --->   Operation 6 'read' 'myMacAddress_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 4> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %arpDataOut_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %arpDataOut_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %arpDataOut_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpReplyMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpReplyMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpReplyMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpReplyMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %arpDataOut_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%gap_state_load = load i1 %gap_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:92]   --->   Operation 20 'load' 'gap_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%header_idx_1_load = load i16 %header_idx_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:76]   --->   Operation 21 'load' 'header_idx_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_s = load i336 %header_header_V_1"   --->   Operation 22 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %gap_state_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:92]   --->   Operation 23 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln162 = store i16 0, i16 %header_idx_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:162]   --->   Operation 24 'store' 'store_ln162' <Predicate = (!gap_state_load)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %arpReplyMetaFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 25 'nbreadreq' 'tmp_i' <Predicate = (!gap_state_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %tmp_i, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:96]   --->   Operation 26 'br' 'br_ln96' <Predicate = (!gap_state_load)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_i_30 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %arpRequestMetaFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 27 'nbreadreq' 'tmp_i_30' <Predicate = (!gap_state_load & !tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %tmp_i_30, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:109]   --->   Operation 28 'br' 'br_ln109' <Predicate = (!gap_state_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.16ns)   --->   "%arpRequestMetaFifo_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %arpRequestMetaFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 29 'read' 'arpRequestMetaFifo_read' <Predicate = (!gap_state_load & !tmp_i & tmp_i_30)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_10 = partset i336 @llvm.part.set.i336.i48, i336 %p_Val2_s, i48 281474976710655, i32 0, i32 47"   --->   Operation 30 'partset' 'p_Result_10' <Predicate = (!gap_state_load & !tmp_i & tmp_i_30)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_11 = partset i336 @llvm.part.set.i336.i48, i336 %p_Result_10, i48 %myMacAddress_read, i32 48, i32 95"   --->   Operation 31 'partset' 'p_Result_11' <Predicate = (!gap_state_load & !tmp_i & tmp_i_30)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_8_i = bitconcatenate i176 @_ssdm_op_BitConcatenate.i176.i32.i48.i32.i48.i16, i32 %arpRequestMetaFifo_read, i48 0, i32 %myIpAddress_read, i48 %myMacAddress_read, i16 256"   --->   Operation 32 'bitconcatenate' 'tmp_8_i' <Predicate = (!gap_state_load & !tmp_i & tmp_i_30)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_3 = partset i336 @_ssdm_op_PartSet.i336.i336.i176.i32.i32, i336 %p_Result_11, i176 %tmp_8_i, i32 160, i32 335"   --->   Operation 33 'partset' 'p_Result_3' <Predicate = (!gap_state_load & !tmp_i & tmp_i_30)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln414 = store i336 %p_Result_3, i336 %header_header_V_1"   --->   Operation 34 'store' 'store_ln414' <Predicate = (!gap_state_load & !tmp_i & tmp_i_30)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln120 = store i1 1, i1 %gap_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:120]   --->   Operation 35 'store' 'store_ln120' <Predicate = (!gap_state_load & !tmp_i & tmp_i_30)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln121 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:121]   --->   Operation 36 'br' 'br_ln121' <Predicate = (!gap_state_load & !tmp_i & tmp_i_30)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!gap_state_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.16ns)   --->   "%arpReplyMetaFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %arpReplyMetaFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 38 'read' 'arpReplyMetaFifo_read' <Predicate = (!gap_state_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i128 %arpReplyMetaFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 39 'trunc' 'trunc_ln144' <Predicate = (!gap_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_8 = partset i336 @llvm.part.set.i336.i48, i336 %p_Val2_s, i48 %trunc_ln144, i32 0, i32 47"   --->   Operation 40 'partset' 'p_Result_8' <Predicate = (!gap_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_9 = partset i336 @llvm.part.set.i336.i48, i336 %p_Result_8, i48 %myMacAddress_read, i32 48, i32 95"   --->   Operation 41 'partset' 'p_Result_9' <Predicate = (!gap_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = partselect i80 @_ssdm_op_PartSelect.i80.i128.i32.i32, i128 %arpReplyMetaFifo_read, i32 48, i32 127"   --->   Operation 42 'partselect' 'tmp' <Predicate = (!gap_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_7_i = bitconcatenate i176 @_ssdm_op_BitConcatenate.i176.i80.i32.i48.i16, i80 %tmp, i32 %myIpAddress_read, i48 %myMacAddress_read, i16 512"   --->   Operation 43 'bitconcatenate' 'tmp_7_i' <Predicate = (!gap_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_s = partset i336 @_ssdm_op_PartSet.i336.i336.i176.i32.i32, i336 %p_Result_9, i176 %tmp_7_i, i32 160, i32 335"   --->   Operation 44 'partset' 'p_Result_s' <Predicate = (!gap_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln414 = store i336 %p_Result_s, i336 %header_header_V_1"   --->   Operation 45 'store' 'store_ln414' <Predicate = (!gap_state_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln107 = store i1 1, i1 %gap_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:107]   --->   Operation 46 'store' 'store_ln107' <Predicate = (!gap_state_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln108 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:108]   --->   Operation 47 'br' 'br_ln108' <Predicate = (!gap_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln122 = br void %generate_arp_pkg<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:122]   --->   Operation 48 'br' 'br_ln122' <Predicate = (!gap_state_load)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_1_load, i9 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:76]   --->   Operation 49 'bitconcatenate' 'shl_ln' <Predicate = (gap_state_load)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.77ns)   --->   "%icmp_ln82 = icmp_ult  i25 %shl_ln, i25 336" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:82]   --->   Operation 50 'icmp' 'icmp_ln82' <Predicate = (gap_state_load)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %_ZN12packetHeaderILi512ELi336EE11consumeWordER7ap_uintILi512EE.exit.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:82]   --->   Operation 51 'br' 'br_ln82' <Predicate = (gap_state_load)> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.78ns)   --->   "%add_ln85 = add i16 %header_idx_1_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:85]   --->   Operation 52 'add' 'add_ln85' <Predicate = (gap_state_load & icmp_ln82)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln85 = store i16 %add_ln85, i16 %header_idx_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:85]   --->   Operation 53 'store' 'store_ln85' <Predicate = (gap_state_load & icmp_ln82)> <Delay = 0.38>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi512ELi336EE11consumeWordER7ap_uintILi512EE.exit.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:86]   --->   Operation 54 'br' 'br_ln86' <Predicate = (gap_state_load & icmp_ln82)> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln135 = store i1 0, i1 %gap_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:135]   --->   Operation 55 'store' 'store_ln135' <Predicate = (gap_state_load)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sendWord_data_V_1 = phi i336 %p_Val2_s, void, i336 0, void"   --->   Operation 56 'phi' 'sendWord_data_V_1' <Predicate = (gap_state_load)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i336 %sendWord_data_V_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:125]   --->   Operation 57 'zext' 'zext_ln125' <Predicate = (gap_state_load)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i65.i512, i65 18446748471756062719, i512 %zext_ln125" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 58 'bitconcatenate' 'or_ln' <Predicate = (gap_state_load)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i577 %or_ln" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 59 'zext' 'zext_ln173' <Predicate = (gap_state_load)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %arpDataOut_internal, i1024 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 60 'write' 'write_ln173' <Predicate = (gap_state_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln149 = br void %generate_arp_pkg<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:149]   --->   Operation 61 'br' 'br_ln149' <Predicate = (gap_state_load)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ myMacAddress]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ myIpAddress]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gap_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_idx_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_header_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ arpReplyMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ arpRequestMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ arpDataOut_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface ) [ 000]
myIpAddress_read        (read          ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
myMacAddress_read       (read          ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specpipeline_ln0        (specpipeline  ) [ 000]
gap_state_load          (load          ) [ 011]
header_idx_1_load       (load          ) [ 000]
p_Val2_s                (load          ) [ 011]
br_ln92                 (br            ) [ 000]
store_ln162             (store         ) [ 000]
tmp_i                   (nbreadreq     ) [ 010]
br_ln96                 (br            ) [ 000]
tmp_i_30                (nbreadreq     ) [ 010]
br_ln109                (br            ) [ 000]
arpRequestMetaFifo_read (read          ) [ 000]
p_Result_10             (partset       ) [ 000]
p_Result_11             (partset       ) [ 000]
tmp_8_i                 (bitconcatenate) [ 000]
p_Result_3              (partset       ) [ 000]
store_ln414             (store         ) [ 000]
store_ln120             (store         ) [ 000]
br_ln121                (br            ) [ 000]
br_ln0                  (br            ) [ 000]
arpReplyMetaFifo_read   (read          ) [ 000]
trunc_ln144             (trunc         ) [ 000]
p_Result_8              (partset       ) [ 000]
p_Result_9              (partset       ) [ 000]
tmp                     (partselect    ) [ 000]
tmp_7_i                 (bitconcatenate) [ 000]
p_Result_s              (partset       ) [ 000]
store_ln414             (store         ) [ 000]
store_ln107             (store         ) [ 000]
br_ln108                (br            ) [ 000]
br_ln122                (br            ) [ 000]
shl_ln                  (bitconcatenate) [ 000]
icmp_ln82               (icmp          ) [ 010]
br_ln82                 (br            ) [ 011]
add_ln85                (add           ) [ 000]
store_ln85              (store         ) [ 000]
br_ln86                 (br            ) [ 011]
store_ln135             (store         ) [ 000]
sendWord_data_V_1       (phi           ) [ 011]
zext_ln125              (zext          ) [ 000]
or_ln                   (bitconcatenate) [ 000]
zext_ln173              (zext          ) [ 000]
write_ln173             (write         ) [ 000]
br_ln149                (br            ) [ 000]
ret_ln0                 (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="myMacAddress">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myMacAddress"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="myIpAddress">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myIpAddress"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gap_state">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gap_state"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="header_idx_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="header_header_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arpReplyMetaFifo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpReplyMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arpRequestMetaFifo">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpRequestMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arpDataOut_internal">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpDataOut_internal"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i48P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i336.i48"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i176.i32.i48.i32.i48.i16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i336.i336.i176.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i80.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i176.i80.i32.i48.i16"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i65.i512"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="myIpAddress_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="myIpAddress_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="myMacAddress_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="48" slack="0"/>
<pin id="110" dir="0" index="1" bw="48" slack="0"/>
<pin id="111" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="myMacAddress_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_i_nbreadreq_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="128" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_i_30_nbreadreq_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_30/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="arpRequestMetaFifo_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arpRequestMetaFifo_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="arpReplyMetaFifo_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="128" slack="0"/>
<pin id="138" dir="0" index="1" bw="128" slack="0"/>
<pin id="139" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arpReplyMetaFifo_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln173_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="1024" slack="0"/>
<pin id="145" dir="0" index="2" bw="577" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="sendWord_data_V_1_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="336" slack="1"/>
<pin id="151" dir="1" index="1" bw="336" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_data_V_1 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="sendWord_data_V_1_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="336" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sendWord_data_V_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="gap_state_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gap_state_load/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="header_idx_1_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_idx_1_load/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_Val2_s_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="336" slack="0"/>
<pin id="170" dir="1" index="1" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln162_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln162/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_Result_10_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="336" slack="0"/>
<pin id="180" dir="0" index="1" bw="336" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="0" index="3" bw="1" slack="0"/>
<pin id="183" dir="0" index="4" bw="7" slack="0"/>
<pin id="184" dir="1" index="5" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_10/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_Result_11_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="336" slack="0"/>
<pin id="192" dir="0" index="1" bw="336" slack="0"/>
<pin id="193" dir="0" index="2" bw="48" slack="0"/>
<pin id="194" dir="0" index="3" bw="7" slack="0"/>
<pin id="195" dir="0" index="4" bw="8" slack="0"/>
<pin id="196" dir="1" index="5" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_8_i_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="176" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="0" index="3" bw="32" slack="0"/>
<pin id="207" dir="0" index="4" bw="48" slack="0"/>
<pin id="208" dir="0" index="5" bw="10" slack="0"/>
<pin id="209" dir="1" index="6" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8_i/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_Result_3_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="336" slack="0"/>
<pin id="218" dir="0" index="1" bw="336" slack="0"/>
<pin id="219" dir="0" index="2" bw="176" slack="0"/>
<pin id="220" dir="0" index="3" bw="9" slack="0"/>
<pin id="221" dir="0" index="4" bw="10" slack="0"/>
<pin id="222" dir="1" index="5" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln414_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="336" slack="0"/>
<pin id="230" dir="0" index="1" bw="336" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln120_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln144_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="128" slack="0"/>
<pin id="242" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_Result_8_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="336" slack="0"/>
<pin id="246" dir="0" index="1" bw="336" slack="0"/>
<pin id="247" dir="0" index="2" bw="48" slack="0"/>
<pin id="248" dir="0" index="3" bw="1" slack="0"/>
<pin id="249" dir="0" index="4" bw="7" slack="0"/>
<pin id="250" dir="1" index="5" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_8/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_Result_9_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="336" slack="0"/>
<pin id="258" dir="0" index="1" bw="336" slack="0"/>
<pin id="259" dir="0" index="2" bw="48" slack="0"/>
<pin id="260" dir="0" index="3" bw="7" slack="0"/>
<pin id="261" dir="0" index="4" bw="8" slack="0"/>
<pin id="262" dir="1" index="5" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="80" slack="0"/>
<pin id="270" dir="0" index="1" bw="128" slack="0"/>
<pin id="271" dir="0" index="2" bw="7" slack="0"/>
<pin id="272" dir="0" index="3" bw="8" slack="0"/>
<pin id="273" dir="1" index="4" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_7_i_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="176" slack="0"/>
<pin id="280" dir="0" index="1" bw="80" slack="0"/>
<pin id="281" dir="0" index="2" bw="32" slack="0"/>
<pin id="282" dir="0" index="3" bw="48" slack="0"/>
<pin id="283" dir="0" index="4" bw="11" slack="0"/>
<pin id="284" dir="1" index="5" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_i/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_Result_s_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="336" slack="0"/>
<pin id="292" dir="0" index="1" bw="336" slack="0"/>
<pin id="293" dir="0" index="2" bw="176" slack="0"/>
<pin id="294" dir="0" index="3" bw="9" slack="0"/>
<pin id="295" dir="0" index="4" bw="10" slack="0"/>
<pin id="296" dir="1" index="5" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln414_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="336" slack="0"/>
<pin id="304" dir="0" index="1" bw="336" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln107_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="shl_ln_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="25" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln82_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="25" slack="0"/>
<pin id="324" dir="0" index="1" bw="10" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln85_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln85_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="0"/>
<pin id="336" dir="0" index="1" bw="16" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln135_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln125_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="336" slack="0"/>
<pin id="348" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="or_ln_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="577" slack="0"/>
<pin id="352" dir="0" index="1" bw="65" slack="0"/>
<pin id="353" dir="0" index="2" bw="336" slack="0"/>
<pin id="354" dir="1" index="3" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln173_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="577" slack="0"/>
<pin id="360" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/2 "/>
</bind>
</comp>

<comp id="363" class="1005" name="gap_state_load_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="gap_state_load "/>
</bind>
</comp>

<comp id="367" class="1005" name="p_Val2_s_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="336" slack="1"/>
<pin id="369" dir="1" index="1" bw="336" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="46" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="40" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="134"><net_src comp="48" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="74" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="100" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="94" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="185"><net_src comp="50" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="168" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="189"><net_src comp="54" pin="0"/><net_sink comp="178" pin=4"/></net>

<net id="197"><net_src comp="50" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="178" pin="5"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="108" pin="2"/><net_sink comp="190" pin=2"/></net>

<net id="200"><net_src comp="56" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="201"><net_src comp="58" pin="0"/><net_sink comp="190" pin=4"/></net>

<net id="210"><net_src comp="60" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="130" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="62" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="102" pin="2"/><net_sink comp="202" pin=3"/></net>

<net id="214"><net_src comp="108" pin="2"/><net_sink comp="202" pin=4"/></net>

<net id="215"><net_src comp="64" pin="0"/><net_sink comp="202" pin=5"/></net>

<net id="223"><net_src comp="66" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="190" pin="5"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="202" pin="6"/><net_sink comp="216" pin=2"/></net>

<net id="226"><net_src comp="68" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="227"><net_src comp="70" pin="0"/><net_sink comp="216" pin=4"/></net>

<net id="232"><net_src comp="216" pin="5"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="72" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="4" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="136" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="168" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="240" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="254"><net_src comp="20" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="255"><net_src comp="54" pin="0"/><net_sink comp="244" pin=4"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="244" pin="5"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="108" pin="2"/><net_sink comp="256" pin=2"/></net>

<net id="266"><net_src comp="56" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="267"><net_src comp="58" pin="0"/><net_sink comp="256" pin=4"/></net>

<net id="274"><net_src comp="76" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="136" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="56" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="78" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="285"><net_src comp="80" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="268" pin="4"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="102" pin="2"/><net_sink comp="278" pin=2"/></net>

<net id="288"><net_src comp="108" pin="2"/><net_sink comp="278" pin=3"/></net>

<net id="289"><net_src comp="82" pin="0"/><net_sink comp="278" pin=4"/></net>

<net id="297"><net_src comp="66" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="256" pin="5"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="278" pin="5"/><net_sink comp="290" pin=2"/></net>

<net id="300"><net_src comp="68" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="301"><net_src comp="70" pin="0"/><net_sink comp="290" pin=4"/></net>

<net id="306"><net_src comp="290" pin="5"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="8" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="72" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="4" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="84" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="164" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="86" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="314" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="88" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="164" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="90" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="6" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="92" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="4" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="153" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="96" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="98" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="346" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="361"><net_src comp="350" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="366"><net_src comp="160" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="168" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="153" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gap_state | {1 }
	Port: header_idx_1 | {1 }
	Port: header_header_V_1 | {1 }
	Port: arpDataOut_internal | {2 }
 - Input state : 
	Port: generate_arp_pkg<512> : myMacAddress | {1 }
	Port: generate_arp_pkg<512> : myIpAddress | {1 }
	Port: generate_arp_pkg<512> : gap_state | {1 }
	Port: generate_arp_pkg<512> : header_idx_1 | {1 }
	Port: generate_arp_pkg<512> : header_header_V_1 | {1 }
	Port: generate_arp_pkg<512> : arpReplyMetaFifo | {1 }
	Port: generate_arp_pkg<512> : arpRequestMetaFifo | {1 }
  - Chain level:
	State 1
		br_ln92 : 1
		p_Result_10 : 1
		p_Result_11 : 2
		p_Result_3 : 3
		store_ln414 : 4
		p_Result_8 : 1
		p_Result_9 : 2
		tmp_7_i : 1
		p_Result_s : 3
		store_ln414 : 4
		shl_ln : 1
		icmp_ln82 : 2
		br_ln82 : 3
		add_ln85 : 1
		store_ln85 : 2
	State 2
		zext_ln125 : 1
		or_ln : 2
		zext_ln173 : 3
		write_ln173 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|    add   |           add_ln85_fu_328           |    0    |    23   |
|----------|-------------------------------------|---------|---------|
|   icmp   |           icmp_ln82_fu_322          |    0    |    16   |
|----------|-------------------------------------|---------|---------|
|          |     myIpAddress_read_read_fu_102    |    0    |    0    |
|   read   |    myMacAddress_read_read_fu_108    |    0    |    0    |
|          | arpRequestMetaFifo_read_read_fu_130 |    0    |    0    |
|          |  arpReplyMetaFifo_read_read_fu_136  |    0    |    0    |
|----------|-------------------------------------|---------|---------|
| nbreadreq|        tmp_i_nbreadreq_fu_114       |    0    |    0    |
|          |      tmp_i_30_nbreadreq_fu_122      |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   write  |       write_ln173_write_fu_142      |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |          p_Result_10_fu_178         |    0    |    0    |
|          |          p_Result_11_fu_190         |    0    |    0    |
|  partset |          p_Result_3_fu_216          |    0    |    0    |
|          |          p_Result_8_fu_244          |    0    |    0    |
|          |          p_Result_9_fu_256          |    0    |    0    |
|          |          p_Result_s_fu_290          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |            tmp_8_i_fu_202           |    0    |    0    |
|bitconcatenate|            tmp_7_i_fu_278           |    0    |    0    |
|          |            shl_ln_fu_314            |    0    |    0    |
|          |             or_ln_fu_350            |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   trunc  |          trunc_ln144_fu_240         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|partselect|              tmp_fu_268             |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   zext   |          zext_ln125_fu_346          |    0    |    0    |
|          |          zext_ln173_fu_358          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |    39   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  gap_state_load_reg_363 |    1   |
|     p_Val2_s_reg_367    |   336  |
|sendWord_data_V_1_reg_149|   336  |
+-------------------------+--------+
|          Total          |   673  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   39   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   673  |    -   |
+-----------+--------+--------+
|   Total   |   673  |   39   |
+-----------+--------+--------+
