$date
	Sat Oct 22 23:12:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#640493
b1100 !
1"
#640494
b1100 &
b1100 %
1$
#640495
0"
#640498
b110 &
b110 %
#640502
b11 &
b11 %
#640506
b1010 &
b1010 %
#640510
b101 &
b101 %
#640514
b10000 &
b10000 %
#640518
b1000 &
b1000 %
#640522
b100 &
b100 %
#640526
b10 &
b10 %
#640530
b1 &
b1 %
1#
#640534
b0 &
0#
b0 %
0$
#1605527
b111 !
1"
#1605530
b111 &
b111 %
1$
#1605531
0"
#1605534
b10110 &
b10110 %
#1605538
b1011 &
b1011 %
#1605542
b100010 &
b100010 %
#1605546
b10001 &
b10001 %
#1605550
b110100 &
b110100 %
#1605554
b11010 &
b11010 %
#1605558
b1101 &
b1101 %
#1605562
b101000 &
b101000 %
#1605566
b10100 &
b10100 %
#1605570
b1010 &
b1010 %
#1605574
b101 &
b101 %
#1605578
b10000 &
b10000 %
#1605582
b1000 &
b1000 %
#1605586
b100 &
b100 %
#1605590
b10 &
b10 %
#1605594
b1 &
b1 %
1#
#1605598
b0 &
0#
b0 %
0$
#2592496
b1 !
1"
#2592498
b1 &
b1 %
1$
#2592499
0"
#2592502
1#
#2592506
b0 &
b0 %
0#
0$
#4500012
