INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BitsPilaniMTech/S1_Hardware Software Co-Design/Projects/Vivado/Lab1/Design_Multiplexer_4to1Mux/Design_Multiplexer_4to1Mux.srcs/sources_1/new/mux_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BitsPilaniMTech/S1_Hardware Software Co-Design/Projects/Vivado/Lab1/Design_Multiplexer_4to1Mux/Design_Multiplexer_4to1Mux.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
