# Implementation Tasks

## 1. Dependencies

- [x] 1.1 Add `heapless = "0.8"` to `ceres-core/Cargo.toml` dependencies
- [x] 1.2 Verify `no_std` compatibility with heapless

## 2. Module Scaffolding

- [x] 2.1 Create `ceres-core/src/disasm/mod.rs` file
- [x] 2.2 Define `DisasmResult` struct with `mnemonic: heapless::String<32>` and `length: u8`
- [x] 2.3 Add module declaration to `ceres-core/src/lib.rs`
- [x] 2.4 Export `disasm` module publicly

## 3. Base Opcode Disassembly

- [x] 3.1 Implement `pub fn disasm(bytes: &[u8], pc: u16) -> DisasmResult`
- [x] 3.2 Add match statement for all 256 opcodes (0x00-0xFF)
- [x] 3.3 Handle 1-byte instructions (NOP, LD A,B, ADD A,B, etc.)
- [x] 3.4 Handle 2-byte instructions with 8-bit immediate (LD A,$FF, JR $10, etc.)
- [x] 3.5 Handle 3-byte instructions with 16-bit immediate (JP $1234, LD ($1234),A, etc.)
- [x] 3.6 Format illegal opcodes as `"ILLEGAL $XX"`

## 4. CB-Prefix Opcode Disassembly

- [x] 4.1 Implement `fn disasm_cb(opcode: u8) -> DisasmResult`
- [x] 4.2 Decode bit operations: BIT, SET, RES (opcodes 0x40-0xFF)
- [x] 4.3 Decode rotates/shifts: RLC, RRC, RL, RR, SLA, SRA, SRL, SWAP (opcodes 0x00-0x3F)
- [x] 4.4 Handle all 8 register operands (B, C, D, E, H, L, (HL), A)

## 5. Formatting

- [x] 5.1 Implement hex formatting with `$` prefix
- [x] 5.2 Format 16-bit immediates as little-endian (e.g., bytes [0x50, 0x01] â†’ `$0150`)
- [x] 5.3 Format memory indirect with parentheses (e.g., `(HL)`, `(BC)`)
- [x] 5.4 Format conditional suffixes (NZ, Z, NC, C)
- [x] 5.5 Format high-page instructions (LDH)
- [x] 5.6 Ensure all output fits in 32-byte limit

## 6. Unit Tests

- [x] 6.1 Create `ceres-core/src/disasm/tests.rs` (or use inline `#[cfg(test)]` module)
- [x] 6.2 Test data transfer instructions (LD)
- [x] 6.3 Test arithmetic instructions (ADD, SUB, INC, DEC, ADC, SBC)
- [x] 6.4 Test logical instructions (AND, OR, XOR, CP)
- [x] 6.5 Test control flow (JP, JR, CALL, RET, RST)
- [x] 6.6 Test stack operations (PUSH, POP)
- [x] 6.7 Test CB-prefix instructions (BIT, SET, RES, rotates, shifts, SWAP)
- [x] 6.8 Test edge cases (illegal opcodes, insufficient bytes)

## 7. Validation

- [x] 7.1 Run `cargo test --package ceres-core` - all tests pass
- [x] 7.2 Run `openspec validate add-disassembler-core --strict` - validation passes
- [x] 7.3 Verify `no_std` compatibility: `cargo build --package ceres-core --target thumbv7em-none-eabihf` (or similar)
- [x] 7.4 Check code coverage for disasm module

## Dependencies

- Requires `heapless` crate
- No dependencies on other proposals
- Independent of `add-disassembler-cli`

## Estimated Time

- Module scaffolding: 30 minutes
- Base opcodes: 2-3 hours
- CB opcodes: 1 hour
- Unit tests: 2 hours
- **Total: ~6 hours**
