<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>LPCOpen Platform for LPC17XX/40XX microcontrollers: LPC_I2S_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform for LPC17XX/40XX microcontrollers
   &#160;<span id="projectnumber">17XX40XX</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for the NXP LPC17XX/40XX family of Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LPC_I2S_T Struct Reference<div class="ingroups"><a class="el" href="group___i2_s__17_x_x__40_x_x.html">CHIP: LPC17xx/40xx I2S driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>I2S register block structure. </p>

<p>Definition at line <a class="el" href="i2s__17xx__40xx_8h_source.html#l00056">56</a> of file <a class="el" href="i2s__17xx__40xx_8h_source.html">i2s_17xx_40xx.h</a>.</p>
</div>
<p><code>#include &quot;<a class="el" href="i2s__17xx__40xx_8h_source.html">i2s_17xx_40xx.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab2642f94f4e47c8fa2ce148e2741d070"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___i2_s___t.html#ab2642f94f4e47c8fa2ce148e2741d070">DAO</a></td></tr>
<tr class="separator:ab2642f94f4e47c8fa2ce148e2741d070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3181fde20c2b3e5250a1b776aed89b0b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___i2_s___t.html#a3181fde20c2b3e5250a1b776aed89b0b">DAI</a></td></tr>
<tr class="separator:a3181fde20c2b3e5250a1b776aed89b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7135d06efef563cc37dd1ac53247af33"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___i2_s___t.html#a7135d06efef563cc37dd1ac53247af33">TXFIFO</a></td></tr>
<tr class="separator:a7135d06efef563cc37dd1ac53247af33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8607f5638e22b5060695ea306835e56"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___i2_s___t.html#ab8607f5638e22b5060695ea306835e56">RXFIFO</a></td></tr>
<tr class="separator:ab8607f5638e22b5060695ea306835e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add23853bd7ab6e0c9e57fc63b7403d45"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___i2_s___t.html#add23853bd7ab6e0c9e57fc63b7403d45">STATE</a></td></tr>
<tr class="separator:add23853bd7ab6e0c9e57fc63b7403d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cc9b28bd861dbde0b65743b406f1977"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___i2_s___t.html#a1cc9b28bd861dbde0b65743b406f1977">DMA</a> [<a class="el" href="group___i2_s__17_x_x__40_x_x.html#ggac04c1583101ddd661886d9677683421bab9921186ab93fee889b2074d508b88ce">I2S_DMA_REQUEST_CHANNEL_NUM</a>]</td></tr>
<tr class="separator:a1cc9b28bd861dbde0b65743b406f1977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f731d3cfedec4a4e11aa90b19784633"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___i2_s___t.html#a2f731d3cfedec4a4e11aa90b19784633">IRQ</a></td></tr>
<tr class="separator:a2f731d3cfedec4a4e11aa90b19784633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9bd66e9b642f40484f2ac314f51ba06"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___i2_s___t.html#ac9bd66e9b642f40484f2ac314f51ba06">TXRATE</a></td></tr>
<tr class="separator:ac9bd66e9b642f40484f2ac314f51ba06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c3274d93523a3c6edfbfc8625b4e9f9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___i2_s___t.html#a1c3274d93523a3c6edfbfc8625b4e9f9">RXRATE</a></td></tr>
<tr class="separator:a1c3274d93523a3c6edfbfc8625b4e9f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a397223cebffbdcceb4b774587e0dcf58"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___i2_s___t.html#a397223cebffbdcceb4b774587e0dcf58">TXBITRATE</a></td></tr>
<tr class="separator:a397223cebffbdcceb4b774587e0dcf58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c446eeb84edc6509a4dc907fb651e10"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___i2_s___t.html#a2c446eeb84edc6509a4dc907fb651e10">RXBITRATE</a></td></tr>
<tr class="separator:a2c446eeb84edc6509a4dc907fb651e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f90530813c0449c4e78252fe9f00a24"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___i2_s___t.html#a0f90530813c0449c4e78252fe9f00a24">TXMODE</a></td></tr>
<tr class="separator:a0f90530813c0449c4e78252fe9f00a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce107cf8f0a1415501724ee6d607af8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___i2_s___t.html#a9ce107cf8f0a1415501724ee6d607af8">RXMODE</a></td></tr>
<tr class="separator:a9ce107cf8f0a1415501724ee6d607af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a3181fde20c2b3e5250a1b776aed89b0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DAI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Digital Audio Input Register. Contains control bits for the I2S receive channel </p>

<p>Definition at line <a class="el" href="i2s__17xx__40xx_8h_source.html#l00058">58</a> of file <a class="el" href="i2s__17xx__40xx_8h_source.html">i2s_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab2642f94f4e47c8fa2ce148e2741d070"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DAO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; I2S Structure I2S Digital Audio Output Register. Contains control bits for the I2S transmit channel </p>

<p>Definition at line <a class="el" href="i2s__17xx__40xx_8h_source.html#l00057">57</a> of file <a class="el" href="i2s__17xx__40xx_8h_source.html">i2s_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1cc9b28bd861dbde0b65743b406f1977"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DMA[<a class="el" href="group___i2_s__17_x_x__40_x_x.html#ggac04c1583101ddd661886d9677683421bab9921186ab93fee889b2074d508b88ce">I2S_DMA_REQUEST_CHANNEL_NUM</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S DMA Configuration Registers. Contains control information for DMA request channels </p>

<p>Definition at line <a class="el" href="i2s__17xx__40xx_8h_source.html#l00062">62</a> of file <a class="el" href="i2s__17xx__40xx_8h_source.html">i2s_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2f731d3cfedec4a4e11aa90b19784633"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t IRQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Interrupt Request Control Register. Contains bits that control how the I2S interrupt request is generated </p>

<p>Definition at line <a class="el" href="i2s__17xx__40xx_8h_source.html#l00063">63</a> of file <a class="el" href="i2s__17xx__40xx_8h_source.html">i2s_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2c446eeb84edc6509a4dc907fb651e10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RXBITRATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Receive bit rate divider. This register determines the I2S receive bit rate by specifying the value to divide RX_MCLK by in order to produce the receive bit clock </p>

<p>Definition at line <a class="el" href="i2s__17xx__40xx_8h_source.html#l00067">67</a> of file <a class="el" href="i2s__17xx__40xx_8h_source.html">i2s_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab8607f5638e22b5060695ea306835e56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RXFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Receive FIFO. Access register for the 8 x 32-bit receiver FIFO </p>

<p>Definition at line <a class="el" href="i2s__17xx__40xx_8h_source.html#l00060">60</a> of file <a class="el" href="i2s__17xx__40xx_8h_source.html">i2s_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9ce107cf8f0a1415501724ee6d607af8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RXMODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Receive mode control </p>

<p>Definition at line <a class="el" href="i2s__17xx__40xx_8h_source.html#l00069">69</a> of file <a class="el" href="i2s__17xx__40xx_8h_source.html">i2s_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1c3274d93523a3c6edfbfc8625b4e9f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RXRATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Receive MCLK divider. This register determines the I2S RX MCLK rate by specifying the value to divide PCLK by in order to produce MCLK </p>

<p>Definition at line <a class="el" href="i2s__17xx__40xx_8h_source.html#l00065">65</a> of file <a class="el" href="i2s__17xx__40xx_8h_source.html">i2s_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="add23853bd7ab6e0c9e57fc63b7403d45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t STATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Status Feedback Register. Contains status information about the I2S interface </p>

<p>Definition at line <a class="el" href="i2s__17xx__40xx_8h_source.html#l00061">61</a> of file <a class="el" href="i2s__17xx__40xx_8h_source.html">i2s_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a397223cebffbdcceb4b774587e0dcf58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TXBITRATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Transmit bit rate divider. This register determines the I2S transmit bit rate by specifying the value to divide TX_MCLK by in order to produce the transmit bit clock </p>

<p>Definition at line <a class="el" href="i2s__17xx__40xx_8h_source.html#l00066">66</a> of file <a class="el" href="i2s__17xx__40xx_8h_source.html">i2s_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7135d06efef563cc37dd1ac53247af33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t TXFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Transmit FIFO. Access register for the 8 x 32-bit transmitter FIFO </p>

<p>Definition at line <a class="el" href="i2s__17xx__40xx_8h_source.html#l00059">59</a> of file <a class="el" href="i2s__17xx__40xx_8h_source.html">i2s_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0f90530813c0449c4e78252fe9f00a24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TXMODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Transmit mode control </p>

<p>Definition at line <a class="el" href="i2s__17xx__40xx_8h_source.html#l00068">68</a> of file <a class="el" href="i2s__17xx__40xx_8h_source.html">i2s_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac9bd66e9b642f40484f2ac314f51ba06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TXRATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S Transmit MCLK divider. This register determines the I2S TX MCLK rate by specifying the value to divide PCLK by in order to produce MCLK </p>

<p>Definition at line <a class="el" href="i2s__17xx__40xx_8h_source.html#l00064">64</a> of file <a class="el" href="i2s__17xx__40xx_8h_source.html">i2s_17xx_40xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/w/lpcopen_docs/software/lpc_core/lpc_chip/chip_17xx_40xx/<a class="el" href="i2s__17xx__40xx_8h_source.html">i2s_17xx_40xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Mar 12 2014 13:32:12 for LPCOpen Platform for LPC17XX/40XX microcontrollers by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3.1
</small></address>
</body>
</html>
