Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Feb 22 18:26:49 2022
| Host         : DESKTOP-J766HPL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file inverter_test_wrapper_timing_summary_routed.rpt -pb inverter_test_wrapper_timing_summary_routed.pb -rpx inverter_test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : inverter_test_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    48          
TIMING-18  Warning           Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (96)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 48 register/latch pins with no clock driven by root clock pin: inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/EMPTY (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (96)
-------------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.840        0.000                      0                 3908        0.016        0.000                      0                 3908        4.020        0.000                       0                  1929  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.840        0.000                      0                 3896        0.016        0.000                      0                 3896        4.020        0.000                       0                  1929  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.428        0.000                      0                   12        1.677        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 3.011ns (40.099%)  route 4.498ns (59.901%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.844     3.138    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=15, routed)          1.164     4.721    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/Dout[0]
    SLICE_X44Y95         LUT2 (Prop_lut2_I0_O)        0.299     5.020 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.020    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry_i_4__0_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.552 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.552    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.666 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.666    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.000 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__1/O[1]
                         net (fo=2, routed)           0.853     6.853    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__1_n_6
    SLICE_X45Y98         LUT4 (Prop_lut4_I0_O)        0.303     7.156 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/i__carry__0_i_8__4/O
                         net (fo=1, routed)           0.000     7.156    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/i__carry__0_i_8__4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.688 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           1.343     9.031    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state0_inferred__1/i__carry__0_n_0
    SLICE_X58Y99         LUT3 (Prop_lut3_I1_O)        0.150     9.181 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state[5]_i_3__0/O
                         net (fo=1, routed)           0.720     9.901    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state[5]_i_3__0_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I0_O)        0.328    10.229 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state[5]_i_1__0/O
                         net (fo=6, routed)           0.418    10.647    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state__0
    SLICE_X59Y99         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.538    12.717    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/PWM_SYSCLK
    SLICE_X59Y99         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[0]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X59Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.487    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                         -10.647    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 3.011ns (40.099%)  route 4.498ns (59.901%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.844     3.138    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=15, routed)          1.164     4.721    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/Dout[0]
    SLICE_X44Y95         LUT2 (Prop_lut2_I0_O)        0.299     5.020 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.020    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry_i_4__0_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.552 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.552    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.666 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.666    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.000 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__1/O[1]
                         net (fo=2, routed)           0.853     6.853    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__1_n_6
    SLICE_X45Y98         LUT4 (Prop_lut4_I0_O)        0.303     7.156 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/i__carry__0_i_8__4/O
                         net (fo=1, routed)           0.000     7.156    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/i__carry__0_i_8__4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.688 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           1.343     9.031    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state0_inferred__1/i__carry__0_n_0
    SLICE_X58Y99         LUT3 (Prop_lut3_I1_O)        0.150     9.181 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state[5]_i_3__0/O
                         net (fo=1, routed)           0.720     9.901    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state[5]_i_3__0_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I0_O)        0.328    10.229 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state[5]_i_1__0/O
                         net (fo=6, routed)           0.418    10.647    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state__0
    SLICE_X59Y99         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.538    12.717    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/PWM_SYSCLK
    SLICE_X59Y99         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[1]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X59Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.487    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                         -10.647    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 3.011ns (40.308%)  route 4.459ns (59.692%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.844     3.138    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=15, routed)          1.164     4.721    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/Dout[0]
    SLICE_X44Y95         LUT2 (Prop_lut2_I0_O)        0.299     5.020 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.020    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry_i_4__0_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.552 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.552    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.666 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.666    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.000 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__1/O[1]
                         net (fo=2, routed)           0.853     6.853    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__1_n_6
    SLICE_X45Y98         LUT4 (Prop_lut4_I0_O)        0.303     7.156 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/i__carry__0_i_8__4/O
                         net (fo=1, routed)           0.000     7.156    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/i__carry__0_i_8__4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.688 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           1.343     9.031    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state0_inferred__1/i__carry__0_n_0
    SLICE_X58Y99         LUT3 (Prop_lut3_I1_O)        0.150     9.181 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state[5]_i_3__0/O
                         net (fo=1, routed)           0.720     9.901    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state[5]_i_3__0_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I0_O)        0.328    10.229 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state[5]_i_1__0/O
                         net (fo=6, routed)           0.379    10.608    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state__0
    SLICE_X58Y99         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.538    12.717    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/PWM_SYSCLK
    SLICE_X58Y99         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[2]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X58Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.523    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 3.011ns (40.308%)  route 4.459ns (59.692%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.844     3.138    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=15, routed)          1.164     4.721    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/Dout[0]
    SLICE_X44Y95         LUT2 (Prop_lut2_I0_O)        0.299     5.020 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.020    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry_i_4__0_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.552 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.552    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.666 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.666    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.000 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__1/O[1]
                         net (fo=2, routed)           0.853     6.853    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__1_n_6
    SLICE_X45Y98         LUT4 (Prop_lut4_I0_O)        0.303     7.156 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/i__carry__0_i_8__4/O
                         net (fo=1, routed)           0.000     7.156    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/i__carry__0_i_8__4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.688 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           1.343     9.031    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state0_inferred__1/i__carry__0_n_0
    SLICE_X58Y99         LUT3 (Prop_lut3_I1_O)        0.150     9.181 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state[5]_i_3__0/O
                         net (fo=1, routed)           0.720     9.901    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state[5]_i_3__0_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I0_O)        0.328    10.229 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state[5]_i_1__0/O
                         net (fo=6, routed)           0.379    10.608    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state__0
    SLICE_X58Y99         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.538    12.717    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/PWM_SYSCLK
    SLICE_X58Y99         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[3]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X58Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.523    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 3.011ns (40.308%)  route 4.459ns (59.692%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.844     3.138    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=15, routed)          1.164     4.721    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/Dout[0]
    SLICE_X44Y95         LUT2 (Prop_lut2_I0_O)        0.299     5.020 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.020    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry_i_4__0_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.552 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.552    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.666 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.666    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.000 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__1/O[1]
                         net (fo=2, routed)           0.853     6.853    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__1_n_6
    SLICE_X45Y98         LUT4 (Prop_lut4_I0_O)        0.303     7.156 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/i__carry__0_i_8__4/O
                         net (fo=1, routed)           0.000     7.156    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/i__carry__0_i_8__4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.688 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           1.343     9.031    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state0_inferred__1/i__carry__0_n_0
    SLICE_X58Y99         LUT3 (Prop_lut3_I1_O)        0.150     9.181 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state[5]_i_3__0/O
                         net (fo=1, routed)           0.720     9.901    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state[5]_i_3__0_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I0_O)        0.328    10.229 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state[5]_i_1__0/O
                         net (fo=6, routed)           0.379    10.608    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state__0
    SLICE_X58Y99         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.538    12.717    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/PWM_SYSCLK
    SLICE_X58Y99         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[4]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X58Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.523    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 3.011ns (40.308%)  route 4.459ns (59.692%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.844     3.138    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=15, routed)          1.164     4.721    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/Dout[0]
    SLICE_X44Y95         LUT2 (Prop_lut2_I0_O)        0.299     5.020 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.020    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry_i_4__0_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.552 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.552    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.666 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.666    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__0_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.000 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__1/O[1]
                         net (fo=2, routed)           0.853     6.853    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state1_carry__1_n_6
    SLICE_X45Y98         LUT4 (Prop_lut4_I0_O)        0.303     7.156 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/i__carry__0_i_8__4/O
                         net (fo=1, routed)           0.000     7.156    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/i__carry__0_i_8__4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.688 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           1.343     9.031    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state0_inferred__1/i__carry__0_n_0
    SLICE_X58Y99         LUT3 (Prop_lut3_I1_O)        0.150     9.181 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state[5]_i_3__0/O
                         net (fo=1, routed)           0.720     9.901    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state[5]_i_3__0_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I0_O)        0.328    10.229 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state[5]_i_1__0/O
                         net (fo=6, routed)           0.379    10.608    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/next_state__0
    SLICE_X58Y99         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.538    12.717    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/PWM_SYSCLK
    SLICE_X58Y99         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[5]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X58Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.523    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 2.721ns (38.534%)  route 4.340ns (61.466%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.844     3.138    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=15, routed)          1.074     4.631    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/Dout[1]
    SLICE_X51Y97         LUT2 (Prop_lut2_I1_O)        0.299     4.930 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/i__carry_i_18/O
                         net (fo=1, routed)           0.000     4.930    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u_n_7
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.462 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.462    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.576 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.576    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry_i_9_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.690 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     5.691    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry__0_i_10_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.004 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry__0_i_9/O[3]
                         net (fo=2, routed)           1.027     7.031    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/next_state13_out[15]
    SLICE_X50Y98         LUT4 (Prop_lut4_I0_O)        0.306     7.337 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     7.337    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/i__carry__0_i_5__1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.713 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/next_state0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           1.129     8.842    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/next_state0_inferred__2/i__carry__0_n_0
    SLICE_X56Y98         LUT3 (Prop_lut3_I2_O)        0.124     8.966 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state[5]_i_4/O
                         net (fo=1, routed)           0.635     9.602    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state[5]_i_4_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I3_O)        0.124     9.726 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state[5]_i_1/O
                         net (fo=6, routed)           0.474    10.199    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/next_state__0
    SLICE_X56Y97         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.538    12.717    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/PWM_SYSCLK
    SLICE_X56Y97         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state_reg[4]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X56Y97         FDRE (Setup_fdre_C_CE)      -0.205    12.487    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 2.721ns (38.534%)  route 4.340ns (61.466%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.844     3.138    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=15, routed)          1.074     4.631    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/Dout[1]
    SLICE_X51Y97         LUT2 (Prop_lut2_I1_O)        0.299     4.930 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/i__carry_i_18/O
                         net (fo=1, routed)           0.000     4.930    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u_n_7
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.462 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.462    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.576 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.576    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry_i_9_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.690 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     5.691    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry__0_i_10_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.004 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry__0_i_9/O[3]
                         net (fo=2, routed)           1.027     7.031    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/next_state13_out[15]
    SLICE_X50Y98         LUT4 (Prop_lut4_I0_O)        0.306     7.337 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     7.337    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/i__carry__0_i_5__1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.713 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/next_state0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           1.129     8.842    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/next_state0_inferred__2/i__carry__0_n_0
    SLICE_X56Y98         LUT3 (Prop_lut3_I2_O)        0.124     8.966 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state[5]_i_4/O
                         net (fo=1, routed)           0.635     9.602    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state[5]_i_4_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I3_O)        0.124     9.726 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state[5]_i_1/O
                         net (fo=6, routed)           0.474    10.199    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/next_state__0
    SLICE_X56Y97         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.538    12.717    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/PWM_SYSCLK
    SLICE_X56Y97         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state_reg[5]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X56Y97         FDRE (Setup_fdre_C_CE)      -0.205    12.487    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 2.721ns (38.838%)  route 4.285ns (61.162%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.844     3.138    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=15, routed)          1.074     4.631    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/Dout[1]
    SLICE_X51Y97         LUT2 (Prop_lut2_I1_O)        0.299     4.930 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/i__carry_i_18/O
                         net (fo=1, routed)           0.000     4.930    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u_n_7
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.462 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.462    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.576 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.576    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry_i_9_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.690 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     5.691    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry__0_i_10_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.004 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry__0_i_9/O[3]
                         net (fo=2, routed)           1.027     7.031    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/next_state13_out[15]
    SLICE_X50Y98         LUT4 (Prop_lut4_I0_O)        0.306     7.337 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     7.337    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/i__carry__0_i_5__1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.713 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/next_state0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           1.129     8.842    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/next_state0_inferred__2/i__carry__0_n_0
    SLICE_X56Y98         LUT3 (Prop_lut3_I2_O)        0.124     8.966 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state[5]_i_4/O
                         net (fo=1, routed)           0.635     9.602    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state[5]_i_4_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I3_O)        0.124     9.726 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state[5]_i_1/O
                         net (fo=6, routed)           0.418    10.144    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/next_state__0
    SLICE_X57Y98         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.538    12.717    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/PWM_SYSCLK
    SLICE_X57Y98         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state_reg[0]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X57Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.487    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 2.721ns (38.838%)  route 4.285ns (61.162%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.844     3.138    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.419     3.557 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=15, routed)          1.074     4.631    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/Dout[1]
    SLICE_X51Y97         LUT2 (Prop_lut2_I1_O)        0.299     4.930 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/i__carry_i_18/O
                         net (fo=1, routed)           0.000     4.930    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u_n_7
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.462 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.462    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.576 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.576    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry_i_9_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.690 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.001     5.691    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry__0_i_10_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.004 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/i__carry__0_i_9/O[3]
                         net (fo=2, routed)           1.027     7.031    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/next_state13_out[15]
    SLICE_X50Y98         LUT4 (Prop_lut4_I0_O)        0.306     7.337 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/i__carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     7.337    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/i__carry__0_i_5__1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.713 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/next_state0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           1.129     8.842    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/next_state0_inferred__2/i__carry__0_n_0
    SLICE_X56Y98         LUT3 (Prop_lut3_I2_O)        0.124     8.966 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state[5]_i_4/O
                         net (fo=1, routed)           0.635     9.602    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state[5]_i_4_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I3_O)        0.124     9.726 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state[5]_i_1/O
                         net (fo=6, routed)           0.418    10.144    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/next_state__0
    SLICE_X57Y98         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.538    12.717    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/PWM_SYSCLK
    SLICE_X57Y98         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state_reg[1]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X57Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.487    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  2.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 inverter_test_i/gpio_pwm_dc/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.351%)  route 0.208ns (59.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.551     0.887    inverter_test_i/gpio_pwm_dc/U0/s_axi_aclk
    SLICE_X51Y91         FDRE                                         r  inverter_test_i/gpio_pwm_dc/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  inverter_test_i/gpio_pwm_dc/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.208     1.236    inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X48Y92         FDRE                                         r  inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.823     1.189    inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y92         FDRE                                         r  inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.066     1.220    inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 inverter_test_i/gpio_pwm_dc/U0/ip2bus_data_i_D1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.306%)  route 0.218ns (60.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.551     0.887    inverter_test_i/gpio_pwm_dc/U0/s_axi_aclk
    SLICE_X51Y92         FDRE                                         r  inverter_test_i/gpio_pwm_dc/U0/ip2bus_data_i_D1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  inverter_test_i/gpio_pwm_dc/U0/ip2bus_data_i_D1_reg[24]/Q
                         net (fo=1, routed)           0.218     1.245    inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[7]
    SLICE_X47Y94         FDRE                                         r  inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.824     1.190    inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y94         FDRE (Hold_fdre_C_D)         0.070     1.225    inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inverter_test_i/gpio_pwm_dc/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.475%)  route 0.216ns (60.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.551     0.887    inverter_test_i/gpio_pwm_dc/U0/s_axi_aclk
    SLICE_X51Y92         FDRE                                         r  inverter_test_i/gpio_pwm_dc/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  inverter_test_i/gpio_pwm_dc/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.216     1.244    inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]
    SLICE_X46Y94         FDRE                                         r  inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.824     1.190    inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y94         FDRE                                         r  inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.059     1.214    inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 inverter_test_i/gpio_pwm_dc/U0/ip2bus_data_i_D1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.302%)  route 0.206ns (55.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.635     0.971    inverter_test_i/gpio_pwm_dc/U0/s_axi_aclk
    SLICE_X50Y101        FDRE                                         r  inverter_test_i/gpio_pwm_dc/U0/ip2bus_data_i_D1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  inverter_test_i/gpio_pwm_dc/U0/ip2bus_data_i_D1_reg[4]/Q
                         net (fo=1, routed)           0.206     1.341    inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[27]
    SLICE_X49Y102        FDRE                                         r  inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.911     1.277    inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y102        FDRE                                         r  inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X49Y102        FDRE (Hold_fdre_C_D)         0.070     1.308    inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 inverter_test_i/gpio_adc_data/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/gpio_adc_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.534%)  route 0.213ns (56.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.634     0.970    inverter_test_i/gpio_adc_data/U0/s_axi_aclk
    SLICE_X50Y105        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  inverter_test_i/gpio_adc_data/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.213     1.347    inverter_test_i/gpio_adc_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[0]
    SLICE_X49Y103        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.910     1.276    inverter_test_i/gpio_adc_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y103        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.070     1.307    inverter_test_i/gpio_adc_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 inverter_test_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.603%)  route 0.206ns (59.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.639     0.975    inverter_test_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y100        FDRE                                         r  inverter_test_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  inverter_test_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.206     1.322    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X38Y97         SRLC32E                                      r  inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.825     1.191    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y97         SRLC32E                                      r  inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.273    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 inverter_test_i/gpio_pwm_dc/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[20].reg1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/gpio_pwm_dc/U0/ip2bus_data_i_D1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.865%)  route 0.220ns (54.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.555     0.891    inverter_test_i/gpio_pwm_dc/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95         FDRE                                         r  inverter_test_i/gpio_pwm_dc/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[20].reg1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  inverter_test_i/gpio_pwm_dc/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[20].reg1_reg[20]/Q
                         net (fo=1, routed)           0.220     1.251    inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G1.READ_REG_GEN[20].reg1_reg
    SLICE_X51Y92         LUT5 (Prop_lut5_I2_O)        0.045     1.296 r  inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[20]_i_1/O
                         net (fo=1, routed)           0.000     1.296    inverter_test_i/gpio_pwm_dc/U0/ip2bus_data[20]
    SLICE_X51Y92         FDRE                                         r  inverter_test_i/gpio_pwm_dc/U0/ip2bus_data_i_D1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.819     1.185    inverter_test_i/gpio_pwm_dc/U0/s_axi_aclk
    SLICE_X51Y92         FDRE                                         r  inverter_test_i/gpio_pwm_dc/U0/ip2bus_data_i_D1_reg[20]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.091     1.241    inverter_test_i/gpio_pwm_dc/U0/ip2bus_data_i_D1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/gpio_pwm_dc/U0/ip2bus_data_i_D1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.373%)  route 0.121ns (36.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.639     0.975    inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=19, routed)          0.121     1.260    inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.305 r  inverter_test_i/gpio_pwm_dc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.305    inverter_test_i/gpio_pwm_dc/U0/ip2bus_data[2]
    SLICE_X43Y99         FDRE                                         r  inverter_test_i/gpio_pwm_dc/U0/ip2bus_data_i_D1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.825     1.191    inverter_test_i/gpio_pwm_dc/U0/s_axi_aclk
    SLICE_X43Y99         FDRE                                         r  inverter_test_i/gpio_pwm_dc/U0/ip2bus_data_i_D1_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    inverter_test_i/gpio_pwm_dc/U0/ip2bus_data_i_D1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.571     0.907    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y88         FDRE                                         r  inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.116     1.164    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y90         SRLC32E                                      r  inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.842     1.208    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.924    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.425%)  route 0.144ns (43.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.659     0.995    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]/Q
                         net (fo=1, routed)           0.144     1.280    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[26]
    SLICE_X29Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.325 r  inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.325    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[26]
    SLICE_X29Y98         FDRE                                         r  inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.845     1.211    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y98         FDRE                                         r  inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.091     1.267    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK       n/a            4.000         10.000      6.000      XADC_X0Y0       inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     FIFO18E1/RDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y48    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y48    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/WRCLK
Min Period        n/a     FIFO18E1/RDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y50    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/RDCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y50    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/WRCLK
Min Period        n/a     BUFG/I          n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X26Y110   inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X26Y110   inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X26Y110   inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X27Y110   inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/ip2bus_wrack_i_D1_reg/C
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X30Y92    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X30Y92    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X36Y90    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X36Y90    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X36Y92    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X36Y92    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X36Y92    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X36Y92    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X36Y92    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X36Y92    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X30Y92    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X30Y92    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X36Y90    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X36Y90    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X36Y92    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X36Y92    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X36Y92    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X36Y92    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X36Y92    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         5.000       4.020      SLICE_X36Y92    inverter_test_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.677ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 0.580ns (11.930%)  route 4.282ns (88.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.885     3.179    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.456     3.635 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.230     5.865    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.124     5.989 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          2.052     8.041    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y124        FDCE                                         f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.702    12.881    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y124        FDCE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.147    13.028    
                         clock uncertainty           -0.154    12.874    
    SLICE_X80Y124        FDCE (Recov_fdce_C_CLR)     -0.405    12.469    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 0.580ns (11.930%)  route 4.282ns (88.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.885     3.179    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.456     3.635 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.230     5.865    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.124     5.989 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          2.052     8.041    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y124        FDCE                                         f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.702    12.881    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y124        FDCE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.147    13.028    
                         clock uncertainty           -0.154    12.874    
    SLICE_X80Y124        FDCE (Recov_fdce_C_CLR)     -0.405    12.469    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 0.580ns (11.930%)  route 4.282ns (88.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.885     3.179    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.456     3.635 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.230     5.865    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.124     5.989 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          2.052     8.041    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y124        FDCE                                         f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.702    12.881    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y124        FDCE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.147    13.028    
                         clock uncertainty           -0.154    12.874    
    SLICE_X80Y124        FDCE (Recov_fdce_C_CLR)     -0.405    12.469    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 0.580ns (11.930%)  route 4.282ns (88.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.885     3.179    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.456     3.635 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.230     5.865    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.124     5.989 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          2.052     8.041    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y124        FDCE                                         f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.702    12.881    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y124        FDCE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.147    13.028    
                         clock uncertainty           -0.154    12.874    
    SLICE_X80Y124        FDCE (Recov_fdce_C_CLR)     -0.405    12.469    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.596ns  (required time - arrival time)
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.580ns (12.357%)  route 4.114ns (87.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.885     3.179    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.456     3.635 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.230     5.865    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.124     5.989 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          1.884     7.873    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y125        FDCE                                         f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.702    12.881    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y125        FDCE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/C
                         clock pessimism              0.147    13.028    
                         clock uncertainty           -0.154    12.874    
    SLICE_X80Y125        FDCE (Recov_fdce_C_CLR)     -0.405    12.469    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  4.596    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.580ns (12.656%)  route 4.003ns (87.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.885     3.179    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.456     3.635 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.230     5.865    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.124     5.989 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          1.773     7.762    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y127        FDCE                                         f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.705    12.884    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y127        FDCE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/C
                         clock pessimism              0.147    13.031    
                         clock uncertainty           -0.154    12.877    
    SLICE_X80Y127        FDCE (Recov_fdce_C_CLR)     -0.405    12.472    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg
  -------------------------------------------------------------------
                         required time                         12.472    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.580ns (13.110%)  route 3.844ns (86.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.885     3.179    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.456     3.635 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.230     5.865    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.124     5.989 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          1.614     7.603    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y126        FDCE                                         f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.704    12.883    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y126        FDCE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/C
                         clock pessimism              0.147    13.030    
                         clock uncertainty           -0.154    12.876    
    SLICE_X80Y126        FDCE (Recov_fdce_C_CLR)     -0.405    12.471    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.580ns (13.110%)  route 3.844ns (86.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.885     3.179    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.456     3.635 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.230     5.865    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.124     5.989 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          1.614     7.603    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y126        FDCE                                         f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.704    12.883    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y126        FDCE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/C
                         clock pessimism              0.147    13.030    
                         clock uncertainty           -0.154    12.876    
    SLICE_X80Y126        FDCE (Recov_fdce_C_CLR)     -0.405    12.471    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.580ns (13.110%)  route 3.844ns (86.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.885     3.179    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.456     3.635 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.230     5.865    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.124     5.989 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          1.614     7.603    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y126        FDCE                                         f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.704    12.883    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y126        FDCE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/C
                         clock pessimism              0.147    13.030    
                         clock uncertainty           -0.154    12.876    
    SLICE_X80Y126        FDCE (Recov_fdce_C_CLR)     -0.405    12.471    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.580ns (13.110%)  route 3.844ns (86.890%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.885     3.179    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.456     3.635 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.230     5.865    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.124     5.989 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          1.614     7.603    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y126        FDCE                                         f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.704    12.883    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y126        FDCE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/C
                         clock pessimism              0.147    13.030    
                         clock uncertainty           -0.154    12.876    
    SLICE_X80Y126        FDCE (Recov_fdce_C_CLR)     -0.405    12.471    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  4.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.677ns  (arrival time - required time)
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.186ns (10.082%)  route 1.659ns (89.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.654     0.990    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.996     2.127    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.172 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          0.663     2.835    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X81Y126        FDCE                                         f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.923     1.289    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X81Y126        FDCE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/C
                         clock pessimism             -0.039     1.250    
    SLICE_X81Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.158    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.681ns  (arrival time - required time)
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.186ns (10.059%)  route 1.663ns (89.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.654     0.990    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.996     2.127    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.172 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          0.667     2.839    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y126        FDCE                                         f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.923     1.289    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y126        FDCE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/C
                         clock pessimism             -0.039     1.250    
    SLICE_X80Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.158    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.681ns  (arrival time - required time)
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.186ns (10.059%)  route 1.663ns (89.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.654     0.990    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.996     2.127    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.172 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          0.667     2.839    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y126        FDCE                                         f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.923     1.289    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y126        FDCE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/C
                         clock pessimism             -0.039     1.250    
    SLICE_X80Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.158    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.681ns  (arrival time - required time)
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.186ns (10.059%)  route 1.663ns (89.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.654     0.990    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.996     2.127    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.172 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          0.667     2.839    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y126        FDCE                                         f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.923     1.289    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y126        FDCE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/C
                         clock pessimism             -0.039     1.250    
    SLICE_X80Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.158    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.681ns  (arrival time - required time)
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.186ns (10.059%)  route 1.663ns (89.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.654     0.990    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.996     2.127    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.172 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          0.667     2.839    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y126        FDCE                                         f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.923     1.289    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y126        FDCE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/C
                         clock pessimism             -0.039     1.250    
    SLICE_X80Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.158    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.681ns  (arrival time - required time)
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.186ns (10.059%)  route 1.663ns (89.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.654     0.990    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.996     2.127    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.172 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          0.667     2.839    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y126        FDCE                                         f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.923     1.289    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y126        FDCE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]/C
                         clock pessimism             -0.039     1.250    
    SLICE_X80Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.158    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.753ns  (arrival time - required time)
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.186ns (9.673%)  route 1.737ns (90.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.654     0.990    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.996     2.127    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.172 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          0.741     2.913    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y127        FDCE                                         f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.925     1.291    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y127        FDCE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/C
                         clock pessimism             -0.039     1.252    
    SLICE_X80Y127        FDCE (Remov_fdce_C_CLR)     -0.092     1.160    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.815ns  (arrival time - required time)
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.186ns (9.382%)  route 1.797ns (90.618%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.654     0.990    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.996     2.127    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.172 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          0.801     2.973    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y125        FDCE                                         f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.922     1.288    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y125        FDCE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/C
                         clock pessimism             -0.039     1.249    
    SLICE_X80Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.157    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.896ns  (arrival time - required time)
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.186ns (9.013%)  route 1.878ns (90.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.654     0.990    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.996     2.127    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.172 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          0.882     3.054    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y124        FDCE                                         f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.922     1.288    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y124        FDCE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.039     1.249    
    SLICE_X80Y124        FDCE (Remov_fdce_C_CLR)     -0.092     1.157    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.896ns  (arrival time - required time)
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.186ns (9.013%)  route 1.878ns (90.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.654     0.990    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.996     2.127    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.172 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          0.882     3.054    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y124        FDCE                                         f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.922     1.288    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y124        FDCE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.039     1.249    
    SLICE_X80Y124        FDCE (Remov_fdce_C_CLR)     -0.092     1.157    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  1.896    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inverter_test_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            inverter_test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.562ns  (logic 0.124ns (7.937%)  route 1.438ns (92.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.438     1.438    inverter_test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y90         LUT1 (Prop_lut1_I0_O)        0.124     1.562 r  inverter_test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.562    inverter_test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y90         FDRE                                         r  inverter_test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.477     2.656    inverter_test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y90         FDRE                                         r  inverter_test_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.257ns  (logic 0.524ns (41.676%)  route 0.733ns (58.324%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE                         0.000     0.000 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[3]/C
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[3]/Q
                         net (fo=1, routed)           0.733     1.257    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X58Y103        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.711     2.890    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X58Y103        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.228ns  (logic 0.524ns (42.684%)  route 0.704ns (57.316%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE                         0.000     0.000 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[0]/C
    SLICE_X54Y109        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[0]/Q
                         net (fo=1, routed)           0.704     1.228    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[16]
    SLICE_X50Y109        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.638     2.817    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X50Y109        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.194ns  (logic 0.459ns (38.433%)  route 0.735ns (61.567%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y109        FDRE                         0.000     0.000 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[2]/C
    SLICE_X56Y109        FDRE (Prop_fdre_C_Q)         0.459     0.459 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[2]/Q
                         net (fo=1, routed)           0.735     1.194    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X53Y103        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.640     2.819    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X53Y103        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.192ns  (logic 0.459ns (38.498%)  route 0.733ns (61.502%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE                         0.000     0.000 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[11]/C
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.459     0.459 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[11]/Q
                         net (fo=1, routed)           0.733     1.192    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[11]
    SLICE_X48Y106        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.651     2.830    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X48Y106        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.171ns  (logic 0.524ns (44.739%)  route 0.647ns (55.261%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE                         0.000     0.000 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[15]/C
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[15]/Q
                         net (fo=1, routed)           0.647     1.171    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[31]
    SLICE_X43Y108        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.652     2.831    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X43Y108        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.160ns  (logic 0.484ns (41.707%)  route 0.676ns (58.293%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE                         0.000     0.000 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[7]/C
    SLICE_X54Y109        FDRE (Prop_fdre_C_Q)         0.484     0.484 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[7]/Q
                         net (fo=1, routed)           0.676     1.160    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[23]
    SLICE_X50Y107        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.639     2.818    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X50Y107        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.157ns  (logic 0.484ns (41.815%)  route 0.673ns (58.185%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE                         0.000     0.000 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[6]/C
    SLICE_X54Y109        FDRE (Prop_fdre_C_Q)         0.484     0.484 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[6]/Q
                         net (fo=1, routed)           0.673     1.157    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[22]
    SLICE_X50Y108        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.639     2.818    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X50Y108        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.137ns  (logic 0.524ns (46.084%)  route 0.613ns (53.916%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE                         0.000     0.000 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[14]/C
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[14]/Q
                         net (fo=1, routed)           0.613     1.137    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[30]
    SLICE_X44Y108        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.651     2.830    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X44Y108        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.132ns  (logic 0.524ns (46.298%)  route 0.608ns (53.702%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE                         0.000     0.000 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[1]/C
    SLICE_X54Y109        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[1]/Q
                         net (fo=1, routed)           0.608     1.132    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[17]
    SLICE_X56Y105        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.711     2.890    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X56Y105        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.146ns (58.360%)  route 0.104ns (41.640%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE                         0.000     0.000 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[13]/C
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[13]/Q
                         net (fo=1, routed)           0.104     0.250    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[13]
    SLICE_X49Y108        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.909     1.275    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X49Y108        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.146ns (56.099%)  route 0.114ns (43.901%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE                         0.000     0.000 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[13]/C
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[13]/Q
                         net (fo=1, routed)           0.114     0.260    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[13]
    SLICE_X47Y108        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.909     1.275    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X47Y108        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.146ns (55.486%)  route 0.117ns (44.514%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE                         0.000     0.000 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[10]/C
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[10]/Q
                         net (fo=1, routed)           0.117     0.263    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[10]
    SLICE_X48Y108        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.909     1.275    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X48Y108        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.146ns (55.486%)  route 0.117ns (44.514%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDRE                         0.000     0.000 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[11]/C
    SLICE_X48Y111        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[11]/Q
                         net (fo=1, routed)           0.117     0.263    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[11]
    SLICE_X48Y110        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.908     1.274    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X48Y110        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.149%)  route 0.124ns (45.851%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE                         0.000     0.000 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[15]/C
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[15]/Q
                         net (fo=1, routed)           0.124     0.270    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[15]
    SLICE_X44Y112        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.906     1.272    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X44Y112        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.146ns (49.791%)  route 0.147ns (50.209%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDRE                         0.000     0.000 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[10]/C
    SLICE_X51Y110        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[10]/Q
                         net (fo=1, routed)           0.147     0.293    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[26]
    SLICE_X49Y110        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.908     1.274    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X49Y110        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.146ns (49.608%)  route 0.148ns (50.392%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE                         0.000     0.000 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[7]/C
    SLICE_X51Y109        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[7]/Q
                         net (fo=1, routed)           0.148     0.294    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[7]
    SLICE_X53Y109        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.905     1.271    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X53Y109        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.146ns (48.117%)  route 0.157ns (51.883%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE                         0.000     0.000 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[6]/C
    SLICE_X51Y109        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[6]/Q
                         net (fo=1, routed)           0.157     0.303    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X52Y108        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.905     1.271    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X52Y108        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.146ns (48.099%)  route 0.158ns (51.901%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y109        FDRE                         0.000     0.000 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[3]/C
    SLICE_X57Y109        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[3]/Q
                         net (fo=1, routed)           0.158     0.304    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X58Y106        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.933     1.299    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X58Y106        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.133ns (43.582%)  route 0.172ns (56.418%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y109        FDRE                         0.000     0.000 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[6]/C
    SLICE_X56Y109        FDRE (Prop_fdre_C_Q)         0.133     0.133 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[6]/Q
                         net (fo=1, routed)           0.172     0.305    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[6]
    SLICE_X57Y105        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.933     1.299    inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X57Y105        FDRE                                         r  inverter_test_i/gpio_adc_data/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/RST
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.828ns  (logic 0.580ns (12.012%)  route 4.248ns (87.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.885     3.179    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.456     3.635 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.230     5.865    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.124     5.989 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          2.019     8.007    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    RAMB18_X4Y50         FIFO18E1                                     f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.804     2.984    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    RAMB18_X4Y50         FIFO18E1                                     r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/RDCLK

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RST
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.870ns  (logic 0.580ns (14.986%)  route 3.290ns (85.014%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.885     3.179    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.456     3.635 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.230     5.865    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.124     5.989 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          1.060     7.049    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    RAMB18_X3Y48         FIFO18E1                                     f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.729     2.909    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    RAMB18_X3Y48         FIFO18E1                                     r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RST
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.618ns  (logic 0.186ns (11.494%)  route 1.432ns (88.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.654     0.990    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.996     2.127    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.172 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          0.436     2.608    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    RAMB18_X3Y48         FIFO18E1                                     f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.958     1.324    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    RAMB18_X3Y48         FIFO18E1                                     r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/RST
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.109ns  (logic 0.186ns (8.818%)  route 1.923ns (91.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.654     0.990    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_rst_cfg_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.996     2.127    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X60Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.172 f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_1/O
                         net (fo=15, routed)          0.928     3.099    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    RAMB18_X4Y50         FIFO18E1                                     f  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.992     1.358    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    RAMB18_X4Y50         FIFO18E1                                     r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/RDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PWM[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.583ns  (logic 3.972ns (46.277%)  route 4.611ns (53.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.713     3.007    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/PWM_SYSCLK
    SLICE_X56Y98         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           4.611     8.074    U_PWM_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         3.516    11.590 r  U_PWM_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.590    U_PWM[1]
    P18                                                               r  U_PWM[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PWM[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.376ns  (logic 3.987ns (47.600%)  route 4.389ns (52.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.713     3.007    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/PWM_SYSCLK
    SLICE_X59Y98         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           4.389     7.852    U_PWM_OBUF[0]
    N17                  OBUF (Prop_obuf_I_O)         3.531    11.383 r  U_PWM_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.383    U_PWM[0]
    N17                                                               r  U_PWM[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V_PWM[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.336ns  (logic 4.046ns (48.538%)  route 4.290ns (51.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.713     3.007    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/PWM_SYSCLK
    SLICE_X58Y98         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.518     3.525 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           4.290     7.815    V_PWM_OBUF[0]
    R17                  OBUF (Prop_obuf_I_O)         3.528    11.343 r  V_PWM_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.343    V_PWM[0]
    R17                                                               r  V_PWM[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W_PWM[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.317ns  (logic 4.022ns (48.355%)  route 4.296ns (51.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.712     3.006    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/PWM_SYSCLK
    SLICE_X56Y95         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/FSM_onehot_current_state_reg[4]/Q
                         net (fo=4, routed)           4.296     7.758    W_PWM_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         3.566    11.323 r  W_PWM_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.323    W_PWM[1]
    V17                                                               r  W_PWM[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W_PWM[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.184ns  (logic 4.014ns (49.048%)  route 4.170ns (50.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.712     3.006    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/PWM_SYSCLK
    SLICE_X56Y95         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           4.170     7.632    W_PWM_OBUF[0]
    V18                  OBUF (Prop_obuf_I_O)         3.558    11.190 r  W_PWM_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.190    W_PWM[0]
    V18                                                               r  W_PWM[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V_PWM[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.912ns  (logic 4.103ns (51.855%)  route 3.809ns (48.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        1.713     3.007    inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/PWM_SYSCLK
    SLICE_X58Y98         FDRE                                         r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.518     3.525 r  inverter_test_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/FSM_onehot_current_state_reg[4]/Q
                         net (fo=5, routed)           3.809     7.334    V_PWM_OBUF[1]
    T16                  OBUF (Prop_obuf_I_O)         3.585    10.919 r  V_PWM_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.919    V_PWM[1]
    T16                                                               r  V_PWM[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.061ns  (logic 1.006ns (19.876%)  route 4.055ns (80.124%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        2.001     3.295    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    RAMB18_X4Y50         FIFO18E1                                     r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y50         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[2])
                                                      0.882     4.177 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/DO[2]
                         net (fo=3, routed)           1.256     5.434    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/m_axis_tid[2]
    SLICE_X90Y119        LUT4 (Prop_lut4_I3_O)        0.124     5.558 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus[15]_i_1/O
                         net (fo=16, routed)          2.799     8.357    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus[15]_i_1_n_0
    SLICE_X48Y112        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.061ns  (logic 1.006ns (19.876%)  route 4.055ns (80.124%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        2.001     3.295    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    RAMB18_X4Y50         FIFO18E1                                     r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y50         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[2])
                                                      0.882     4.177 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/DO[2]
                         net (fo=3, routed)           1.256     5.434    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/m_axis_tid[2]
    SLICE_X90Y119        LUT4 (Prop_lut4_I3_O)        0.124     5.558 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus[15]_i_1/O
                         net (fo=16, routed)          2.799     8.357    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus[15]_i_1_n_0
    SLICE_X48Y112        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.587ns  (logic 1.006ns (21.932%)  route 3.581ns (78.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        2.001     3.295    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    RAMB18_X4Y50         FIFO18E1                                     r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y50         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[2])
                                                      0.882     4.177 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/DO[2]
                         net (fo=3, routed)           1.256     5.434    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/m_axis_tid[2]
    SLICE_X90Y119        LUT4 (Prop_lut4_I3_O)        0.124     5.558 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus[15]_i_1/O
                         net (fo=16, routed)          2.325     7.882    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus[15]_i_1_n_0
    SLICE_X49Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.587ns  (logic 1.006ns (21.932%)  route 3.581ns (78.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        2.001     3.295    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    RAMB18_X4Y50         FIFO18E1                                     r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y50         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[2])
                                                      0.882     4.177 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/DO[2]
                         net (fo=3, routed)           1.256     5.434    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/m_axis_tid[2]
    SLICE_X90Y119        LUT4 (Prop_lut4_I3_O)        0.124     5.558 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus[15]_i_1/O
                         net (fo=16, routed)          2.325     7.882    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus[15]_i_1_n_0
    SLICE_X49Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[12]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.204ns (35.103%)  route 0.377ns (64.897%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.681     1.017    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    RAMB18_X3Y48         FIFO18E1                                     r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y48         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[8])
                                                      0.204     1.221 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/DO[8]
                         net (fo=3, routed)           0.377     1.598    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/D[8]
    SLICE_X54Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.204ns (35.103%)  route 0.377ns (64.897%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.681     1.017    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    RAMB18_X3Y48         FIFO18E1                                     r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y48         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[8])
                                                      0.204     1.221 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/DO[8]
                         net (fo=3, routed)           0.377     1.598    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/D[8]
    SLICE_X55Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.204ns (34.514%)  route 0.387ns (65.486%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.681     1.017    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    RAMB18_X3Y48         FIFO18E1                                     r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y48         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[2])
                                                      0.204     1.221 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/DO[2]
                         net (fo=3, routed)           0.387     1.608    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/D[2]
    SLICE_X56Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.204ns (34.334%)  route 0.390ns (65.666%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.681     1.017    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    RAMB18_X3Y48         FIFO18E1                                     r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y48         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[1])
                                                      0.204     1.221 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/DO[1]
                         net (fo=3, routed)           0.390     1.611    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/D[1]
    SLICE_X54Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.635ns  (logic 0.204ns (32.145%)  route 0.431ns (67.855%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.681     1.017    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    RAMB18_X3Y48         FIFO18E1                                     r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y48         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[3])
                                                      0.204     1.221 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/DO[3]
                         net (fo=3, routed)           0.431     1.652    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/D[3]
    SLICE_X58Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.636ns  (logic 0.204ns (32.097%)  route 0.432ns (67.903%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.681     1.017    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    RAMB18_X3Y48         FIFO18E1                                     r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y48         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[4])
                                                      0.204     1.221 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/DO[4]
                         net (fo=3, routed)           0.432     1.653    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/D[4]
    SLICE_X55Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/vbus_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.641ns  (logic 0.204ns (31.805%)  route 0.437ns (68.195%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.681     1.017    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    RAMB18_X3Y48         FIFO18E1                                     r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y48         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[8])
                                                      0.204     1.221 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/DO[8]
                         net (fo=3, routed)           0.437     1.659    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/D[8]
    SLICE_X55Y110        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.204ns (31.718%)  route 0.439ns (68.282%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.681     1.017    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    RAMB18_X3Y48         FIFO18E1                                     r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y48         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[6])
                                                      0.204     1.221 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/DO[6]
                         net (fo=3, routed)           0.439     1.660    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/D[6]
    SLICE_X56Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.204ns (31.713%)  route 0.439ns (68.287%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.681     1.017    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    RAMB18_X3Y48         FIFO18E1                                     r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y48         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[3])
                                                      0.204     1.221 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/DO[3]
                         net (fo=3, routed)           0.439     1.661    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/D[3]
    SLICE_X54Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseB_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.204ns (31.702%)  route 0.439ns (68.298%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1929, routed)        0.681     1.017    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    RAMB18_X3Y48         FIFO18E1                                     r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y48         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[1])
                                                      0.204     1.221 r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/DO[1]
                         net (fo=3, routed)           0.439     1.661    inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/D[1]
    SLICE_X56Y109        FDRE                                         r  inverter_test_i/ADC_BLOCK_wrapper_0/U0/ADC_BLOCK_i/adc_demux_0/U0/phaseA_reg[1]/D
  -------------------------------------------------------------------    -------------------





