{
  "creator": "Yosys 0.9+3617 (git sha1 fd306b05, clang 9.0.1-12 -fPIC -Os)",
  "modules": {
    "__input__fun": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/tmp/input.v:1.1-27.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "x": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "y": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "p0_x_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 3 ],
            "LSR": [ "0" ],
            "Q": [ 6 ]
          }
        },
        "p0_y_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 4 ],
            "LSR": [ "0" ],
            "Q": [ 7 ]
          }
        },
        "p1_and_3_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../share/yosys/ecp5/cells_map.v:16.100-16.154"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 8 ],
            "LSR": [ "0" ],
            "Q": [ 5 ]
          }
        },
        "p1_and_3_comb_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../share/yosys/ecp5/cells_map.v:120.33-121.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 6 ],
            "D": [ 7 ],
            "Z": [ 8 ]
          }
        }
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/tmp/input.v:2.14-2.17"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/tmp/input.v:5.15-5.18"
          }
        },
        "p0_x": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/tmp/input.v:10.7-10.11"
          }
        },
        "p0_y": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/tmp/input.v:11.7-11.11"
          }
        },
        "p1_and_3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/tmp/input.v:22.7-22.15"
          }
        },
        "p1_and_3_comb": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/tmp/input.v:18.8-18.21"
          }
        },
        "x": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/tmp/input.v:3.14-3.15"
          }
        },
        "y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/tmp/input.v:4.14-4.15"
          }
        }
      }
    }
  }
}
