read_verilog ../top.v
proc
synth -top top
abc9 -luts 2,3,4
