[INF:CM0023] Creating log file ../../build/regression/ArrayNet/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<71> s<70> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<memory> u<3> t<StringConst> p<6> s<5> l<1:9> el<1:15>
n<> u<4> t<Port> p<5> l<1:16> el<1:16>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:15> el<1:17>
n<> u<6> t<Module_nonansi_header> p<68> c<2> s<40> l<1:1> el<1:18>
n<> u<7> t<IntVec_TypeReg> p<18> s<17> l<2:1> el<2:4>
n<7> u<8> t<IntConst> p<9> l<2:6> el<2:7>
n<> u<9> t<Primary_literal> p<10> c<8> l<2:6> el<2:7>
n<> u<10> t<Constant_primary> p<11> c<9> l<2:6> el<2:7>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<2:6> el<2:7>
n<0> u<12> t<IntConst> p<13> l<2:8> el<2:9>
n<> u<13> t<Primary_literal> p<14> c<12> l<2:8> el<2:9>
n<> u<14> t<Constant_primary> p<15> c<13> l<2:8> el<2:9>
n<> u<15> t<Constant_expression> p<16> c<14> l<2:8> el<2:9>
n<> u<16> t<Constant_range> p<17> c<11> l<2:6> el<2:9>
n<> u<17> t<Packed_dimension> p<18> c<16> l<2:5> el<2:10>
n<> u<18> t<Data_type> p<33> c<7> s<32> l<2:1> el<2:10>
n<my_memory> u<19> t<StringConst> p<31> s<30> l<2:11> el<2:20>
n<0> u<20> t<IntConst> p<21> l<2:22> el<2:23>
n<> u<21> t<Primary_literal> p<22> c<20> l<2:22> el<2:23>
n<> u<22> t<Constant_primary> p<23> c<21> l<2:22> el<2:23>
n<> u<23> t<Constant_expression> p<28> c<22> s<27> l<2:22> el<2:23>
n<255> u<24> t<IntConst> p<25> l<2:24> el<2:27>
n<> u<25> t<Primary_literal> p<26> c<24> l<2:24> el<2:27>
n<> u<26> t<Constant_primary> p<27> c<25> l<2:24> el<2:27>
n<> u<27> t<Constant_expression> p<28> c<26> l<2:24> el<2:27>
n<> u<28> t<Constant_range> p<29> c<23> l<2:22> el<2:27>
n<> u<29> t<Unpacked_dimension> p<30> c<28> l<2:21> el<2:28>
n<> u<30> t<Variable_dimension> p<31> c<29> l<2:21> el<2:28>
n<> u<31> t<Variable_decl_assignment> p<32> c<19> l<2:11> el<2:28>
n<> u<32> t<List_of_variable_decl_assignments> p<33> c<31> l<2:11> el<2:28>
n<> u<33> t<Variable_declaration> p<34> c<18> l<2:1> el<2:29>
n<> u<34> t<Data_declaration> p<35> c<33> l<2:1> el<2:29>
n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<2:1> el<2:29>
n<> u<36> t<Module_or_generate_item_declaration> p<37> c<35> l<2:1> el<2:29>
n<> u<37> t<Module_common_item> p<38> c<36> l<2:1> el<2:29>
n<> u<38> t<Module_or_generate_item> p<39> c<37> l<2:1> el<2:29>
n<> u<39> t<Non_port_module_item> p<40> c<38> l<2:1> el<2:29>
n<> u<40> t<Module_item> p<68> c<39> s<67> l<2:1> el<2:29>
n<> u<41> t<Dollar_keyword> p<53> s<42> l<5:2> el<5:3>
n<readmemh> u<42> t<StringConst> p<53> s<52> l<5:3> el<5:11>
n<"memory.list"> u<43> t<StringLiteral> p<44> l<5:12> el<5:25>
n<> u<44> t<Primary_literal> p<45> c<43> l<5:12> el<5:25>
n<> u<45> t<Primary> p<46> c<44> l<5:12> el<5:25>
n<> u<46> t<Expression> p<52> c<45> s<51> l<5:12> el<5:25>
n<my_memory> u<47> t<StringConst> p<48> l<5:27> el<5:36>
n<> u<48> t<Primary_literal> p<49> c<47> l<5:27> el<5:36>
n<> u<49> t<Primary> p<50> c<48> l<5:27> el<5:36>
n<> u<50> t<Expression> p<51> c<49> l<5:27> el<5:36>
n<> u<51> t<Argument> p<52> c<50> l<5:27> el<5:36>
n<> u<52> t<List_of_arguments> p<53> c<46> l<5:12> el<5:36>
n<> u<53> t<Subroutine_call> p<54> c<41> l<5:2> el<5:37>
n<> u<54> t<Subroutine_call_statement> p<55> c<53> l<5:2> el<5:38>
n<> u<55> t<Statement_item> p<56> c<54> l<5:2> el<5:38>
n<> u<56> t<Statement> p<57> c<55> l<5:2> el<5:38>
n<> u<57> t<Statement_or_null> p<59> c<56> s<58> l<5:2> el<5:38>
n<> u<58> t<End> p<59> l<6:1> el<6:4>
n<> u<59> t<Seq_block> p<60> c<57> l<4:9> el<6:4>
n<> u<60> t<Statement_item> p<61> c<59> l<4:9> el<6:4>
n<> u<61> t<Statement> p<62> c<60> l<4:9> el<6:4>
n<> u<62> t<Statement_or_null> p<63> c<61> l<4:9> el<6:4>
n<> u<63> t<Initial_construct> p<64> c<62> l<4:1> el<6:4>
n<> u<64> t<Module_common_item> p<65> c<63> l<4:1> el<6:4>
n<> u<65> t<Module_or_generate_item> p<66> c<64> l<4:1> el<6:4>
n<> u<66> t<Non_port_module_item> p<67> c<65> l<4:1> el<6:4>
n<> u<67> t<Module_item> p<68> c<66> l<4:1> el<6:4>
n<> u<68> t<Module_declaration> p<69> c<6> l<1:1> el<7:10>
n<> u<69> t<Description> p<70> c<68> l<1:1> el<7:10>
n<> u<70> t<Source_text> p<71> c<69> l<1:1> el<7:10>
n<> u<71> t<Top_level_rule> c<1> l<1:1> el<8:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "memory".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@memory".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@memory".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ArrayNet/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ArrayNet/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ArrayNet/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@memory)
|vpiElaborated:1
|vpiName:work@memory
|uhdmallModules:
\_module: work@memory (work@memory) dut.sv:1:1: , endln:7:10, parent:work@memory
  |vpiFullName:work@memory
  |vpiDefName:work@memory
  |vpiNet:
  \_logic_net: (work@memory.my_memory), line:2:11, endln:2:20, parent:work@memory
    |vpiName:my_memory
    |vpiFullName:work@memory.my_memory
    |vpiNetType:48
    |vpiParent:
    \_module: work@memory (work@memory) dut.sv:1:1: , endln:7:10, parent:work@memory
  |vpiParent:
  \_design: (work@memory)
  |vpiProcess:
  \_initial: , line:4:1, endln:6:4, parent:work@memory
    |vpiStmt:
    \_begin: (work@memory), line:4:9, endln:6:4
      |vpiFullName:work@memory
      |vpiParent:
      \_initial: , line:4:1, endln:6:4, parent:work@memory
      |vpiStmt:
      \_sys_func_call: ($readmemh), line:5:2, endln:5:37, parent:work@memory
        |vpiArgument:
        \_constant: , line:5:12, endln:5:25, parent:$readmemh
          |vpiDecompile:memory.list
          |vpiSize:11
          |STRING:memory.list
          |vpiParent:
          \_sys_func_call: ($readmemh), line:5:2, endln:5:37, parent:work@memory
          |vpiConstType:6
        |vpiArgument:
        \_ref_obj: (work@memory.my_memory), line:5:27, endln:5:36, parent:$readmemh
          |vpiParent:
          \_sys_func_call: ($readmemh), line:5:2, endln:5:37, parent:work@memory
          |vpiName:my_memory
          |vpiFullName:work@memory.my_memory
          |vpiActual:
          \_array_net: (work@memory.my_memory), line:2:11, endln:2:20, parent:work@memory
            |vpiSize:256
            |vpiName:my_memory
            |vpiFullName:work@memory.my_memory
            |vpiParent:
            \_module: work@memory (work@memory) dut.sv:1:1: , endln:7:10
            |vpiRange:
            \_range: , line:2:22, endln:2:27
              |vpiLeftRange:
              \_constant: , line:2:22, endln:2:23
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiParent:
                \_range: , line:2:22, endln:2:27
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:2:24, endln:2:27
                |vpiDecompile:255
                |vpiSize:64
                |UINT:255
                |vpiParent:
                \_range: , line:2:22, endln:2:27
                |vpiConstType:9
            |vpiNet:
            \_logic_net: (work@memory.my_memory), line:2:11, endln:2:20, parent:work@memory.my_memory
              |vpiTypespec:
              \_logic_typespec: , line:2:1, endln:2:4
                |vpiRange:
                \_range: , line:2:6, endln:2:9
                  |vpiLeftRange:
                  \_constant: , line:2:6, endln:2:7
                    |vpiDecompile:7
                    |vpiSize:64
                    |UINT:7
                    |vpiParent:
                    \_range: , line:2:6, endln:2:9
                    |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:2:8, endln:2:9
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiParent:
                    \_range: , line:2:6, endln:2:9
                    |vpiConstType:9
              |vpiFullName:work@memory.my_memory
              |vpiNetType:48
              |vpiParent:
              \_array_net: (work@memory.my_memory), line:2:11, endln:2:20, parent:work@memory
        |vpiName:$readmemh
        |vpiParent:
        \_begin: (work@memory), line:4:9, endln:6:4
    |vpiParent:
    \_module: work@memory (work@memory) dut.sv:1:1: , endln:7:10, parent:work@memory
|uhdmtopModules:
\_module: work@memory (work@memory) dut.sv:1:1: , endln:7:10
  |vpiName:work@memory
  |vpiDefName:work@memory
  |vpiTop:1
  |vpiArrayNet:
  \_array_net: (work@memory.my_memory), line:2:11, endln:2:20, parent:work@memory
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:4:1, endln:6:4, parent:work@memory
    |vpiStmt:
    \_begin: (work@memory), line:4:9, endln:6:4
      |vpiFullName:work@memory
      |vpiParent:
      \_initial: , line:4:1, endln:6:4, parent:work@memory
      |vpiStmt:
      \_sys_func_call: ($readmemh), line:5:2, endln:5:37, parent:work@memory
        |vpiArgument:
        \_constant: , line:5:12, endln:5:25, parent:$readmemh
        |vpiArgument:
        \_ref_obj: (work@memory.my_memory), line:5:27, endln:5:36, parent:$readmemh
          |vpiParent:
          \_sys_func_call: ($readmemh), line:5:2, endln:5:37, parent:work@memory
          |vpiName:my_memory
          |vpiFullName:work@memory.my_memory
          |vpiActual:
          \_array_net: (work@memory.my_memory), line:2:11, endln:2:20, parent:work@memory
        |vpiName:$readmemh
        |vpiParent:
        \_begin: (work@memory), line:4:9, endln:6:4
    |vpiParent:
    \_module: work@memory (work@memory) dut.sv:1:1: , endln:7:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ArrayNet/dut.sv | ${SURELOG_DIR}/build/regression/ArrayNet/roundtrip/dut_000.sv | 1 | 7 | 

