<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog>
        <logs message="Error in linking the design.&#xA;    while executing&#xA;&quot;source /home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vitis_prj/hls_output_pin/hls_output_pin.prj/solution1/csynth.tcl&quot;&#xA;    invoked from within&#xA;&quot;hls::main /home/ubuntu/SoC_Design/homework/ASOC/ASoC-Final_project-optical_flow/vivado/vitis_prj/hls_output_pin/hls_output_pin.prj/solution1/csynth.tc...&quot;&#xA;    (&quot;uplevel&quot; body line 1)&#xA;    invoked from within&#xA;&quot;uplevel 1 hls::main {*}$newargs&quot;&#xA;    (procedure &quot;hls_proc&quot; line 16)&#xA;    invoked from within&#xA;&quot;hls_proc [info nameofexecutable] $argv&quot;" projectName="hls_output_pin.prj" solutionName="solution1" date="2024-06-17T09:21:00.496-0400"/>
        <logs message="ERROR: [HLS 200-70] Cannot find any design unit to elaborate." projectName="hls_output_pin.prj" solutionName="solution1" date="2024-06-17T09:21:00.485-0400"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-40] Cannot find source file output_pin.cpp; skipping it." projectName="hls_output_pin.prj" solutionName="solution1" date="2024-06-17T09:21:00.461-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find design file 'output_pin.cpp'" projectName="hls_output_pin.prj" solutionName="solution1" date="2024-06-17T09:20:57.838-0400" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
