# ğŸ§¶APLIC

<!-- vim-markdown-toc GFM -->

* [åŸŸï¼ˆDomainï¼‰](#åŸŸdomain)
  * [å†…éƒ¨å¯„å­˜å™¨ï¼ˆInternal Registersï¼‰](#å†…éƒ¨å¯„å­˜å™¨internal-registers)

<!-- vim-markdown-toc -->

åœ¨åŸºäºæ¶ˆæ¯çš„ä¸­æ–­æ¨¡å¼ä¸‹ï¼ŒAPLICå°†ä¼ ç»Ÿçš„çº¿ä¸­æ–­è½¬æ¢ä¸ºMSIã€‚
ä¸ºäº†æé«˜æ•ˆç‡ï¼Œé™¤éè®¾å¤‡åœ¨ç‰©ç†ä¸Šæ˜¯åˆ†å¼€çš„ï¼ˆä¾‹å¦‚åœ¨ä¸åŒçš„èŠ¯ç‰‡ç»„ä¸Šï¼‰ï¼Œå•ä¸ªAPLICå®ä¾‹å³å¯æœåŠ¡æ‰€æœ‰å¤„ç†å™¨æ ¸å¿ƒã€‚

In message-based interrupt mode, the APLIC converts traditional wired interrupts into MSIs.
For efficiency, a single APLIC instance should serve all harts, unless devices are physically separated (e.g. on different chiplets).

## åŸŸï¼ˆDomainï¼‰

APLICå®ç°äº†åˆ†å±‚çš„åŸŸç»“æ„æ¥ç®¡ç†ä¸åŒçš„ç‰¹æƒæ€:

* æ ¹åŸŸï¼ˆæœºå™¨æ€ï¼‰ç›´æ¥æ¥æ”¶æ‰€çº¿ä¸­æ–­,
* å­åŸŸä»å…¶çˆ¶åŸŸæ¥æ”¶å§”æ‰˜çš„ä¸­æ–­,
* ç›‘ç®¡æ€åŸŸå¯ä»¥å¤„ç†ç›‘ç®¡æ€å’Œè™šæ‹ŸåŒ–ç›‘ç®¡æ€ä¸­æ–­ã€‚

The APLIC implements a hierarchical domain structure to manage different privilege levels:

* The root domain (machine level) directly receives all wired interrupts,
* Child domains receive delegated interrupts from their parent domains,
* A supervisor-level domain can handle both supervisor-level and virtualized supervisor-level interrupts.

å¯¹äºå¤§å‹å¯¹ç§°å¤šå¤„ç†ç³»ç»Ÿï¼Œé€šå¸¸ä¸¤ä¸ªåŸŸçš„é…ç½®å°±è¶³å¤Ÿäº†ï¼š

* ä¸€ä¸ªæœºå™¨æ€åŸŸ,
* ä¸€ä¸ªç›‘ç®¡æ€åŸŸã€‚

For large symmetric multiprocessing systems, a two-domain configuration typically suffices:

* One machine-level domain,
* One supervisor-level domain.

![](./images/aplic.svg)

### å†…éƒ¨å¯„å­˜å™¨ï¼ˆInternal Registersï¼‰

APLICåœ¨å†…éƒ¨å¯„å­˜å™¨ä¸­ç»´æŠ¤ä¸­æ–­çŠ¶æ€ï¼ŒåŒ…æ‹¬ä¸¤ä¸ªå…³é”®å¯„å­˜å™¨ï¼š

* `ip[intSrcNumä½]`: ä¸­æ–­å¾…å¤„ç†çŠ¶æ€å¯„å­˜å™¨,
* `ie[intSrcNumä½]`: ä¸­æ–­ä½¿èƒ½æ§åˆ¶å¯„å­˜å™¨ã€‚

APLIC maintains interrupt status in internal registers, including two critical registers:

* `ip[intSrcNum bits]`: Interrupt pending status registers,
* `ie[intSrcNum bits]`: Interrupt enable control registers.

è¿™äº›å¯„å­˜å™¨é€šè¿‡å†…å­˜æ˜ å°„æ¥å£è¿›è¡Œæ§åˆ¶ã€‚
æœ‰å…³è¯¦ç»†çš„å¯„å­˜å™¨è§„èŒƒï¼Œè¯·å‚é˜…AIAè§„èŒƒ[^aplic_mem_regs]ã€‚

These registers are controlled through memory-mapped interfaces.
For detailed register specifications, refer to the AIA specification[^aplic_mem_regs].

**ç«äº‰æ¡ä»¶**ï¼ˆ**Race Conditions**ï¼‰

`ip`å¯„å­˜å™¨å¯ä»¥è¢«å¤šä¸ªæ¥æºä¿®æ”¹ï¼Œä»è€Œäº§ç”Ÿæ½œåœ¨çš„ç«äº‰æ¡ä»¶ã€‚
AIAè§„èŒƒæ²¡æœ‰è§„å®šAPLICåœ¨è¿™ç§ç«äº‰æ¡ä»¶ä¸‹çš„è¡Œä¸ºã€‚
ChiselAIAå®ç°äº†ä¸€ä¸ªåŸºäºä¼˜å…ˆçº§çš„è§£å†³æœºåˆ¶ã€‚
ä¼˜å…ˆçº§(ä»é«˜åˆ°ä½):

* APLICå†…éƒ¨æ“ä½œï¼šå‘é€MSIåæ¸…é™¤`ip`ï¼Œ
* çº¿è®¾å¤‡æ“ä½œï¼šé€šè¿‡`intSrc`è®¾ç½®`ip`ï¼Œ
* å¤„ç†å™¨æ ¸å¿ƒæ“ä½œï¼šé€šè¿‡å†…å­˜æ˜ å°„å¯„å­˜å™¨è®¾ç½®/æ¸…é™¤`ip`ã€‚

The `ip` registers can be modified by multiple sources, creating potential race conditions.
The AIA specification does not specify the APLIC behaviors under this race condition.
ChiselAIA implements a priority-based resolution mechanism.
Priority levels (highest to lowest):

*  APLIC internal operations: Clearing `ip` after sending an MSI,
*  Wired device operations: Setting `ip` via `intSrc`,
*  Hart operations: Setting/Clearing `ip` via memory mapped registers.

é«˜ä¼˜å…ˆçº§æ“ä½œä¼šè¦†ç›–ä½ä¼˜å…ˆçº§æ“ä½œã€‚
æˆ‘ä»¬æ¨èé€šè¿‡ç¼–ç¨‹çš„æ–¹å¼é¿å…ç«äº‰æ¡ä»¶ï¼š
åœ¨é€šè¿‡å†…å­˜æ˜ å°„å¯„å­˜å™¨ä¿®æ”¹ç›¸åº”çš„`ip`ä¹‹å‰ï¼Œæ–­å¼€çº¿è®¾å¤‡ã€‚

Higher priority operations override the lower priority ones.
We recommend to avoid race conditions through programming:
detaching the wired device before modifying corresponding `ip` through memory-mapped registers.

[^aplic_mem_regs]: The RISC-V Advanced Interrupt Architecture: 4.5. Memory-mapped control region for an interrupt domain
