timestamp 0
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
parameters nfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters pfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
port "out_5" 7 154622 4560 154622 4560 m1
port "out_6" 6 124780 4556 124780 4556 m1
port "out_4" 8 122614 4534 122614 4534 m1
port "out_7" 5 92780 4530 92780 4530 m1
port "out_3" 9 90638 4536 90638 4536 m1
port "out_8" 4 60778 4546 60778 4546 m1
port "out_2" 10 58630 4568 58630 4568 m1
port "out_9" 3 28780 4530 28780 4530 m1
port "out_1" 11 26632 4562 26632 4562 m1
port "out_10" 2 -3214 4496 -3214 4496 m1
port "out_11" 1 -35228 4548 -35228 4548 m1
port "CK_5" 18 155002 -21548 155002 -21548 m1
port "D_C_5" 29 153518 -21562 153518 -21562 m1
port "Bit_4" 41 125502 -21544 125502 -21544 m1
port "CK_4" 19 122996 -21528 122996 -21528 m1
port "D_C_4" 30 121520 -21554 121520 -21554 m1
port "Bit_3" 42 93506 -21554 93506 -21554 m1
port "CK_3" 20 91004 -21560 91004 -21560 m1
port "D_C_3" 31 89516 -21560 89516 -21560 m1
port "Bit_2" 43 61504 -21546 61504 -21546 m1
port "CK_2" 21 59008 -21556 59008 -21556 m1
port "D_C_2" 32 57518 -21562 57518 -21562 m1
port "Bit_1" 44 29496 -21536 29496 -21536 m1
port "CK_1" 22 27008 -21552 27008 -21552 m1
port "D_C_1" 33 25518 -21552 25518 -21552 m1
port "Bit_0" 45 -2492 -21538 -2492 -21538 m1
port "clks" 46 60096 -22388 60096 -22388 m1
port "Bit_5" 40 155436 -21536 155436 -21536 m1
port "D_C_6" 28 125896 -21556 125896 -21556 m1
port "CK_6" 17 124392 -21554 124392 -21554 m1
port "Bit_6" 39 123428 -21538 123428 -21538 m1
port "D_C_7" 27 93898 -21556 93898 -21556 m1
port "CK_7" 16 92382 -21548 92382 -21548 m1
port "Bit_7" 38 91428 -21540 91428 -21540 m1
port "D_C_8" 26 61890 -21556 61890 -21556 m1
port "CK_8" 15 60394 -21512 60394 -21512 m1
port "Bit_8" 37 59442 -21554 59442 -21554 m1
port "D_C_9" 25 29896 -21548 29896 -21548 m1
port "CK_9" 14 28390 -21542 28390 -21542 m1
port "Bit_9" 36 27432 -21540 27432 -21540 m1
port "D_C_10" 24 -2102 -21540 -2102 -21540 m1
port "CK_10" 13 -3612 -21518 -3612 -21518 m1
port "VCM" 48 165674 -8224 165674 -8224 m1
port "Bit_10" 35 -4554 -21550 -4554 -21550 m1
port "Reset" 34 165920 -7240 165920 -7240 m1
port "Set" 47 166102 -9274 166102 -9274 m1
port "D_C_11" 23 -34096 -21560 -34096 -21560 m1
port "CK_11" 12 -35606 -21540 -35606 -21540 m1
port "VDDD" 49 -2730 3280 -2730 3280 m1
port "VSSD" 50 4372 -19884 4372 -19884 m1
node "out_5" 10 3566.25 154622 4560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44000 840 44000 840 44000 840 4400400 44404 0 0
node "out_6" 4 2102.84 124780 4556 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44000 840 44000 840 44000 840 1600400 16404 0 0
node "out_4" 10 3566.08 122614 4534 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44000 840 44000 840 44000 840 4400400 44404 0 0
node "out_7" 4 2102.84 92780 4530 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44000 840 44000 840 44000 840 1600400 16404 0 0
node "out_3" 10 3566.08 90638 4536 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44000 840 44000 840 44000 840 4400400 44404 0 0
node "out_8" 4 2102.84 60778 4546 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44000 840 44000 840 44000 840 1600400 16404 0 0
node "out_2" 10 3566.08 58630 4568 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44000 840 44000 840 44000 840 4400400 44404 0 0
node "out_9" 4 2102.84 28780 4530 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44000 840 44000 840 44000 840 1600400 16404 0 0
node "out_1" 10 3566.08 26632 4562 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44000 840 44000 840 44000 840 4400400 44404 0 0
node "out_10" 4 2102.84 -3214 4496 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44000 840 44000 840 44000 840 1600400 16404 0 0
node "out_11" 4 2338.73 -35228 4548 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44000 840 44000 840 44000 840 1600400 16404 0 0
node "SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" 60 727.272 147702 -18190 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_144898_n18422#" 202 1976.36 144898 -18422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_144898_n17162#" 100 4.86715e-07 144898 -17162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 559 5070.78 143258 -18422 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 808964 15848 1189168 21986 0 0 0 0
node "a_143258_n17162#" 100 4.86715e-07 143258 -17162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_142134_n18422#" 381 5147.65 142134 -18422 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_138678_n18422#" 202 1949.09 138678 -18422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_138678_n17162#" 100 4.86715e-07 138678 -17162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_137050_n18422#" 423 2449.25 137050 -18422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_137050_n17162#" 100 4.86715e-07 137050 -17162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_136066_n18422#" 379 3545.82 136066 -18422 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_134822_n18190#" 520 3247.08 134822 -18190 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_134002_n18190#" 748 5243.73 134002 -18190 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_129966_n18540#" 116 2513.78 129966 -18540 p 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 60 727.272 115702 -18190 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_112898_n18422#" 202 1976.36 112898 -18422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_112898_n17162#" 100 4.86715e-07 112898 -17162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 559 5070.52 111258 -18422 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 808964 15848 1189168 21986 0 0 0 0
node "a_111258_n17162#" 100 4.86715e-07 111258 -17162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_110134_n18422#" 381 5147.65 110134 -18422 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_106678_n18422#" 202 1949.09 106678 -18422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_106678_n17162#" 100 4.86715e-07 106678 -17162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_105050_n18422#" 423 2449.25 105050 -18422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_105050_n17162#" 100 4.86715e-07 105050 -17162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_104066_n18422#" 379 3545.82 104066 -18422 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_102822_n18190#" 520 3247.08 102822 -18190 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_102002_n18190#" 748 5243.73 102002 -18190 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_97966_n18540#" 116 2513.78 97966 -18540 p 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" 60 727.272 83702 -18190 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_80898_n18422#" 202 1976.36 80898 -18422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_80898_n17162#" 100 4.86715e-07 80898 -17162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 559 5070.52 79258 -18422 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 808964 15848 1189168 21986 0 0 0 0
node "a_79258_n17162#" 100 4.86715e-07 79258 -17162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_78134_n18422#" 381 5147.65 78134 -18422 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_74678_n18422#" 202 1949.09 74678 -18422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_74678_n17162#" 100 4.86715e-07 74678 -17162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_73050_n18422#" 423 2449.25 73050 -18422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_73050_n17162#" 100 4.86715e-07 73050 -17162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_72066_n18422#" 379 3545.82 72066 -18422 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_70822_n18190#" 520 3247.08 70822 -18190 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_70002_n18190#" 748 5243.73 70002 -18190 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_65966_n18540#" 116 2513.78 65966 -18540 p 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" 60 727.272 51702 -18190 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_48898_n18422#" 202 1976.36 48898 -18422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_48898_n17162#" 100 4.86715e-07 48898 -17162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 559 5070.52 47258 -18422 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 808964 15848 1189168 21986 0 0 0 0
node "a_47258_n17162#" 100 4.86715e-07 47258 -17162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_46134_n18422#" 381 5147.65 46134 -18422 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_42678_n18422#" 202 1949.09 42678 -18422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_42678_n17162#" 100 4.86715e-07 42678 -17162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_41050_n18422#" 423 2449.25 41050 -18422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_41050_n17162#" 100 4.86715e-07 41050 -17162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_40066_n18422#" 379 3545.82 40066 -18422 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_38822_n18190#" 520 3247.08 38822 -18190 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_38002_n18190#" 748 5243.73 38002 -18190 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_33966_n18540#" 116 2513.78 33966 -18540 p 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 60 727.272 19702 -18190 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_16898_n18422#" 202 1976.36 16898 -18422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_16898_n17162#" 100 4.86715e-07 16898 -17162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 559 5070.52 15258 -18422 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 808964 15848 1189168 21986 0 0 0 0
node "a_15258_n17162#" 100 4.86715e-07 15258 -17162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_14134_n18422#" 381 5147.65 14134 -18422 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_10678_n18422#" 202 1949.09 10678 -18422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_10678_n17162#" 100 4.86715e-07 10678 -17162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_9050_n18422#" 423 2449.25 9050 -18422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_9050_n17162#" 100 4.86715e-07 9050 -17162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_8066_n18422#" 379 3545.82 8066 -18422 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_6822_n18190#" 520 3247.08 6822 -18190 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_6002_n18190#" 748 5243.73 6002 -18190 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_1966_n18540#" 116 2513.78 1966 -18540 p 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "CK_5" 220 6716.65 155002 -21548 m1 0 0 0 0 0 0 0 0 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 783665 13194 1617600 16576 0 0 0 0 0 0
node "D_C_5" 74 6582.28 153518 -21562 m1 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 158112 4032 2076844 24708 1288056 20362 0 0 0 0
node "a_143910_n13054#" 100 4.86715e-07 143910 -13054 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_142282_n13054#" 100 4.86715e-07 142282 -13054 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_140918_n14314#" 202 1938.12 140918 -14314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_140732_n13054#" 379 3538.35 140732 -13054 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_139442_n14314#" 423 2433.21 139442 -14314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_134822_n13946#" 748 5244.24 134822 -13946 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_137702_n13054#" 100 4.86715e-07 137702 -13054 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_136062_n13054#" 100 4.86715e-07 136062 -13054 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_134890_n14314#" 202 1975.61 134890 -14314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_134704_n13054#" 381 4424.08 134704 -13054 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_134822_n13192#" 520 3326.81 134822 -13192 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" 60 498.036 133688 -13382 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 823 7888.48 131172 -17200 pdif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_128736_n13850#" 614 7741.74 128736 -13850 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "a_130012_n13060#" 157 1142.32 130012 -13060 p 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "Bit_4" 168 6049.85 125502 -21544 m1 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 241824 6464 1038552 19410 1830192 18118 1590800 16308 0 0
node "a_128736_n13096#" 514 10546.4 128736 -13096 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "CK_4" 220 6404.15 122996 -21528 m1 0 0 0 0 0 0 0 0 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 783665 13194 1617600 16576 0 0 0 0 0 0
node "D_C_4" 74 6582.4 121520 -21554 m1 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 158112 4032 2076844 24708 1288056 20360 0 0 0 0
node "a_111910_n13054#" 100 4.86715e-07 111910 -13054 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_110282_n13054#" 100 4.86715e-07 110282 -13054 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_108918_n14314#" 202 1938.12 108918 -14314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_108732_n13054#" 379 3538.35 108732 -13054 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_107442_n14314#" 423 2433.21 107442 -14314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_102822_n13946#" 748 5244.24 102822 -13946 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_105702_n13054#" 100 4.86715e-07 105702 -13054 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_104062_n13054#" 100 4.86715e-07 104062 -13054 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_102890_n14314#" 202 1975.61 102890 -14314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_102704_n13054#" 381 4424.08 102704 -13054 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_102822_n13192#" 520 3326.81 102822 -13192 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" 60 498.036 101688 -13382 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 823 7888.48 99172 -17200 pdif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_96736_n13850#" 614 7741.74 96736 -13850 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "a_98012_n13060#" 157 1142.32 98012 -13060 p 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "Bit_3" 168 6049.85 93506 -21554 m1 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 241824 6464 1038552 19410 1830192 18118 1590800 16308 0 0
node "a_96736_n13096#" 514 10546.4 96736 -13096 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "CK_3" 220 6404.11 91004 -21560 m1 0 0 0 0 0 0 0 0 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 783665 13194 1617600 16576 0 0 0 0 0 0
node "D_C_3" 74 6582.28 89516 -21560 m1 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 158112 4032 2076844 24708 1288056 20362 0 0 0 0
node "a_79910_n13054#" 100 4.86715e-07 79910 -13054 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_78282_n13054#" 100 4.86715e-07 78282 -13054 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_76918_n14314#" 202 1938.12 76918 -14314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_76732_n13054#" 379 3538.35 76732 -13054 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_75442_n14314#" 423 2433.21 75442 -14314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_70822_n13946#" 748 5244.24 70822 -13946 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_73702_n13054#" 100 4.86715e-07 73702 -13054 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_72062_n13054#" 100 4.86715e-07 72062 -13054 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_70890_n14314#" 202 1975.61 70890 -14314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_70704_n13054#" 381 4424.08 70704 -13054 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_70822_n13192#" 520 3326.81 70822 -13192 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" 60 498.036 69688 -13382 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 823 7888.48 67172 -17200 pdif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_64736_n13850#" 614 7741.74 64736 -13850 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "a_66012_n13060#" 157 1142.32 66012 -13060 p 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "Bit_2" 168 6049.85 61504 -21546 m1 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 241824 6464 1038552 19410 1830192 18118 1590800 16308 0 0
node "a_64736_n13096#" 514 10546.4 64736 -13096 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "CK_2" 220 6404.11 59008 -21556 m1 0 0 0 0 0 0 0 0 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 783665 13194 1617600 16576 0 0 0 0 0 0
node "D_C_2" 74 6582.28 57518 -21562 m1 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 158112 4032 2076844 24708 1288056 20362 0 0 0 0
node "a_47910_n13054#" 100 4.86715e-07 47910 -13054 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_46282_n13054#" 100 4.86715e-07 46282 -13054 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_44918_n14314#" 202 1938.12 44918 -14314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_44732_n13054#" 379 3538.35 44732 -13054 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_43442_n14314#" 423 2433.21 43442 -14314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_38822_n13946#" 748 5244.24 38822 -13946 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_41702_n13054#" 100 4.86715e-07 41702 -13054 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_40062_n13054#" 100 4.86715e-07 40062 -13054 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_38890_n14314#" 202 1975.61 38890 -14314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_38704_n13054#" 381 4424.08 38704 -13054 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_38822_n13192#" 520 3326.81 38822 -13192 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" 60 498.036 37688 -13382 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 823 7888.48 35172 -17200 pdif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_32736_n13850#" 614 7741.74 32736 -13850 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "a_34012_n13060#" 157 1142.32 34012 -13060 p 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "Bit_1" 168 6049.85 29496 -21536 m1 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 241824 6464 1038552 19410 1830192 18118 1590800 16308 0 0
node "a_32736_n13096#" 514 10546.4 32736 -13096 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "CK_1" 220 6404.45 27008 -21552 m1 0 0 0 0 0 0 0 0 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 783665 13194 1617600 16576 0 0 0 0 0 0
node "D_C_1" 74 6582.25 25518 -21552 m1 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 158112 4032 2076844 24708 1288056 20370 0 0 0 0
node "a_15910_n13054#" 100 4.86715e-07 15910 -13054 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_14282_n13054#" 100 4.86715e-07 14282 -13054 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_12918_n14314#" 202 1938.12 12918 -14314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_12732_n13054#" 379 3538.35 12732 -13054 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_11442_n14314#" 423 2433.21 11442 -14314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_6822_n13946#" 748 5244.24 6822 -13946 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_9702_n13054#" 100 4.86715e-07 9702 -13054 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_8062_n13054#" 100 4.86715e-07 8062 -13054 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_6890_n14314#" 202 1975.61 6890 -14314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_6704_n13054#" 381 4424.08 6704 -13054 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_6822_n13192#" 520 3326.81 6822 -13192 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" 60 498.036 5688 -13382 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 823 7888.48 3172 -17200 pdif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_736_n13850#" 614 7741.74 736 -13850 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "a_2012_n13060#" 157 1142.32 2012 -13060 p 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "Bit_0" 168 6049.85 -2492 -21538 m1 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 241824 6464 1038552 19410 1830192 18118 1590800 16308 0 0
node "a_736_n13096#" 514 10546.4 736 -13096 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "a_147052_n4460#" 116 2524.13 147052 -4460 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "a_141810_n3162#" 100 4.86715e-07 141810 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_140182_n3162#" 100 4.86715e-07 140182 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_138818_n4422#" 202 1949.09 138818 -4422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_138632_n3162#" 379 3545.82 138632 -3162 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_137342_n4422#" 423 2449.25 137342 -4422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_132722_n4054#" 748 5247.71 132722 -4054 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_135602_n3162#" 100 4.86715e-07 135602 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_133962_n3162#" 100 4.86715e-07 133962 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_132790_n4422#" 202 1976.36 132790 -4422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_132604_n3162#" 381 5147.65 132604 -3162 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_132722_n3300#" 520 3249.97 132722 -3300 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" 60 727.272 131588 -3490 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 559 5005.2 131708 -3626 p 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 808964 15848 1189168 21986 0 0 0 0
node "a_115052_n4460#" 116 2514.32 115052 -4460 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "a_109810_n3162#" 100 4.86715e-07 109810 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_108182_n3162#" 100 4.86715e-07 108182 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_106818_n4422#" 202 1949.09 106818 -4422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_106632_n3162#" 379 3545.82 106632 -3162 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_105342_n4422#" 423 2449.25 105342 -4422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_100722_n4054#" 748 5243.73 100722 -4054 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_103602_n3162#" 100 4.86715e-07 103602 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_101962_n3162#" 100 4.86715e-07 101962 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_100790_n4422#" 202 1976.36 100790 -4422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_100604_n3162#" 381 5147.65 100604 -3162 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_100722_n3300#" 520 3247.08 100722 -3300 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" 60 727.272 99588 -3490 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 559 5005.17 99708 -3626 p 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 808964 15848 1189168 21986 0 0 0 0
node "a_83052_n4460#" 116 2514.32 83052 -4460 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "a_77810_n3162#" 100 4.86715e-07 77810 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_76182_n3162#" 100 4.86715e-07 76182 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_74818_n4422#" 202 1949.09 74818 -4422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_74632_n3162#" 379 3545.82 74632 -3162 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_73342_n4422#" 423 2449.25 73342 -4422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_68722_n4054#" 748 5243.73 68722 -4054 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_71602_n3162#" 100 4.86715e-07 71602 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_69962_n3162#" 100 4.86715e-07 69962 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_68790_n4422#" 202 1976.36 68790 -4422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_68604_n3162#" 381 5147.65 68604 -3162 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_68722_n3300#" 520 3247.08 68722 -3300 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" 60 727.272 67588 -3490 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 559 5005.17 67708 -3626 p 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 808964 15848 1189168 21986 0 0 0 0
node "a_51052_n4460#" 116 2514.32 51052 -4460 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "a_45810_n3162#" 100 4.86715e-07 45810 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_44182_n3162#" 100 4.86715e-07 44182 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_42818_n4422#" 202 1949.09 42818 -4422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_42632_n3162#" 379 3545.82 42632 -3162 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_41342_n4422#" 423 2449.25 41342 -4422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_36722_n4054#" 748 5243.73 36722 -4054 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_39602_n3162#" 100 4.86715e-07 39602 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_37962_n3162#" 100 4.86715e-07 37962 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_36790_n4422#" 202 1976.36 36790 -4422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_36604_n3162#" 381 5147.65 36604 -3162 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_36722_n3300#" 520 3247.08 36722 -3300 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" 60 727.272 35588 -3490 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 559 5005.17 35708 -3626 p 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 808964 15848 1189168 21986 0 0 0 0
node "a_19052_n4460#" 116 2514.32 19052 -4460 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "a_13810_n3162#" 100 4.86715e-07 13810 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_12182_n3162#" 100 4.86715e-07 12182 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_10818_n4422#" 202 1949.09 10818 -4422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_10632_n3162#" 379 3545.82 10632 -3162 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_9342_n4422#" 423 2449.25 9342 -4422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_4722_n4054#" 748 5243.73 4722 -4054 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_7602_n3162#" 100 4.86715e-07 7602 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_5962_n3162#" 100 4.86715e-07 5962 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_4790_n4422#" 202 1976.36 4790 -4422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_4604_n3162#" 381 5147.65 4604 -3162 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_4722_n3300#" 520 3247.08 4722 -3300 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" 60 727.272 3588 -3490 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 559 5005.17 3708 -3626 p 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 808964 15848 1189168 21986 0 0 0 0
node "a_n12948_n4460#" 116 2514.32 -12948 -4460 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "clks" 2473 415531 60096 -22388 m1 0 0 0 0 0 0 0 0 0 0 0 0 941072 35816 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 119730379 428458 39226584 280460 224637888 762384 10749552 238844 0 0
node "a_n18190_n3162#" 100 4.86715e-07 -18190 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n19818_n3162#" 100 4.86715e-07 -19818 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n21182_n4422#" 202 1949.09 -21182 -4422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_n21368_n3162#" 379 3545.82 -21368 -3162 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_n22658_n4422#" 423 2449.25 -22658 -4422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_n27278_n4054#" 748 5243.73 -27278 -4054 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_n24398_n3162#" 100 4.86715e-07 -24398 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n26038_n3162#" 100 4.86715e-07 -26038 -3162 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n27210_n4422#" 202 1976.36 -27210 -4422 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_n27396_n3162#" 381 5147.65 -27396 -3162 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_n27278_n3300#" 520 3247.08 -27278 -3300 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" 60 727.272 -28412 -3490 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 559 5003.12 -28292 -3626 p 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 808964 15848 1189168 21986 0 0 0 0
node "Bit_5" 175 9382.63 155436 -21536 m1 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 241824 6464 1038552 19410 2065888 21166 4390800 44308 0 0
node "a_146854_1076#" 157 1142.32 146854 1076 pdif 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" 60 498.036 145602 -82 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_142798_n314#" 202 1975.61 142798 -314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_142798_946#" 100 4.86715e-07 142798 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 823 7897.46 141158 -314 ndif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_141158_946#" 100 4.86715e-07 141158 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_140034_n314#" 381 4424.08 140034 -314 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_136578_n314#" 202 1938.12 136578 -314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_136578_946#" 100 4.86715e-07 136578 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_134950_n314#" 423 2433.21 134950 -314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_134950_946#" 100 4.86715e-07 134950 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_133966_n314#" 379 3538.35 133966 -314 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "D_C_6" 67 11261.4 125896 -21556 m1 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 158112 4032 4876844 52708 1288056 20362 0 0 0 0
node "a_132722_n82#" 520 3326.81 132722 -82 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_131902_n82#" 748 5244.24 131902 -82 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_131002_n80#" 514 10548.9 131002 -80 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "a_130110_n80#" 614 7742.14 130110 -80 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "CK_6" 226 11333.2 124392 -21554 m1 0 0 0 0 0 0 0 0 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787325 13254 4417600 44576 0 0 0 0 0 0
node "Bit_6" 175 8719.84 123428 -21538 m1 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 241824 6464 1038552 19410 2065888 21166 4390800 44308 0 0
node "a_114854_1076#" 157 1142.32 114854 1076 pdif 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" 60 498.036 113602 -82 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_110798_n314#" 202 1975.61 110798 -314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_110798_946#" 100 4.86715e-07 110798 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 823 7888.48 109158 -314 ndif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_109158_946#" 100 4.86715e-07 109158 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_108034_n314#" 381 4424.08 108034 -314 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_104578_n314#" 202 1938.12 104578 -314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_104578_946#" 100 4.86715e-07 104578 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_102950_n314#" 423 2433.21 102950 -314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_102950_946#" 100 4.86715e-07 102950 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_101966_n314#" 379 3538.35 101966 -314 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "D_C_7" 67 11261.8 93898 -21556 m1 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 158112 4032 4876844 52708 1288056 20362 0 0 0 0
node "a_100722_n82#" 520 3326.81 100722 -82 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_99902_n82#" 748 5244.24 99902 -82 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_99002_n80#" 514 10546.3 99002 -80 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "a_98110_n80#" 614 7741.74 98110 -80 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "CK_7" 226 11332.7 92382 -21548 m1 0 0 0 0 0 0 0 0 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787325 13254 4417600 44576 0 0 0 0 0 0
node "Bit_7" 175 8719.74 91428 -21540 m1 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 241824 6464 1038552 19410 2065888 21166 4390800 44308 0 0
node "a_82854_1076#" 157 1142.32 82854 1076 pdif 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" 60 498.036 81602 -82 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_78798_n314#" 202 1975.61 78798 -314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_78798_946#" 100 4.86715e-07 78798 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 823 7888.48 77158 -314 ndif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_77158_946#" 100 4.86715e-07 77158 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_76034_n314#" 381 4424.08 76034 -314 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_72578_n314#" 202 1938.12 72578 -314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_72578_946#" 100 4.86715e-07 72578 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_70950_n314#" 423 2433.21 70950 -314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_70950_946#" 100 4.86715e-07 70950 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_69966_n314#" 379 3538.35 69966 -314 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "D_C_8" 67 11261.8 61890 -21556 m1 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 158112 4032 4876844 52708 1288056 20362 0 0 0 0
node "a_68722_n82#" 520 3326.81 68722 -82 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_67902_n82#" 748 5244.24 67902 -82 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_67002_n80#" 514 10546.3 67002 -80 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "a_66110_n80#" 614 7741.74 66110 -80 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "CK_8" 226 11297 60394 -21512 m1 0 0 0 0 0 0 0 0 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787325 13254 4417600 44576 0 0 0 0 0 0
node "Bit_8" 175 8719.74 59442 -21554 m1 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 241824 6464 1038552 19410 2065888 21166 4390800 44308 0 0
node "a_50854_1076#" 157 1142.32 50854 1076 pdif 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" 60 498.036 49602 -82 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_46798_n314#" 202 1975.61 46798 -314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_46798_946#" 100 4.86715e-07 46798 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 823 7888.48 45158 -314 ndif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_45158_946#" 100 4.86715e-07 45158 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_44034_n314#" 381 4424.08 44034 -314 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_40578_n314#" 202 1938.12 40578 -314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_40578_946#" 100 4.86715e-07 40578 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_38950_n314#" 423 2433.21 38950 -314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_38950_946#" 100 4.86715e-07 38950 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_37966_n314#" 379 3538.35 37966 -314 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "D_C_9" 67 11261.8 29896 -21548 m1 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 158112 4032 4876844 52708 1288056 20362 0 0 0 0
node "a_36722_n82#" 520 3326.81 36722 -82 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_35902_n82#" 748 5244.24 35902 -82 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_35002_n80#" 514 10546.3 35002 -80 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "a_34110_n80#" 614 7741.74 34110 -80 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "CK_9" 226 11332.7 28390 -21542 m1 0 0 0 0 0 0 0 0 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787325 13254 4417600 44576 0 0 0 0 0 0
node "Bit_9" 175 8719.74 27432 -21540 m1 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 241824 6464 1038552 19410 2065888 21166 4390800 44308 0 0
node "a_18854_1076#" 157 1142.32 18854 1076 pdif 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" 60 498.036 17602 -82 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_14798_n314#" 202 1975.61 14798 -314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_14798_946#" 100 4.86715e-07 14798 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 823 7888.48 13158 -314 ndif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_13158_946#" 100 4.86715e-07 13158 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_12034_n314#" 381 4424.08 12034 -314 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_8578_n314#" 202 1938.12 8578 -314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_8578_946#" 100 4.86715e-07 8578 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_6950_n314#" 423 2433.21 6950 -314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_6950_946#" 100 4.86715e-07 6950 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_5966_n314#" 379 3538.35 5966 -314 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "D_C_10" 67 11261.8 -2102 -21540 m1 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 158112 4032 4876844 52708 1288056 20362 0 0 0 0
node "a_4722_n82#" 520 3326.81 4722 -82 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_3902_n82#" 748 5244.24 3902 -82 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_3002_n80#" 514 10546.3 3002 -80 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "a_2110_n80#" 614 7741.74 2110 -80 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "CK_10" 226 11744.5 -3612 -21518 m1 0 0 0 0 0 0 0 0 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787325 13254 4417600 44576 0 0 0 0 0 0
node "VCM" 945 194577 165674 -8224 m1 0 0 0 0 418704 9548 1115400 20020 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104610432 381856 22262884 250288 9578432 113196 0 0 0 0
node "Bit_10" 175 10417.5 -4554 -21550 m1 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 241824 6464 1038552 19410 2065888 21166 4390800 44308 0 0
node "a_n13146_1076#" 157 1142.32 -13146 1076 pdif 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" 60 498.036 -14398 -82 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_n17202_n314#" 202 1975.61 -17202 -314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_n17202_946#" 100 4.86715e-07 -17202 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 823 7888.48 -18842 -314 ndif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_n18842_946#" 100 4.86715e-07 -18842 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n19966_n314#" 381 4424.08 -19966 -314 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_n23422_n314#" 202 1938.12 -23422 -314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_n23422_946#" 100 4.86715e-07 -23422 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "Reset" 8 198058 165920 -7240 m1 0 0 0 0 0 0 0 0 0 0 0 0 3830464 144848 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3969120 117408 38042992 575174 162134642 1137970 0 0 0 0
node "a_n25050_n314#" 423 2433.21 -25050 -314 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_n25050_946#" 100 4.86715e-07 -25050 946 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "Set" 8 279374 166102 -9274 m1 0 0 0 0 0 0 0 0 0 0 0 0 3830464 144848 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11873480 249362 21832516 444542 151358900 1027654 16100000 165400 0 0
node "a_n26034_n314#" 379 3538.35 -26034 -314 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "D_C_11" 67 11535.3 -34096 -21560 m1 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 158112 4032 4876844 52708 1288056 20362 0 0 0 0
node "a_n27278_n82#" 520 3326.81 -27278 -82 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_n28098_n82#" 748 5244.24 -28098 -82 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_n28998_n80#" 514 10546.3 -28998 -80 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "a_n29890_n80#" 614 7741.74 -29890 -80 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "CK_11" 226 11306.1 -35606 -21540 m1 0 0 0 0 0 0 0 0 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787325 13254 4417600 44576 0 0 0 0 0 0
node "VDDD" 1015 2.96947e+06 -2730 3280 m1 634957136 972444 0 0 92399296 2230888 20077200 360360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1133997120 3330052 171546800 286924 32980000 109600 137026800 175124 0 0
substrate "VSSD" 0 0 4372 -19884 m1 0 0 0 0 10886304 248248 63756704 1582680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1084965848 2692096 203766400 360952 49780000 161600 161230000 209700 0 0
cap "a_46798_946#" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 97.9224
cap "a_134704_n13054#" "a_134822_n13946#" 743.251
cap "a_10678_n17162#" "Reset" 31.4896
cap "a_36722_n4054#" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 1068.65
cap "a_130110_n80#" "Set" 494.436
cap "a_70822_n13192#" "Reset" 573.716
cap "a_44918_n14314#" "a_43442_n14314#" 465.92
cap "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" "a_6890_n14314#" 366.967
cap "VDDD" "SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" 684.985
cap "a_136066_n18422#" "Reset" 112.439
cap "a_37966_n314#" "a_38950_n314#" 1879.13
cap "a_136578_946#" "a_136578_n314#" 323.492
cap "a_10678_n17162#" "a_6822_n18190#" 53.6047
cap "Reset" "a_36722_n3300#" 652.292
cap "VDDD" "D_C_7" 4553.88
cap "a_736_n13850#" "a_9050_n18422#" 4.7907
cap "a_108918_n14314#" "Reset" 971.892
cap "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "a_36790_n4422#" 366.967
cap "CK_8" "Reset" 1001.76
cap "a_36722_n4054#" "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 222.086
cap "a_131002_n80#" "VCM" 131.255
cap "a_100722_n82#" "a_104578_946#" 53.6047
cap "a_137050_n17162#" "a_137050_n18422#" 309.965
cap "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" 593.06
cap "a_41050_n17162#" "a_41050_n18422#" 309.965
cap "a_110798_n314#" "Set" 992.735
cap "Bit_6" "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 1.81119
cap "a_44918_n14314#" "Reset" 971.892
cap "a_74632_n3162#" "a_73342_n4422#" 1847.8
cap "a_n13146_1076#" "a_n29890_n80#" 512.593
cap "a_99002_n80#" "a_100722_n3300#" 0.233554
cap "VCM" "a_66012_n13060#" 0.18791
cap "a_35002_n80#" "Reset" 295.977
cap "a_n21182_n4422#" "a_n27278_n3300#" 947.465
cap "VDDD" "a_n24398_n3162#" 638.355
cap "a_8578_n314#" "Set" 6.40025
cap "a_n26034_n314#" "a_n28098_n82#" 1260.62
cap "a_n29890_n80#" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 1008.65
cap "VDDD" "a_137050_n17162#" 638.355
cap "SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" "a_144898_n18422#" 0.00919551
cap "a_134950_n314#" "Reset" 2434.04
cap "VDDD" "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 4944.09
cap "a_76034_n314#" "a_73342_n4422#" 0.47491
cap "a_130110_n80#" "Bit_5" 630.797
cap "a_40578_n314#" "Reset" 971.892
cap "Set" "a_16898_n17162#" 31.4896
cap "a_4722_n3300#" "Reset" 652.292
cap "Set" "a_10678_n18422#" 6.40025
cap "a_9050_n17162#" "a_9050_n18422#" 309.965
cap "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_14798_n314#" 366.967
cap "D_C_8" "Set" 1152.3
cap "a_71602_n3162#" "a_68604_n3162#" 51.1531
cap "a_96736_n13850#" "a_102002_n18190#" 1.31959
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" "Set" 114.786
cap "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" "a_68722_n4054#" 222.086
cap "a_75442_n14314#" "a_76918_n14314#" 465.92
cap "VDDD" "a_78798_946#" 638.355
cap "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" "Reset" 825.624
cap "VDDD" "a_46282_n13054#" 638.355
cap "a_6704_n13054#" "a_9702_n13054#" 51.1531
cap "VDDD" "CK_5" 1156.92
cap "SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" "a_66012_n13060#" 16.1294
cap "Bit_8" "CK_8" 432.659
cap "a_130110_n80#" "Reset" 3093.8
cap "VDDD" "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 4943.22
cap "clks" "a_98110_n80#" 24.9964
cap "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" "a_139442_n14314#" 0.263804
cap "a_6822_n18190#" "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 881.485
cap "VDDD" "SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" 684.985
cap "a_131002_n80#" "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 2089.97
cap "VDDD" "a_70890_n14314#" 3000.66
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" "a_64736_n13096#" 0.0754819
cap "a_68722_n82#" "Set" 191.867
cap "D_C_8" "a_66110_n80#" 214.679
cap "SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" "Set" 114.786
cap "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "a_72062_n13054#" 97.9224
cap "a_132604_n3162#" "a_131002_n80#" 1.15501
cap "a_6822_n13192#" "Set" 191.867
cap "a_78798_n314#" "a_67002_n80#" 4.00449
cap "Set" "a_70950_n314#" 284.283
cap "a_48898_n18422#" "a_32736_n13850#" 2.7929
cap "Bit_8" "a_35002_n80#" 670.618
cap "VDDD" "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 4943.22
cap "a_n21182_n4422#" "Set" 6.40025
cap "a_6822_n13192#" "a_6890_n14314#" 703.323
cap "out_8" "D_C_8" 46.3644
cap "a_64736_n13850#" "Set" 494.436
cap "a_76918_n14314#" "a_70822_n13946#" 942.532
cap "a_35002_n80#" "a_50854_1076#" 365.216
cap "a_68722_n82#" "a_66110_n80#" 0.709444
cap "VDDD" "a_108034_n314#" 1995.32
cap "CK_4" "out_4" 257.296
cap "a_101966_n314#" "a_98110_n80#" 2.19832
cap "SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" "a_132722_n4054#" 0.411602
cap "a_44732_n13054#" "a_32736_n13096#" 7.657
cap "a_41050_n17162#" "a_40066_n18422#" 55.9613
cap "SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" "a_128736_n13096#" 0.0754819
cap "Set" "a_104062_n13054#" 31.4896
cap "a_51052_n4460#" "a_35002_n80#" 243.614
cap "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" "a_109158_946#" 309.485
cap "a_66110_n80#" "a_70950_n314#" 1.42846
cap "a_8578_n314#" "Reset" 971.892
cap "a_3002_n80#" "clks" 106.096
cap "a_64736_n13096#" "a_64736_n13850#" 6834.76
cap "a_38822_n13946#" "a_38822_n13192#" 4248.53
cap "clks" "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 187.023
cap "VDDD" "a_14798_946#" 638.355
cap "D_C_10" "clks" 22.253
cap "VDDD" "a_97966_n18540#" 821.215
cap "D_C_2" "a_38822_n13192#" 877.854
cap "VDDD" "a_7602_n3162#" 638.355
cap "a_130110_n80#" "a_137342_n4422#" 4.7907
cap "VCM" "D_C_9" 1118.67
cap "a_4722_n82#" "a_3902_n82#" 4248.53
cap "a_134704_n13054#" "a_137050_n18422#" 0.47491
cap "D_C_1" "Set" 590.604
cap "D_C_1" "out_1" 10.0971
cap "Reset" "a_10678_n18422#" 971.892
cap "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" "a_105050_n18422#" 0.392802
cap "a_78134_n18422#" "Set" 2367.19
cap "Reset" "D_C_8" 1693.98
cap "a_8066_n18422#" "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 993.622
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" "Reset" 6.269
cap "clks" "a_102822_n13192#" 162.196
cap "a_35002_n80#" "a_46798_n314#" 4.00449
cap "a_38950_946#" "a_38950_n314#" 309.965
cap "a_6822_n18190#" "a_16898_n17162#" 53.6047
cap "a_6822_n18190#" "a_10678_n18422#" 947.465
cap "VDDD" "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 4943.22
cap "a_32736_n13096#" "a_32736_n13850#" 6834.76
cap "VDDD" "a_134704_n13054#" 1995.32
cap "VDDD" "a_106632_n3162#" 1955.4
cap "VDDD" "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 4943.22
cap "a_41702_n13054#" "Reset" 61.4518
cap "a_64736_n13096#" "a_78134_n18422#" 1.15501
cap "a_102002_n18190#" "a_110134_n18422#" 646.096
cap "a_68722_n82#" "Reset" 573.716
cap "SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" "Reset" 6.269
cap "Bit_1" "a_32736_n13096#" 670.618
cap "a_n27210_n4422#" "a_n27396_n3162#" 996.805
cap "a_39602_n3162#" "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 309.485
cap "a_n18190_n3162#" "a_n21368_n3162#" 55.9613
cap "VDDD" "a_n28098_n82#" 3436.58
cap "a_6822_n13192#" "Reset" 573.716
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" "a_n24398_n3162#" 309.485
cap "a_68722_n3300#" "a_71602_n3162#" 53.6047
cap "a_106632_n3162#" "a_109810_n3162#" 55.9613
cap "VDDD" "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 9511.31
cap "a_41342_n4422#" "a_42632_n3162#" 1847.8
cap "a_142134_n18422#" "a_137050_n18422#" 994.035
cap "Reset" "a_70950_n314#" 2434.04
cap "a_100722_n82#" "Set" 191.867
cap "a_n17202_n314#" "a_n29890_n80#" 1.27113
cap "a_n21182_n4422#" "Reset" 971.892
cap "a_64736_n13850#" "Reset" 3093.8
cap "out_3" "Set" 1409.03
cap "a_6950_n314#" "Set" 284.283
cap "a_736_n13096#" "a_736_n13850#" 6834.76
cap "a_9050_n18422#" "Set" 328.275
cap "VDDD" "a_142134_n18422#" 1952.19
cap "CK_4" "clks" 22.253
cap "a_n27278_n4054#" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 1068.65
cap "a_70822_n18190#" "clks" 117.919
cap "a_44034_n314#" "a_36722_n82#" 587.173
cap "a_133966_n314#" "D_C_6" 993.622
cap "a_n27278_n82#" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 421.951
cap "a_143910_n13054#" "a_134822_n13192#" 53.6047
cap "a_n25050_n314#" "a_n28098_n82#" 953.462
cap "a_112898_n18422#" "a_102002_n18190#" 558.862
cap "a_13810_n3162#" "Set" 70.5132
cap "a_12034_n314#" "a_14798_n314#" 1064.6
cap "VDDD" "a_41342_n4422#" 4861.33
cap "a_107442_n14314#" "a_102822_n13946#" 953.462
cap "a_96736_n13096#" "a_102890_n14314#" 4.00449
cap "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" "a_105702_n13054#" 309.485
cap "a_18854_1076#" "a_3002_n80#" 365.216
cap "a_8066_n18422#" "a_10678_n18422#" 1215.09
cap "a_n27396_n3162#" "a_n28998_n80#" 1.15501
cap "a_42632_n3162#" "a_42818_n4422#" 1215.09
cap "D_C_1" "Reset" 1045.68
cap "a_71602_n3162#" "Reset" 95.2283
cap "a_105050_n18422#" "a_106678_n18422#" 465.92
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" "a_n27210_n4422#" 0.00919551
cap "a_142798_946#" "a_142798_n314#" 327.794
cap "a_78134_n18422#" "Reset" 991.151
cap "a_67002_n80#" "a_83052_n4460#" 243.614
cap "VDDD" "Bit_6" 3663.21
cap "a_79910_n13054#" "Set" 31.7563
cap "VDDD" "a_5966_n314#" 2035.36
cap "VDDD" "a_135602_n3162#" 638.355
cap "a_143910_n13054#" "Set" 31.7563
cap "SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" "Set" 114.786
cap "CK_11" "Set" 97.4366
cap "clks" "a_n29890_n80#" 24.9964
cap "VCM" "Bit_2" 2315.79
cap "VDDD" "Bit_4" 3523.57
cap "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" "D_C_7" 160.969
cap "a_69966_n314#" "a_67002_n80#" 7.657
cap "a_12732_n13054#" "a_6822_n13192#" 782.183
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "clks" 187.023
cap "a_40066_n18422#" "a_41050_n18422#" 1847.8
cap "VDDD" "a_42818_n4422#" 3040.54
cap "a_2110_n80#" "a_4604_n3162#" 2.95988
cap "VDDD" "a_106678_n18422#" 3040.54
cap "VDDD" "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 9511.31
cap "Set" "Bit_7" 505.241
cap "a_77158_946#" "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 309.485
cap "a_100722_n82#" "Reset" 573.716
cap "SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" "a_132722_n3300#" 0.451977
cap "a_n22658_n4422#" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 0.392802
cap "out_3" "Reset" 1019.42
cap "a_12182_n3162#" "Reset" 31.4896
cap "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" "a_110798_946#" 97.9224
cap "a_108034_n314#" "SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" 39.1038
cap "a_131002_n80#" "a_132722_n4054#" 6.53918
cap "a_38704_n13054#" "a_44732_n13054#" 5.71725
cap "a_6950_n314#" "Reset" 2434.04
cap "a_99002_n80#" "a_100722_n4054#" 6.53918
cap "a_104578_n314#" "a_100722_n82#" 947.465
cap "a_80898_n17162#" "Set" 31.4896
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" "a_n28998_n80#" 0.0754819
cap "clks" "a_102002_n18190#" 299.027
cap "VDDD" "a_13158_946#" 638.355
cap "a_36722_n3300#" "a_42632_n3162#" 777.913
cap "a_9050_n18422#" "Reset" 2434.04
cap "a_78282_n13054#" "Reset" 31.4896
cap "a_102822_n13192#" "a_96736_n13096#" 3.49428
cap "clks" "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 187.023
cap "a_n27210_n4422#" "a_n29890_n80#" 2.7929
cap "a_38890_n14314#" "a_38822_n13946#" 558.862
cap "a_144898_n17162#" "a_144898_n18422#" 327.794
cap "a_66110_n80#" "Bit_7" 630.797
cap "a_136066_n18422#" "a_137050_n18422#" 1847.8
cap "a_2110_n80#" "a_3902_n82#" 1.15631
cap "a_6822_n18190#" "a_9050_n18422#" 1302.34
cap "a_13810_n3162#" "Reset" 35.9562
cap "a_736_n13096#" "a_16898_n18422#" 1.05508
cap "a_34110_n80#" "a_36722_n82#" 0.709444
cap "CK_9" "D_C_9" 607.776
cap "a_35002_n80#" "a_35902_n82#" 222.805
cap "a_2110_n80#" "a_4722_n4054#" 1.31959
cap "D_C_1" "a_12732_n13054#" 993.622
cap "a_n25050_946#" "Set" 31.7563
cap "Set" "a_36604_n3162#" 2367.19
cap "VDDD" "a_10678_n17162#" 638.355
cap "VDDD" "a_70822_n13192#" 4328.16
cap "a_68604_n3162#" "a_73342_n4422#" 994.035
cap "VDDD" "a_136066_n18422#" 1955.4
cap "a_6822_n13946#" "clks" 131.494
cap "a_140034_n314#" "a_141158_946#" 51.1531
cap "a_n27396_n3162#" "a_n21368_n3162#" 5.71725
cap "a_131002_n80#" "clks" 106.096
cap "a_35002_n80#" "a_42632_n3162#" 1.15501
cap "a_40578_n314#" "a_35902_n82#" 942.532
cap "a_79910_n13054#" "Reset" 35.9562
cap "VDDD" "a_36722_n3300#" 4287.94
cap "a_70822_n13192#" "a_76732_n13054#" 782.183
cap "a_42678_n18422#" "a_32736_n13096#" 1.10325
cap "VDDD" "a_108918_n14314#" 3050.68
cap "a_143910_n13054#" "Reset" 35.9562
cap "SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" "Reset" 6.269
cap "CK_11" "Reset" 549.075
cap "a_140034_n314#" "a_132722_n82#" 587.173
cap "a_38704_n13054#" "a_32736_n13850#" 4.70301
cap "VDDD" "CK_8" 2643.99
cap "a_70822_n13192#" "D_C_3" 877.854
cap "Set" "a_102822_n13946#" 796.81
cap "a_144898_n17162#" "Set" 31.4896
cap "out_3" "CK_7" 7.35962
cap "CK_6" "Set" 509.253
cap "a_131002_n80#" "a_147052_n4460#" 243.614
cap "a_96736_n13096#" "a_98012_n13060#" 365.419
cap "a_99902_n82#" "a_98110_n80#" 1.15631
cap "a_70822_n18190#" "a_79258_n17162#" 53.6047
cap "a_n28998_n80#" "a_n29890_n80#" 6834.59
cap "VDDD" "a_44918_n14314#" 3050.68
cap "VCM" "a_146854_1076#" 0.18791
cap "a_34012_n13060#" "SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" 16.1294
cap "Reset" "Bit_7" 542.69
cap "a_44034_n314#" "Set" 1287.2
cap "VDDD" "a_35002_n80#" 4122.72
cap "a_n17202_n314#" "a_n27278_n82#" 703.323
cap "a_108034_n314#" "a_106632_n3162#" 0.107877
cap "a_138818_n4422#" "a_132722_n4054#" 942.532
cap "a_67902_n82#" "D_C_8" 1064.13
cap "VDDD" "a_134950_n314#" 4887.46
cap "a_132722_n82#" "Set" 191.867
cap "a_8066_n18422#" "a_9050_n18422#" 1847.8
cap "VDDD" "a_40578_n314#" 3050.68
cap "a_12034_n314#" "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 1725.39
cap "VDDD" "a_4722_n3300#" 4287.94
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "a_32736_n13850#" 7.20002
cap "a_102950_n314#" "a_102950_946#" 309.965
cap "a_73050_n17162#" "Set" 70.5132
cap "a_14798_n314#" "a_3002_n80#" 4.00449
cap "out_9" "Set" 85.9241
cap "a_102822_n18190#" "a_112898_n17162#" 53.6047
cap "VDDD" "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 9511.31
cap "a_130110_n80#" "a_138632_n3162#" 2.95988
cap "a_140918_n14314#" "a_142282_n13054#" 323.492
cap "a_n25050_946#" "Reset" 35.9562
cap "a_102950_n314#" "a_101966_n314#" 1879.13
cap "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_78798_n314#" 366.967
cap "a_67902_n82#" "a_68722_n82#" 4248.53
cap "Reset" "a_36604_n3162#" 991.151
cap "Set" "a_73342_n4422#" 328.275
cap "a_48898_n18422#" "Set" 1095.88
cap "a_11442_n14314#" "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 0.263804
cap "VDDD" "a_130110_n80#" 6722.92
cap "a_74632_n3162#" "a_67002_n80#" 1.15501
cap "a_736_n13096#" "Set" 2479.02
cap "a_4604_n3162#" "a_10632_n3162#" 5.71725
cap "a_97966_n18540#" "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 1302.66
cap "a_134002_n18190#" "a_138678_n18422#" 942.532
cap "a_67902_n82#" "a_70950_n314#" 953.462
cap "VDDD" "a_34012_n13060#" 2946.8
cap "a_141810_n3162#" "a_132722_n3300#" 53.6047
cap "a_736_n13096#" "a_6890_n14314#" 4.00449
cap "a_100722_n3300#" "a_101962_n3162#" 53.6047
cap "CK_7" "Bit_7" 432.659
cap "clks" "a_n27278_n4054#" 206.889
cap "a_9342_n4422#" "a_4722_n3300#" 1302.34
cap "a_66110_n80#" "a_73342_n4422#" 4.7907
cap "Reset" "a_102822_n13946#" 301.618
cap "a_146854_1076#" "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 1338.26
cap "SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" "a_142798_n314#" 0.00919551
cap "a_96736_n13096#" "a_102002_n18190#" 6.53918
cap "a_74678_n18422#" "a_74678_n17162#" 323.492
cap "a_128736_n13850#" "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 7.20002
cap "CK_6" "Reset" 1001.11
cap "clks" "a_47910_n13054#" 1.36204
cap "a_76034_n314#" "a_67002_n80#" 1651.66
cap "a_736_n13850#" "a_6704_n13054#" 4.70301
cap "VDDD" "a_110798_n314#" 3000.66
cap "a_131902_n82#" "a_140034_n314#" 743.251
cap "a_68722_n3300#" "a_73342_n4422#" 1302.34
cap "Bit_6" "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 0.607243
cap "a_135602_n3162#" "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 309.485
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_38822_n13946#" 222.153
cap "a_n21368_n3162#" "a_n29890_n80#" 2.95988
cap "a_70002_n18190#" "SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" 0.411602
cap "a_70704_n13054#" "a_74678_n17162#" 0.150814
cap "a_110798_n314#" "a_110798_946#" 327.794
cap "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" "SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" 593.06
cap "a_4722_n4054#" "a_10632_n3162#" 1260.62
cap "D_C_11" "a_n29890_n80#" 214.679
cap "a_44034_n314#" "Reset" 984.662
cap "a_141158_946#" "Reset" 61.4518
cap "a_109158_946#" "a_100722_n82#" 53.6047
cap "a_131002_n80#" "a_132722_n3300#" 0.233554
cap "clks" "D_C_9" 22.253
cap "VDDD" "a_8578_n314#" 3050.68
cap "a_136066_n18422#" "a_137050_n17162#" 55.9613
cap "a_45810_n3162#" "Set" 70.5132
cap "a_105050_n17162#" "Set" 70.5132
cap "a_34110_n80#" "Set" 494.436
cap "clks" "a_100722_n3300#" 0.773369
cap "a_n19818_n3162#" "a_n19966_n314#" 0.150814
cap "a_132722_n82#" "Reset" 573.716
cap "a_2110_n80#" "CK_10" 149.911
cap "a_n27210_n4422#" "a_n27278_n4054#" 558.862
cap "a_32736_n13096#" "Set" 2479.02
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "clks" 104.048
cap "SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" "a_4604_n3162#" 39.1038
cap "VDDD" "a_16898_n17162#" 638.355
cap "VDDD" "a_10678_n18422#" 3040.54
cap "a_73050_n17162#" "Reset" 35.9562
cap "a_115052_n4460#" "a_98110_n80#" 665.958
cap "a_131902_n82#" "Set" 796.81
cap "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" "a_108034_n314#" 1725.39
cap "VDDD" "D_C_8" 4553.88
cap "out_9" "Reset" 103.985
cap "a_4722_n82#" "Set" 191.867
cap "clks" "a_14134_n18422#" 101.797
cap "VDDD" "SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" 493.779
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_33966_n18540#" 1302.66
cap "a_70002_n18190#" "a_64736_n13850#" 1.31959
cap "Reset" "a_73342_n4422#" 2434.04
cap "a_48898_n18422#" "Reset" 7.79899
cap "a_736_n13096#" "Reset" 295.977
cap "out_6" "Set" 85.9241
cap "a_70822_n13192#" "a_70890_n14314#" 703.323
cap "SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 593.06
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" "a_32736_n13850#" 0.648788
cap "VDDD" "a_41702_n13054#" 638.355
cap "VCM" "a_32736_n13850#" 105.218
cap "a_70950_946#" "a_69966_n314#" 72.9843
cap "a_131002_n80#" "a_136578_n314#" 3.9278
cap "a_98110_n80#" "a_100790_n4422#" 2.7929
cap "VDDD" "a_68722_n82#" 4328.16
cap "VDDD" "SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" 493.779
cap "a_12918_n14314#" "a_736_n13850#" 1.27301
cap "out_11" "CK_11" 254.741
cap "a_n29890_n80#" "a_n19966_n314#" 4.70301
cap "a_134890_n14314#" "a_128736_n13850#" 1.27113
cap "a_736_n13096#" "a_6822_n18190#" 0.233554
cap "a_46134_n18422#" "a_48898_n18422#" 996.805
cap "VDDD" "a_6822_n13192#" 4328.16
cap "D_C_9" "a_38950_n314#" 0.416157
cap "VCM" "Bit_1" 2315.79
cap "SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" "a_4722_n4054#" 0.411602
cap "a_44918_n14314#" "a_46282_n13054#" 323.492
cap "VDDD" "a_70950_n314#" 4887.46
cap "a_11442_n14314#" "a_6822_n13192#" 1302.34
cap "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" "a_134822_n18190#" 881.485
cap "a_n27278_n4054#" "a_n28998_n80#" 6.53918
cap "VDDD" "a_n21182_n4422#" 3040.54
cap "VDDD" "a_64736_n13850#" 6722.97
cap "a_2110_n80#" "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 7.20002
cap "a_32736_n13096#" "a_43442_n14314#" 4.79034
cap "a_n27278_n82#" "a_n28998_n80#" 3.49428
cap "a_3002_n80#" "a_4790_n4422#" 1.05508
cap "a_70002_n18190#" "a_78134_n18422#" 646.096
cap "a_15910_n13054#" "Set" 31.7563
cap "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" "a_106632_n3162#" 993.622
cap "VDDD" "a_104062_n13054#" 638.355
cap "a_64736_n13850#" "a_76732_n13054#" 2.19832
cap "CK_6" "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 0.101589
cap "Reset" "a_n18842_946#" 61.4518
cap "VDDD" "Bit_0" 3523.57
cap "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_83052_n4460#" 1302.66
cap "a_138818_n4422#" "a_132722_n3300#" 947.465
cap "a_45810_n3162#" "Reset" 35.9562
cap "D_C_3" "a_64736_n13850#" 214.679
cap "a_105050_n17162#" "Reset" 35.9562
cap "a_34110_n80#" "Reset" 3093.8
cap "a_144898_n18422#" "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 366.967
cap "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_3002_n80#" 2089.97
cap "a_32736_n13096#" "Reset" 295.977
cap "VDDD" "D_C_1" 2288.8
cap "VDDD" "a_71602_n3162#" 638.355
cap "a_131902_n82#" "Reset" 301.618
cap "a_4722_n82#" "Reset" 573.716
cap "VDDD" "a_78134_n18422#" 1952.19
cap "D_C_1" "a_11442_n14314#" 0.416157
cap "clks" "Bit_2" 50.8748
cap "clks" "a_83052_n4460#" 17.2168
cap "a_44034_n314#" "a_46798_n314#" 1064.6
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "CK_3" 60.0277
cap "VDDD" "a_2012_n13060#" 2946.8
cap "a_32736_n13096#" "a_46134_n18422#" 1.15501
cap "a_736_n13096#" "a_12732_n13054#" 7.657
cap "a_736_n13096#" "a_8066_n18422#" 1.15501
cap "SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 593.06
cap "a_136066_n18422#" "a_134704_n13054#" 0.107877
cap "out_6" "Reset" 103.895
cap "a_41342_n4422#" "a_42818_n4422#" 465.92
cap "a_70822_n18190#" "a_73050_n18422#" 1302.34
cap "a_68722_n82#" "SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" 0.451977
cap "a_n25050_946#" "a_n26034_n314#" 72.9843
cap "a_n22658_n4422#" "a_n28998_n80#" 1.71603
cap "Set" "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 1083.03
cap "a_131002_n80#" "a_142798_n314#" 4.00449
cap "CK_8" "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 52.3849
cap "VDDD" "a_114854_1076#" 2946.76
cap "a_72066_n18422#" "a_73050_n18422#" 1847.8
cap "VCM" "a_736_n13850#" 105.218
cap "a_130110_n80#" "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 7.20002
cap "VDDD" "a_100722_n82#" 4328.16
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "a_79258_n17162#" 309.485
cap "a_110798_n314#" "SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" 0.00919551
cap "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" "Bit_6" 768.82
cap "VDDD" "out_3" 1238.07
cap "a_36722_n82#" "a_45158_946#" 53.6047
cap "a_7602_n3162#" "a_4722_n3300#" 53.6047
cap "VDDD" "a_12182_n3162#" 638.355
cap "Bit_8" "a_34110_n80#" 630.797
cap "a_110798_946#" "a_100722_n82#" 53.6047
cap "a_n27278_n4054#" "a_n21368_n3162#" 1260.62
cap "VDDD" "a_6950_n314#" 4887.46
cap "a_133966_n314#" "a_131002_n80#" 7.657
cap "a_15910_n13054#" "Reset" 35.9562
cap "VDDD" "a_9050_n18422#" 4861.33
cap "VDDD" "a_78282_n13054#" 638.355
cap "a_34110_n80#" "a_50854_1076#" 512.593
cap "a_136066_n18422#" "a_142134_n18422#" 5.71725
cap "a_n27278_n82#" "D_C_11" 877.854
cap "a_n17202_946#" "Set" 31.4896
cap "a_128736_n13096#" "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 2.23232
cap "a_74678_n18422#" "Set" 6.40025
cap "VCM" "CK_10" 894.295
cap "a_51052_n4460#" "a_34110_n80#" 665.958
cap "D_C_3" "out_3" 10.0971
cap "a_134890_n14314#" "a_134822_n13192#" 703.323
cap "a_6704_n13054#" "Set" 1287.2
cap "a_99902_n82#" "a_102950_n314#" 953.462
cap "a_75442_n14314#" "Set" 284.283
cap "VDDD" "a_13810_n3162#" 638.355
cap "a_110798_n314#" "a_108034_n314#" 1064.6
cap "a_2110_n80#" "Set" 494.436
cap "VCM" "a_128736_n13850#" 105.218
cap "a_102002_n18190#" "a_104066_n18422#" 1260.62
cap "a_38704_n13054#" "Set" 1287.2
cap "a_70704_n13054#" "Set" 1287.2
cap "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "a_16898_n17162#" 97.9224
cap "a_41342_n4422#" "a_36722_n3300#" 1302.34
cap "a_134002_n18190#" "a_128736_n13850#" 1.31959
cap "a_64736_n13096#" "a_74678_n18422#" 1.10325
cap "a_6704_n13054#" "a_6890_n14314#" 1064.6
cap "a_112898_n18422#" "a_112898_n17162#" 327.794
cap "a_9342_n4422#" "a_12182_n3162#" 132.638
cap "Bit_5" "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 1.81119
cap "a_75442_n14314#" "a_64736_n13096#" 4.79034
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_41050_n18422#" 0.392802
cap "VDDD" "a_79910_n13054#" 638.355
cap "a_48898_n18422#" "a_38002_n18190#" 558.862
cap "a_68722_n82#" "a_78798_946#" 53.6047
cap "a_102704_n13054#" "a_107442_n14314#" 994.035
cap "clks" "a_65966_n18540#" 17.2168
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "out_2" 145.264
cap "a_64736_n13096#" "a_70704_n13054#" 1651.66
cap "VDDD" "SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" 493.779
cap "VDDD" "a_143910_n13054#" 638.355
cap "VDDD" "CK_11" 3287.83
cap "a_34110_n80#" "a_46798_n314#" 1.27113
cap "a_134890_n14314#" "Set" 992.735
cap "a_38950_946#" "a_37966_n314#" 72.9843
cap "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "a_73050_n18422#" 0.392802
cap "a_79910_n13054#" "a_76732_n13054#" 72.9843
cap "a_100604_n3162#" "a_100790_n4422#" 996.805
cap "a_13810_n3162#" "a_9342_n4422#" 309.965
cap "a_41342_n4422#" "a_35002_n80#" 1.71603
cap "a_70822_n13946#" "Set" 796.81
cap "Reset" "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 1972.63
cap "Bit_1" "CK_9" 139.023
cap "a_n27278_n82#" "a_n19966_n314#" 587.173
cap "a_37962_n3162#" "a_36790_n4422#" 327.794
cap "a_n22658_n4422#" "a_n21368_n3162#" 1847.8
cap "a_130012_n13060#" "a_128736_n13850#" 512.361
cap "a_99002_n80#" "Set" 2479.02
cap "VDDD" "Bit_7" 3663.21
cap "a_38890_n14314#" "a_38822_n13192#" 703.323
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "Set" 1083.03
cap "a_36722_n3300#" "a_42818_n4422#" 947.465
cap "a_36604_n3162#" "a_42632_n3162#" 5.71725
cap "a_142282_n13054#" "a_134822_n13192#" 53.6047
cap "a_100722_n82#" "D_C_7" 877.854
cap "a_132790_n4422#" "a_133962_n3162#" 327.794
cap "a_40578_946#" "a_36722_n82#" 53.6047
cap "a_12732_n13054#" "a_15910_n13054#" 72.9843
cap "a_38704_n13054#" "a_43442_n14314#" 994.035
cap "a_67002_n80#" "a_68604_n3162#" 1.15501
cap "a_64736_n13096#" "a_70822_n13946#" 222.805
cap "a_64736_n13850#" "a_70890_n14314#" 1.27113
cap "a_134890_n14314#" "a_128736_n13096#" 4.00449
cap "Bit_9" "out_9" 230.932
cap "Set" "SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 114.786
cap "a_12918_n14314#" "Set" 6.40025
cap "VDDD" "a_80898_n17162#" 638.355
cap "a_74632_n3162#" "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 993.622
cap "a_12034_n314#" "a_3002_n80#" 1651.66
cap "a_111910_n13054#" "a_108732_n13054#" 72.9843
cap "a_74678_n18422#" "Reset" 971.892
cap "clks" "a_100722_n4054#" 206.889
cap "a_6002_n18190#" "a_14134_n18422#" 646.096
cap "a_68722_n4054#" "a_73342_n4422#" 953.462
cap "clks" "a_112898_n17162#" 24.6248
cap "a_44034_n314#" "a_35902_n82#" 743.251
cap "SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 374.416
cap "a_6704_n13054#" "Reset" 984.662
cap "a_75442_n14314#" "Reset" 2434.04
cap "a_32736_n13096#" "a_38002_n18190#" 6.53918
cap "a_35002_n80#" "a_42818_n4422#" 1.10325
cap "a_2110_n80#" "Reset" 3093.8
cap "a_74818_n4422#" "a_74632_n3162#" 1215.09
cap "D_C_4" "a_107442_n14314#" 0.416157
cap "VDDD" "a_n25050_946#" 638.355
cap "VDDD" "a_36604_n3162#" 1952.19
cap "a_38704_n13054#" "Reset" 984.662
cap "a_70704_n13054#" "Reset" 984.662
cap "D_C_1" "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 173.058
cap "a_6002_n18190#" "SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 0.411602
cap "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_76034_n314#" 1725.39
cap "a_140918_n14314#" "a_139442_n14314#" 465.92
cap "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" "D_C_8" 160.969
cap "a_44034_n314#" "a_42632_n3162#" 0.107877
cap "a_n22658_n4422#" "a_n19966_n314#" 0.47491
cap "clks" "a_80898_n18422#" 361.808
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_40066_n18422#" 993.622
cap "a_38704_n13054#" "a_42678_n17162#" 0.150814
cap "VDDD" "a_102822_n13946#" 3436.58
cap "a_99002_n80#" "a_105342_n4422#" 1.71603
cap "VDDD" "a_144898_n17162#" 638.355
cap "a_44732_n13054#" "clks" 29.4186
cap "VDDD" "CK_6" 2643.99
cap "a_134002_n18190#" "a_144898_n18422#" 558.862
cap "a_70822_n13946#" "Reset" 301.618
cap "a_96736_n13850#" "a_107442_n14314#" 1.42846
cap "a_n25050_n314#" "a_n25050_946#" 309.965
cap "a_72578_946#" "a_72578_n314#" 323.492
cap "a_114854_1076#" "SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" 16.1294
cap "VCM" "out_2" 282.477
cap "a_99002_n80#" "Reset" 295.977
cap "a_132604_n3162#" "a_132790_n4422#" 996.805
cap "CK_2" "a_32736_n13850#" 149.911
cap "SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" "a_100722_n82#" 0.451977
cap "Set" "a_10632_n3162#" 2775.55
cap "VDDD" "a_44034_n314#" 1995.32
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "Reset" 1972.63
cap "a_102704_n13054#" "Set" 1287.2
cap "VDDD" "a_141158_946#" 638.355
cap "Set" "a_67002_n80#" 2479.02
cap "clks" "a_4722_n4054#" 206.889
cap "Set" "a_102822_n18190#" 261.162
cap "a_35002_n80#" "a_36722_n3300#" 0.233554
cap "a_107442_n14314#" "a_108732_n13054#" 1879.13
cap "a_99002_n80#" "a_104578_n314#" 3.9278
cap "a_5966_n314#" "a_8578_n314#" 1215.09
cap "VCM" "Bit_10" 2854.73
cap "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "a_9050_n18422#" 0.263804
cap "Reset" "SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 6.269
cap "VDDD" "a_132722_n82#" 4328.16
cap "a_12918_n14314#" "Reset" 971.892
cap "a_40062_n13054#" "Set" 31.4896
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "a_46134_n18422#" 1688.55
cap "a_3002_n80#" "a_10818_n4422#" 1.10325
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" "Set" 114.786
cap "a_110798_n314#" "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 366.967
cap "a_142134_n18422#" "SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" 39.1038
cap "VDDD" "a_73050_n17162#" 638.355
cap "VCM" "out_1" 282.477
cap "VCM" "Set" 13803.1
cap "a_12732_n13054#" "a_6704_n13054#" 5.71725
cap "clks" "a_129966_n18540#" 17.2168
cap "a_133962_n3162#" "Set" 31.4896
cap "VDDD" "out_9" 625.28
cap "a_108034_n314#" "a_100722_n82#" 587.173
cap "a_66110_n80#" "a_67002_n80#" 6834.59
cap "a_8066_n18422#" "a_6704_n13054#" 0.107877
cap "a_134002_n18190#" "Set" 916.043
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" "CK_11" 52.3849
cap "clks" "a_32736_n13850#" 170.16
cap "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" "a_104062_n13054#" 97.9224
cap "a_n26038_n3162#" "a_n27210_n4422#" 327.794
cap "a_142282_n13054#" "Reset" 31.4896
cap "D_C_10" "out_10" 46.3644
cap "a_47258_n17162#" "Reset" 95.2283
cap "VDDD" "a_73342_n4422#" 4861.33
cap "VDDD" "a_48898_n18422#" 2991.06
cap "a_68722_n3300#" "a_67002_n80#" 0.233554
cap "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" "a_71602_n3162#" 309.485
cap "a_48898_n18422#" "a_38822_n18190#" 703.323
cap "a_34110_n80#" "a_35902_n82#" 1.15631
cap "VDDD" "a_736_n13096#" 4122.56
cap "VCM" "a_64736_n13096#" 131.255
cap "Bit_1" "clks" 50.8748
cap "VCM" "a_66110_n80#" 105.218
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" "a_32736_n13096#" 29.3532
cap "a_736_n13096#" "a_11442_n14314#" 4.79034
cap "a_n27278_n3300#" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 881.485
cap "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "a_73702_n13054#" 309.485
cap "SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" "a_36790_n4422#" 0.00919551
cap "a_46134_n18422#" "a_47258_n17162#" 51.1531
cap "VCM" "a_128736_n13096#" 131.255
cap "a_45810_n3162#" "a_42632_n3162#" 55.9613
cap "a_140034_n314#" "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 1725.39
cap "a_36722_n4054#" "SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" 0.411602
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_38822_n13192#" 421.951
cap "a_34110_n80#" "a_42632_n3162#" 2.95988
cap "a_105050_n17162#" "a_105050_n18422#" 309.965
cap "SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" "Set" 114.786
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "Bit_8" 1.81119
cap "a_40578_n314#" "a_35002_n80#" 3.9278
cap "a_134002_n18190#" "a_128736_n13096#" 6.53918
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "a_73050_n18422#" 0.263804
cap "D_C_4" "Set" 590.314
cap "Reset" "a_45158_946#" 61.4518
cap "a_19052_n4460#" "Set" 0.523944
cap "a_66110_n80#" "a_82854_1076#" 512.593
cap "a_64736_n13096#" "SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" 29.3532
cap "Reset" "a_10632_n3162#" 112.439
cap "VDDD" "a_n18842_946#" 638.355
cap "a_102704_n13054#" "Reset" 984.662
cap "VCM" "Bit_5" 2512.05
cap "a_102822_n13192#" "a_102890_n14314#" 703.323
cap "Reset" "a_67002_n80#" 295.977
cap "a_143258_n17162#" "Reset" 95.2283
cap "VDDD" "a_45810_n3162#" 638.355
cap "a_130110_n80#" "a_134950_n314#" 1.42846
cap "a_131002_n80#" "D_C_6" 432.987
cap "a_12918_n14314#" "a_12732_n13054#" 1215.09
cap "Reset" "a_102822_n18190#" 652.292
cap "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" "Set" 877.082
cap "a_48898_n17162#" "Set" 31.4896
cap "VDDD" "a_34110_n80#" 6722.92
cap "VDDD" "a_105050_n17162#" 638.355
cap "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "D_C_9" 160.969
cap "a_n13146_1076#" "Bit_10" 189.019
cap "D_C_10" "a_3002_n80#" 432.987
cap "a_130012_n13060#" "a_128736_n13096#" 365.419
cap "a_10678_n17162#" "a_10678_n18422#" 323.492
cap "VDDD" "a_32736_n13096#" 4122.56
cap "a_100722_n3300#" "a_100790_n4422#" 703.323
cap "a_132604_n3162#" "Set" 2367.19
cap "a_32736_n13096#" "a_38822_n18190#" 0.233554
cap "a_96736_n13850#" "Set" 494.436
cap "Bit_10" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 768.82
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" "Reset" 6.269
cap "VCM" "Reset" 18458.2
cap "VDDD" "a_131902_n82#" 3436.58
cap "VDDD" "a_4722_n82#" 4328.16
cap "a_134002_n18190#" "Reset" 296.463
cap "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" "SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 374.416
cap "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "a_37962_n3162#" 97.9224
cap "Set" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 877.082
cap "a_134890_n14314#" "a_134822_n13946#" 558.862
cap "a_128736_n13850#" "a_139442_n14314#" 1.42846
cap "a_102704_n13054#" "a_106678_n17162#" 0.150814
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" "a_46134_n18422#" 39.1038
cap "Set" "a_108732_n13054#" 2570.56
cap "CK_8" "D_C_8" 607.776
cap "VDDD" "out_6" 625.28
cap "a_106678_n17162#" "a_102822_n18190#" 53.6047
cap "clks" "a_736_n13850#" 170.16
cap "a_72062_n13054#" "Set" 31.4896
cap "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" "SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" 374.416
cap "clks" "a_111910_n13054#" 1.36204
cap "SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" "Reset" 6.269
cap "a_70822_n13192#" "a_64736_n13850#" 0.709444
cap "a_114854_1076#" "Bit_6" 189.019
cap "D_C_4" "Reset" 1045.31
cap "a_40578_946#" "Reset" 31.4896
cap "a_44732_n13054#" "a_38822_n13946#" 1260.62
cap "Bit_5" "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 768.82
cap "CK_10" "clks" 22.253
cap "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" "Bit_7" 0.607243
cap "a_44732_n13054#" "D_C_2" 993.622
cap "SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" "a_68604_n3162#" 39.1038
cap "VDDD" "a_15910_n13054#" 638.355
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "a_38002_n18190#" 222.086
cap "Reset" "a_44182_n3162#" 31.4896
cap "a_2110_n80#" "Bit_9" 630.797
cap "a_4722_n82#" "SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" 0.451977
cap "a_5966_n314#" "a_6950_n314#" 1879.13
cap "clks" "a_128736_n13850#" 170.16
cap "VCM" "CK_7" 894.295
cap "a_11442_n14314#" "a_15910_n13054#" 309.965
cap "VCM" "Bit_8" 2524.91
cap "CK_6" "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 52.3849
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" "a_n27396_n3162#" 39.1038
cap "a_98110_n80#" "a_100604_n3162#" 2.95988
cap "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" "Reset" 825.624
cap "VCM" "a_50854_1076#" 0.18791
cap "a_114854_1076#" "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 1338.26
cap "a_5962_n3162#" "a_4790_n4422#" 327.794
cap "VCM" "Bit_3" 2315.79
cap "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" "a_100722_n82#" 421.951
cap "a_132604_n3162#" "Reset" 991.151
cap "a_132790_n4422#" "a_132722_n4054#" 558.862
cap "a_138678_n17162#" "a_134822_n18190#" 53.6047
cap "out_1" "CK_9" 7.35962
cap "CK_9" "Set" 509.253
cap "a_96736_n13850#" "Reset" 3093.8
cap "a_102822_n18190#" "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 421.9
cap "a_68790_n4422#" "a_69962_n3162#" 327.794
cap "Reset" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 825.624
cap "a_137050_n18422#" "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 0.263804
cap "a_38822_n13946#" "a_32736_n13850#" 1.15631
cap "a_106818_n4422#" "a_98110_n80#" 2.99973
cap "Reset" "a_108732_n13054#" 112.914
cap "a_736_n13096#" "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 2.23232
cap "D_C_2" "a_32736_n13850#" 214.679
cap "Set" "a_110134_n18422#" 2367.19
cap "a_6822_n13192#" "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 421.951
cap "clks" "a_107442_n14314#" 0.542475
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_38890_n14314#" 366.967
cap "a_38704_n13054#" "SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" 39.1038
cap "D_C_5" "a_128736_n13850#" 214.679
cap "a_70002_n18190#" "a_74678_n18422#" 942.532
cap "a_n12948_n4460#" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 1302.66
cap "a_38822_n13192#" "a_47910_n13054#" 53.6047
cap "VDDD" "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 4943.22
cap "a_n27396_n3162#" "a_n29890_n80#" 2.95988
cap "a_16898_n18422#" "clks" 299.526
cap "out_4" "Set" 1409.03
cap "a_36722_n82#" "a_38950_n314#" 1302.34
cap "D_C_9" "a_37966_n314#" 993.622
cap "a_70950_946#" "Set" 31.7563
cap "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" "a_137342_n4422#" 0.392802
cap "Bit_0" "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 768.82
cap "a_10678_n17162#" "a_9050_n18422#" 132.638
cap "SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" "Set" 114.786
cap "a_134822_n13192#" "a_139442_n14314#" 1302.34
cap "a_33966_n18540#" "a_32736_n13850#" 665.958
cap "a_132604_n3162#" "a_137342_n4422#" 994.035
cap "a_70822_n13192#" "a_78282_n13054#" 53.6047
cap "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" "a_102822_n13946#" 222.153
cap "VDDD" "a_n17202_946#" 638.355
cap "D_C_4" "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 173.058
cap "a_14798_n314#" "a_3902_n82#" 558.862
cap "a_n13146_1076#" "SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" 16.1294
cap "VDDD" "a_74678_n18422#" 3040.54
cap "Bit_1" "a_33966_n18540#" 198.503
cap "a_112898_n18422#" "Set" 1095.88
cap "a_41342_n4422#" "a_36604_n3162#" 994.035
cap "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" 374.416
cap "clks" "a_n27278_n3300#" 0.773369
cap "SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 593.06
cap "Bit_3" "a_96736_n13850#" 630.797
cap "VDDD" "a_6704_n13054#" 1995.32
cap "out_2" "CK_2" 257.296
cap "a_n17202_n314#" "Set" 992.735
cap "VDDD" "a_75442_n14314#" 4887.46
cap "SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" "a_66110_n80#" 0.648788
cap "VDDD" "a_2110_n80#" 6722.92
cap "VDDD" "a_70704_n13054#" 1995.32
cap "VDDD" "a_38704_n13054#" 1995.32
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" "a_38002_n18190#" 0.411602
cap "a_11442_n14314#" "a_6704_n13054#" 994.035
cap "a_2012_n13060#" "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 1338.26
cap "a_70822_n18190#" "a_72066_n18422#" 777.913
cap "CK_9" "Reset" 1001.76
cap "a_139442_n14314#" "Set" 284.283
cap "a_68722_n3300#" "SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" 0.451977
cap "a_75442_n14314#" "a_76732_n13054#" 1879.13
cap "a_70822_n13192#" "a_79910_n13054#" 53.6047
cap "clks" "a_144898_n18422#" 299.526
cap "a_68722_n82#" "D_C_8" 877.854
cap "a_76732_n13054#" "a_70704_n13054#" 5.71725
cap "a_102950_n314#" "a_98110_n80#" 1.42846
cap "Set" "a_101962_n3162#" 31.4896
cap "a_132722_n4054#" "Set" 916.043
cap "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" "a_73342_n4422#" 0.263804
cap "a_75442_n14314#" "D_C_3" 0.416157
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" "a_n29890_n80#" 0.648788
cap "a_96736_n13850#" "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 7.20002
cap "CK_2" "Set" 57.0252
cap "clks" "a_134822_n13192#" 162.196
cap "D_C_8" "a_70950_n314#" 0.416157
cap "Reset" "a_110134_n18422#" 991.151
cap "VDDD" "a_134890_n14314#" 3000.66
cap "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "Set" 877.082
cap "a_n27210_n4422#" "a_n27278_n3300#" 703.323
cap "a_4722_n3300#" "a_12182_n3162#" 53.6047
cap "a_44034_n314#" "a_41342_n4422#" 0.47491
cap "VDDD" "a_70822_n13946#" 3436.58
cap "a_134890_n14314#" "a_136062_n13054#" 327.794
cap "a_139442_n14314#" "a_128736_n13096#" 4.79034
cap "CK_6" "Bit_6" 432.659
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" "a_64736_n13850#" 0.648788
cap "a_2110_n80#" "a_9342_n4422#" 4.7907
cap "a_67902_n82#" "a_67002_n80#" 222.805
cap "a_67002_n80#" "a_68722_n4054#" 6.53918
cap "a_131002_n80#" "SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" 0.0754819
cap "Bit_10" "clks" 50.8748
cap "VDDD" "a_99002_n80#" 4122.72
cap "a_138678_n18422#" "a_134822_n18190#" 947.465
cap "VDDD" "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 4943.22
cap "a_74818_n4422#" "Set" 6.40025
cap "out_4" "Reset" 1019.42
cap "out_6" "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 142.346
cap "a_68722_n82#" "a_70950_n314#" 1302.34
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "a_38822_n18190#" 421.9
cap "a_131002_n80#" "SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" 29.3532
cap "a_70822_n13946#" "a_76732_n13054#" 1260.62
cap "CK_6" "Bit_4" 139.023
cap "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" "a_9050_n18422#" 0.392802
cap "Reset" "a_70950_946#" 35.9562
cap "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_66110_n80#" 1008.65
cap "a_n22658_n4422#" "a_n18190_n3162#" 309.965
cap "clks" "Set" 6689.37
cap "a_4722_n82#" "a_14798_946#" 53.6047
cap "VCM" "Bit_9" 2524.91
cap "a_2110_n80#" "SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" 2.4548
cap "a_13810_n3162#" "a_4722_n3300#" 53.6047
cap "SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" "Reset" 6.269
cap "D_C_3" "a_70822_n13946#" 1064.13
cap "a_72578_n314#" "a_69966_n314#" 1215.09
cap "VDDD" "SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 493.779
cap "a_68722_n3300#" "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 881.485
cap "VDDD" "a_12918_n14314#" 3050.68
cap "a_134950_946#" "Set" 31.7563
cap "a_12918_n14314#" "a_11442_n14314#" 465.92
cap "a_110798_n314#" "a_100722_n82#" 703.323
cap "a_70822_n18190#" "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 881.485
cap "a_74818_n4422#" "a_66110_n80#" 2.99973
cap "a_112898_n18422#" "Reset" 7.79899
cap "D_C_5" "a_134822_n13192#" 877.854
cap "Set" "a_102950_946#" 31.7563
cap "Set" "a_147052_n4460#" 0.523944
cap "a_132790_n4422#" "a_132722_n3300#" 703.323
cap "clks" "a_64736_n13096#" 273.081
cap "a_100722_n4054#" "a_100790_n4422#" 558.862
cap "a_96736_n13096#" "a_107442_n14314#" 4.79034
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" "a_78134_n18422#" 39.1038
cap "clks" "a_66110_n80#" 24.9964
cap "a_74818_n4422#" "a_68722_n3300#" 947.465
cap "VDDD" "a_142282_n13054#" 638.355
cap "a_n27278_n3300#" "a_n28998_n80#" 0.233554
cap "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "a_72066_n18422#" 993.622
cap "VDDD" "a_47258_n17162#" 638.355
cap "a_47258_n17162#" "a_38822_n18190#" 53.6047
cap "a_4604_n3162#" "a_4790_n4422#" 996.805
cap "clks" "a_128736_n13096#" 253.096
cap "a_101966_n314#" "Set" 2570.56
cap "a_6002_n18190#" "a_736_n13850#" 1.31959
cap "a_68722_n3300#" "clks" 0.773369
cap "a_139442_n14314#" "Reset" 2434.04
cap "a_36722_n3300#" "a_36604_n3162#" 586.722
cap "a_n27210_n4422#" "Set" 1095.88
cap "CK_1" "a_736_n13850#" 149.911
cap "a_102704_n13054#" "a_105050_n18422#" 0.47491
cap "D_C_1" "a_6822_n13192#" 877.854
cap "a_6950_n314#" "a_8578_n314#" 465.92
cap "a_132722_n4054#" "Reset" 296.463
cap "a_105050_n18422#" "a_102822_n18190#" 1302.34
cap "Bit_9" "a_19052_n4460#" 198.503
cap "a_100722_n3300#" "a_98110_n80#" 1.05502
cap "CK_2" "Reset" 479.771
cap "D_C_5" "Set" 590.372
cap "clks" "a_43442_n14314#" 0.542475
cap "a_38950_n314#" "Set" 284.283
cap "a_36722_n82#" "a_46798_946#" 53.6047
cap "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "Reset" 825.624
cap "CK_5" "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 60.0277
cap "VDDD" "a_45158_946#" 638.355
cap "a_64736_n13850#" "a_78134_n18422#" 2.95988
cap "a_108918_n14314#" "a_102822_n13946#" 942.532
cap "a_137702_n13054#" "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 309.485
cap "a_n27278_n4054#" "a_n27396_n3162#" 646.096
cap "a_9050_n18422#" "a_10678_n18422#" 465.92
cap "a_35002_n80#" "a_36604_n3162#" 1.15501
cap "a_4790_n4422#" "a_4722_n4054#" 558.862
cap "a_41342_n4422#" "a_45810_n3162#" 309.965
cap "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" "a_110134_n18422#" 1688.55
cap "VDDD" "a_10632_n3162#" 1955.4
cap "a_41342_n4422#" "a_34110_n80#" 4.7907
cap "a_74818_n4422#" "Reset" 971.892
cap "VDDD" "a_102704_n13054#" 1995.32
cap "a_99002_n80#" "D_C_7" 432.987
cap "Bit_10" "a_n28998_n80#" 670.618
cap "D_C_5" "a_128736_n13096#" 432.987
cap "VDDD" "a_143258_n17162#" 638.355
cap "VDDD" "a_67002_n80#" 4122.72
cap "Bit_5" "a_147052_n4460#" 198.503
cap "VDDD" "a_102822_n18190#" 4287.94
cap "clks" "Reset" 3243.5
cap "Bit_0" "a_2012_n13060#" 189.019
cap "a_134002_n18190#" "a_137050_n18422#" 953.462
cap "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_3902_n82#" 222.153
cap "a_n17202_n314#" "SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" 0.00919551
cap "a_41050_n18422#" "a_32736_n13850#" 4.7907
cap "VDDD" "a_40062_n13054#" 638.355
cap "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_4722_n4054#" 1068.65
cap "a_n28998_n80#" "Set" 2479.02
cap "out_4" "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 145.264
cap "a_134950_946#" "Reset" 35.9562
cap "clks" "a_6822_n18190#" 97.9148
cap "a_15258_n17162#" "a_14134_n18422#" 51.1531
cap "VDDD" "SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" 493.779
cap "CK_3" "Set" 57.0252
cap "VDDD" "VCM" 33434.1
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" "a_38822_n18190#" 0.451977
cap "clks" "a_46134_n18422#" 101.797
cap "VDDD" "a_133962_n3162#" 638.355
cap "Reset" "a_102950_946#" 35.9562
cap "clks" "a_n12948_n4460#" 17.2168
cap "VDDD" "a_134002_n18190#" 3431.41
cap "a_132722_n4054#" "a_137342_n4422#" 953.462
cap "a_4722_n82#" "a_5966_n314#" 782.183
cap "Bit_8" "CK_2" 495.743
cap "VDDD" "SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" 684.985
cap "a_9342_n4422#" "a_10632_n3162#" 1847.8
cap "a_102704_n13054#" "a_105702_n13054#" 51.1531
cap "a_44034_n314#" "a_35002_n80#" 1651.66
cap "a_101966_n314#" "Reset" 112.914
cap "a_70890_n14314#" "a_70704_n13054#" 1064.6
cap "a_n27278_n3300#" "a_n21368_n3162#" 777.913
cap "a_112898_n18422#" "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 366.967
cap "a_34110_n80#" "a_42818_n4422#" 2.99973
cap "a_132722_n3300#" "Set" 261.162
cap "a_n27210_n4422#" "Reset" 7.79899
cap "Bit_6" "out_6" 230.932
cap "VDDD" "a_82854_1076#" 2946.76
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" "a_n27278_n4054#" 0.411602
cap "a_n28998_n80#" "a_n23422_n314#" 3.9278
cap "a_104578_n314#" "a_101966_n314#" 1215.09
cap "out_7" "Set" 85.9241
cap "a_96736_n13096#" "Set" 2479.02
cap "a_6002_n18190#" "a_16898_n18422#" 558.862
cap "VDDD" "SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" 684.985
cap "D_C_5" "Reset" 1045.38
cap "VDDD" "SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" 493.779
cap "CK_6" "a_130110_n80#" 149.911
cap "a_n22658_n4422#" "a_n27396_n3162#" 994.035
cap "a_38950_n314#" "Reset" 2434.04
cap "a_76182_n3162#" "a_76034_n314#" 0.150814
cap "a_134950_n314#" "a_132722_n82#" 1302.34
cap "VDDD" "D_C_4" 2288.7
cap "VDDD" "a_130012_n13060#" 2946.8
cap "VDDD" "a_40578_946#" 638.355
cap "clks" "CK_7" 22.253
cap "a_96736_n13850#" "a_105050_n18422#" 4.7907
cap "Bit_8" "clks" 50.8748
cap "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "a_66012_n13060#" 1338.26
cap "VDDD" "a_19052_n4460#" 821.215
cap "D_C_2" "out_2" 10.0971
cap "a_6822_n13946#" "SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" 0.411602
cap "a_70890_n14314#" "a_70822_n13946#" 558.862
cap "a_99002_n80#" "SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" 29.3532
cap "a_4722_n82#" "a_13158_946#" 53.6047
cap "a_140732_n13054#" "a_140918_n14314#" 1215.09
cap "VDDD" "a_44182_n3162#" 638.355
cap "clks" "Bit_3" 50.8748
cap "a_138632_n3162#" "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 993.622
cap "clks" "a_12732_n13054#" 29.4186
cap "SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" "a_67002_n80#" 29.3532
cap "Bit_9" "CK_9" 432.659
cap "a_51052_n4460#" "clks" 17.2168
cap "a_136578_n314#" "Set" 6.40025
cap "a_132604_n3162#" "a_138632_n3162#" 5.71725
cap "VDDD" "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 9511.31
cap "a_130110_n80#" "a_132722_n82#" 0.709444
cap "VDDD" "a_48898_n17162#" 638.355
cap "a_48898_n17162#" "a_38822_n18190#" 53.6047
cap "a_74678_n17162#" "a_73050_n18422#" 132.638
cap "a_38822_n13946#" "Set" 796.81
cap "a_45810_n3162#" "a_36722_n3300#" 53.6047
cap "a_134822_n13946#" "a_139442_n14314#" 953.462
cap "a_n28998_n80#" "Reset" 295.977
cap "VDDD" "a_132604_n3162#" 1952.19
cap "a_34110_n80#" "a_36722_n3300#" 1.05502
cap "D_C_2" "Set" 590.372
cap "a_40066_n18422#" "a_32736_n13850#" 2.95988
cap "VDDD" "a_96736_n13850#" 6722.97
cap "a_n21368_n3162#" "Set" 2775.55
cap "CK_3" "Reset" 479.771
cap "a_n27278_n4054#" "a_n29890_n80#" 1.31959
cap "VDDD" "a_n13146_1076#" 2946.76
cap "a_70822_n18190#" "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 421.9
cap "a_108034_n314#" "a_99002_n80#" 1651.66
cap "a_142134_n18422#" "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 1688.55
cap "clks" "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 90.1819
cap "Set" "D_C_11" 1267.39
cap "a_n27278_n82#" "a_n29890_n80#" 0.709444
cap "a_736_n13096#" "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 2089.97
cap "VCM" "D_C_7" 1118.67
cap "VDDD" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 9511.31
cap "a_n12948_n4460#" "a_n28998_n80#" 243.614
cap "a_128736_n13850#" "SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" 2.4548
cap "VDDD" "a_108732_n13054#" 2035.36
cap "Set" "a_46798_946#" 31.4896
cap "Set" "a_36790_n4422#" 1095.88
cap "a_44918_n14314#" "a_32736_n13096#" 3.9278
cap "a_36722_n4054#" "Set" 916.043
cap "VDDD" "a_72062_n13054#" 638.355
cap "a_132722_n3300#" "Reset" 652.292
cap "SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" "a_82854_1076#" 16.1294
cap "a_34110_n80#" "a_35002_n80#" 6834.59
cap "a_44732_n13054#" "a_38822_n13192#" 782.183
cap "a_n22658_n4422#" "a_n19818_n3162#" 132.638
cap "a_33966_n18540#" "Set" 0.523944
cap "a_79258_n17162#" "Reset" 95.2283
cap "a_96736_n13096#" "Reset" 295.977
cap "out_7" "Reset" 103.985
cap "a_134704_n13054#" "a_134890_n14314#" 1064.6
cap "a_128736_n13850#" "a_134822_n18190#" 1.05502
cap "a_100722_n3300#" "a_100604_n3162#" 586.722
cap "SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" "a_68722_n4054#" 0.411602
cap "a_140034_n314#" "a_142798_n314#" 1064.6
cap "a_134822_n13946#" "clks" 131.494
cap "a_38822_n13946#" "a_43442_n14314#" 953.462
cap "a_6002_n18190#" "Set" 916.043
cap "a_40578_n314#" "a_34110_n80#" 1.27301
cap "D_C_2" "a_43442_n14314#" 0.416157
cap "a_n25050_n314#" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 0.263804
cap "a_99002_n80#" "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 2.23232
cap "CK_1" "out_1" 257.296
cap "CK_1" "Set" 57.0252
cap "a_131902_n82#" "a_134950_n314#" 953.462
cap "SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" "a_n28998_n80#" 29.3532
cap "a_99002_n80#" "a_106632_n3162#" 1.15501
cap "a_41050_n17162#" "Set" 70.5132
cap "a_138818_n4422#" "a_131002_n80#" 1.10325
cap "Set" "a_n19966_n314#" 1287.2
cap "a_12034_n314#" "a_3902_n82#" 743.251
cap "CK_3" "CK_7" 296.999
cap "a_36722_n82#" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 421.951
cap "a_133966_n314#" "a_140034_n314#" 5.71725
cap "clks" "a_38002_n18190#" 299.027
cap "a_136578_n314#" "Reset" 971.892
cap "a_105050_n18422#" "a_110134_n18422#" 994.035
cap "a_100722_n3300#" "a_106818_n4422#" 947.465
cap "a_14798_n314#" "Set" 992.735
cap "a_n22658_n4422#" "a_n29890_n80#" 4.7907
cap "a_42678_n18422#" "a_41050_n18422#" 465.92
cap "a_38822_n13946#" "Reset" 301.618
cap "a_99902_n82#" "Set" 796.81
cap "a_38822_n13192#" "a_32736_n13850#" 0.709444
cap "a_142798_n314#" "Set" 992.735
cap "D_C_2" "Reset" 1045.38
cap "VDDD" "CK_9" 2643.99
cap "a_736_n13096#" "a_10678_n18422#" 1.10325
cap "a_34012_n13060#" "a_32736_n13096#" 365.419
cap "out_3" "Bit_7" 2067.76
cap "a_131902_n82#" "a_130110_n80#" 1.15631
cap "a_2110_n80#" "a_5966_n314#" 2.19832
cap "a_n21368_n3162#" "Reset" 112.439
cap "a_132722_n3300#" "a_137342_n4422#" 1302.34
cap "Reset" "D_C_11" 1694.6
cap "a_67902_n82#" "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 222.153
cap "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" "a_4790_n4422#" 366.967
cap "a_134822_n13946#" "D_C_5" 1064.13
cap "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_68722_n4054#" 1068.65
cap "out_7" "CK_7" 254.741
cap "a_133966_n314#" "Set" 2570.56
cap "VDDD" "a_110134_n18422#" 1952.19
cap "Reset" "a_36790_n4422#" 7.79899
cap "a_36722_n4054#" "Reset" 296.463
cap "a_133962_n3162#" "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 97.9224
cap "Bit_3" "a_96736_n13096#" 670.618
cap "a_74818_n4422#" "a_68722_n4054#" 942.532
cap "a_98110_n80#" "a_100722_n4054#" 1.31959
cap "a_736_n13096#" "a_6822_n13192#" 3.49428
cap "Bit_9" "clks" 50.8748
cap "clks" "a_68722_n4054#" 206.889
cap "a_70890_n14314#" "SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" 0.00919551
cap "VDDD" "out_4" 1238.07
cap "VDDD" "a_70950_946#" 638.355
cap "a_6002_n18190#" "Reset" 296.463
cap "a_4722_n82#" "a_8578_n314#" 947.465
cap "a_99002_n80#" "Bit_6" 670.618
cap "CK_1" "Reset" 479.771
cap "VDDD" "SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" 493.779
cap "a_140732_n13054#" "a_128736_n13850#" 2.19832
cap "SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" "a_134822_n13192#" 0.451977
cap "a_96736_n13096#" "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 2.23232
cap "a_41050_n17162#" "Reset" 35.9562
cap "a_6002_n18190#" "a_6822_n18190#" 4248.53
cap "a_146854_1076#" "SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" 16.1294
cap "Reset" "a_n19966_n314#" 984.662
cap "a_736_n13096#" "Bit_0" 670.618
cap "a_4722_n4054#" "a_10818_n4422#" 942.532
cap "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" "a_67002_n80#" 2.23232
cap "a_144898_n18422#" "a_134822_n18190#" 703.323
cap "VDDD" "a_112898_n18422#" 2991.06
cap "a_10678_n17162#" "a_6704_n13054#" 0.150814
cap "Set" "a_104066_n18422#" 2775.55
cap "a_70822_n13192#" "a_75442_n14314#" 1302.34
cap "a_1966_n18540#" "a_736_n13850#" 665.958
cap "VDDD" "a_n17202_n314#" 3000.66
cap "a_70822_n13192#" "a_70704_n13054#" 587.173
cap "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" "a_99002_n80#" 2089.97
cap "a_99902_n82#" "Reset" 301.618
cap "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" "a_102704_n13054#" 1725.39
cap "a_42678_n18422#" "a_40066_n18422#" 1215.09
cap "a_736_n13096#" "D_C_1" 432.987
cap "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" "a_102822_n18190#" 881.485
cap "VDDD" "a_139442_n14314#" 4887.46
cap "a_132722_n4054#" "a_138632_n3162#" 1260.62
cap "a_n26034_n314#" "a_n28998_n80#" 7.657
cap "a_736_n13096#" "a_2012_n13060#" 365.419
cap "a_104578_n314#" "a_99902_n82#" 942.532
cap "VDDD" "a_101962_n3162#" 638.355
cap "Bit_2" "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 768.82
cap "VDDD" "a_132722_n4054#" 3431.41
cap "Set" "a_73050_n18422#" 328.275
cap "a_132604_n3162#" "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 1688.55
cap "a_70002_n18190#" "clks" 317.185
cap "a_133966_n314#" "Reset" 112.914
cap "VDDD" "CK_2" 1156.92
cap "a_3002_n80#" "a_4604_n3162#" 1.15501
cap "a_142134_n18422#" "a_143258_n17162#" 51.1531
cap "VDDD" "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 9511.31
cap "a_134822_n18190#" "Set" 261.162
cap "a_70822_n13192#" "a_70822_n13946#" 4248.53
cap "a_72062_n13054#" "a_70890_n14314#" 327.794
cap "SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 593.06
cap "a_64736_n13096#" "a_73050_n18422#" 1.71603
cap "a_115052_n4460#" "Set" 0.523944
cap "SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" "a_128736_n13096#" 29.3532
cap "a_41050_n18422#" "Set" 328.275
cap "a_4790_n4422#" "Set" 1095.88
cap "SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" "a_n19966_n314#" 39.1038
cap "Set" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 877.082
cap "VDDD" "a_74818_n4422#" 3040.54
cap "a_6002_n18190#" "a_8066_n18422#" 1260.62
cap "a_134002_n18190#" "a_142134_n18422#" 646.096
cap "a_97966_n18540#" "a_96736_n13850#" 665.958
cap "a_18854_1076#" "Bit_9" 189.019
cap "out_5" "Set" 1409.03
cap "a_46798_946#" "a_46798_n314#" 327.794
cap "a_3902_n82#" "a_3002_n80#" 222.805
cap "VDDD" "clks" 9103.86
cap "clks" "a_38822_n18190#" 97.9148
cap "a_35902_n82#" "a_38950_n314#" 953.462
cap "a_36722_n82#" "a_37966_n314#" 782.183
cap "a_2110_n80#" "a_4722_n3300#" 1.05502
cap "a_3902_n82#" "D_C_10" 1064.13
cap "Set" "a_100790_n4422#" 1095.88
cap "a_736_n13096#" "a_9050_n18422#" 1.71603
cap "a_134822_n18190#" "a_128736_n13096#" 0.233554
cap "a_3002_n80#" "a_4722_n4054#" 6.53918
cap "a_11442_n14314#" "clks" 0.542475
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "CK_8" 0.101589
cap "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "Set" 877.082
cap "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "Set" 1231.93
cap "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" "a_6704_n13054#" 1725.39
cap "VDDD" "a_134950_946#" 638.355
cap "Bit_2" "a_66012_n13060#" 189.019
cap "clks" "a_76732_n13054#" 29.695
cap "a_6822_n13192#" "a_15910_n13054#" 53.6047
cap "a_n22658_n4422#" "a_n27278_n4054#" 953.462
cap "VDDD" "a_102950_946#" 638.355
cap "Reset" "a_104066_n18422#" 112.439
cap "VDDD" "a_147052_n4460#" 821.215
cap "a_38890_n14314#" "a_32736_n13850#" 1.27113
cap "VCM" "Bit_6" 2524.91
cap "clks" "D_C_3" 299.213
cap "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "CK_9" 0.101589
cap "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" "a_129966_n18540#" 1302.66
cap "VDDD" "a_101966_n314#" 2035.36
cap "out_11" "D_C_11" 46.3644
cap "a_102822_n18190#" "a_106678_n18422#" 947.465
cap "VCM" "Bit_4" 2315.79
cap "VDDD" "a_n27210_n4422#" 2991.06
cap "a_140732_n13054#" "a_134822_n13192#" 782.183
cap "a_96736_n13850#" "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 1008.65
cap "Reset" "a_73050_n18422#" 2434.04
cap "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "a_65966_n18540#" 1302.66
cap "a_39602_n3162#" "Reset" 95.2283
cap "VDDD" "D_C_5" 2288.72
cap "a_68790_n4422#" "a_68604_n3162#" 996.805
cap "a_n26034_n314#" "D_C_11" 993.622
cap "SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 593.06
cap "a_n28098_n82#" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 222.153
cap "VDDD" "a_38950_n314#" 4887.46
cap "a_70822_n18190#" "a_80898_n18422#" 703.323
cap "a_134822_n18190#" "Reset" 652.292
cap "out_5" "Bit_5" 2067.76
cap "a_41342_n4422#" "a_44182_n3162#" 132.638
cap "a_100722_n4054#" "a_100604_n3162#" 646.096
cap "a_41050_n18422#" "Reset" 2434.04
cap "a_2110_n80#" "a_8578_n314#" 1.27301
cap "a_4722_n82#" "a_6950_n314#" 1302.34
cap "SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 374.416
cap "Reset" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 825.624
cap "a_14134_n18422#" "SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 39.1038
cap "a_4790_n4422#" "Reset" 7.79899
cap "a_40066_n18422#" "Set" 2775.55
cap "a_140732_n13054#" "Set" 2570.56
cap "a_140182_n3162#" "a_132722_n3300#" 53.6047
cap "a_130012_n13060#" "Bit_4" 189.019
cap "out_5" "Reset" 1019.42
cap "a_46134_n18422#" "a_41050_n18422#" 994.035
cap "a_131002_n80#" "a_146854_1076#" 365.216
cap "a_42678_n17162#" "a_41050_n18422#" 132.638
cap "Reset" "a_100790_n4422#" 7.79899
cap "VDDD" "a_n28998_n80#" 4122.72
cap "clks" "D_C_7" 22.253
cap "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "Reset" 825.624
cap "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "Reset" 2185.71
cap "CK_10" "out_10" 254.741
cap "a_106818_n4422#" "a_100722_n4054#" 942.532
cap "VDDD" "a_18854_1076#" 2946.76
cap "a_110798_n314#" "a_99002_n80#" 4.00449
cap "VDDD" "CK_3" 1156.92
cap "a_96736_n13096#" "a_105050_n18422#" 1.71603
cap "a_132604_n3162#" "a_135602_n3162#" 51.1531
cap "a_140732_n13054#" "a_128736_n13096#" 7.657
cap "a_42818_n4422#" "a_44182_n3162#" 323.492
cap "a_136066_n18422#" "a_134002_n18190#" 1260.62
cap "a_n26034_n314#" "a_n19966_n314#" 5.71725
cap "a_76182_n3162#" "a_68722_n3300#" 53.6047
cap "Set" "a_72578_n314#" 6.40025
cap "a_38704_n13054#" "a_41702_n13054#" 51.1531
cap "a_132722_n3300#" "a_138632_n3162#" 777.913
cap "VCM" "CK_8" 894.295
cap "a_6822_n13192#" "a_6704_n13054#" 587.173
cap "D_C_3" "CK_3" 423.906
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" "a_38822_n13946#" 0.411602
cap "a_136578_946#" "Reset" 31.4896
cap "VDDD" "a_132722_n3300#" 4287.94
cap "a_101966_n314#" "D_C_7" 993.622
cap "a_64736_n13850#" "a_74678_n18422#" 2.99973
cap "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_78798_946#" 97.9224
cap "a_n18190_n3162#" "a_n27278_n3300#" 53.6047
cap "D_C_6" "Set" 1152.3
cap "a_132722_n82#" "a_141158_946#" 53.6047
cap "a_70822_n13192#" "SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" 0.451977
cap "Reset" "a_111258_n17162#" 95.2283
cap "a_102822_n13192#" "a_110282_n13054#" 53.6047
cap "a_96736_n13850#" "a_106678_n18422#" 2.99973
cap "a_n25050_n314#" "a_n28998_n80#" 4.79034
cap "a_68790_n4422#" "Set" 1095.88
cap "a_1966_n18540#" "Set" 0.523944
cap "a_75442_n14314#" "a_64736_n13850#" 1.42846
cap "VDDD" "a_79258_n17162#" 638.355
cap "VDDD" "out_7" 625.28
cap "Bit_8" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 768.82
cap "a_66110_n80#" "a_72578_n314#" 1.27301
cap "VDDD" "a_96736_n13096#" 4122.56
cap "a_4722_n3300#" "a_10632_n3162#" 777.913
cap "Bit_9" "CK_1" 495.743
cap "a_64736_n13850#" "a_70704_n13054#" 4.70301
cap "VCM" "a_35002_n80#" 131.255
cap "a_50854_1076#" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 1338.26
cap "a_37966_n314#" "Set" 2570.56
cap "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" "out_10" 142.346
cap "a_132722_n4054#" "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 222.086
cap "a_51052_n4460#" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 1302.66
cap "a_38822_n13192#" "Set" 191.867
cap "a_18854_1076#" "SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" 16.1294
cap "a_38950_946#" "a_36722_n82#" 53.6047
cap "a_68790_n4422#" "a_66110_n80#" 2.7929
cap "a_40066_n18422#" "Reset" 112.439
cap "a_77158_946#" "a_76034_n314#" 51.1531
cap "a_140732_n13054#" "Reset" 112.914
cap "a_76182_n3162#" "Reset" 31.4896
cap "CK_10" "D_C_10" 607.776
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_32736_n13850#" 1008.65
cap "a_34110_n80#" "a_36604_n3162#" 2.95988
cap "a_12034_n314#" "Set" 1287.2
cap "clks" "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 90.1819
cap "a_68790_n4422#" "a_68722_n3300#" 703.323
cap "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" "SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" 374.416
cap "a_36722_n3300#" "a_44182_n3162#" 53.6047
cap "a_102822_n13192#" "a_111910_n13054#" 53.6047
cap "VDDD" "a_136578_n314#" 3050.68
cap "a_36722_n4054#" "a_42632_n3162#" 1260.62
cap "a_142798_946#" "Set" 31.4896
cap "a_128736_n13850#" "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 1008.65
cap "Bit_1" "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 768.82
cap "a_40066_n18422#" "a_46134_n18422#" 5.71725
cap "VDDD" "a_38822_n13946#" 3436.58
cap "a_64736_n13850#" "a_70822_n13946#" 1.15631
cap "a_134822_n13946#" "SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" 0.411602
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" "a_n27210_n4422#" 366.967
cap "VCM" "a_130110_n80#" 105.218
cap "VDDD" "D_C_2" 2288.72
cap "VDDD" "a_n21368_n3162#" 1955.4
cap "a_12918_n14314#" "a_6822_n13192#" 947.465
cap "VCM" "a_34012_n13060#" 0.18791
cap "a_46798_n314#" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 366.967
cap "VDDD" "D_C_11" 3819.18
cap "a_96736_n13850#" "a_108918_n14314#" 1.27301
cap "a_n18190_n3162#" "Set" 70.5132
cap "Reset" "a_72578_n314#" 971.892
cap "SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" "a_4722_n3300#" 0.451977
cap "VDDD" "a_46798_946#" 638.355
cap "a_134704_n13054#" "a_139442_n14314#" 994.035
cap "a_70822_n13192#" "a_72062_n13054#" 53.6047
cap "a_n17202_n314#" "a_n28098_n82#" 558.862
cap "VDDD" "a_36790_n4422#" 2991.06
cap "a_73702_n13054#" "Reset" 61.4518
cap "a_40578_n314#" "a_40578_946#" 323.492
cap "VDDD" "a_36722_n4054#" 3431.41
cap "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" "a_101962_n3162#" 97.9224
cap "a_38822_n13192#" "a_43442_n14314#" 1302.34
cap "a_44034_n314#" "a_34110_n80#" 4.70301
cap "a_108918_n14314#" "a_108732_n13054#" 1215.09
cap "D_C_5" "CK_5" 423.906
cap "a_3002_n80#" "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 2.23232
cap "D_C_6" "Reset" 1694.6
cap "VDDD" "a_33966_n18540#" 821.215
cap "a_70822_n18190#" "a_74678_n17162#" 53.6047
cap "a_97966_n18540#" "clks" 17.2168
cap "D_C_10" "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 160.969
cap "a_68790_n4422#" "Reset" 7.79899
cap "a_134950_n314#" "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 0.263804
cap "CK_6" "out_6" 254.741
cap "a_2110_n80#" "a_6950_n314#" 1.42846
cap "a_6704_n13054#" "a_9050_n18422#" 0.47491
cap "out_7" "D_C_7" 46.3644
cap "a_n25050_n314#" "D_C_11" 0.416157
cap "VDDD" "a_6002_n18190#" 3431.41
cap "a_108034_n314#" "a_101966_n314#" 5.71725
cap "a_75442_n14314#" "a_78282_n13054#" 132.638
cap "D_C_8" "a_67002_n80#" 432.987
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" "a_n28998_n80#" 2.23232
cap "a_36722_n82#" "SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" 0.451977
cap "a_37966_n314#" "Reset" 112.914
cap "Bit_6" "out_4" 2067.76
cap "a_41050_n18422#" "a_38002_n18190#" 953.462
cap "a_111258_n17162#" "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 309.485
cap "VDDD" "CK_1" 1156.92
cap "a_131902_n82#" "a_132722_n82#" 4248.53
cap "a_38822_n13192#" "Reset" 573.716
cap "VDDD" "a_41050_n17162#" 638.355
cap "a_102822_n13192#" "a_107442_n14314#" 1302.34
cap "a_41050_n17162#" "a_38822_n18190#" 53.6047
cap "VDDD" "a_n19966_n314#" 1995.32
cap "a_132790_n4422#" "SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" 0.00919551
cap "Set" "a_10818_n4422#" 6.40025
cap "VCM" "D_C_8" 1118.67
cap "Bit_10" "out_10" 230.932
cap "a_130110_n80#" "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 1008.65
cap "a_12034_n314#" "Reset" 984.662
cap "VDDD" "a_14798_n314#" 3000.66
cap "a_32736_n13096#" "a_48898_n18422#" 1.05508
cap "a_68722_n82#" "a_67002_n80#" 3.49428
cap "a_114854_1076#" "a_99002_n80#" 365.216
cap "a_132604_n3162#" "a_130110_n80#" 2.95988
cap "a_99002_n80#" "a_100722_n82#" 3.49428
cap "VDDD" "a_99902_n82#" 3436.58
cap "out_10" "Set" 85.9241
cap "VDDD" "a_142798_n314#" 3000.66
cap "a_75442_n14314#" "a_79910_n13054#" 309.965
cap "a_100722_n3300#" "a_100722_n4054#" 4248.53
cap "a_70950_n314#" "a_67002_n80#" 4.79034
cap "clks" "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 187.023
cap "a_n27278_n3300#" "a_n27396_n3162#" 586.722
cap "a_n18190_n3162#" "Reset" 35.9562
cap "a_78798_n314#" "a_76034_n314#" 1064.6
cap "Set" "a_98110_n80#" 494.436
cap "a_134002_n18190#" "SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" 0.411602
cap "a_44732_n13054#" "a_47910_n13054#" 72.9843
cap "VDDD" "a_133966_n314#" 2035.36
cap "a_n25050_n314#" "a_n19966_n314#" 994.035
cap "a_102890_n14314#" "Set" 992.735
cap "a_142134_n18422#" "clks" 101.797
cap "VCM" "a_64736_n13850#" 105.218
cap "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" "a_134822_n13192#" 421.951
cap "a_140732_n13054#" "a_134822_n13946#" 1260.62
cap "a_105050_n18422#" "a_104066_n18422#" 1847.8
cap "a_38950_946#" "Set" 31.7563
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "a_80898_n18422#" 366.967
cap "VCM" "Bit_0" 2315.79
cap "Bit_9" "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 0.607243
cap "a_14798_n314#" "SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" 0.00919551
cap "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "Bit_9" 768.82
cap "a_132722_n3300#" "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 421.9
cap "a_38890_n14314#" "Set" 992.735
cap "Bit_2" "a_65966_n18540#" 198.503
cap "a_144898_n17162#" "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 97.9224
cap "a_140034_n314#" "SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" 39.1038
cap "a_99002_n80#" "SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" 0.0754819
cap "SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" "a_736_n13850#" 2.4548
cap "a_6822_n13946#" "a_736_n13850#" 1.15631
cap "a_40066_n18422#" "a_38002_n18190#" 1260.62
cap "Bit_6" "clks" 50.8748
cap "a_3002_n80#" "Set" 2479.02
cap "a_70002_n18190#" "a_73050_n18422#" 953.462
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" "D_C_11" 160.963
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" "a_n27278_n3300#" 0.451977
cap "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" "Set" 877.082
cap "D_C_10" "Set" 1152.3
cap "a_64736_n13850#" "SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" 2.4548
cap "a_77810_n3162#" "a_74632_n3162#" 55.9613
cap "Reset" "a_10818_n4422#" 971.892
cap "a_n27396_n3162#" "Set" 2367.19
cap "a_35902_n82#" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 222.153
cap "VDDD" "a_104066_n18422#" 1955.4
cap "clks" "Bit_4" 50.8748
cap "VCM" "a_2012_n13060#" 0.18791
cap "a_n27278_n3300#" "a_n19818_n3162#" 53.6047
cap "out_10" "Reset" 103.985
cap "a_105342_n4422#" "a_98110_n80#" 4.7907
cap "SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" "Set" 114.786
cap "a_97966_n18540#" "a_96736_n13096#" 243.949
cap "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" "a_42632_n3162#" 993.622
cap "a_99902_n82#" "D_C_7" 1064.13
cap "a_n28998_n80#" "a_n28098_n82#" 222.805
cap "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" "clks" 187.023
cap "VDDD" "SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" 684.985
cap "a_102822_n13192#" "Set" 191.867
cap "a_137050_n18422#" "a_134822_n18190#" 1302.34
cap "Bit_1" "D_C_9" 687.474
cap "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" "a_128736_n13096#" 2089.97
cap "VDDD" "a_73050_n18422#" 4861.33
cap "a_114854_1076#" "VCM" 0.18791
cap "Reset" "a_98110_n80#" 3093.8
cap "VDDD" "a_39602_n3162#" 638.355
cap "VDDD" "a_134822_n18190#" 4287.94
cap "VCM" "out_3" 282.477
cap "a_13810_n3162#" "a_10632_n3162#" 55.9613
cap "a_104578_n314#" "a_98110_n80#" 1.27301
cap "a_106818_n4422#" "a_108182_n3162#" 323.492
cap "a_138678_n18422#" "a_138678_n17162#" 323.492
cap "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" "out_7" 142.346
cap "VDDD" "a_115052_n4460#" 821.215
cap "CK_8" "CK_2" 296.999
cap "a_n27278_n3300#" "a_n29890_n80#" 1.05502
cap "VDDD" "a_41050_n18422#" 4861.33
cap "a_38950_946#" "Reset" 35.9562
cap "a_41050_n18422#" "a_38822_n18190#" 1302.34
cap "VDDD" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 9511.31
cap "VDDD" "a_4790_n4422#" 2991.06
cap "a_102950_n314#" "a_104578_946#" 132.638
cap "a_6002_n18190#" "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 222.086
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" "Set" 114.786
cap "a_15258_n17162#" "Reset" 95.2283
cap "clks" "a_70822_n13192#" 190.167
cap "VDDD" "out_5" 1238.07
cap "CK_1" "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 60.0277
cap "a_96736_n13096#" "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 2089.97
cap "CK_4" "Set" 57.0252
cap "VDDD" "a_100790_n4422#" 2991.06
cap "a_15258_n17162#" "a_6822_n18190#" 53.6047
cap "a_70822_n18190#" "Set" 261.162
cap "a_8578_946#" "Reset" 31.4896
cap "a_3002_n80#" "Reset" 295.977
cap "clks" "a_36722_n3300#" 0.773369
cap "VDDD" "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 4943.22
cap "VDDD" "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 9511.31
cap "a_67902_n82#" "a_72578_n314#" 942.532
cap "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" "Reset" 825.624
cap "D_C_10" "Reset" 1693.98
cap "a_131002_n80#" "a_132790_n4422#" 1.05508
cap "CK_8" "clks" 51.8361
cap "a_n27396_n3162#" "Reset" 991.151
cap "a_72066_n18422#" "Set" 2775.55
cap "a_736_n13096#" "a_6704_n13054#" 1651.66
cap "CK_7" "a_98110_n80#" 149.911
cap "a_70822_n18190#" "a_64736_n13096#" 0.233554
cap "SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" "a_99902_n82#" 0.411602
cap "SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" "Reset" 6.269
cap "Bit_7" "a_67002_n80#" 670.618
cap "a_76034_n314#" "a_69966_n314#" 5.71725
cap "Bit_10" "a_n29890_n80#" 630.797
cap "a_68790_n4422#" "a_68722_n4054#" 558.862
cap "a_64736_n13096#" "a_72066_n18422#" 1.15501
cap "VDDD" "a_136578_946#" 638.355
cap "a_102822_n13192#" "Reset" 573.716
cap "clks" "a_35002_n80#" 106.096
cap "a_130110_n80#" "a_132722_n4054#" 1.31959
cap "VDDD" "a_111258_n17162#" 638.355
cap "Set" "a_n29890_n80#" 494.436
cap "D_C_11" "a_n28098_n82#" 1064.13
cap "a_135602_n3162#" "a_132722_n3300#" 53.6047
cap "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_9342_n4422#" 0.392802
cap "Set" "a_100604_n3162#" 2367.19
cap "VCM" "Bit_7" 2524.91
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "Set" 877.082
cap "a_108034_n314#" "a_99902_n82#" 743.251
cap "a_14282_n13054#" "Reset" 31.4896
cap "clks" "a_4722_n3300#" 0.773369
cap "a_134950_946#" "a_134950_n314#" 309.965
cap "a_14798_n314#" "a_14798_946#" 327.794
cap "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" 593.06
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "a_48898_n18422#" 366.967
cap "clks" "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 187.023
cap "a_14134_n18422#" "a_736_n13850#" 2.95988
cap "VDDD" "a_40066_n18422#" 1955.4
cap "VDDD" "a_140732_n13054#" 2035.36
cap "a_40066_n18422#" "a_38822_n18190#" 777.913
cap "VDDD" "a_76182_n3162#" 638.355
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" "Reset" 6.269
cap "a_6950_946#" "Set" 31.7563
cap "a_131002_n80#" "a_140034_n314#" 1651.66
cap "Bit_7" "a_82854_1076#" 189.019
cap "a_141810_n3162#" "Set" 70.5132
cap "a_130110_n80#" "clks" 24.9964
cap "a_106818_n4422#" "Set" 6.40025
cap "a_68722_n82#" "a_70950_946#" 53.6047
cap "a_38704_n13054#" "a_32736_n13096#" 1651.66
cap "Set" "a_102002_n18190#" 916.043
cap "a_96736_n13096#" "a_106678_n18422#" 1.10325
cap "a_n29890_n80#" "a_n23422_n314#" 1.27301
cap "CK_4" "Reset" 479.771
cap "a_736_n13096#" "a_12918_n14314#" 3.9278
cap "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "Set" 877.082
cap "a_736_n13850#" "SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 0.648788
cap "a_70822_n18190#" "Reset" 652.292
cap "a_2110_n80#" "a_4722_n82#" 0.709444
cap "a_n19818_n3162#" "Reset" 31.4896
cap "a_102704_n13054#" "a_102822_n13946#" 743.251
cap "a_70950_946#" "a_70950_n314#" 309.965
cap "a_35002_n80#" "a_38950_n314#" 4.79034
cap "a_36722_n82#" "D_C_9" 877.854
cap "a_35902_n82#" "a_37966_n314#" 1260.62
cap "a_44034_n314#" "a_45158_946#" 51.1531
cap "a_130110_n80#" "a_147052_n4460#" 665.958
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" "a_38822_n13192#" 0.451977
cap "a_72066_n18422#" "Reset" 112.439
cap "a_n28098_n82#" "a_n19966_n314#" 743.251
cap "a_137050_n17162#" "a_134822_n18190#" 53.6047
cap "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "a_64736_n13096#" 2089.97
cap "a_36722_n4054#" "a_41342_n4422#" 953.462
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_43442_n14314#" 0.263804
cap "VDDD" "a_72578_n314#" 3050.68
cap "a_40578_n314#" "a_38950_n314#" 465.92
cap "a_105342_n4422#" "a_100604_n3162#" 994.035
cap "a_6822_n13946#" "Set" 796.81
cap "a_131002_n80#" "Set" 2479.02
cap "VDDD" "a_73702_n13054#" 638.355
cap "CK_6" "VCM" 894.295
cap "Reset" "a_72578_946#" 31.4896
cap "SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" "a_6890_n14314#" 0.00919551
cap "a_6822_n13946#" "a_6890_n14314#" 558.862
cap "VDDD" "D_C_6" 4553.88
cap "a_103602_n3162#" "a_100604_n3162#" 51.1531
cap "SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" "a_102822_n13946#" 0.411602
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "a_32736_n13096#" 2.23232
cap "SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" "a_50854_1076#" 16.1294
cap "Reset" "a_n29890_n80#" 3093.8
cap "VDDD" "a_68790_n4422#" 2991.06
cap "Reset" "a_100604_n3162#" 991.151
cap "VDDD" "a_1966_n18540#" 821.215
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "Reset" 825.624
cap "clks" "a_16898_n17162#" 24.6248
cap "a_68722_n82#" "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 421.951
cap "a_96736_n13096#" "a_108918_n14314#" 3.9278
cap "a_106818_n4422#" "a_105342_n4422#" 465.92
cap "a_100722_n3300#" "a_108182_n3162#" 53.6047
cap "a_n27278_n4054#" "a_n27278_n3300#" 4248.53
cap "VDDD" "a_37966_n314#" 2035.36
cap "clks" "D_C_8" 22.253
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" "clks" 0.550499
cap "a_n12948_n4460#" "a_n29890_n80#" 665.958
cap "a_134822_n13946#" "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 222.153
cap "a_36722_n4054#" "a_42818_n4422#" 942.532
cap "VDDD" "a_38822_n13192#" 4328.16
cap "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_70950_n314#" 0.263804
cap "a_102950_n314#" "Set" 284.283
cap "out_5" "CK_5" 257.296
cap "a_67002_n80#" "a_73342_n4422#" 1.71603
cap "a_64736_n13096#" "a_66012_n13060#" 365.419
cap "D_C_4" "a_102822_n13946#" 1064.13
cap "a_6950_946#" "Reset" 35.9562
cap "Bit_3" "a_98012_n13060#" 189.019
cap "a_141810_n3162#" "Reset" 35.9562
cap "a_106818_n4422#" "Reset" 971.892
cap "VDDD" "a_12034_n314#" 1995.32
cap "Reset" "a_102002_n18190#" 296.463
cap "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "Reset" 825.624
cap "VDDD" "a_142798_946#" 638.355
cap "a_16898_n18422#" "a_14134_n18422#" 996.805
cap "a_74632_n3162#" "a_76034_n314#" 0.107877
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" "a_48898_n18422#" 0.00919551
cap "SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" "a_46798_n314#" 0.00919551
cap "a_131002_n80#" "Bit_5" 670.618
cap "VCM" "a_736_n13096#" 131.255
cap "clks" "a_6822_n13192#" 162.196
cap "a_77158_946#" "Reset" 61.4518
cap "a_137702_n13054#" "a_134822_n13192#" 53.6047
cap "CK_4" "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 60.0277
cap "a_16898_n18422#" "SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 0.00919551
cap "VDDD" "a_n18190_n3162#" 638.355
cap "clks" "a_64736_n13850#" 190.103
cap "SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" "a_n29890_n80#" 2.4548
cap "a_96736_n13850#" "a_102822_n13946#" 1.15631
cap "a_44034_n314#" "a_44182_n3162#" 0.150814
cap "a_6822_n13946#" "Reset" 301.618
cap "a_131002_n80#" "Reset" 295.977
cap "a_138818_n4422#" "Set" 6.40025
cap "a_134704_n13054#" "SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" 39.1038
cap "a_38822_n13946#" "a_44918_n14314#" 942.532
cap "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" "a_104066_n18422#" 993.622
cap "a_130110_n80#" "a_132722_n3300#" 1.05502
cap "a_4604_n3162#" "a_4722_n4054#" 646.096
cap "a_12034_n314#" "a_9342_n4422#" 0.47491
cap "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" "a_141158_946#" 309.485
cap "Bit_0" "clks" 50.8748
cap "a_36722_n3300#" "a_36790_n4422#" 703.323
cap "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" "a_99902_n82#" 222.153
cap "a_n27278_n4054#" "Set" 916.043
cap "a_36722_n4054#" "a_36722_n3300#" 4248.53
cap "a_108732_n13054#" "a_102822_n13946#" 1260.62
cap "a_78798_n314#" "Set" 992.735
cap "a_n22658_n4422#" "a_n27278_n3300#" 1302.34
cap "a_69962_n3162#" "Set" 31.4896
cap "a_105050_n17162#" "a_102822_n18190#" 53.6047
cap "a_136578_n314#" "a_134950_n314#" 465.92
cap "a_n27278_n82#" "Set" 191.867
cap "a_47910_n13054#" "Set" 31.7563
cap "a_132722_n82#" "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 421.951
cap "a_141810_n3162#" "a_137342_n4422#" 309.965
cap "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_14798_946#" 97.9224
cap "a_12034_n314#" "SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" 39.1038
cap "Bit_9" "a_3002_n80#" 670.618
cap "D_C_1" "clks" 271.669
cap "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" "a_5962_n3162#" 97.9224
cap "VCM" "a_34110_n80#" 105.218
cap "clks" "a_78134_n18422#" 116.915
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" "a_32736_n13096#" 0.0754819
cap "VCM" "a_32736_n13096#" 131.255
cap "D_C_9" "Set" 1152.3
cap "a_66110_n80#" "a_78798_n314#" 1.27113
cap "a_102950_n314#" "Reset" 2434.04
cap "a_44732_n13054#" "a_32736_n13850#" 2.19832
cap "a_35002_n80#" "a_36790_n4422#" 1.05508
cap "a_36722_n4054#" "a_35002_n80#" 6.53918
cap "a_136578_n314#" "a_130110_n80#" 1.27301
cap "VDDD" "a_10818_n4422#" 3040.54
cap "a_48898_n17162#" "a_48898_n18422#" 327.794
cap "a_100722_n3300#" "Set" 261.162
cap "a_75442_n14314#" "a_70704_n13054#" 994.035
cap "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" "a_100790_n4422#" 366.967
cap "a_69962_n3162#" "a_68722_n3300#" 53.6047
cap "a_n27278_n82#" "a_n23422_n314#" 947.465
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "Set" 1083.03
cap "a_104578_n314#" "a_102950_n314#" 465.92
cap "a_37962_n3162#" "Set" 31.4896
cap "a_131002_n80#" "a_137342_n4422#" 1.71603
cap "VDDD" "out_10" 625.28
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" "a_38890_n14314#" 0.00919551
cap "a_142134_n18422#" "a_134822_n18190#" 586.722
cap "a_14134_n18422#" "Set" 2367.19
cap "a_102002_n18190#" "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 222.086
cap "a_43442_n14314#" "a_47910_n13054#" 309.965
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "a_64736_n13096#" 2.23232
cap "a_6822_n13946#" "a_12732_n13054#" 1260.62
cap "VDDD" "a_98110_n80#" 6722.92
cap "a_143910_n13054#" "a_139442_n14314#" 309.965
cap "a_n22658_n4422#" "Set" 328.275
cap "SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" "Set" 114.786
cap "a_n21182_n4422#" "a_n28998_n80#" 1.10325
cap "a_138818_n4422#" "Reset" 971.892
cap "a_75442_n14314#" "a_70822_n13946#" 953.462
cap "VDDD" "a_102890_n14314#" 3000.66
cap "a_104066_n18422#" "a_106678_n18422#" 1215.09
cap "a_9342_n4422#" "a_10818_n4422#" 465.92
cap "a_100722_n82#" "a_102950_946#" 53.6047
cap "a_70822_n13946#" "a_70704_n13054#" 743.251
cap "a_64736_n13850#" "CK_3" 149.911
cap "a_41342_n4422#" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 0.392802
cap "a_77810_n3162#" "Set" 70.5132
cap "a_n27278_n4054#" "Reset" 296.463
cap "a_6002_n18190#" "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 1068.65
cap "a_137702_n13054#" "Reset" 61.4518
cap "a_101966_n314#" "a_100722_n82#" 782.183
cap "a_n27278_n82#" "Reset" 573.716
cap "VDDD" "a_38950_946#" 638.355
cap "Bit_1" "a_32736_n13850#" 630.797
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_38002_n18190#" 1068.65
cap "a_47910_n13054#" "Reset" 35.9562
cap "Bit_6" "a_115052_n4460#" 198.503
cap "a_137050_n18422#" "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 0.392802
cap "VDDD" "a_15258_n17162#" 638.355
cap "a_46282_n13054#" "a_38822_n13192#" 53.6047
cap "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "a_41342_n4422#" 0.263804
cap "a_n26034_n314#" "a_n29890_n80#" 2.19832
cap "a_100722_n3300#" "a_105342_n4422#" 1302.34
cap "VDDD" "a_38890_n14314#" 3000.66
cap "a_n18842_946#" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 309.485
cap "D_C_6" "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 160.963
cap "a_131902_n82#" "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 222.153
cap "VDDD" "a_8578_946#" 638.355
cap "clks" "a_79910_n13054#" 1.36204
cap "a_35902_n82#" "SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" 0.411602
cap "VDDD" "a_3002_n80#" 4122.72
cap "D_C_9" "Reset" 1693.98
cap "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "Bit_7" 768.82
cap "a_134704_n13054#" "a_140732_n13054#" 5.71725
cap "a_76918_n14314#" "Set" 6.40025
cap "VDDD" "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 9511.31
cap "a_143910_n13054#" "clks" 1.36204
cap "VDDD" "D_C_10" 4553.88
cap "out_9" "CK_9" 254.741
cap "a_68722_n3300#" "a_77810_n3162#" 53.6047
cap "a_100722_n3300#" "a_103602_n3162#" 53.6047
cap "CK_6" "out_4" 7.35962
cap "a_133966_n314#" "a_134950_n314#" 1879.13
cap "a_100722_n3300#" "Reset" 652.292
cap "VDDD" "a_n27396_n3162#" 1952.19
cap "a_138678_n18422#" "a_128736_n13850#" 2.99973
cap "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" "a_115052_n4460#" 1302.66
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "Reset" 1972.63
cap "a_136062_n13054#" "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 97.9224
cap "a_130110_n80#" "a_142798_n314#" 1.27113
cap "a_143258_n17162#" "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 309.485
cap "a_5962_n3162#" "Set" 31.4896
cap "a_138818_n4422#" "a_137342_n4422#" 465.92
cap "a_76918_n14314#" "a_64736_n13096#" 3.9278
cap "VDDD" "SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" 493.779
cap "a_14134_n18422#" "Reset" 991.151
cap "Set" "a_83052_n4460#" 0.523944
cap "clks" "Bit_7" 50.8748
cap "VDDD" "a_102822_n13192#" 4328.16
cap "VDDD" "SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" 684.985
cap "a_133966_n314#" "a_130110_n80#" 2.19832
cap "SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" "a_n27278_n82#" 0.451977
cap "a_6822_n18190#" "a_14134_n18422#" 586.722
cap "a_3002_n80#" "a_9342_n4422#" 1.71603
cap "a_n22658_n4422#" "Reset" 2434.04
cap "a_134002_n18190#" "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 222.086
cap "a_78134_n18422#" "a_79258_n17162#" 51.1531
cap "SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" "Reset" 6.269
cap "a_110798_n314#" "a_99902_n82#" 558.862
cap "clks" "a_80898_n17162#" 24.6248
cap "a_70822_n18190#" "a_70002_n18190#" 4248.53
cap "Bit_2" "a_64736_n13096#" 670.618
cap "D_C_7" "a_98110_n80#" 214.679
cap "Set" "a_69966_n314#" 2570.56
cap "a_6002_n18190#" "a_10678_n18422#" 942.532
cap "a_n21182_n4422#" "a_n21368_n3162#" 1215.09
cap "a_39602_n3162#" "a_36722_n3300#" 53.6047
cap "out_3" "CK_3" 257.296
cap "VDDD" "a_14282_n13054#" 638.355
cap "a_66110_n80#" "a_83052_n4460#" 665.958
cap "a_136066_n18422#" "a_134822_n18190#" 777.913
cap "VDDD" "SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" 684.985
cap "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_13158_946#" 309.485
cap "a_6822_n18190#" "SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 0.451977
cap "a_77810_n3162#" "Reset" 35.9562
cap "a_2110_n80#" "a_10632_n3162#" 2.95988
cap "SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" "a_3002_n80#" 29.3532
cap "a_68790_n4422#" "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 366.967
cap "a_70002_n18190#" "a_72066_n18422#" 1260.62
cap "a_11442_n14314#" "a_14282_n13054#" 132.638
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "a_47258_n17162#" 309.485
cap "VDDD" "SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" 493.779
cap "a_102822_n13192#" "a_105702_n13054#" 53.6047
cap "a_66110_n80#" "a_69966_n314#" 2.19832
cap "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" "a_36722_n3300#" 881.485
cap "CK_9" "a_34110_n80#" 149.911
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "CK_7" 0.101589
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" 593.06
cap "VDDD" "CK_4" 1156.92
cap "a_140918_n14314#" "a_128736_n13850#" 1.27301
cap "SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" "Set" 114.786
cap "VCM" "a_2110_n80#" 105.218
cap "VDDD" "a_98012_n13060#" 2946.8
cap "VDDD" "a_70822_n18190#" 4287.94
cap "VDDD" "a_n19818_n3162#" 638.355
cap "a_4604_n3162#" "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 1688.55
cap "a_76918_n14314#" "Reset" 971.892
cap "a_9702_n13054#" "Reset" 61.4518
cap "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "a_36722_n3300#" 421.9
cap "clks" "a_102822_n13946#" 131.494
cap "clks" "a_144898_n17162#" 24.6248
cap "VDDD" "a_72066_n18422#" 1955.4
cap "a_128736_n13850#" "a_129966_n18540#" 665.958
cap "CK_6" "clks" 22.253
cap "a_35002_n80#" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 2089.97
cap "a_74632_n3162#" "a_68604_n3162#" 5.71725
cap "a_8066_n18422#" "a_14134_n18422#" 5.71725
cap "VDDD" "a_72578_946#" 638.355
cap "Set" "a_65966_n18540#" 0.523944
cap "a_2110_n80#" "SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" 0.648788
cap "SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" "a_70704_n13054#" 39.1038
cap "a_4722_n3300#" "a_4790_n4422#" 703.323
cap "SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" "a_98110_n80#" 2.4548
cap "VDDD" "a_n29890_n80#" 6722.92
cap "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" "a_4722_n4054#" 222.086
cap "VDDD" "a_100604_n3162#" 1952.19
cap "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_73342_n4422#" 0.392802
cap "a_138678_n17162#" "Reset" 31.4896
cap "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "a_35002_n80#" 2.23232
cap "a_105050_n18422#" "a_102002_n18190#" 953.462
cap "VCM" "a_99002_n80#" 131.255
cap "a_70002_n18190#" "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 1068.65
cap "CK_3" "Bit_7" 495.743
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" 374.416
cap "a_102822_n18190#" "SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 0.451977
cap "a_8062_n13054#" "Set" 31.4896
cap "a_2110_n80#" "a_19052_n4460#" 665.958
cap "a_42678_n18422#" "a_32736_n13850#" 2.99973
cap "VDDD" "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 9511.31
cap "Reset" "a_69966_n314#" 112.914
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_38822_n18190#" 881.485
cap "a_n27396_n3162#" "a_n24398_n3162#" 51.1531
cap "a_64736_n13096#" "a_65966_n18540#" 243.949
cap "D_C_1" "CK_1" 423.733
cap "a_8062_n13054#" "a_6890_n14314#" 327.794
cap "D_C_6" "Bit_4" 687.474
cap "a_134950_946#" "a_132722_n82#" 53.6047
cap "a_74818_n4422#" "a_73342_n4422#" 465.92
cap "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_4722_n3300#" 881.485
cap "a_141810_n3162#" "a_138632_n3162#" 55.9613
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" "a_n27396_n3162#" 1688.55
cap "a_15258_n17162#" "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 309.485
cap "a_108034_n314#" "a_98110_n80#" 4.70301
cap "clks" "a_48898_n18422#" 299.526
cap "VDDD" "a_6950_946#" 638.355
cap "VDDD" "a_141810_n3162#" 638.355
cap "a_70822_n13946#" "SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" 0.411602
cap "VDDD" "a_106818_n4422#" 3040.54
cap "a_736_n13096#" "clks" 253.096
cap "a_n26038_n3162#" "a_n27278_n3300#" 53.6047
cap "a_n26034_n314#" "a_n27278_n82#" 782.183
cap "a_n17202_946#" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 97.9224
cap "VDDD" "a_102002_n18190#" 3431.41
cap "out_7" "Bit_7" 230.932
cap "VDDD" "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 9511.31
cap "a_n25050_n314#" "a_n29890_n80#" 1.42846
cap "a_136578_946#" "a_134950_n314#" 132.638
cap "SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" "Reset" 6.269
cap "a_12034_n314#" "a_5966_n314#" 5.71725
cap "a_138678_n18422#" "Set" 6.40025
cap "Set" "a_100722_n4054#" 916.043
cap "a_44034_n314#" "a_38950_n314#" 994.035
cap "VDDD" "a_77158_946#" 638.355
cap "Set" "a_112898_n17162#" 31.4896
cap "a_131002_n80#" "a_138632_n3162#" 1.15501
cap "Bit_5" "a_146854_1076#" 189.019
cap "a_74632_n3162#" "Set" 2775.55
cap "a_70822_n13192#" "a_73702_n13054#" 53.6047
cap "a_6002_n18190#" "a_9050_n18422#" 953.462
cap "VDDD" "SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" 684.985
cap "VDDD" "a_6822_n13946#" 3436.58
cap "CK_11" "D_C_11" 795.115
cap "VDDD" "a_131002_n80#" 4122.72
cap "a_67902_n82#" "a_78798_n314#" 558.862
cap "a_4604_n3162#" "Set" 2367.19
cap "a_138678_n18422#" "a_128736_n13096#" 1.10325
cap "a_6822_n13946#" "a_11442_n14314#" 953.462
cap "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" "a_98110_n80#" 7.20002
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "a_48898_n17162#" 97.9224
cap "a_80898_n18422#" "Set" 1095.88
cap "a_106632_n3162#" "a_98110_n80#" 2.95988
cap "a_140918_n14314#" "a_134822_n13192#" 947.465
cap "a_99902_n82#" "a_100722_n82#" 4248.53
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" "SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" 374.416
cap "clks" "a_34110_n80#" 24.9964
cap "a_44732_n13054#" "Set" 2570.56
cap "a_12034_n314#" "a_13158_946#" 51.1531
cap "a_74632_n3162#" "a_66110_n80#" 2.95988
cap "SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 374.416
cap "VDDD" "a_66012_n13060#" 2946.8
cap "clks" "a_32736_n13096#" 253.096
cap "Set" "a_76034_n314#" 1287.2
cap "a_n27278_n82#" "a_n23422_946#" 53.6047
cap "a_110282_n13054#" "a_107442_n14314#" 132.638
cap "VCM" "a_67002_n80#" 131.255
cap "a_64736_n13096#" "a_80898_n18422#" 1.05508
cap "a_68722_n3300#" "a_74632_n3162#" 777.913
cap "a_n26038_n3162#" "Set" 31.4896
cap "SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" "a_134822_n18190#" 0.451977
cap "a_96736_n13850#" "SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 0.648788
cap "a_96736_n13096#" "a_102822_n13946#" 222.805
cap "a_102890_n14314#" "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 366.967
cap "SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" "a_102704_n13054#" 39.1038
cap "a_3902_n82#" "Set" 796.81
cap "a_138818_n4422#" "a_140182_n3162#" 323.492
cap "a_64736_n13850#" "a_73050_n18422#" 4.7907
cap "VDDD" "a_102950_n314#" 4887.46
cap "a_105342_n4422#" "a_100722_n4054#" 953.462
cap "a_4722_n4054#" "Set" 916.043
cap "a_140918_n14314#" "Set" 6.40025
cap "a_66110_n80#" "a_76034_n314#" 4.70301
cap "a_67002_n80#" "a_82854_1076#" 365.216
cap "a_138678_n18422#" "Reset" 971.892
cap "a_134704_n13054#" "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 1725.39
cap "a_111910_n13054#" "a_107442_n14314#" 309.965
cap "Set" "a_129966_n18540#" 0.523944
cap "Reset" "a_100722_n4054#" 296.463
cap "a_134950_n314#" "D_C_6" 0.416157
cap "a_44918_n14314#" "a_38822_n13192#" 947.465
cap "a_32736_n13850#" "Set" 494.436
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" "a_n29890_n80#" 7.20002
cap "a_34110_n80#" "a_38950_n314#" 1.42846
cap "a_35002_n80#" "a_37966_n314#" 7.657
cap "a_35902_n82#" "D_C_9" 1064.13
cap "VCM" "a_82854_1076#" 0.18791
cap "a_44732_n13054#" "a_43442_n14314#" 1879.13
cap "a_16898_n18422#" "a_736_n13850#" 2.7929
cap "a_140918_n14314#" "a_128736_n13096#" 3.9278
cap "a_138818_n4422#" "a_138632_n3162#" 1215.09
cap "a_36604_n3162#" "a_36790_n4422#" 996.805
cap "a_78134_n18422#" "a_73050_n18422#" 994.035
cap "a_36722_n4054#" "a_36604_n3162#" 646.096
cap "a_74632_n3162#" "Reset" 112.439
cap "CK_10" "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 52.3849
cap "clks" "a_15910_n13054#" 1.36204
cap "VDDD" "a_138818_n4422#" 3040.54
cap "Bit_6" "a_98110_n80#" 630.797
cap "a_1966_n18540#" "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 1302.66
cap "a_40578_n314#" "a_37966_n314#" 1215.09
cap "a_4604_n3162#" "Reset" 991.151
cap "a_130110_n80#" "D_C_6" 214.679
cap "VCM" "a_130012_n13060#" 0.18791
cap "a_128736_n13096#" "a_129966_n18540#" 243.949
cap "a_80898_n18422#" "Reset" 7.79899
cap "VDDD" "a_n27278_n4054#" 3431.41
cap "VDDD" "a_78798_n314#" 3000.66
cap "VDDD" "a_69962_n3162#" 638.355
cap "VDDD" "a_137702_n13054#" 638.355
cap "VDDD" "a_n27278_n82#" 4328.16
cap "a_136578_n314#" "a_132722_n82#" 947.465
cap "a_44732_n13054#" "Reset" 112.914
cap "a_70002_n18190#" "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 222.086
cap "a_102822_n13192#" "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 421.951
cap "a_96736_n13850#" "a_102704_n13054#" 4.70301
cap "VDDD" "a_47910_n13054#" 638.355
cap "Reset" "a_76034_n314#" 984.662
cap "a_96736_n13850#" "a_102822_n18190#" 1.05502
cap "a_n17202_n314#" "a_n17202_946#" 327.794
cap "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" "a_98110_n80#" 1008.65
cap "a_3902_n82#" "Reset" 301.618
cap "a_43442_n14314#" "a_32736_n13850#" 1.42846
cap "a_102704_n13054#" "a_108732_n13054#" 5.71725
cap "VDDD" "D_C_9" 4553.88
cap "VCM" "a_96736_n13850#" 105.218
cap "a_4722_n4054#" "Reset" 296.463
cap "a_140918_n14314#" "Reset" 971.892
cap "a_n13146_1076#" "VCM" 0.18791
cap "a_102950_n314#" "D_C_7" 0.416157
cap "a_5966_n314#" "a_3002_n80#" 7.657
cap "VDDD" "a_100722_n3300#" 4287.94
cap "a_5966_n314#" "D_C_10" 993.622
cap "SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" "a_110134_n18422#" 39.1038
cap "VDDD" "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 4943.22
cap "a_96736_n13850#" "SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" 2.4548
cap "a_n25050_n314#" "a_n27278_n82#" 1302.34
cap "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "a_70890_n14314#" 366.967
cap "VDDD" "a_37962_n3162#" 638.355
cap "clks" "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 90.1819
cap "Bit_4" "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 768.82
cap "VDDD" "a_14134_n18422#" 1952.19
cap "a_100722_n3300#" "a_109810_n3162#" 53.6047
cap "a_32736_n13850#" "Reset" 3093.8
cap "a_98012_n13060#" "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 1338.26
cap "a_67902_n82#" "a_69966_n314#" 1260.62
cap "a_144898_n18422#" "a_128736_n13850#" 2.7929
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "D_C_3" 173.058
cap "VDDD" "a_n22658_n4422#" 4861.33
cap "a_736_n13850#" "Set" 494.436
cap "VDDD" "SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 493.779
cap "a_68722_n82#" "a_72578_n314#" 947.465
cap "a_46134_n18422#" "a_32736_n13850#" 2.95988
cap "a_96736_n13850#" "D_C_4" 214.679
cap "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" "a_112898_n17162#" 97.9224
cap "a_128736_n13850#" "a_134822_n13192#" 0.709444
cap "a_111910_n13054#" "Set" 31.7563
cap "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_6950_n314#" 0.263804
cap "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" "a_100604_n3162#" 1688.55
cap "a_72578_n314#" "a_70950_n314#" 465.92
cap "a_736_n13850#" "a_6890_n14314#" 1.27113
cap "VDDD" "a_77810_n3162#" 638.355
cap "a_106632_n3162#" "a_100604_n3162#" 5.71725
cap "Bit_10" "CK_10" 432.659
cap "SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" "a_78798_n314#" 0.00919551
cap "a_112898_n18422#" "SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 0.00919551
cap "D_C_4" "a_108732_n13054#" 993.622
cap "clks" "a_75442_n14314#" 0.542475
cap "a_2110_n80#" "clks" 24.9964
cap "a_131002_n80#" "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 2.23232
cap "a_4722_n3300#" "a_10818_n4422#" 947.465
cap "a_n28098_n82#" "a_n29890_n80#" 1.15631
cap "a_736_n13096#" "a_6002_n18190#" 6.53918
cap "CK_10" "Set" 509.253
cap "D_C_5" "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 173.058
cap "a_38822_n13946#" "a_32736_n13096#" 222.805
cap "a_132722_n82#" "a_142798_n314#" 703.323
cap "a_136578_n314#" "a_131902_n82#" 942.532
cap "D_C_2" "a_32736_n13096#" 432.987
cap "a_128736_n13850#" "Set" 494.436
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "CK_2" 60.0277
cap "a_41702_n13054#" "a_38822_n13192#" 53.6047
cap "VCM" "CK_9" 894.295
cap "Bit_6" "CK_4" 495.743
cap "VDDD" "a_76918_n14314#" 3050.68
cap "a_106818_n4422#" "a_106632_n3162#" 1215.09
cap "a_136066_n18422#" "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 993.622
cap "VDDD" "a_9702_n13054#" 638.355
cap "a_36722_n82#" "Set" 191.867
cap "a_102822_n18190#" "a_110134_n18422#" 586.722
cap "SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" "a_100790_n4422#" 0.00919551
cap "a_133966_n314#" "a_132722_n82#" 782.183
cap "a_34110_n80#" "a_36790_n4422#" 2.7929
cap "a_9050_n17162#" "Set" 70.5132
cap "a_36722_n4054#" "a_34110_n80#" 1.31959
cap "a_76918_n14314#" "a_76732_n13054#" 1215.09
cap "a_142282_n13054#" "a_139442_n14314#" 132.638
cap "a_n13146_1076#" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 1338.26
cap "a_110282_n13054#" "Reset" 31.4896
cap "a_96736_n13850#" "a_108732_n13054#" 2.19832
cap "Bit_0" "a_1966_n18540#" 198.503
cap "a_138678_n17162#" "a_137050_n18422#" 132.638
cap "clks" "a_70822_n13946#" 152.98
cap "VDDD" "a_5962_n3162#" 638.355
cap "a_42678_n18422#" "Set" 6.40025
cap "a_128736_n13850#" "a_128736_n13096#" 6834.76
cap "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" "a_102002_n18190#" 1068.65
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" "a_n27278_n4054#" 222.086
cap "VDDD" "a_83052_n4460#" 821.215
cap "VDDD" "Bit_2" 3523.57
cap "a_99002_n80#" "clks" 106.096
cap "a_32736_n13096#" "a_33966_n18540#" 243.949
cap "Bit_10" "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 0.607243
cap "a_108034_n314#" "a_102950_n314#" 994.035
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "clks" 90.1819
cap "a_39602_n3162#" "a_36604_n3162#" 51.1531
cap "SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" "a_67002_n80#" 0.0754819
cap "a_102822_n13192#" "a_108918_n14314#" 947.465
cap "Set" "a_107442_n14314#" 284.283
cap "VDDD" "a_138678_n17162#" 638.355
cap "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" "Set" 1231.93
cap "a_n18842_946#" "a_n19966_n314#" 51.1531
cap "a_736_n13850#" "Reset" 3093.8
cap "VCM" "out_4" 282.477
cap "a_78798_n314#" "a_78798_946#" 327.794
cap "VDDD" "a_69966_n314#" 2035.36
cap "a_74678_n17162#" "Reset" 31.4896
cap "a_111910_n13054#" "Reset" 35.9562
cap "a_132790_n4422#" "Set" 1095.88
cap "a_6822_n18190#" "a_736_n13850#" 1.05502
cap "a_112898_n18422#" "a_102822_n18190#" 703.323
cap "a_99002_n80#" "a_101966_n314#" 7.657
cap "a_3002_n80#" "a_4722_n3300#" 0.233554
cap "a_134822_n13946#" "a_140918_n14314#" 942.532
cap "a_16898_n18422#" "Set" 1095.88
cap "a_110798_n314#" "a_98110_n80#" 1.27113
cap "Reset" "a_104578_946#" 31.4896
cap "a_144898_n17162#" "a_134822_n18190#" 53.6047
cap "CK_10" "Reset" 1001.76
cap "Set" "a_68604_n3162#" 2367.19
cap "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "a_36604_n3162#" 1688.55
cap "a_18854_1076#" "a_2110_n80#" 512.593
cap "a_14798_n314#" "a_4722_n82#" 703.323
cap "a_6950_946#" "a_5966_n314#" 72.9843
cap "VDDD" "SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" 493.779
cap "a_140732_n13054#" "a_143910_n13054#" 72.9843
cap "a_128736_n13850#" "Reset" 3093.8
cap "a_104578_n314#" "a_104578_946#" 323.492
cap "a_131902_n82#" "a_142798_n314#" 558.862
cap "a_n27278_n3300#" "Set" 261.162
cap "out_4" "D_C_4" 10.0971
cap "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_67002_n80#" 2089.97
cap "a_35002_n80#" "SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" 29.3532
cap "a_36722_n82#" "Reset" 573.716
cap "a_74632_n3162#" "a_68722_n4054#" 1260.62
cap "a_66110_n80#" "a_68604_n3162#" 2.95988
cap "a_9050_n17162#" "Reset" 35.9562
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" "a_n22658_n4422#" 0.263804
cap "a_73050_n17162#" "a_73050_n18422#" 309.965
cap "a_44034_n314#" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 1725.39
cap "a_130110_n80#" "SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" 0.648788
cap "a_133966_n314#" "a_131902_n82#" 1260.62
cap "a_96736_n13850#" "a_110134_n18422#" 2.95988
cap "a_68722_n3300#" "a_68604_n3162#" 586.722
cap "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "a_14134_n18422#" 1688.55
cap "a_42678_n18422#" "Reset" 971.892
cap "a_38002_n18190#" "a_32736_n13850#" 1.31959
cap "a_144898_n18422#" "Set" 1095.88
cap "a_9050_n17162#" "a_6822_n18190#" 53.6047
cap "a_130110_n80#" "SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" 2.4548
cap "a_102002_n18190#" "a_106678_n18422#" 942.532
cap "a_74818_n4422#" "a_67002_n80#" 1.10325
cap "a_140034_n314#" "Set" 1287.2
cap "a_105342_n4422#" "a_108182_n3162#" 132.638
cap "VDDD" "a_65966_n18540#" 821.215
cap "a_67902_n82#" "a_76034_n314#" 743.251
cap "a_12034_n314#" "a_12182_n3162#" 0.150814
cap "clks" "a_67002_n80#" 106.096
cap "a_134822_n13192#" "Set" 191.867
cap "a_12732_n13054#" "a_736_n13850#" 2.19832
cap "clks" "a_102822_n18190#" 97.9148
cap "a_8578_946#" "a_8578_n314#" 323.492
cap "VDDD" "a_146854_1076#" 2946.76
cap "Reset" "a_107442_n14314#" 2434.04
cap "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 374.416
cap "a_12034_n314#" "a_6950_n314#" 994.035
cap "a_8066_n18422#" "a_736_n13850#" 2.95988
cap "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" "Reset" 2185.71
cap "out_2" "Set" 1409.03
cap "a_8578_n314#" "a_3002_n80#" 3.9278
cap "VDDD" "a_8062_n13054#" 638.355
cap "a_42678_n18422#" "a_42678_n17162#" 323.492
cap "a_132790_n4422#" "Reset" 7.79899
cap "a_108182_n3162#" "Reset" 31.4896
cap "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_82854_1076#" 1338.26
cap "VCM" "clks" 775.976
cap "a_144898_n18422#" "a_128736_n13096#" 1.05508
cap "a_134704_n13054#" "a_137702_n13054#" 51.1531
cap "Bit_10" "Set" 519.371
cap "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" "a_69962_n3162#" 97.9224
cap "a_105050_n17162#" "a_104066_n18422#" 55.9613
cap "a_134002_n18190#" "clks" 299.027
cap "a_16898_n18422#" "Reset" 7.79899
cap "a_138678_n18422#" "a_137050_n18422#" 465.92
cap "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "out_9" 142.346
cap "a_134822_n13192#" "a_128736_n13096#" 3.49428
cap "a_112898_n18422#" "a_96736_n13850#" 2.7929
cap "out_1" "Set" 1409.03
cap "a_n27278_n82#" "a_n28098_n82#" 4248.53
cap "Reset" "a_68604_n3162#" 991.151
cap "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "a_70822_n13192#" 421.951
cap "a_16898_n18422#" "a_6822_n18190#" 703.323
cap "a_38704_n13054#" "a_38822_n13946#" 743.251
cap "a_6890_n14314#" "Set" 992.735
cap "a_102890_n14314#" "a_104062_n13054#" 327.794
cap "a_70002_n18190#" "a_80898_n18422#" 558.862
cap "a_136578_946#" "a_132722_n82#" 53.6047
cap "VDDD" "a_138678_n18422#" 3040.54
cap "VDDD" "a_100722_n4054#" 3431.41
cap "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" "a_100722_n3300#" 421.9
cap "a_132722_n4054#" "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 1068.65
cap "a_n17202_n314#" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 366.967
cap "a_n27278_n3300#" "Reset" 652.292
cap "a_64736_n13096#" "Set" 2479.02
cap "a_100722_n3300#" "a_106632_n3162#" 777.913
cap "VDDD" "a_112898_n17162#" 638.355
cap "a_66110_n80#" "Set" 494.436
cap "a_96736_n13096#" "SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 0.0754819
cap "a_132604_n3162#" "a_132722_n4054#" 646.096
cap "a_9050_n17162#" "a_8066_n18422#" 55.9613
cap "clks" "D_C_4" 271.995
cap "a_128736_n13096#" "Set" 2479.02
cap "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" "a_102950_n314#" 0.263804
cap "a_68722_n3300#" "Set" 261.162
cap "a_19052_n4460#" "clks" 17.2168
cap "VDDD" "a_74632_n3162#" 1955.4
cap "Set" "a_n23422_n314#" 6.40025
cap "a_144898_n18422#" "Reset" 7.79899
cap "out_8" "Set" 85.9241
cap "a_34110_n80#" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 1008.65
cap "VDDD" "a_4604_n3162#" 1952.19
cap "a_32736_n13096#" "a_41050_n18422#" 1.71603
cap "a_140034_n314#" "Reset" 984.662
cap "a_12182_n3162#" "a_10818_n4422#" 323.492
cap "VDDD" "a_80898_n18422#" 2991.06
cap "a_134822_n13192#" "Reset" 573.716
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" "a_32736_n13850#" 2.4548
cap "a_43442_n14314#" "Set" 284.283
cap "a_36722_n82#" "a_46798_n314#" 703.323
cap "clks" "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 187.023
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "D_C_2" 173.058
cap "a_48898_n17162#" "clks" 24.6248
cap "out_2" "Reset" 1019.42
cap "a_68722_n3300#" "a_66110_n80#" 1.05502
cap "VDDD" "a_44732_n13054#" 2035.36
cap "D_C_10" "Bit_0" 687.474
cap "VDDD" "a_76034_n314#" 1995.32
cap "Bit_5" "Set" 505.241
cap "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "a_34110_n80#" 7.20002
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_34012_n13060#" 1338.26
cap "a_105342_n4422#" "Set" 328.275
cap "clks" "a_96736_n13850#" 170.16
cap "a_114854_1076#" "a_98110_n80#" 512.593
cap "a_134822_n13946#" "a_128736_n13850#" 1.15631
cap "VDDD" "a_n26038_n3162#" 638.355
cap "a_100722_n82#" "a_98110_n80#" 0.709444
cap "CK_6" "D_C_6" 607.776
cap "Bit_10" "Reset" 528.45
cap "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" "a_147052_n4460#" 1302.66
cap "a_76182_n3162#" "a_73342_n4422#" 132.638
cap "VDDD" "a_3902_n82#" 3436.58
cap "a_14282_n13054#" "a_6822_n13192#" 53.6047
cap "VCM" "a_n28998_n80#" 131.255
cap "clks" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 187.023
cap "a_102822_n13192#" "a_104062_n13054#" 53.6047
cap "a_70822_n18190#" "SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" 0.451977
cap "a_14798_n314#" "a_2110_n80#" 1.27113
cap "a_18854_1076#" "VCM" 0.18791
cap "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_4722_n82#" 421.951
cap "VDDD" "a_4722_n4054#" 3431.41
cap "VDDD" "a_140918_n14314#" 3050.68
cap "Reset" "Set" 22478.6
cap "a_40578_946#" "a_38950_n314#" 132.638
cap "a_4604_n3162#" "a_9342_n4422#" 994.035
cap "out_1" "Reset" 1019.42
cap "clks" "a_108732_n13054#" 29.4186
cap "a_131002_n80#" "a_134950_n314#" 4.79034
cap "Bit_10" "a_n12948_n4460#" 198.503
cap "a_6822_n18190#" "Set" 261.162
cap "a_96736_n13096#" "a_102704_n13054#" 1651.66
cap "a_104578_n314#" "Set" 6.40025
cap "a_46134_n18422#" "Set" 2367.19
cap "VDDD" "a_129966_n18540#" 821.215
cap "D_C_6" "a_132722_n82#" 877.854
cap "a_64736_n13096#" "Reset" 295.977
cap "a_n12948_n4460#" "Set" 0.523944
cap "a_96736_n13096#" "a_102822_n18190#" 0.233554
cap "a_112898_n18422#" "a_110134_n18422#" 996.805
cap "VDDD" "a_32736_n13850#" 6722.97
cap "a_140034_n314#" "a_137342_n4422#" 0.47491
cap "SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 593.06
cap "Reset" "a_66110_n80#" 3093.8
cap "a_6822_n13946#" "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 222.153
cap "a_32736_n13850#" "a_38822_n18190#" 1.05502
cap "a_44034_n314#" "a_37966_n314#" 5.71725
cap "a_133962_n3162#" "a_132722_n3300#" 53.6047
cap "a_128736_n13096#" "Reset" 295.977
cap "Bit_8" "out_2" 2067.76
cap "a_68722_n3300#" "Reset" 652.292
cap "VCM" "a_96736_n13096#" 131.255
cap "VDDD" "Bit_1" 3523.57
cap "a_131002_n80#" "a_130110_n80#" 6834.59
cap "a_42678_n18422#" "a_38002_n18190#" 942.532
cap "Reset" "a_n23422_n314#" 971.892
cap "a_n21182_n4422#" "a_n19818_n3162#" 323.492
cap "a_70822_n18190#" "a_64736_n13850#" 1.05502
cap "a_9342_n4422#" "a_4722_n4054#" 953.462
cap "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" "a_100722_n3300#" 881.485
cap "out_8" "Reset" 103.985
cap "a_8578_946#" "a_6950_n314#" 132.638
cap "a_6950_n314#" "a_3002_n80#" 4.79034
cap "a_68722_n82#" "a_72578_946#" 53.6047
cap "SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" "a_98110_n80#" 0.648788
cap "a_96736_n13096#" "SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" 29.3532
cap "SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" "a_3902_n82#" 0.411602
cap "a_6950_n314#" "D_C_10" 0.416157
cap "a_64736_n13850#" "a_72066_n18422#" 2.95988
cap "a_99002_n80#" "a_99902_n82#" 222.805
cap "a_40066_n18422#" "a_32736_n13096#" 1.15501
cap "a_134704_n13054#" "a_138678_n17162#" 0.150814
cap "a_43442_n14314#" "Reset" 2434.04
cap "a_736_n13096#" "a_1966_n18540#" 243.949
cap "a_72578_946#" "a_70950_n314#" 132.638
cap "Set" "a_137342_n4422#" 328.275
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_41702_n13054#" 309.485
cap "SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" "a_76034_n314#" 39.1038
cap "CK_7" "Set" 509.253
cap "a_142798_946#" "a_132722_n82#" 53.6047
cap "Bit_8" "Set" 505.241
cap "Bit_5" "Reset" 533.611
cap "clks" "CK_9" 22.253
cap "a_105342_n4422#" "Reset" 2434.04
cap "a_134822_n18190#" "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 421.9
cap "a_96736_n13096#" "D_C_4" 432.987
cap "a_n21182_n4422#" "a_n29890_n80#" 2.99973
cap "a_n13146_1076#" "a_n28998_n80#" 365.216
cap "a_12732_n13054#" "Set" 2570.56
cap "a_70822_n18190#" "a_78134_n18422#" 586.722
cap "a_103602_n3162#" "Reset" 95.2283
cap "a_51052_n4460#" "Set" 0.523944
cap "a_8066_n18422#" "Set" 2775.55
cap "a_n28998_n80#" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 2089.97
cap "clks" "a_110134_n18422#" 101.797
cap "a_78134_n18422#" "a_72066_n18422#" 5.71725
cap "a_132722_n3300#" "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 881.485
cap "VDDD" "a_110282_n13054#" 638.355
cap "a_74678_n18422#" "a_73050_n18422#" 465.92
cap "a_6822_n18190#" "Reset" 652.292
cap "out_5" "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 145.264
cap "a_104578_n314#" "Reset" 971.892
cap "a_46134_n18422#" "Reset" 991.151
cap "a_132604_n3162#" "a_132722_n3300#" 586.722
cap "Set" "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 1083.03
cap "Bit_8" "out_8" 230.932
cap "a_42678_n17162#" "Reset" 31.4896
cap "a_37962_n3162#" "a_36722_n3300#" 53.6047
cap "a_134822_n13946#" "a_134822_n13192#" 4248.53
cap "a_68722_n82#" "a_77158_946#" 53.6047
cap "a_70704_n13054#" "a_73050_n18422#" 0.47491
cap "a_131902_n82#" "D_C_6" 1064.13
cap "Set" "a_46798_n314#" 992.735
cap "a_96736_n13850#" "a_96736_n13096#" 6834.76
cap "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "a_64736_n13850#" 1008.65
cap "a_34110_n80#" "a_37966_n314#" 2.19832
cap "a_35002_n80#" "D_C_9" 432.987
cap "a_35902_n82#" "a_36722_n82#" 4248.53
cap "a_138818_n4422#" "a_130110_n80#" 2.99973
cap "Reset" "a_106678_n17162#" 31.4896
cap "VDDD" "a_736_n13850#" 6722.97
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" "a_n26038_n3162#" 97.9224
cap "a_134890_n14314#" "SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" 0.00919551
cap "VDDD" "a_74678_n17162#" 638.355
cap "a_11442_n14314#" "a_736_n13850#" 1.42846
cap "VDDD" "a_111910_n13054#" 638.355
cap "a_38704_n13054#" "a_41050_n18422#" 0.47491
cap "SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" "a_6822_n13192#" 0.451977
cap "a_32736_n13096#" "a_38822_n13192#" 3.49428
cap "a_2110_n80#" "a_4790_n4422#" 2.7929
cap "a_6822_n13946#" "a_6822_n13192#" 4248.53
cap "D_C_6" "out_6" 46.3644
cap "a_96736_n13096#" "a_108732_n13054#" 7.657
cap "a_112898_n18422#" "clks" 299.526
cap "a_137050_n18422#" "a_128736_n13850#" 4.7907
cap "a_68604_n3162#" "a_68722_n4054#" 646.096
cap "a_134822_n13946#" "Set" 796.81
cap "a_102890_n14314#" "a_102822_n13946#" 558.862
cap "CK_7" "Reset" 1001.76
cap "Reset" "a_137342_n4422#" 2434.04
cap "Bit_8" "Reset" 542.69
cap "VDDD" "a_104578_946#" 638.355
cap "VDDD" "CK_10" 2643.99
cap "clks" "a_139442_n14314#" 0.542475
cap "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_2110_n80#" 1008.65
cap "a_12034_n314#" "a_4722_n82#" 587.173
cap "VDDD" "a_128736_n13850#" 6722.97
cap "a_70822_n13192#" "a_76918_n14314#" 947.465
cap "out_11" "Set" 85.9241
cap "a_12732_n13054#" "Reset" 112.914
cap "a_132722_n4054#" "clks" 206.889
cap "a_38002_n18190#" "Set" 916.043
cap "a_8066_n18422#" "Reset" 112.439
cap "clks" "CK_2" 22.253
cap "a_64736_n13850#" "a_66012_n13060#" 512.361
cap "a_134822_n13946#" "a_128736_n13096#" 222.805
cap "VDDD" "a_36722_n82#" 4328.16
cap "a_99002_n80#" "a_115052_n4460#" 243.614
cap "clks" "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 187.023
cap "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "a_41050_n18422#" 0.263804
cap "VDDD" "a_9050_n17162#" 638.355
cap "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" "a_100722_n4054#" 222.086
cap "a_n21368_n3162#" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 993.622
cap "a_4604_n3162#" "a_7602_n3162#" 51.1531
cap "a_8066_n18422#" "a_6822_n18190#" 777.913
cap "a_106632_n3162#" "a_100722_n4054#" 1260.62
cap "a_n26034_n314#" "Set" 2570.56
cap "a_6822_n13946#" "D_C_1" 1064.13
cap "Reset" "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 1972.63
cap "VDDD" "a_42678_n18422#" 3040.54
cap "a_42678_n18422#" "a_38822_n18190#" 947.465
cap "a_2012_n13060#" "SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" 16.1294
cap "a_99002_n80#" "a_100790_n4422#" 1.05508
cap "a_6950_946#" "a_6950_n314#" 309.965
cap "VDDD" "a_107442_n14314#" 4887.46
cap "VDDD" "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 4943.22
cap "D_C_5" "a_139442_n14314#" 0.416157
cap "CK_8" "Bit_2" 139.023
cap "a_102822_n13192#" "a_102822_n13946#" 4248.53
cap "VDDD" "a_132790_n4422#" 2991.06
cap "a_102704_n13054#" "a_104066_n18422#" 0.107877
cap "VDDD" "a_108182_n3162#" 638.355
cap "a_70822_n18190#" "a_80898_n17162#" 53.6047
cap "Bit_8" "a_50854_1076#" 189.019
cap "SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" "a_100604_n3162#" 39.1038
cap "Bit_9" "out_1" 2067.76
cap "CK_11" "a_n29890_n80#" 149.911
cap "Bit_9" "Set" 505.241
cap "a_n26034_n314#" "a_n23422_n314#" 1215.09
cap "a_67902_n82#" "Set" 796.81
cap "Bit_3" "CK_7" 139.023
cap "Set" "a_68722_n4054#" 916.043
cap "a_38704_n13054#" "a_40066_n18422#" 0.107877
cap "a_102822_n18190#" "a_104066_n18422#" 777.913
cap "a_96736_n13096#" "a_110134_n18422#" 1.15501
cap "clks" "a_147052_n4460#" 17.2168
cap "a_134822_n13946#" "Reset" 301.618
cap "VDDD" "a_16898_n18422#" 2991.06
cap "Bit_8" "a_51052_n4460#" 198.503
cap "a_68722_n82#" "a_78798_n314#" 703.323
cap "a_140182_n3162#" "a_140034_n314#" 0.150814
cap "a_142798_n314#" "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 366.967
cap "a_n17202_n314#" "a_n28998_n80#" 4.00449
cap "VDDD" "a_68604_n3162#" 1952.19
cap "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" "a_n19966_n314#" 1725.39
cap "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" "a_9702_n13054#" 309.485
cap "a_67902_n82#" "a_66110_n80#" 1.15631
cap "a_n21182_n4422#" "a_n27278_n4054#" 942.532
cap "a_5962_n3162#" "a_4722_n3300#" 53.6047
cap "a_66110_n80#" "a_68722_n4054#" 1.31959
cap "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" "a_9342_n4422#" 0.263804
cap "out_11" "Reset" 103.71
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 374.416
cap "a_132722_n82#" "SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" 0.451977
cap "a_45158_946#" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 309.485
cap "a_38002_n18190#" "Reset" 296.463
cap "SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" "a_36722_n3300#" 0.451977
cap "VDDD" "a_n27278_n3300#" 4287.94
cap "a_101966_n314#" "a_102950_946#" 72.9843
cap "D_C_5" "clks" 249.677
cap "a_68722_n3300#" "a_68722_n4054#" 4248.53
cap "a_44034_n314#" "SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" 39.1038
cap "a_109158_946#" "Reset" 61.4518
cap "a_143258_n17162#" "a_134822_n18190#" 53.6047
cap "CK_6" "CK_4" 296.999
cap "a_35902_n82#" "Set" 796.81
cap "a_46134_n18422#" "a_38002_n18190#" 646.096
cap "a_102950_n314#" "a_100722_n82#" 1302.34
cap "a_n26034_n314#" "Reset" 112.914
cap "a_70704_n13054#" "a_73702_n13054#" 51.1531
cap "a_112898_n18422#" "a_96736_n13096#" 1.05508
cap "a_140034_n314#" "a_138632_n3162#" 0.107877
cap "VDDD" "a_144898_n18422#" 2991.06
cap "a_n23422_n314#" "a_n23422_946#" 323.492
cap "VDDD" "a_140034_n314#" 1995.32
cap "Set" "a_42632_n3162#" 2775.55
cap "a_70002_n18190#" "Set" 916.043
cap "a_105050_n18422#" "Set" 328.275
cap "a_134002_n18190#" "a_134822_n18190#" 4248.53
cap "SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" "a_35002_n80#" 0.0754819
cap "VDDD" "a_134822_n13192#" 4328.16
cap "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" "a_100722_n4054#" 1068.65
cap "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_10632_n3162#" 993.622
cap "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "a_736_n13850#" 7.20002
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "a_64736_n13850#" 7.20002
cap "a_132722_n4054#" "a_132722_n3300#" 4248.53
cap "VDDD" "out_2" 1238.07
cap "a_38890_n14314#" "a_32736_n13096#" 4.00449
cap "clks" "a_n28998_n80#" 106.096
cap "a_137050_n18422#" "Set" 328.275
cap "a_136062_n13054#" "a_134822_n13192#" 53.6047
cap "a_70002_n18190#" "a_64736_n13096#" 6.53918
cap "VCM" "out_5" 282.477
cap "CK_1" "CK_9" 296.999
cap "a_130012_n13060#" "SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" 16.1294
cap "clks" "CK_3" 22.253
cap "a_38704_n13054#" "a_38822_n13192#" 587.173
cap "Bit_9" "Reset" 542.69
cap "a_67902_n82#" "Reset" 301.618
cap "Reset" "a_68722_n4054#" 296.463
cap "VDDD" "Bit_10" 3757.44
cap "a_70822_n18190#" "a_73050_n17162#" 53.6047
cap "a_138632_n3162#" "Set" 2775.55
cap "a_12034_n314#" "a_2110_n80#" 4.70301
cap "a_8578_946#" "a_4722_n82#" 53.6047
cap "a_n22658_n4422#" "a_n21182_n4422#" 465.92
cap "a_4722_n82#" "a_3002_n80#" 3.49428
cap "VDDD" "Set" 72457.5
cap "VDDD" "out_1" 1238.07
cap "a_4722_n82#" "D_C_10" 877.854
cap "a_5966_n314#" "a_3902_n82#" 1260.62
cap "a_38822_n18190#" "Set" 261.162
cap "a_96736_n13850#" "a_104066_n18422#" 2.95988
cap "CK_5" "a_128736_n13850#" 149.911
cap "a_73050_n17162#" "a_72066_n18422#" 55.9613
cap "a_11442_n14314#" "Set" 284.283
cap "Reset" "a_n23422_946#" 31.4896
cap "SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" "a_4790_n4422#" 0.00919551
cap "clks" "a_132722_n3300#" 0.773369
cap "a_137050_n18422#" "a_128736_n13096#" 1.71603
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "a_78134_n18422#" 1688.55
cap "a_110798_946#" "Set" 31.4896
cap "a_136062_n13054#" "Set" 31.4896
cap "VDDD" "a_6890_n14314#" 3000.66
cap "a_76732_n13054#" "Set" 2570.56
cap "a_136066_n18422#" "a_138678_n18422#" 1215.09
cap "a_102822_n18190#" "a_111258_n17162#" 53.6047
cap "a_109810_n3162#" "Set" 70.5132
cap "a_n27210_n4422#" "a_n28998_n80#" 1.05508
cap "VDDD" "a_64736_n13096#" 4122.56
cap "clks" "a_96736_n13096#" 253.096
cap "D_C_3" "Set" 590.372
cap "Bit_2" "D_C_8" 687.474
cap "VDDD" "a_66110_n80#" 6722.92
cap "a_131902_n82#" "SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" 0.411602
cap "D_C_2" "CK_2" 423.906
cap "VDDD" "a_128736_n13096#" 4122.56
cap "a_35902_n82#" "Reset" 301.618
cap "a_64736_n13096#" "a_76732_n13054#" 7.657
cap "a_34110_n80#" "SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" 2.4548
cap "a_6822_n13192#" "a_9702_n13054#" 53.6047
cap "VDDD" "a_68722_n3300#" 4287.94
cap "Bit_4" "a_129966_n18540#" 198.503
cap "VDDD" "a_n23422_n314#" 3050.68
cap "a_140182_n3162#" "Reset" 31.4896
cap "a_n25050_n314#" "Set" 284.283
cap "a_9342_n4422#" "Set" 328.275
cap "D_C_3" "a_64736_n13096#" 432.987
cap "a_76918_n14314#" "a_64736_n13850#" 1.27301
cap "VDDD" "out_8" 625.28
cap "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_19052_n4460#" 1302.66
cap "D_C_8" "a_69966_n314#" 993.622
cap "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" "a_8062_n13054#" 97.9224
cap "Reset" "a_42632_n3162#" 112.439
cap "a_70002_n18190#" "Reset" 296.463
cap "a_130110_n80#" "a_146854_1076#" 512.593
cap "a_105050_n18422#" "Reset" 2434.04
cap "VDDD" "a_43442_n14314#" 4887.46
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "out_3" 145.264
cap "a_n27278_n3300#" "a_n24398_n3162#" 53.6047
cap "a_38822_n13946#" "clks" 131.494
cap "a_137050_n18422#" "Reset" 2434.04
cap "VDDD" "Bit_5" 3639.1
cap "clks" "D_C_2" 271.93
cap "a_68722_n82#" "a_69966_n314#" 782.183
cap "VDDD" "a_105342_n4422#" 4861.33
cap "Bit_2" "a_64736_n13850#" 630.797
cap "a_n17202_n314#" "a_n19966_n314#" 1064.6
cap "a_16898_n18422#" "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 366.967
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" "a_n27278_n3300#" 421.9
cap "a_2110_n80#" "a_10818_n4422#" 2.99973
cap "a_138632_n3162#" "Reset" 112.439
cap "a_14134_n18422#" "a_9050_n18422#" 994.035
cap "a_n25050_n314#" "a_n23422_n314#" 465.92
cap "a_72578_n314#" "a_67002_n80#" 3.9278
cap "a_70950_n314#" "a_69966_n314#" 1879.13
cap "VDDD" "a_103602_n3162#" 638.355
cap "a_105342_n4422#" "a_109810_n3162#" 309.965
cap "VDDD" "Reset" 164043
cap "a_44732_n13054#" "a_44918_n14314#" 1215.09
cap "a_105050_n18422#" "a_106678_n17162#" 132.638
cap "a_132790_n4422#" "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 366.967
cap "a_38822_n18190#" "Reset" 652.292
cap "a_36722_n4054#" "clks" 206.889
cap "a_11442_n14314#" "Reset" 2434.04
cap "a_131002_n80#" "a_132722_n82#" 3.49428
cap "a_134704_n13054#" "a_128736_n13850#" 4.70301
cap "Set" "D_C_7" 1152.3
cap "a_108034_n314#" "a_108182_n3162#" 0.150814
cap "VDDD" "a_6822_n18190#" 4287.94
cap "a_76732_n13054#" "Reset" 112.914
cap "a_140182_n3162#" "a_137342_n4422#" 132.638
cap "VDDD" "a_104578_n314#" 3050.68
cap "clks" "a_33966_n18540#" 17.2168
cap "a_68790_n4422#" "a_67002_n80#" 1.05508
cap "VDDD" "a_46134_n18422#" 1952.19
cap "SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" "a_100722_n3300#" 0.451977
cap "a_109810_n3162#" "Reset" 35.9562
cap "a_46134_n18422#" "a_38822_n18190#" 586.722
cap "a_4604_n3162#" "a_4722_n3300#" 586.722
cap "VDDD" "a_n12948_n4460#" 821.215
cap "a_7602_n3162#" "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 309.485
cap "VDDD" "a_42678_n17162#" 638.355
cap "SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" "a_66110_n80#" 2.4548
cap "D_C_3" "Reset" 1045.38
cap "a_104066_n18422#" "a_110134_n18422#" 5.71725
cap "a_42678_n17162#" "a_38822_n18190#" 53.6047
cap "VCM" "D_C_6" 1118.67
cap "a_6002_n18190#" "clks" 299.027
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_32736_n13096#" 2089.97
cap "a_736_n13096#" "SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" 29.3532
cap "a_736_n13096#" "a_6822_n13946#" 222.805
cap "VDDD" "a_106678_n17162#" 638.355
cap "CK_1" "clks" 22.253
cap "Reset" "a_105702_n13054#" 61.4518
cap "a_n25050_n314#" "Reset" 2434.04
cap "a_9342_n4422#" "Reset" 2434.04
cap "a_12034_n314#" "a_10632_n3162#" 0.107877
cap "a_137050_n17162#" "Set" 70.5132
cap "a_38822_n13192#" "a_40062_n13054#" 53.6047
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "Bit_7" 1.81119
cap "a_n25050_946#" "a_n27278_n82#" 53.6047
cap "a_142134_n18422#" "a_128736_n13850#" 2.95988
cap "a_44918_n14314#" "a_32736_n13850#" 1.27301
cap "a_138632_n3162#" "a_137342_n4422#" 1847.8
cap "a_76918_n14314#" "a_78282_n13054#" 323.492
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" "Set" 1231.93
cap "a_4722_n3300#" "a_4722_n4054#" 4248.53
cap "VDDD" "a_137342_n4422#" 4861.33
cap "VDDD" "CK_7" 2643.99
cap "VDDD" "SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" 684.985
cap "a_38704_n13054#" "a_38890_n14314#" 1064.6
cap "VDDD" "Bit_8" 3663.21
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "a_80898_n17162#" 97.9224
cap "a_35902_n82#" "a_46798_n314#" 558.862
cap "a_6950_946#" "a_4722_n82#" 53.6047
cap "a_105050_n18422#" "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 0.263804
cap "a_2110_n80#" "a_3002_n80#" 6834.59
cap "a_6822_n13192#" "a_8062_n13054#" 53.6047
cap "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" "a_107442_n14314#" 0.263804
cap "Set" "a_78798_946#" 31.4896
cap "a_99002_n80#" "a_98110_n80#" 6834.59
cap "VDDD" "a_50854_1076#" 2946.76
cap "a_64736_n13850#" "a_65966_n18540#" 665.958
cap "a_2110_n80#" "D_C_10" 214.679
cap "VDDD" "Bit_3" 3523.57
cap "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "CK_9" 52.3849
cap "CK_5" "Set" 57.0252
cap "a_n21368_n3162#" "a_n28998_n80#" 1.15501
cap "VDDD" "a_12732_n13054#" 2035.36
cap "a_n28998_n80#" "D_C_11" 432.987
cap "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "Set" 1083.03
cap "VDDD" "a_51052_n4460#" 821.215
cap "out_1" "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 145.264
cap "VDDD" "a_8066_n18422#" 1955.4
cap "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" "a_68604_n3162#" 1688.55
cap "a_11442_n14314#" "a_12732_n13054#" 1879.13
cap "a_70890_n14314#" "Set" 992.735
cap "Reset" "D_C_7" 1693.98
cap "a_99902_n82#" "a_101966_n314#" 1260.62
cap "a_133966_n314#" "a_134950_946#" 72.9843
cap "Bit_4" "a_128736_n13850#" 630.797
cap "a_134890_n14314#" "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 366.967
cap "VDDD" "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 4943.22
cap "a_131002_n80#" "a_131902_n82#" 222.805
cap "a_108918_n14314#" "a_110282_n13054#" 323.492
cap "Set" "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 1231.93
cap "a_64736_n13096#" "a_70890_n14314#" 4.00449
cap "a_34012_n13060#" "a_32736_n13850#" 512.361
cap "a_108034_n314#" "Set" 1287.2
cap "VDDD" "a_46798_n314#" 3000.66
cap "SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" "a_80898_n18422#" 0.00919551
cap "a_8578_n314#" "a_3902_n82#" 942.532
cap "Bit_1" "a_34012_n13060#" 189.019
cap "a_10632_n3162#" "a_10818_n4422#" 1215.09
cap "a_n24398_n3162#" "Reset" 95.2283
cap "a_46282_n13054#" "a_43442_n14314#" 132.638
cap "a_137050_n17162#" "Reset" 35.9562
cap "a_14798_946#" "Set" 31.4896
cap "a_97966_n18540#" "Set" 0.523944
cap "a_134704_n13054#" "a_134822_n13192#" 587.173
cap "a_111258_n17162#" "a_110134_n18422#" 51.1531
cap "a_n28998_n80#" "a_n19966_n314#" 1651.66
cap "CK_5" "Bit_5" 495.743
cap "a_70822_n18190#" "a_74678_n18422#" 947.465
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" "Reset" 2185.38
cap "VDDD" "a_134822_n13946#" 3436.58
cap "a_142798_946#" "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 97.9224
cap "Bit_7" "a_83052_n4460#" 198.503
cap "out_9" "D_C_9" 46.3644
cap "a_68722_n82#" "a_76034_n314#" 587.173
cap "a_74678_n18422#" "a_72066_n18422#" 1215.09
cap "CK_7" "D_C_7" 607.776
cap "a_38822_n13946#" "D_C_2" 1064.13
cap "a_46282_n13054#" "Reset" 31.4896
cap "a_64736_n13850#" "a_80898_n18422#" 2.7929
cap "CK_5" "Reset" 479.771
cap "a_136066_n18422#" "a_128736_n13850#" 2.95988
cap "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" "Set" 1231.93
cap "a_142134_n18422#" "a_144898_n18422#" 996.805
cap "VDDD" "out_11" 675.109
cap "a_76034_n314#" "a_70950_n314#" 994.035
cap "VDDD" "a_38002_n18190#" 3431.41
cap "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" "Set" 1231.93
cap "a_106632_n3162#" "Set" 2775.55
cap "a_102890_n14314#" "a_102704_n13054#" 1064.6
cap "a_134704_n13054#" "Set" 1287.2
cap "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "Reset" 1972.63
cap "a_70704_n13054#" "a_72066_n18422#" 0.107877
cap "Bit_3" "D_C_7" 687.474
cap "a_100790_n4422#" "a_101962_n3162#" 327.794
cap "a_38002_n18190#" "a_38822_n18190#" 4248.53
cap "VDDD" "a_109158_946#" 638.355
cap "Set" "a_n28098_n82#" 796.81
cap "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "a_6822_n18190#" 421.9
cap "clks" "a_134822_n18190#" 97.9148
cap "a_108034_n314#" "a_105342_n4422#" 0.47491
cap "VCM" "a_98110_n80#" 105.218
cap "a_n27278_n82#" "a_n18842_946#" 53.6047
cap "VDDD" "a_n26034_n314#" 2035.36
cap "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" "Set" 877.082
cap "a_12918_n14314#" "a_14282_n13054#" 323.492
cap "clks" "a_115052_n4460#" 17.2168
cap "a_736_n13096#" "a_14134_n18422#" 1.15501
cap "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" "a_66110_n80#" 7.20002
cap "clks" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 187.023
cap "Reset" "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 2185.44
cap "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" "a_736_n13850#" 1008.65
cap "a_134704_n13054#" "a_128736_n13096#" 1651.66
cap "a_108034_n314#" "Reset" 984.662
cap "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" "a_68722_n3300#" 421.9
cap "a_78134_n18422#" "a_80898_n18422#" 996.805
cap "a_3002_n80#" "a_10632_n3162#" 1.15501
cap "SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" "a_102890_n14314#" 0.00919551
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_38704_n13054#" 1725.39
cap "a_736_n13096#" "SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 0.0754819
cap "a_142134_n18422#" "Set" 2367.19
cap "a_38890_n14314#" "a_40062_n13054#" 327.794
cap "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" "out_8" 142.346
cap "a_36722_n4054#" "a_36790_n4422#" 558.862
cap "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "clks" 187.023
cap "a_77810_n3162#" "a_73342_n4422#" 309.965
cap "a_35002_n80#" "a_36722_n82#" 3.49428
cap "a_34110_n80#" "D_C_9" 214.679
cap "a_108918_n14314#" "a_107442_n14314#" 465.92
cap "a_n28098_n82#" "a_n23422_n314#" 942.532
cap "VDDD" "Bit_9" 3663.21
cap "VDDD" "a_67902_n82#" 3436.58
cap "a_7602_n3162#" "Reset" 95.2283
cap "VDDD" "a_68722_n4054#" 3431.41
cap "a_41342_n4422#" "Set" 328.275
cap "a_n25050_n314#" "a_n26034_n314#" 1879.13
cap "VCM" "a_3002_n80#" 131.255
cap "a_n21368_n3162#" "a_n19966_n314#" 0.107877
cap "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" "a_105342_n4422#" 0.263804
cap "a_140732_n13054#" "a_139442_n14314#" 1879.13
cap "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "a_75442_n14314#" 0.263804
cap "VCM" "D_C_10" 1118.67
cap "a_40578_n314#" "a_36722_n82#" 947.465
cap "a_105342_n4422#" "a_106632_n3162#" 1847.8
cap "a_102822_n13192#" "a_102704_n13054#" 587.173
cap "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "a_70704_n13054#" 1725.39
cap "a_142134_n18422#" "a_128736_n13096#" 1.15501
cap "SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" "a_36604_n3162#" 39.1038
cap "a_134002_n18190#" "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 1068.65
cap "a_99002_n80#" "a_100604_n3162#" 1.15501
cap "Bit_6" "Set" 505.241
cap "a_5966_n314#" "Set" 2570.56
cap "VDDD" "a_n23422_946#" 638.355
cap "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" "a_103602_n3162#" 309.485
cap "a_38950_n314#" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 0.263804
cap "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" "Reset" 2185.71
cap "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" "Reset" 2185.71
cap "a_106632_n3162#" "Reset" 112.439
cap "a_134704_n13054#" "Reset" 984.662
cap "a_133966_n314#" "a_136578_n314#" 1215.09
cap "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" "a_137342_n4422#" 0.263804
cap "D_C_5" "out_5" 10.0971
cap "a_68790_n4422#" "SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" 0.00919551
cap "SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" "a_6704_n13054#" 39.1038
cap "a_6822_n13946#" "a_6704_n13054#" 743.251
cap "Reset" "a_n28098_n82#" 301.618
cap "SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" "a_100722_n4054#" 0.411602
cap "a_3002_n80#" "SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" 0.0754819
cap "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" "a_4722_n3300#" 421.9
cap "VDDD" "SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" 684.985
cap "VDDD" "a_35902_n82#" 3436.58
cap "Set" "a_42818_n4422#" 6.40025
cap "a_736_n13850#" "a_10678_n18422#" 2.99973
cap "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" "Reset" 825.624
cap "Set" "a_106678_n18422#" 6.40025
cap "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" "Set" 877.082
cap "a_102822_n13192#" "SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" 0.451977
cap "a_96736_n13850#" "a_102890_n14314#" 1.27113
cap "a_74818_n4422#" "a_76182_n3162#" 323.492
cap "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "a_70822_n13946#" 222.153
cap "VDDD" "a_140182_n3162#" 638.355
cap "a_96736_n13096#" "a_104066_n18422#" 1.15501
cap "a_99002_n80#" "a_106818_n4422#" 1.10325
cap "a_19052_n4460#" "a_3002_n80#" 243.614
cap "a_6950_n314#" "a_3902_n82#" 953.462
cap "a_130012_n13060#" "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 1338.26
cap "a_140732_n13054#" "clks" 29.4186
cap "VDDD" "a_42632_n3162#" 1955.4
cap "VDDD" "a_70002_n18190#" 3431.41
cap "a_n25050_n314#" "a_n23422_946#" 132.638
cap "VDDD" "a_105050_n18422#" 4861.33
cap "Bit_4" "a_128736_n13096#" 670.618
cap "a_142134_n18422#" "Reset" 991.151
cap "a_97966_n18540#" "Bit_3" 198.503
cap "a_102002_n18190#" "SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 0.411602
cap "a_130110_n80#" "a_132790_n4422#" 2.7929
cap "VDDD" "a_137050_n18422#" 4861.33
cap "a_102822_n13192#" "D_C_4" 877.854
cap "a_67902_n82#" "SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" 0.411602
cap "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" "out_11" 142.346
cap "a_6822_n13192#" "a_736_n13850#" 0.709444
cap "a_41342_n4422#" "Reset" 2434.04
cap "CK_8" "out_2" 7.35962
cap "VCM" "a_98012_n13060#" 0.18791
cap "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" "CK_7" 52.3849
cap "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_18854_1076#" 1338.26
cap "VDDD" "a_138632_n3162#" 1955.4
cap "Bit_8" "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 0.607243
cap "a_70822_n13192#" "Set" 191.867
cap "a_136066_n18422#" "Set" 2775.55
cap "VDDD" "a_38822_n18190#" 4287.94
cap "SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" "a_98012_n13060#" 16.1294
cap "SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" "a_n28098_n82#" 0.411602
cap "a_6822_n13946#" "a_12918_n14314#" 942.532
cap "VDDD" "a_11442_n14314#" 4887.46
cap "Set" "a_36722_n3300#" 261.162
cap "Bit_6" "Reset" 542.608
cap "a_5966_n314#" "Reset" 112.914
cap "a_135602_n3162#" "Reset" 95.2283
cap "SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 593.06
cap "a_132604_n3162#" "SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" 39.1038
cap "a_108918_n14314#" "Set" 6.40025
cap "VDDD" "a_110798_946#" 638.355
cap "VDDD" "a_136062_n13054#" 638.355
cap "a_140732_n13054#" "D_C_5" 993.622
cap "VDDD" "a_76732_n13054#" 2035.36
cap "a_140034_n314#" "a_134950_n314#" 994.035
cap "Bit_0" "a_736_n13850#" 630.797
cap "a_70822_n13192#" "a_64736_n13096#" 3.49428
cap "D_C_6" "clks" 22.253
cap "SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" "a_128736_n13850#" 0.648788
cap "CK_8" "Set" 509.253
cap "a_80898_n17162#" "a_80898_n18422#" 327.794
cap "VDDD" "a_109810_n3162#" 638.355
cap "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" "a_105342_n4422#" 0.392802
cap "a_96736_n13850#" "a_102822_n13192#" 0.709444
cap "a_1966_n18540#" "clks" 17.2168
cap "VDDD" "D_C_3" 2288.72
cap "Bit_3" "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 768.82
cap "a_44918_n14314#" "Set" 6.40025
cap "CK_4" "D_C_4" 423.854
cap "a_n27278_n82#" "a_n17202_946#" 53.6047
cap "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_40062_n13054#" 97.9224
cap "a_136066_n18422#" "a_128736_n13096#" 1.15501
cap "a_99002_n80#" "a_102950_n314#" 4.79034
cap "VCM" "a_n29890_n80#" 105.218
cap "Reset" "a_42818_n4422#" 971.892
cap "D_C_1" "a_736_n13850#" 214.679
cap "Reset" "a_106678_n18422#" 971.892
cap "D_C_3" "a_76732_n13054#" 993.622
cap "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" "Reset" 825.624
cap "a_102822_n13192#" "a_108732_n13054#" 782.183
cap "VDDD" "a_105702_n13054#" 638.355
cap "CK_8" "a_66110_n80#" 149.911
cap "VDDD" "a_9342_n4422#" 4861.33
cap "VDDD" "a_n25050_n314#" 4887.46
cap "clks" "a_38822_n13192#" 162.196
cap "a_35002_n80#" "Set" 2479.02
cap "CK_10" "Bit_0" 139.023
cap "a_130110_n80#" "a_140034_n314#" 4.70301
cap "a_2012_n13060#" "a_736_n13850#" 512.361
cap "a_134950_n314#" "Set" 284.283
cap "a_16898_n18422#" "a_16898_n17162#" 327.794
cap "a_108034_n314#" "a_109158_946#" 51.1531
cap "a_102822_n18190#" "a_102002_n18190#" 4248.53
cap "a_13158_946#" "Reset" 61.4518
cap "VDDD" "SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" 684.985
cap "CK_8" "out_8" 254.741
cap "a_40578_n314#" "Set" 6.40025
cap "a_4722_n3300#" "Set" 261.162
cap "SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" "a_34110_n80#" 0.648788
cap "Bit_9" "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 1.81119
cap "CK_4" "a_96736_n13850#" 149.911
cap "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" "Set" 877.082
cap "a_96736_n13850#" "a_98012_n13060#" 512.361
cap "a_106678_n17162#" "a_106678_n18422#" 323.492
device msubckt nfet_03v3 147646 -18190 147647 -18189 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" 312 38064,868
device msubckt nfet_03v3 146630 -18422 146631 -18421 l=56 w=312 "VSSD" "a_134002_n18190#" 112 0 "a_144898_n18422#" 312 38064,868 "a_142134_n18422#" 312 38064,868
device msubckt nfet_03v3 145458 -18422 145459 -18421 l=56 w=312 "VSSD" "Set" 112 0 "a_144898_n18422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 144842 -18422 144843 -18421 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 112 0 "VSSD" 312 38064,868 "a_144898_n18422#" 312 38064,868
device msubckt nfet_03v3 143818 -18422 143819 -18421 l=56 w=312 "VSSD" "a_142134_n18422#" 112 0 "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 143202 -18422 143203 -18421 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 312 38064,868
device msubckt nfet_03v3 142078 -18422 142079 -18421 l=56 w=312 "VSSD" "a_134822_n18190#" 112 0 "a_137050_n18422#" 312 38064,868 "a_142134_n18422#" 312 38064,868
device msubckt nfet_03v3 140602 -18422 140603 -18421 l=56 w=312 "VSSD" "a_134822_n18190#" 112 0 "a_138678_n18422#" 312 38064,868 "a_136066_n18422#" 312 38064,868
device msubckt nfet_03v3 139238 -18422 139239 -18421 l=56 w=312 "VSSD" "Reset" 112 0 "a_138678_n18422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 138622 -18422 138623 -18421 l=56 w=312 "VSSD" "a_137050_n18422#" 112 0 "VSSD" 312 38064,868 "a_138678_n18422#" 312 38064,868
device msubckt nfet_03v3 137610 -18422 137611 -18421 l=56 w=312 "VSSD" "a_136066_n18422#" 112 0 "a_137050_n18422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 136994 -18422 136995 -18421 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_137050_n18422#" 312 38064,868
device msubckt nfet_03v3 136010 -18422 136011 -18421 l=56 w=312 "VSSD" "a_134002_n18190#" 112 0 "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 312 38064,868 "a_136066_n18422#" 312 38064,868
device msubckt nfet_03v3 134766 -18190 134767 -18189 l=56 w=312 "VSSD" "a_134002_n18190#" 112 0 "VSSD" 312 38064,868 "a_134822_n18190#" 312 38064,868
device msubckt nfet_03v3 133946 -18190 133947 -18189 l=56 w=312 "VSSD" "clks" 112 0 "VSSD" 312 38064,868 "a_134002_n18190#" 312 38064,868
device msubckt nfet_03v3 132368 -18460 132369 -18459 l=220 w=312 "VSSD" "a_128736_n13850#" 440 0 "a_129966_n18540#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 131302 -18460 131303 -18459 l=56 w=312 "VSSD" "a_128736_n13096#" 112 0 "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 312 38064,868 "a_129966_n18540#" 312 38064,868
device msubckt nfet_03v3 129966 -18480 129967 -18479 l=220 w=312 "VSSD" "a_129966_n18540#" 440 0 "VSSD" 312 38064,868 "Bit_4" 312 38064,868
device msubckt nfet_03v3 115646 -18190 115647 -18189 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 312 38064,868
device msubckt nfet_03v3 114630 -18422 114631 -18421 l=56 w=312 "VSSD" "a_102002_n18190#" 112 0 "a_112898_n18422#" 312 38064,868 "a_110134_n18422#" 312 38064,868
device msubckt nfet_03v3 113458 -18422 113459 -18421 l=56 w=312 "VSSD" "Set" 112 0 "a_112898_n18422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 112842 -18422 112843 -18421 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 112 0 "VSSD" 312 38064,868 "a_112898_n18422#" 312 38064,868
device msubckt nfet_03v3 111818 -18422 111819 -18421 l=56 w=312 "VSSD" "a_110134_n18422#" 112 0 "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 111202 -18422 111203 -18421 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 312 38064,868
device msubckt nfet_03v3 110078 -18422 110079 -18421 l=56 w=312 "VSSD" "a_102822_n18190#" 112 0 "a_105050_n18422#" 312 38064,868 "a_110134_n18422#" 312 38064,868
device msubckt nfet_03v3 108602 -18422 108603 -18421 l=56 w=312 "VSSD" "a_102822_n18190#" 112 0 "a_106678_n18422#" 312 38064,868 "a_104066_n18422#" 312 38064,868
device msubckt nfet_03v3 107238 -18422 107239 -18421 l=56 w=312 "VSSD" "Reset" 112 0 "a_106678_n18422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 106622 -18422 106623 -18421 l=56 w=312 "VSSD" "a_105050_n18422#" 112 0 "VSSD" 312 38064,868 "a_106678_n18422#" 312 38064,868
device msubckt nfet_03v3 105610 -18422 105611 -18421 l=56 w=312 "VSSD" "a_104066_n18422#" 112 0 "a_105050_n18422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 104994 -18422 104995 -18421 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_105050_n18422#" 312 38064,868
device msubckt nfet_03v3 104010 -18422 104011 -18421 l=56 w=312 "VSSD" "a_102002_n18190#" 112 0 "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 312 38064,868 "a_104066_n18422#" 312 38064,868
device msubckt nfet_03v3 102766 -18190 102767 -18189 l=56 w=312 "VSSD" "a_102002_n18190#" 112 0 "VSSD" 312 38064,868 "a_102822_n18190#" 312 38064,868
device msubckt nfet_03v3 101946 -18190 101947 -18189 l=56 w=312 "VSSD" "clks" 112 0 "VSSD" 312 38064,868 "a_102002_n18190#" 312 38064,868
device msubckt nfet_03v3 100368 -18460 100369 -18459 l=220 w=312 "VSSD" "a_96736_n13850#" 440 0 "a_97966_n18540#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 99302 -18460 99303 -18459 l=56 w=312 "VSSD" "a_96736_n13096#" 112 0 "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 312 38064,868 "a_97966_n18540#" 312 38064,868
device msubckt nfet_03v3 97966 -18480 97967 -18479 l=220 w=312 "VSSD" "a_97966_n18540#" 440 0 "VSSD" 312 38064,868 "Bit_3" 312 38064,868
device msubckt nfet_03v3 83646 -18190 83647 -18189 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" 312 38064,868
device msubckt nfet_03v3 82630 -18422 82631 -18421 l=56 w=312 "VSSD" "a_70002_n18190#" 112 0 "a_80898_n18422#" 312 38064,868 "a_78134_n18422#" 312 38064,868
device msubckt nfet_03v3 81458 -18422 81459 -18421 l=56 w=312 "VSSD" "Set" 112 0 "a_80898_n18422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 80842 -18422 80843 -18421 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 112 0 "VSSD" 312 38064,868 "a_80898_n18422#" 312 38064,868
device msubckt nfet_03v3 79818 -18422 79819 -18421 l=56 w=312 "VSSD" "a_78134_n18422#" 112 0 "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 79202 -18422 79203 -18421 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 312 38064,868
device msubckt nfet_03v3 78078 -18422 78079 -18421 l=56 w=312 "VSSD" "a_70822_n18190#" 112 0 "a_73050_n18422#" 312 38064,868 "a_78134_n18422#" 312 38064,868
device msubckt nfet_03v3 76602 -18422 76603 -18421 l=56 w=312 "VSSD" "a_70822_n18190#" 112 0 "a_74678_n18422#" 312 38064,868 "a_72066_n18422#" 312 38064,868
device msubckt nfet_03v3 75238 -18422 75239 -18421 l=56 w=312 "VSSD" "Reset" 112 0 "a_74678_n18422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 74622 -18422 74623 -18421 l=56 w=312 "VSSD" "a_73050_n18422#" 112 0 "VSSD" 312 38064,868 "a_74678_n18422#" 312 38064,868
device msubckt nfet_03v3 73610 -18422 73611 -18421 l=56 w=312 "VSSD" "a_72066_n18422#" 112 0 "a_73050_n18422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 72994 -18422 72995 -18421 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_73050_n18422#" 312 38064,868
device msubckt nfet_03v3 72010 -18422 72011 -18421 l=56 w=312 "VSSD" "a_70002_n18190#" 112 0 "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 312 38064,868 "a_72066_n18422#" 312 38064,868
device msubckt nfet_03v3 70766 -18190 70767 -18189 l=56 w=312 "VSSD" "a_70002_n18190#" 112 0 "VSSD" 312 38064,868 "a_70822_n18190#" 312 38064,868
device msubckt nfet_03v3 69946 -18190 69947 -18189 l=56 w=312 "VSSD" "clks" 112 0 "VSSD" 312 38064,868 "a_70002_n18190#" 312 38064,868
device msubckt nfet_03v3 68368 -18460 68369 -18459 l=220 w=312 "VSSD" "a_64736_n13850#" 440 0 "a_65966_n18540#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 67302 -18460 67303 -18459 l=56 w=312 "VSSD" "a_64736_n13096#" 112 0 "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 312 38064,868 "a_65966_n18540#" 312 38064,868
device msubckt nfet_03v3 65966 -18480 65967 -18479 l=220 w=312 "VSSD" "a_65966_n18540#" 440 0 "VSSD" 312 38064,868 "Bit_2" 312 38064,868
device msubckt nfet_03v3 51646 -18190 51647 -18189 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" 312 38064,868
device msubckt nfet_03v3 50630 -18422 50631 -18421 l=56 w=312 "VSSD" "a_38002_n18190#" 112 0 "a_48898_n18422#" 312 38064,868 "a_46134_n18422#" 312 38064,868
device msubckt nfet_03v3 49458 -18422 49459 -18421 l=56 w=312 "VSSD" "Set" 112 0 "a_48898_n18422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 48842 -18422 48843 -18421 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 112 0 "VSSD" 312 38064,868 "a_48898_n18422#" 312 38064,868
device msubckt nfet_03v3 47818 -18422 47819 -18421 l=56 w=312 "VSSD" "a_46134_n18422#" 112 0 "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 47202 -18422 47203 -18421 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 312 38064,868
device msubckt nfet_03v3 46078 -18422 46079 -18421 l=56 w=312 "VSSD" "a_38822_n18190#" 112 0 "a_41050_n18422#" 312 38064,868 "a_46134_n18422#" 312 38064,868
device msubckt nfet_03v3 44602 -18422 44603 -18421 l=56 w=312 "VSSD" "a_38822_n18190#" 112 0 "a_42678_n18422#" 312 38064,868 "a_40066_n18422#" 312 38064,868
device msubckt nfet_03v3 43238 -18422 43239 -18421 l=56 w=312 "VSSD" "Reset" 112 0 "a_42678_n18422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 42622 -18422 42623 -18421 l=56 w=312 "VSSD" "a_41050_n18422#" 112 0 "VSSD" 312 38064,868 "a_42678_n18422#" 312 38064,868
device msubckt nfet_03v3 41610 -18422 41611 -18421 l=56 w=312 "VSSD" "a_40066_n18422#" 112 0 "a_41050_n18422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 40994 -18422 40995 -18421 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_41050_n18422#" 312 38064,868
device msubckt nfet_03v3 40010 -18422 40011 -18421 l=56 w=312 "VSSD" "a_38002_n18190#" 112 0 "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 312 38064,868 "a_40066_n18422#" 312 38064,868
device msubckt nfet_03v3 38766 -18190 38767 -18189 l=56 w=312 "VSSD" "a_38002_n18190#" 112 0 "VSSD" 312 38064,868 "a_38822_n18190#" 312 38064,868
device msubckt nfet_03v3 37946 -18190 37947 -18189 l=56 w=312 "VSSD" "clks" 112 0 "VSSD" 312 38064,868 "a_38002_n18190#" 312 38064,868
device msubckt nfet_03v3 36368 -18460 36369 -18459 l=220 w=312 "VSSD" "a_32736_n13850#" 440 0 "a_33966_n18540#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 35302 -18460 35303 -18459 l=56 w=312 "VSSD" "a_32736_n13096#" 112 0 "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 312 38064,868 "a_33966_n18540#" 312 38064,868
device msubckt nfet_03v3 33966 -18480 33967 -18479 l=220 w=312 "VSSD" "a_33966_n18540#" 440 0 "VSSD" 312 38064,868 "Bit_1" 312 38064,868
device msubckt nfet_03v3 19646 -18190 19647 -18189 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 312 38064,868
device msubckt nfet_03v3 18630 -18422 18631 -18421 l=56 w=312 "VSSD" "a_6002_n18190#" 112 0 "a_16898_n18422#" 312 38064,868 "a_14134_n18422#" 312 38064,868
device msubckt nfet_03v3 17458 -18422 17459 -18421 l=56 w=312 "VSSD" "Set" 112 0 "a_16898_n18422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 16842 -18422 16843 -18421 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 112 0 "VSSD" 312 38064,868 "a_16898_n18422#" 312 38064,868
device msubckt nfet_03v3 15818 -18422 15819 -18421 l=56 w=312 "VSSD" "a_14134_n18422#" 112 0 "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 15202 -18422 15203 -18421 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 312 38064,868
device msubckt nfet_03v3 14078 -18422 14079 -18421 l=56 w=312 "VSSD" "a_6822_n18190#" 112 0 "a_9050_n18422#" 312 38064,868 "a_14134_n18422#" 312 38064,868
device msubckt nfet_03v3 12602 -18422 12603 -18421 l=56 w=312 "VSSD" "a_6822_n18190#" 112 0 "a_10678_n18422#" 312 38064,868 "a_8066_n18422#" 312 38064,868
device msubckt nfet_03v3 11238 -18422 11239 -18421 l=56 w=312 "VSSD" "Reset" 112 0 "a_10678_n18422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 10622 -18422 10623 -18421 l=56 w=312 "VSSD" "a_9050_n18422#" 112 0 "VSSD" 312 38064,868 "a_10678_n18422#" 312 38064,868
device msubckt nfet_03v3 9610 -18422 9611 -18421 l=56 w=312 "VSSD" "a_8066_n18422#" 112 0 "a_9050_n18422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 8994 -18422 8995 -18421 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_9050_n18422#" 312 38064,868
device msubckt nfet_03v3 8010 -18422 8011 -18421 l=56 w=312 "VSSD" "a_6002_n18190#" 112 0 "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 312 38064,868 "a_8066_n18422#" 312 38064,868
device msubckt nfet_03v3 6766 -18190 6767 -18189 l=56 w=312 "VSSD" "a_6002_n18190#" 112 0 "VSSD" 312 38064,868 "a_6822_n18190#" 312 38064,868
device msubckt nfet_03v3 5946 -18190 5947 -18189 l=56 w=312 "VSSD" "clks" 112 0 "VSSD" 312 38064,868 "a_6002_n18190#" 312 38064,868
device msubckt nfet_03v3 4368 -18460 4369 -18459 l=220 w=312 "VSSD" "a_736_n13850#" 440 0 "a_1966_n18540#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 3302 -18460 3303 -18459 l=56 w=312 "VSSD" "a_736_n13096#" 112 0 "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 312 38064,868 "a_1966_n18540#" 312 38064,868
device msubckt nfet_03v3 1966 -18480 1967 -18479 l=220 w=312 "VSSD" "a_1966_n18540#" 440 0 "VSSD" 312 38064,868 "Bit_0" 312 38064,868
device msubckt pfet_03v3 147646 -17490 147647 -17489 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 112 0 "VDDD" 780 101400,1820 "SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" 780 101400,1820
device msubckt pfet_03v3 146630 -17162 146631 -17161 l=56 w=780 "VDDD" "a_134822_n18190#" 112 0 "a_144898_n18422#" 780 101400,1820 "a_142134_n18422#" 780 101400,1820
device msubckt pfet_03v3 145458 -17162 145459 -17161 l=56 w=780 "VDDD" "Set" 112 0 "a_144898_n17162#" 780 101400,1820 "a_144898_n18422#" 780 101400,1820
device msubckt pfet_03v3 144842 -17162 144843 -17161 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 112 0 "VDDD" 780 101400,1820 "a_144898_n17162#" 780 101400,1820
device msubckt pfet_03v3 143818 -17162 143819 -17161 l=56 w=780 "VDDD" "a_142134_n18422#" 112 0 "a_143258_n17162#" 780 101400,1820 "SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 780 101400,1820
device msubckt pfet_03v3 143202 -17162 143203 -17161 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_143258_n17162#" 780 101400,1820
device msubckt pfet_03v3 142078 -17162 142079 -17161 l=56 w=780 "VDDD" "a_134002_n18190#" 112 0 "a_137050_n18422#" 780 101400,1820 "a_142134_n18422#" 780 101400,1820
device msubckt pfet_03v3 140602 -17162 140603 -17161 l=56 w=780 "VDDD" "a_134002_n18190#" 112 0 "a_138678_n18422#" 780 101400,1820 "a_136066_n18422#" 780 101400,1820
device msubckt pfet_03v3 139238 -17162 139239 -17161 l=56 w=780 "VDDD" "Reset" 112 0 "a_138678_n17162#" 780 101400,1820 "a_138678_n18422#" 780 101400,1820
device msubckt pfet_03v3 138622 -17162 138623 -17161 l=56 w=780 "VDDD" "a_137050_n18422#" 112 0 "VDDD" 780 101400,1820 "a_138678_n17162#" 780 101400,1820
device msubckt pfet_03v3 137610 -17162 137611 -17161 l=56 w=780 "VDDD" "a_136066_n18422#" 112 0 "a_137050_n17162#" 780 101400,1820 "a_137050_n18422#" 780 101400,1820
device msubckt pfet_03v3 136994 -17162 136995 -17161 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_137050_n17162#" 780 101400,1820
device msubckt pfet_03v3 136010 -17162 136011 -17161 l=56 w=780 "VDDD" "a_134822_n18190#" 112 0 "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 780 101400,1820 "a_136066_n18422#" 780 101400,1820
device msubckt pfet_03v3 134766 -17490 134767 -17489 l=56 w=780 "VDDD" "a_134002_n18190#" 112 0 "VDDD" 780 101400,1820 "a_134822_n18190#" 780 101400,1820
device msubckt pfet_03v3 133946 -17490 133947 -17489 l=56 w=780 "VDDD" "clks" 112 0 "VDDD" 780 101400,1820 "a_134002_n18190#" 780 101400,1820
device msubckt pfet_03v3 131302 -17200 131303 -17199 l=56 w=780 "VDDD" "a_128736_n13850#" 112 0 "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 780 101400,1820 "a_129966_n18540#" 780 101400,1820
device msubckt pfet_03v3 115646 -17490 115647 -17489 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 112 0 "VDDD" 780 101400,1820 "SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 780 101400,1820
device msubckt pfet_03v3 114630 -17162 114631 -17161 l=56 w=780 "VDDD" "a_102822_n18190#" 112 0 "a_112898_n18422#" 780 101400,1820 "a_110134_n18422#" 780 101400,1820
device msubckt pfet_03v3 113458 -17162 113459 -17161 l=56 w=780 "VDDD" "Set" 112 0 "a_112898_n17162#" 780 101400,1820 "a_112898_n18422#" 780 101400,1820
device msubckt pfet_03v3 112842 -17162 112843 -17161 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 112 0 "VDDD" 780 101400,1820 "a_112898_n17162#" 780 101400,1820
device msubckt pfet_03v3 111818 -17162 111819 -17161 l=56 w=780 "VDDD" "a_110134_n18422#" 112 0 "a_111258_n17162#" 780 101400,1820 "SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 780 101400,1820
device msubckt pfet_03v3 111202 -17162 111203 -17161 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_111258_n17162#" 780 101400,1820
device msubckt pfet_03v3 110078 -17162 110079 -17161 l=56 w=780 "VDDD" "a_102002_n18190#" 112 0 "a_105050_n18422#" 780 101400,1820 "a_110134_n18422#" 780 101400,1820
device msubckt pfet_03v3 108602 -17162 108603 -17161 l=56 w=780 "VDDD" "a_102002_n18190#" 112 0 "a_106678_n18422#" 780 101400,1820 "a_104066_n18422#" 780 101400,1820
device msubckt pfet_03v3 107238 -17162 107239 -17161 l=56 w=780 "VDDD" "Reset" 112 0 "a_106678_n17162#" 780 101400,1820 "a_106678_n18422#" 780 101400,1820
device msubckt pfet_03v3 106622 -17162 106623 -17161 l=56 w=780 "VDDD" "a_105050_n18422#" 112 0 "VDDD" 780 101400,1820 "a_106678_n17162#" 780 101400,1820
device msubckt pfet_03v3 105610 -17162 105611 -17161 l=56 w=780 "VDDD" "a_104066_n18422#" 112 0 "a_105050_n17162#" 780 101400,1820 "a_105050_n18422#" 780 101400,1820
device msubckt pfet_03v3 104994 -17162 104995 -17161 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_105050_n17162#" 780 101400,1820
device msubckt pfet_03v3 104010 -17162 104011 -17161 l=56 w=780 "VDDD" "a_102822_n18190#" 112 0 "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 780 101400,1820 "a_104066_n18422#" 780 101400,1820
device msubckt pfet_03v3 102766 -17490 102767 -17489 l=56 w=780 "VDDD" "a_102002_n18190#" 112 0 "VDDD" 780 101400,1820 "a_102822_n18190#" 780 101400,1820
device msubckt pfet_03v3 101946 -17490 101947 -17489 l=56 w=780 "VDDD" "clks" 112 0 "VDDD" 780 101400,1820 "a_102002_n18190#" 780 101400,1820
device msubckt pfet_03v3 99302 -17200 99303 -17199 l=56 w=780 "VDDD" "a_96736_n13850#" 112 0 "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 780 101400,1820 "a_97966_n18540#" 780 101400,1820
device msubckt pfet_03v3 83646 -17490 83647 -17489 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 112 0 "VDDD" 780 101400,1820 "SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" 780 101400,1820
device msubckt pfet_03v3 82630 -17162 82631 -17161 l=56 w=780 "VDDD" "a_70822_n18190#" 112 0 "a_80898_n18422#" 780 101400,1820 "a_78134_n18422#" 780 101400,1820
device msubckt pfet_03v3 81458 -17162 81459 -17161 l=56 w=780 "VDDD" "Set" 112 0 "a_80898_n17162#" 780 101400,1820 "a_80898_n18422#" 780 101400,1820
device msubckt pfet_03v3 80842 -17162 80843 -17161 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 112 0 "VDDD" 780 101400,1820 "a_80898_n17162#" 780 101400,1820
device msubckt pfet_03v3 79818 -17162 79819 -17161 l=56 w=780 "VDDD" "a_78134_n18422#" 112 0 "a_79258_n17162#" 780 101400,1820 "SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 780 101400,1820
device msubckt pfet_03v3 79202 -17162 79203 -17161 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_79258_n17162#" 780 101400,1820
device msubckt pfet_03v3 78078 -17162 78079 -17161 l=56 w=780 "VDDD" "a_70002_n18190#" 112 0 "a_73050_n18422#" 780 101400,1820 "a_78134_n18422#" 780 101400,1820
device msubckt pfet_03v3 76602 -17162 76603 -17161 l=56 w=780 "VDDD" "a_70002_n18190#" 112 0 "a_74678_n18422#" 780 101400,1820 "a_72066_n18422#" 780 101400,1820
device msubckt pfet_03v3 75238 -17162 75239 -17161 l=56 w=780 "VDDD" "Reset" 112 0 "a_74678_n17162#" 780 101400,1820 "a_74678_n18422#" 780 101400,1820
device msubckt pfet_03v3 74622 -17162 74623 -17161 l=56 w=780 "VDDD" "a_73050_n18422#" 112 0 "VDDD" 780 101400,1820 "a_74678_n17162#" 780 101400,1820
device msubckt pfet_03v3 73610 -17162 73611 -17161 l=56 w=780 "VDDD" "a_72066_n18422#" 112 0 "a_73050_n17162#" 780 101400,1820 "a_73050_n18422#" 780 101400,1820
device msubckt pfet_03v3 72994 -17162 72995 -17161 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_73050_n17162#" 780 101400,1820
device msubckt pfet_03v3 72010 -17162 72011 -17161 l=56 w=780 "VDDD" "a_70822_n18190#" 112 0 "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 780 101400,1820 "a_72066_n18422#" 780 101400,1820
device msubckt pfet_03v3 70766 -17490 70767 -17489 l=56 w=780 "VDDD" "a_70002_n18190#" 112 0 "VDDD" 780 101400,1820 "a_70822_n18190#" 780 101400,1820
device msubckt pfet_03v3 69946 -17490 69947 -17489 l=56 w=780 "VDDD" "clks" 112 0 "VDDD" 780 101400,1820 "a_70002_n18190#" 780 101400,1820
device msubckt pfet_03v3 67302 -17200 67303 -17199 l=56 w=780 "VDDD" "a_64736_n13850#" 112 0 "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 780 101400,1820 "a_65966_n18540#" 780 101400,1820
device msubckt pfet_03v3 51646 -17490 51647 -17489 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 112 0 "VDDD" 780 101400,1820 "SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" 780 101400,1820
device msubckt pfet_03v3 50630 -17162 50631 -17161 l=56 w=780 "VDDD" "a_38822_n18190#" 112 0 "a_48898_n18422#" 780 101400,1820 "a_46134_n18422#" 780 101400,1820
device msubckt pfet_03v3 49458 -17162 49459 -17161 l=56 w=780 "VDDD" "Set" 112 0 "a_48898_n17162#" 780 101400,1820 "a_48898_n18422#" 780 101400,1820
device msubckt pfet_03v3 48842 -17162 48843 -17161 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 112 0 "VDDD" 780 101400,1820 "a_48898_n17162#" 780 101400,1820
device msubckt pfet_03v3 47818 -17162 47819 -17161 l=56 w=780 "VDDD" "a_46134_n18422#" 112 0 "a_47258_n17162#" 780 101400,1820 "SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 780 101400,1820
device msubckt pfet_03v3 47202 -17162 47203 -17161 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_47258_n17162#" 780 101400,1820
device msubckt pfet_03v3 46078 -17162 46079 -17161 l=56 w=780 "VDDD" "a_38002_n18190#" 112 0 "a_41050_n18422#" 780 101400,1820 "a_46134_n18422#" 780 101400,1820
device msubckt pfet_03v3 44602 -17162 44603 -17161 l=56 w=780 "VDDD" "a_38002_n18190#" 112 0 "a_42678_n18422#" 780 101400,1820 "a_40066_n18422#" 780 101400,1820
device msubckt pfet_03v3 43238 -17162 43239 -17161 l=56 w=780 "VDDD" "Reset" 112 0 "a_42678_n17162#" 780 101400,1820 "a_42678_n18422#" 780 101400,1820
device msubckt pfet_03v3 42622 -17162 42623 -17161 l=56 w=780 "VDDD" "a_41050_n18422#" 112 0 "VDDD" 780 101400,1820 "a_42678_n17162#" 780 101400,1820
device msubckt pfet_03v3 41610 -17162 41611 -17161 l=56 w=780 "VDDD" "a_40066_n18422#" 112 0 "a_41050_n17162#" 780 101400,1820 "a_41050_n18422#" 780 101400,1820
device msubckt pfet_03v3 40994 -17162 40995 -17161 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_41050_n17162#" 780 101400,1820
device msubckt pfet_03v3 40010 -17162 40011 -17161 l=56 w=780 "VDDD" "a_38822_n18190#" 112 0 "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 780 101400,1820 "a_40066_n18422#" 780 101400,1820
device msubckt pfet_03v3 38766 -17490 38767 -17489 l=56 w=780 "VDDD" "a_38002_n18190#" 112 0 "VDDD" 780 101400,1820 "a_38822_n18190#" 780 101400,1820
device msubckt pfet_03v3 37946 -17490 37947 -17489 l=56 w=780 "VDDD" "clks" 112 0 "VDDD" 780 101400,1820 "a_38002_n18190#" 780 101400,1820
device msubckt pfet_03v3 35302 -17200 35303 -17199 l=56 w=780 "VDDD" "a_32736_n13850#" 112 0 "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 780 101400,1820 "a_33966_n18540#" 780 101400,1820
device msubckt pfet_03v3 19646 -17490 19647 -17489 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 112 0 "VDDD" 780 101400,1820 "SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 780 101400,1820
device msubckt pfet_03v3 18630 -17162 18631 -17161 l=56 w=780 "VDDD" "a_6822_n18190#" 112 0 "a_16898_n18422#" 780 101400,1820 "a_14134_n18422#" 780 101400,1820
device msubckt pfet_03v3 17458 -17162 17459 -17161 l=56 w=780 "VDDD" "Set" 112 0 "a_16898_n17162#" 780 101400,1820 "a_16898_n18422#" 780 101400,1820
device msubckt pfet_03v3 16842 -17162 16843 -17161 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 112 0 "VDDD" 780 101400,1820 "a_16898_n17162#" 780 101400,1820
device msubckt pfet_03v3 15818 -17162 15819 -17161 l=56 w=780 "VDDD" "a_14134_n18422#" 112 0 "a_15258_n17162#" 780 101400,1820 "SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 780 101400,1820
device msubckt pfet_03v3 15202 -17162 15203 -17161 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_15258_n17162#" 780 101400,1820
device msubckt pfet_03v3 14078 -17162 14079 -17161 l=56 w=780 "VDDD" "a_6002_n18190#" 112 0 "a_9050_n18422#" 780 101400,1820 "a_14134_n18422#" 780 101400,1820
device msubckt pfet_03v3 12602 -17162 12603 -17161 l=56 w=780 "VDDD" "a_6002_n18190#" 112 0 "a_10678_n18422#" 780 101400,1820 "a_8066_n18422#" 780 101400,1820
device msubckt pfet_03v3 11238 -17162 11239 -17161 l=56 w=780 "VDDD" "Reset" 112 0 "a_10678_n17162#" 780 101400,1820 "a_10678_n18422#" 780 101400,1820
device msubckt pfet_03v3 10622 -17162 10623 -17161 l=56 w=780 "VDDD" "a_9050_n18422#" 112 0 "VDDD" 780 101400,1820 "a_10678_n17162#" 780 101400,1820
device msubckt pfet_03v3 9610 -17162 9611 -17161 l=56 w=780 "VDDD" "a_8066_n18422#" 112 0 "a_9050_n17162#" 780 101400,1820 "a_9050_n18422#" 780 101400,1820
device msubckt pfet_03v3 8994 -17162 8995 -17161 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_9050_n17162#" 780 101400,1820
device msubckt pfet_03v3 8010 -17162 8011 -17161 l=56 w=780 "VDDD" "a_6822_n18190#" 112 0 "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 780 101400,1820 "a_8066_n18422#" 780 101400,1820
device msubckt pfet_03v3 6766 -17490 6767 -17489 l=56 w=780 "VDDD" "a_6002_n18190#" 112 0 "VDDD" 780 101400,1820 "a_6822_n18190#" 780 101400,1820
device msubckt pfet_03v3 5946 -17490 5947 -17489 l=56 w=780 "VDDD" "clks" 112 0 "VDDD" 780 101400,1820 "a_6002_n18190#" 780 101400,1820
device msubckt pfet_03v3 3302 -17200 3303 -17199 l=56 w=780 "VDDD" "a_736_n13850#" 112 0 "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 780 101400,1820 "a_1966_n18540#" 780 101400,1820
device msubckt nfet_03v3 149310 -14080 149311 -14079 l=56 w=312 "VSSD" "CK_5" 112 0 "a_128736_n13850#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 148418 -14080 148419 -14079 l=56 w=312 "VSSD" "a_128736_n13850#" 112 0 "a_128736_n13096#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 147518 -14082 147519 -14081 l=56 w=312 "VSSD" "a_128736_n13096#" 112 0 "a_134822_n13946#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 146698 -14082 146699 -14081 l=56 w=312 "VSSD" "a_134822_n13946#" 112 0 "a_134822_n13192#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 145454 -14314 145455 -14313 l=56 w=312 "VSSD" "a_134822_n13946#" 112 0 "a_140732_n13054#" 312 38064,868 "D_C_5" 312 38064,868
device msubckt nfet_03v3 144470 -14314 144471 -14313 l=56 w=312 "VSSD" "Set" 112 0 "a_139442_n14314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 143854 -14314 143855 -14313 l=56 w=312 "VSSD" "a_140732_n13054#" 112 0 "VSSD" 312 38064,868 "a_139442_n14314#" 312 38064,868
device msubckt nfet_03v3 142842 -14314 142843 -14313 l=56 w=312 "VSSD" "a_139442_n14314#" 112 0 "a_140918_n14314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 142226 -14314 142227 -14313 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_140918_n14314#" 312 38064,868
device msubckt nfet_03v3 140862 -14314 140863 -14313 l=56 w=312 "VSSD" "a_134822_n13192#" 112 0 "a_140732_n13054#" 312 38064,868 "a_140918_n14314#" 312 38064,868
device msubckt nfet_03v3 139386 -14314 139387 -14313 l=56 w=312 "VSSD" "a_134822_n13192#" 112 0 "a_134704_n13054#" 312 38064,868 "a_139442_n14314#" 312 38064,868
device msubckt nfet_03v3 138262 -14314 138263 -14313 l=56 w=312 "VSSD" "Reset" 112 0 "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 137646 -14314 137647 -14313 l=56 w=312 "VSSD" "a_134704_n13054#" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 136622 -14314 136623 -14313 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 112 0 "a_134890_n14314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 136006 -14314 136007 -14313 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_134890_n14314#" 312 38064,868
device msubckt nfet_03v3 134834 -14314 134835 -14313 l=56 w=312 "VSSD" "a_134822_n13946#" 112 0 "a_134704_n13054#" 312 38064,868 "a_134890_n14314#" 312 38064,868
device msubckt nfet_03v3 133818 -14082 133819 -14081 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 112 0 "SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 131302 -14218 131303 -14217 l=56 w=312 "VSSD" "a_128736_n13096#" 112 0 "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 312 38064,868 "a_130012_n13060#" 312 38064,868
device msubckt nfet_03v3 128748 -14218 128749 -14217 l=56 w=312 "VSSD" "a_128736_n13850#" 112 0 "VCM" 312 38064,868 "Bit_4" 312 38064,868
device msubckt nfet_03v3 117310 -14080 117311 -14079 l=56 w=312 "VSSD" "CK_4" 112 0 "a_96736_n13850#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 116418 -14080 116419 -14079 l=56 w=312 "VSSD" "a_96736_n13850#" 112 0 "a_96736_n13096#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 115518 -14082 115519 -14081 l=56 w=312 "VSSD" "a_96736_n13096#" 112 0 "a_102822_n13946#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 114698 -14082 114699 -14081 l=56 w=312 "VSSD" "a_102822_n13946#" 112 0 "a_102822_n13192#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 113454 -14314 113455 -14313 l=56 w=312 "VSSD" "a_102822_n13946#" 112 0 "a_108732_n13054#" 312 38064,868 "D_C_4" 312 38064,868
device msubckt nfet_03v3 112470 -14314 112471 -14313 l=56 w=312 "VSSD" "Set" 112 0 "a_107442_n14314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 111854 -14314 111855 -14313 l=56 w=312 "VSSD" "a_108732_n13054#" 112 0 "VSSD" 312 38064,868 "a_107442_n14314#" 312 38064,868
device msubckt nfet_03v3 110842 -14314 110843 -14313 l=56 w=312 "VSSD" "a_107442_n14314#" 112 0 "a_108918_n14314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 110226 -14314 110227 -14313 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_108918_n14314#" 312 38064,868
device msubckt nfet_03v3 108862 -14314 108863 -14313 l=56 w=312 "VSSD" "a_102822_n13192#" 112 0 "a_108732_n13054#" 312 38064,868 "a_108918_n14314#" 312 38064,868
device msubckt nfet_03v3 107386 -14314 107387 -14313 l=56 w=312 "VSSD" "a_102822_n13192#" 112 0 "a_102704_n13054#" 312 38064,868 "a_107442_n14314#" 312 38064,868
device msubckt nfet_03v3 106262 -14314 106263 -14313 l=56 w=312 "VSSD" "Reset" 112 0 "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 105646 -14314 105647 -14313 l=56 w=312 "VSSD" "a_102704_n13054#" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 104622 -14314 104623 -14313 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 112 0 "a_102890_n14314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 104006 -14314 104007 -14313 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_102890_n14314#" 312 38064,868
device msubckt nfet_03v3 102834 -14314 102835 -14313 l=56 w=312 "VSSD" "a_102822_n13946#" 112 0 "a_102704_n13054#" 312 38064,868 "a_102890_n14314#" 312 38064,868
device msubckt nfet_03v3 101818 -14082 101819 -14081 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 112 0 "SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 99302 -14218 99303 -14217 l=56 w=312 "VSSD" "a_96736_n13096#" 112 0 "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 312 38064,868 "a_98012_n13060#" 312 38064,868
device msubckt nfet_03v3 96748 -14218 96749 -14217 l=56 w=312 "VSSD" "a_96736_n13850#" 112 0 "VCM" 312 38064,868 "Bit_3" 312 38064,868
device msubckt nfet_03v3 85310 -14080 85311 -14079 l=56 w=312 "VSSD" "CK_3" 112 0 "a_64736_n13850#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 84418 -14080 84419 -14079 l=56 w=312 "VSSD" "a_64736_n13850#" 112 0 "a_64736_n13096#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 83518 -14082 83519 -14081 l=56 w=312 "VSSD" "a_64736_n13096#" 112 0 "a_70822_n13946#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 82698 -14082 82699 -14081 l=56 w=312 "VSSD" "a_70822_n13946#" 112 0 "a_70822_n13192#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 81454 -14314 81455 -14313 l=56 w=312 "VSSD" "a_70822_n13946#" 112 0 "a_76732_n13054#" 312 38064,868 "D_C_3" 312 38064,868
device msubckt nfet_03v3 80470 -14314 80471 -14313 l=56 w=312 "VSSD" "Set" 112 0 "a_75442_n14314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 79854 -14314 79855 -14313 l=56 w=312 "VSSD" "a_76732_n13054#" 112 0 "VSSD" 312 38064,868 "a_75442_n14314#" 312 38064,868
device msubckt nfet_03v3 78842 -14314 78843 -14313 l=56 w=312 "VSSD" "a_75442_n14314#" 112 0 "a_76918_n14314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 78226 -14314 78227 -14313 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_76918_n14314#" 312 38064,868
device msubckt nfet_03v3 76862 -14314 76863 -14313 l=56 w=312 "VSSD" "a_70822_n13192#" 112 0 "a_76732_n13054#" 312 38064,868 "a_76918_n14314#" 312 38064,868
device msubckt nfet_03v3 75386 -14314 75387 -14313 l=56 w=312 "VSSD" "a_70822_n13192#" 112 0 "a_70704_n13054#" 312 38064,868 "a_75442_n14314#" 312 38064,868
device msubckt nfet_03v3 74262 -14314 74263 -14313 l=56 w=312 "VSSD" "Reset" 112 0 "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 73646 -14314 73647 -14313 l=56 w=312 "VSSD" "a_70704_n13054#" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 72622 -14314 72623 -14313 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 112 0 "a_70890_n14314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 72006 -14314 72007 -14313 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_70890_n14314#" 312 38064,868
device msubckt nfet_03v3 70834 -14314 70835 -14313 l=56 w=312 "VSSD" "a_70822_n13946#" 112 0 "a_70704_n13054#" 312 38064,868 "a_70890_n14314#" 312 38064,868
device msubckt nfet_03v3 69818 -14082 69819 -14081 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 112 0 "SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 67302 -14218 67303 -14217 l=56 w=312 "VSSD" "a_64736_n13096#" 112 0 "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 312 38064,868 "a_66012_n13060#" 312 38064,868
device msubckt nfet_03v3 64748 -14218 64749 -14217 l=56 w=312 "VSSD" "a_64736_n13850#" 112 0 "VCM" 312 38064,868 "Bit_2" 312 38064,868
device msubckt nfet_03v3 53310 -14080 53311 -14079 l=56 w=312 "VSSD" "CK_2" 112 0 "a_32736_n13850#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 52418 -14080 52419 -14079 l=56 w=312 "VSSD" "a_32736_n13850#" 112 0 "a_32736_n13096#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 51518 -14082 51519 -14081 l=56 w=312 "VSSD" "a_32736_n13096#" 112 0 "a_38822_n13946#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 50698 -14082 50699 -14081 l=56 w=312 "VSSD" "a_38822_n13946#" 112 0 "a_38822_n13192#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 49454 -14314 49455 -14313 l=56 w=312 "VSSD" "a_38822_n13946#" 112 0 "a_44732_n13054#" 312 38064,868 "D_C_2" 312 38064,868
device msubckt nfet_03v3 48470 -14314 48471 -14313 l=56 w=312 "VSSD" "Set" 112 0 "a_43442_n14314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 47854 -14314 47855 -14313 l=56 w=312 "VSSD" "a_44732_n13054#" 112 0 "VSSD" 312 38064,868 "a_43442_n14314#" 312 38064,868
device msubckt nfet_03v3 46842 -14314 46843 -14313 l=56 w=312 "VSSD" "a_43442_n14314#" 112 0 "a_44918_n14314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 46226 -14314 46227 -14313 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_44918_n14314#" 312 38064,868
device msubckt nfet_03v3 44862 -14314 44863 -14313 l=56 w=312 "VSSD" "a_38822_n13192#" 112 0 "a_44732_n13054#" 312 38064,868 "a_44918_n14314#" 312 38064,868
device msubckt nfet_03v3 43386 -14314 43387 -14313 l=56 w=312 "VSSD" "a_38822_n13192#" 112 0 "a_38704_n13054#" 312 38064,868 "a_43442_n14314#" 312 38064,868
device msubckt nfet_03v3 42262 -14314 42263 -14313 l=56 w=312 "VSSD" "Reset" 112 0 "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 41646 -14314 41647 -14313 l=56 w=312 "VSSD" "a_38704_n13054#" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 40622 -14314 40623 -14313 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 112 0 "a_38890_n14314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 40006 -14314 40007 -14313 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_38890_n14314#" 312 38064,868
device msubckt nfet_03v3 38834 -14314 38835 -14313 l=56 w=312 "VSSD" "a_38822_n13946#" 112 0 "a_38704_n13054#" 312 38064,868 "a_38890_n14314#" 312 38064,868
device msubckt nfet_03v3 37818 -14082 37819 -14081 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 112 0 "SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 35302 -14218 35303 -14217 l=56 w=312 "VSSD" "a_32736_n13096#" 112 0 "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 312 38064,868 "a_34012_n13060#" 312 38064,868
device msubckt nfet_03v3 32748 -14218 32749 -14217 l=56 w=312 "VSSD" "a_32736_n13850#" 112 0 "VCM" 312 38064,868 "Bit_1" 312 38064,868
device msubckt nfet_03v3 21310 -14080 21311 -14079 l=56 w=312 "VSSD" "CK_1" 112 0 "a_736_n13850#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 20418 -14080 20419 -14079 l=56 w=312 "VSSD" "a_736_n13850#" 112 0 "a_736_n13096#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 19518 -14082 19519 -14081 l=56 w=312 "VSSD" "a_736_n13096#" 112 0 "a_6822_n13946#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 18698 -14082 18699 -14081 l=56 w=312 "VSSD" "a_6822_n13946#" 112 0 "a_6822_n13192#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 17454 -14314 17455 -14313 l=56 w=312 "VSSD" "a_6822_n13946#" 112 0 "a_12732_n13054#" 312 38064,868 "D_C_1" 312 38064,868
device msubckt nfet_03v3 16470 -14314 16471 -14313 l=56 w=312 "VSSD" "Set" 112 0 "a_11442_n14314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 15854 -14314 15855 -14313 l=56 w=312 "VSSD" "a_12732_n13054#" 112 0 "VSSD" 312 38064,868 "a_11442_n14314#" 312 38064,868
device msubckt nfet_03v3 14842 -14314 14843 -14313 l=56 w=312 "VSSD" "a_11442_n14314#" 112 0 "a_12918_n14314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 14226 -14314 14227 -14313 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_12918_n14314#" 312 38064,868
device msubckt nfet_03v3 12862 -14314 12863 -14313 l=56 w=312 "VSSD" "a_6822_n13192#" 112 0 "a_12732_n13054#" 312 38064,868 "a_12918_n14314#" 312 38064,868
device msubckt nfet_03v3 11386 -14314 11387 -14313 l=56 w=312 "VSSD" "a_6822_n13192#" 112 0 "a_6704_n13054#" 312 38064,868 "a_11442_n14314#" 312 38064,868
device msubckt nfet_03v3 10262 -14314 10263 -14313 l=56 w=312 "VSSD" "Reset" 112 0 "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 9646 -14314 9647 -14313 l=56 w=312 "VSSD" "a_6704_n13054#" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 8622 -14314 8623 -14313 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 112 0 "a_6890_n14314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 8006 -14314 8007 -14313 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_6890_n14314#" 312 38064,868
device msubckt nfet_03v3 6834 -14314 6835 -14313 l=56 w=312 "VSSD" "a_6822_n13946#" 112 0 "a_6704_n13054#" 312 38064,868 "a_6890_n14314#" 312 38064,868
device msubckt nfet_03v3 5818 -14082 5819 -14081 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 112 0 "SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 3302 -14218 3303 -14217 l=56 w=312 "VSSD" "a_736_n13096#" 112 0 "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 312 38064,868 "a_2012_n13060#" 312 38064,868
device msubckt nfet_03v3 748 -14218 749 -14217 l=56 w=312 "VSSD" "a_736_n13850#" 112 0 "VCM" 312 38064,868 "Bit_0" 312 38064,868
device msubckt pfet_03v3 149310 -13380 149311 -13379 l=56 w=780 "VDDD" "CK_5" 112 0 "a_128736_n13850#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 148418 -13380 148419 -13379 l=56 w=780 "VDDD" "a_128736_n13850#" 112 0 "a_128736_n13096#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 147518 -13382 147519 -13381 l=56 w=780 "VDDD" "a_128736_n13096#" 112 0 "a_134822_n13946#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 146698 -13382 146699 -13381 l=56 w=780 "VDDD" "a_134822_n13946#" 112 0 "a_134822_n13192#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 145454 -13054 145455 -13053 l=56 w=780 "VDDD" "a_134822_n13192#" 112 0 "a_140732_n13054#" 780 101400,1820 "D_C_5" 780 101400,1820
device msubckt pfet_03v3 144470 -13054 144471 -13053 l=56 w=780 "VDDD" "Set" 112 0 "a_143910_n13054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 143854 -13054 143855 -13053 l=56 w=780 "VDDD" "a_140732_n13054#" 112 0 "a_139442_n14314#" 780 101400,1820 "a_143910_n13054#" 780 101400,1820
device msubckt pfet_03v3 142842 -13054 142843 -13053 l=56 w=780 "VDDD" "a_139442_n14314#" 112 0 "a_142282_n13054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 142226 -13054 142227 -13053 l=56 w=780 "VDDD" "Reset" 112 0 "a_140918_n14314#" 780 101400,1820 "a_142282_n13054#" 780 101400,1820
device msubckt pfet_03v3 140862 -13054 140863 -13053 l=56 w=780 "VDDD" "a_134822_n13946#" 112 0 "a_140732_n13054#" 780 101400,1820 "a_140918_n14314#" 780 101400,1820
device msubckt pfet_03v3 139386 -13054 139387 -13053 l=56 w=780 "VDDD" "a_134822_n13946#" 112 0 "a_134704_n13054#" 780 101400,1820 "a_139442_n14314#" 780 101400,1820
device msubckt pfet_03v3 138262 -13054 138263 -13053 l=56 w=780 "VDDD" "Reset" 112 0 "a_137702_n13054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 137646 -13054 137647 -13053 l=56 w=780 "VDDD" "a_134704_n13054#" 112 0 "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 780 101400,1820 "a_137702_n13054#" 780 101400,1820
device msubckt pfet_03v3 136622 -13054 136623 -13053 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 112 0 "a_136062_n13054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 136006 -13054 136007 -13053 l=56 w=780 "VDDD" "Set" 112 0 "a_134890_n14314#" 780 101400,1820 "a_136062_n13054#" 780 101400,1820
device msubckt pfet_03v3 134834 -13054 134835 -13053 l=56 w=780 "VDDD" "a_134822_n13192#" 112 0 "a_134704_n13054#" 780 101400,1820 "a_134890_n14314#" 780 101400,1820
device msubckt pfet_03v3 133818 -13382 133819 -13381 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 112 0 "SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 132566 -12924 132567 -12923 l=220 w=780 "VDDD" "a_128736_n13096#" 440 0 "a_130012_n13060#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 131302 -12958 131303 -12957 l=56 w=780 "VDDD" "a_128736_n13850#" 112 0 "SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 780 101400,1820 "a_130012_n13060#" 780 101400,1820
device msubckt pfet_03v3 130012 -12924 130013 -12923 l=220 w=780 "VDDD" "a_130012_n13060#" 440 0 "Bit_4" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 128748 -12958 128749 -12957 l=56 w=780 "VDDD" "a_128736_n13096#" 112 0 "VCM" 780 101400,1820 "Bit_4" 780 101400,1820
device msubckt pfet_03v3 117310 -13380 117311 -13379 l=56 w=780 "VDDD" "CK_4" 112 0 "a_96736_n13850#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 116418 -13380 116419 -13379 l=56 w=780 "VDDD" "a_96736_n13850#" 112 0 "a_96736_n13096#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 115518 -13382 115519 -13381 l=56 w=780 "VDDD" "a_96736_n13096#" 112 0 "a_102822_n13946#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 114698 -13382 114699 -13381 l=56 w=780 "VDDD" "a_102822_n13946#" 112 0 "a_102822_n13192#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 113454 -13054 113455 -13053 l=56 w=780 "VDDD" "a_102822_n13192#" 112 0 "a_108732_n13054#" 780 101400,1820 "D_C_4" 780 101400,1820
device msubckt pfet_03v3 112470 -13054 112471 -13053 l=56 w=780 "VDDD" "Set" 112 0 "a_111910_n13054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 111854 -13054 111855 -13053 l=56 w=780 "VDDD" "a_108732_n13054#" 112 0 "a_107442_n14314#" 780 101400,1820 "a_111910_n13054#" 780 101400,1820
device msubckt pfet_03v3 110842 -13054 110843 -13053 l=56 w=780 "VDDD" "a_107442_n14314#" 112 0 "a_110282_n13054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 110226 -13054 110227 -13053 l=56 w=780 "VDDD" "Reset" 112 0 "a_108918_n14314#" 780 101400,1820 "a_110282_n13054#" 780 101400,1820
device msubckt pfet_03v3 108862 -13054 108863 -13053 l=56 w=780 "VDDD" "a_102822_n13946#" 112 0 "a_108732_n13054#" 780 101400,1820 "a_108918_n14314#" 780 101400,1820
device msubckt pfet_03v3 107386 -13054 107387 -13053 l=56 w=780 "VDDD" "a_102822_n13946#" 112 0 "a_102704_n13054#" 780 101400,1820 "a_107442_n14314#" 780 101400,1820
device msubckt pfet_03v3 106262 -13054 106263 -13053 l=56 w=780 "VDDD" "Reset" 112 0 "a_105702_n13054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 105646 -13054 105647 -13053 l=56 w=780 "VDDD" "a_102704_n13054#" 112 0 "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 780 101400,1820 "a_105702_n13054#" 780 101400,1820
device msubckt pfet_03v3 104622 -13054 104623 -13053 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 112 0 "a_104062_n13054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 104006 -13054 104007 -13053 l=56 w=780 "VDDD" "Set" 112 0 "a_102890_n14314#" 780 101400,1820 "a_104062_n13054#" 780 101400,1820
device msubckt pfet_03v3 102834 -13054 102835 -13053 l=56 w=780 "VDDD" "a_102822_n13192#" 112 0 "a_102704_n13054#" 780 101400,1820 "a_102890_n14314#" 780 101400,1820
device msubckt pfet_03v3 101818 -13382 101819 -13381 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 112 0 "SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 100566 -12924 100567 -12923 l=220 w=780 "VDDD" "a_96736_n13096#" 440 0 "a_98012_n13060#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 99302 -12958 99303 -12957 l=56 w=780 "VDDD" "a_96736_n13850#" 112 0 "SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 780 101400,1820 "a_98012_n13060#" 780 101400,1820
device msubckt pfet_03v3 98012 -12924 98013 -12923 l=220 w=780 "VDDD" "a_98012_n13060#" 440 0 "Bit_3" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 96748 -12958 96749 -12957 l=56 w=780 "VDDD" "a_96736_n13096#" 112 0 "VCM" 780 101400,1820 "Bit_3" 780 101400,1820
device msubckt pfet_03v3 85310 -13380 85311 -13379 l=56 w=780 "VDDD" "CK_3" 112 0 "a_64736_n13850#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 84418 -13380 84419 -13379 l=56 w=780 "VDDD" "a_64736_n13850#" 112 0 "a_64736_n13096#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 83518 -13382 83519 -13381 l=56 w=780 "VDDD" "a_64736_n13096#" 112 0 "a_70822_n13946#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 82698 -13382 82699 -13381 l=56 w=780 "VDDD" "a_70822_n13946#" 112 0 "a_70822_n13192#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 81454 -13054 81455 -13053 l=56 w=780 "VDDD" "a_70822_n13192#" 112 0 "a_76732_n13054#" 780 101400,1820 "D_C_3" 780 101400,1820
device msubckt pfet_03v3 80470 -13054 80471 -13053 l=56 w=780 "VDDD" "Set" 112 0 "a_79910_n13054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 79854 -13054 79855 -13053 l=56 w=780 "VDDD" "a_76732_n13054#" 112 0 "a_75442_n14314#" 780 101400,1820 "a_79910_n13054#" 780 101400,1820
device msubckt pfet_03v3 78842 -13054 78843 -13053 l=56 w=780 "VDDD" "a_75442_n14314#" 112 0 "a_78282_n13054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 78226 -13054 78227 -13053 l=56 w=780 "VDDD" "Reset" 112 0 "a_76918_n14314#" 780 101400,1820 "a_78282_n13054#" 780 101400,1820
device msubckt pfet_03v3 76862 -13054 76863 -13053 l=56 w=780 "VDDD" "a_70822_n13946#" 112 0 "a_76732_n13054#" 780 101400,1820 "a_76918_n14314#" 780 101400,1820
device msubckt pfet_03v3 75386 -13054 75387 -13053 l=56 w=780 "VDDD" "a_70822_n13946#" 112 0 "a_70704_n13054#" 780 101400,1820 "a_75442_n14314#" 780 101400,1820
device msubckt pfet_03v3 74262 -13054 74263 -13053 l=56 w=780 "VDDD" "Reset" 112 0 "a_73702_n13054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 73646 -13054 73647 -13053 l=56 w=780 "VDDD" "a_70704_n13054#" 112 0 "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 780 101400,1820 "a_73702_n13054#" 780 101400,1820
device msubckt pfet_03v3 72622 -13054 72623 -13053 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 112 0 "a_72062_n13054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 72006 -13054 72007 -13053 l=56 w=780 "VDDD" "Set" 112 0 "a_70890_n14314#" 780 101400,1820 "a_72062_n13054#" 780 101400,1820
device msubckt pfet_03v3 70834 -13054 70835 -13053 l=56 w=780 "VDDD" "a_70822_n13192#" 112 0 "a_70704_n13054#" 780 101400,1820 "a_70890_n14314#" 780 101400,1820
device msubckt pfet_03v3 69818 -13382 69819 -13381 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 112 0 "SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 68566 -12924 68567 -12923 l=220 w=780 "VDDD" "a_64736_n13096#" 440 0 "a_66012_n13060#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 67302 -12958 67303 -12957 l=56 w=780 "VDDD" "a_64736_n13850#" 112 0 "SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 780 101400,1820 "a_66012_n13060#" 780 101400,1820
device msubckt pfet_03v3 66012 -12924 66013 -12923 l=220 w=780 "VDDD" "a_66012_n13060#" 440 0 "Bit_2" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 64748 -12958 64749 -12957 l=56 w=780 "VDDD" "a_64736_n13096#" 112 0 "VCM" 780 101400,1820 "Bit_2" 780 101400,1820
device msubckt pfet_03v3 53310 -13380 53311 -13379 l=56 w=780 "VDDD" "CK_2" 112 0 "a_32736_n13850#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 52418 -13380 52419 -13379 l=56 w=780 "VDDD" "a_32736_n13850#" 112 0 "a_32736_n13096#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 51518 -13382 51519 -13381 l=56 w=780 "VDDD" "a_32736_n13096#" 112 0 "a_38822_n13946#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 50698 -13382 50699 -13381 l=56 w=780 "VDDD" "a_38822_n13946#" 112 0 "a_38822_n13192#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 49454 -13054 49455 -13053 l=56 w=780 "VDDD" "a_38822_n13192#" 112 0 "a_44732_n13054#" 780 101400,1820 "D_C_2" 780 101400,1820
device msubckt pfet_03v3 48470 -13054 48471 -13053 l=56 w=780 "VDDD" "Set" 112 0 "a_47910_n13054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 47854 -13054 47855 -13053 l=56 w=780 "VDDD" "a_44732_n13054#" 112 0 "a_43442_n14314#" 780 101400,1820 "a_47910_n13054#" 780 101400,1820
device msubckt pfet_03v3 46842 -13054 46843 -13053 l=56 w=780 "VDDD" "a_43442_n14314#" 112 0 "a_46282_n13054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 46226 -13054 46227 -13053 l=56 w=780 "VDDD" "Reset" 112 0 "a_44918_n14314#" 780 101400,1820 "a_46282_n13054#" 780 101400,1820
device msubckt pfet_03v3 44862 -13054 44863 -13053 l=56 w=780 "VDDD" "a_38822_n13946#" 112 0 "a_44732_n13054#" 780 101400,1820 "a_44918_n14314#" 780 101400,1820
device msubckt pfet_03v3 43386 -13054 43387 -13053 l=56 w=780 "VDDD" "a_38822_n13946#" 112 0 "a_38704_n13054#" 780 101400,1820 "a_43442_n14314#" 780 101400,1820
device msubckt pfet_03v3 42262 -13054 42263 -13053 l=56 w=780 "VDDD" "Reset" 112 0 "a_41702_n13054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 41646 -13054 41647 -13053 l=56 w=780 "VDDD" "a_38704_n13054#" 112 0 "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 780 101400,1820 "a_41702_n13054#" 780 101400,1820
device msubckt pfet_03v3 40622 -13054 40623 -13053 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 112 0 "a_40062_n13054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 40006 -13054 40007 -13053 l=56 w=780 "VDDD" "Set" 112 0 "a_38890_n14314#" 780 101400,1820 "a_40062_n13054#" 780 101400,1820
device msubckt pfet_03v3 38834 -13054 38835 -13053 l=56 w=780 "VDDD" "a_38822_n13192#" 112 0 "a_38704_n13054#" 780 101400,1820 "a_38890_n14314#" 780 101400,1820
device msubckt pfet_03v3 37818 -13382 37819 -13381 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 112 0 "SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 36566 -12924 36567 -12923 l=220 w=780 "VDDD" "a_32736_n13096#" 440 0 "a_34012_n13060#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 35302 -12958 35303 -12957 l=56 w=780 "VDDD" "a_32736_n13850#" 112 0 "SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 780 101400,1820 "a_34012_n13060#" 780 101400,1820
device msubckt pfet_03v3 34012 -12924 34013 -12923 l=220 w=780 "VDDD" "a_34012_n13060#" 440 0 "Bit_1" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 32748 -12958 32749 -12957 l=56 w=780 "VDDD" "a_32736_n13096#" 112 0 "VCM" 780 101400,1820 "Bit_1" 780 101400,1820
device msubckt pfet_03v3 21310 -13380 21311 -13379 l=56 w=780 "VDDD" "CK_1" 112 0 "a_736_n13850#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 20418 -13380 20419 -13379 l=56 w=780 "VDDD" "a_736_n13850#" 112 0 "a_736_n13096#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 19518 -13382 19519 -13381 l=56 w=780 "VDDD" "a_736_n13096#" 112 0 "a_6822_n13946#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 18698 -13382 18699 -13381 l=56 w=780 "VDDD" "a_6822_n13946#" 112 0 "a_6822_n13192#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 17454 -13054 17455 -13053 l=56 w=780 "VDDD" "a_6822_n13192#" 112 0 "a_12732_n13054#" 780 101400,1820 "D_C_1" 780 101400,1820
device msubckt pfet_03v3 16470 -13054 16471 -13053 l=56 w=780 "VDDD" "Set" 112 0 "a_15910_n13054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 15854 -13054 15855 -13053 l=56 w=780 "VDDD" "a_12732_n13054#" 112 0 "a_11442_n14314#" 780 101400,1820 "a_15910_n13054#" 780 101400,1820
device msubckt pfet_03v3 14842 -13054 14843 -13053 l=56 w=780 "VDDD" "a_11442_n14314#" 112 0 "a_14282_n13054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 14226 -13054 14227 -13053 l=56 w=780 "VDDD" "Reset" 112 0 "a_12918_n14314#" 780 101400,1820 "a_14282_n13054#" 780 101400,1820
device msubckt pfet_03v3 12862 -13054 12863 -13053 l=56 w=780 "VDDD" "a_6822_n13946#" 112 0 "a_12732_n13054#" 780 101400,1820 "a_12918_n14314#" 780 101400,1820
device msubckt pfet_03v3 11386 -13054 11387 -13053 l=56 w=780 "VDDD" "a_6822_n13946#" 112 0 "a_6704_n13054#" 780 101400,1820 "a_11442_n14314#" 780 101400,1820
device msubckt pfet_03v3 10262 -13054 10263 -13053 l=56 w=780 "VDDD" "Reset" 112 0 "a_9702_n13054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 9646 -13054 9647 -13053 l=56 w=780 "VDDD" "a_6704_n13054#" 112 0 "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 780 101400,1820 "a_9702_n13054#" 780 101400,1820
device msubckt pfet_03v3 8622 -13054 8623 -13053 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 112 0 "a_8062_n13054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 8006 -13054 8007 -13053 l=56 w=780 "VDDD" "Set" 112 0 "a_6890_n14314#" 780 101400,1820 "a_8062_n13054#" 780 101400,1820
device msubckt pfet_03v3 6834 -13054 6835 -13053 l=56 w=780 "VDDD" "a_6822_n13192#" 112 0 "a_6704_n13054#" 780 101400,1820 "a_6890_n14314#" 780 101400,1820
device msubckt pfet_03v3 5818 -13382 5819 -13381 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 112 0 "SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 4566 -12924 4567 -12923 l=220 w=780 "VDDD" "a_736_n13096#" 440 0 "a_2012_n13060#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 3302 -12958 3303 -12957 l=56 w=780 "VDDD" "a_736_n13850#" 112 0 "SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 780 101400,1820 "a_2012_n13060#" 780 101400,1820
device msubckt pfet_03v3 2012 -12924 2013 -12923 l=220 w=780 "VDDD" "a_2012_n13060#" 440 0 "Bit_0" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 748 -12958 749 -12957 l=56 w=780 "VDDD" "a_736_n13096#" 112 0 "VCM" 780 101400,1820 "Bit_0" 780 101400,1820
device msubckt nfet_03v3 149234 -4480 149235 -4479 l=220 w=312 "VSSD" "a_147052_n4460#" 440 0 "Bit_5" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 148062 -4460 148063 -4459 l=56 w=312 "VSSD" "a_131002_n80#" 112 0 "a_147052_n4460#" 312 38064,868 "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 146832 -4460 146833 -4459 l=220 w=312 "VSSD" "a_130110_n80#" 440 0 "VSSD" 312 38064,868 "a_147052_n4460#" 312 38064,868
device msubckt nfet_03v3 145418 -4190 145419 -4189 l=56 w=312 "VSSD" "clks" 112 0 "a_132722_n4054#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 144598 -4190 144599 -4189 l=56 w=312 "VSSD" "a_132722_n4054#" 112 0 "a_132722_n3300#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 143354 -4422 143355 -4421 l=56 w=312 "VSSD" "a_132722_n4054#" 112 0 "a_138632_n3162#" 312 38064,868 "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 142370 -4422 142371 -4421 l=56 w=312 "VSSD" "Set" 112 0 "a_137342_n4422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 141754 -4422 141755 -4421 l=56 w=312 "VSSD" "a_138632_n3162#" 112 0 "VSSD" 312 38064,868 "a_137342_n4422#" 312 38064,868
device msubckt nfet_03v3 140742 -4422 140743 -4421 l=56 w=312 "VSSD" "a_137342_n4422#" 112 0 "a_138818_n4422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 140126 -4422 140127 -4421 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_138818_n4422#" 312 38064,868
device msubckt nfet_03v3 138762 -4422 138763 -4421 l=56 w=312 "VSSD" "a_132722_n3300#" 112 0 "a_138632_n3162#" 312 38064,868 "a_138818_n4422#" 312 38064,868
device msubckt nfet_03v3 137286 -4422 137287 -4421 l=56 w=312 "VSSD" "a_132722_n3300#" 112 0 "a_132604_n3162#" 312 38064,868 "a_137342_n4422#" 312 38064,868
device msubckt nfet_03v3 136162 -4422 136163 -4421 l=56 w=312 "VSSD" "Reset" 112 0 "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 135546 -4422 135547 -4421 l=56 w=312 "VSSD" "a_132604_n3162#" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 312 38064,868
device msubckt nfet_03v3 134522 -4422 134523 -4421 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 112 0 "a_132790_n4422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 133906 -4422 133907 -4421 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_132790_n4422#" 312 38064,868
device msubckt nfet_03v3 132734 -4422 132735 -4421 l=56 w=312 "VSSD" "a_132722_n4054#" 112 0 "a_132604_n3162#" 312 38064,868 "a_132790_n4422#" 312 38064,868
device msubckt nfet_03v3 131718 -4190 131719 -4189 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 117234 -4480 117235 -4479 l=220 w=312 "VSSD" "a_115052_n4460#" 440 0 "Bit_6" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 116062 -4460 116063 -4459 l=56 w=312 "VSSD" "a_99002_n80#" 112 0 "a_115052_n4460#" 312 38064,868 "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 114832 -4460 114833 -4459 l=220 w=312 "VSSD" "a_98110_n80#" 440 0 "VSSD" 312 38064,868 "a_115052_n4460#" 312 38064,868
device msubckt nfet_03v3 113418 -4190 113419 -4189 l=56 w=312 "VSSD" "clks" 112 0 "a_100722_n4054#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 112598 -4190 112599 -4189 l=56 w=312 "VSSD" "a_100722_n4054#" 112 0 "a_100722_n3300#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 111354 -4422 111355 -4421 l=56 w=312 "VSSD" "a_100722_n4054#" 112 0 "a_106632_n3162#" 312 38064,868 "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 110370 -4422 110371 -4421 l=56 w=312 "VSSD" "Set" 112 0 "a_105342_n4422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 109754 -4422 109755 -4421 l=56 w=312 "VSSD" "a_106632_n3162#" 112 0 "VSSD" 312 38064,868 "a_105342_n4422#" 312 38064,868
device msubckt nfet_03v3 108742 -4422 108743 -4421 l=56 w=312 "VSSD" "a_105342_n4422#" 112 0 "a_106818_n4422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 108126 -4422 108127 -4421 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_106818_n4422#" 312 38064,868
device msubckt nfet_03v3 106762 -4422 106763 -4421 l=56 w=312 "VSSD" "a_100722_n3300#" 112 0 "a_106632_n3162#" 312 38064,868 "a_106818_n4422#" 312 38064,868
device msubckt nfet_03v3 105286 -4422 105287 -4421 l=56 w=312 "VSSD" "a_100722_n3300#" 112 0 "a_100604_n3162#" 312 38064,868 "a_105342_n4422#" 312 38064,868
device msubckt nfet_03v3 104162 -4422 104163 -4421 l=56 w=312 "VSSD" "Reset" 112 0 "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 103546 -4422 103547 -4421 l=56 w=312 "VSSD" "a_100604_n3162#" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 312 38064,868
device msubckt nfet_03v3 102522 -4422 102523 -4421 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 112 0 "a_100790_n4422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 101906 -4422 101907 -4421 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_100790_n4422#" 312 38064,868
device msubckt nfet_03v3 100734 -4422 100735 -4421 l=56 w=312 "VSSD" "a_100722_n4054#" 112 0 "a_100604_n3162#" 312 38064,868 "a_100790_n4422#" 312 38064,868
device msubckt nfet_03v3 99718 -4190 99719 -4189 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 85234 -4480 85235 -4479 l=220 w=312 "VSSD" "a_83052_n4460#" 440 0 "Bit_7" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 84062 -4460 84063 -4459 l=56 w=312 "VSSD" "a_67002_n80#" 112 0 "a_83052_n4460#" 312 38064,868 "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 82832 -4460 82833 -4459 l=220 w=312 "VSSD" "a_66110_n80#" 440 0 "VSSD" 312 38064,868 "a_83052_n4460#" 312 38064,868
device msubckt nfet_03v3 81418 -4190 81419 -4189 l=56 w=312 "VSSD" "clks" 112 0 "a_68722_n4054#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 80598 -4190 80599 -4189 l=56 w=312 "VSSD" "a_68722_n4054#" 112 0 "a_68722_n3300#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 79354 -4422 79355 -4421 l=56 w=312 "VSSD" "a_68722_n4054#" 112 0 "a_74632_n3162#" 312 38064,868 "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 78370 -4422 78371 -4421 l=56 w=312 "VSSD" "Set" 112 0 "a_73342_n4422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 77754 -4422 77755 -4421 l=56 w=312 "VSSD" "a_74632_n3162#" 112 0 "VSSD" 312 38064,868 "a_73342_n4422#" 312 38064,868
device msubckt nfet_03v3 76742 -4422 76743 -4421 l=56 w=312 "VSSD" "a_73342_n4422#" 112 0 "a_74818_n4422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 76126 -4422 76127 -4421 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_74818_n4422#" 312 38064,868
device msubckt nfet_03v3 74762 -4422 74763 -4421 l=56 w=312 "VSSD" "a_68722_n3300#" 112 0 "a_74632_n3162#" 312 38064,868 "a_74818_n4422#" 312 38064,868
device msubckt nfet_03v3 73286 -4422 73287 -4421 l=56 w=312 "VSSD" "a_68722_n3300#" 112 0 "a_68604_n3162#" 312 38064,868 "a_73342_n4422#" 312 38064,868
device msubckt nfet_03v3 72162 -4422 72163 -4421 l=56 w=312 "VSSD" "Reset" 112 0 "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 71546 -4422 71547 -4421 l=56 w=312 "VSSD" "a_68604_n3162#" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 312 38064,868
device msubckt nfet_03v3 70522 -4422 70523 -4421 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 112 0 "a_68790_n4422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 69906 -4422 69907 -4421 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_68790_n4422#" 312 38064,868
device msubckt nfet_03v3 68734 -4422 68735 -4421 l=56 w=312 "VSSD" "a_68722_n4054#" 112 0 "a_68604_n3162#" 312 38064,868 "a_68790_n4422#" 312 38064,868
device msubckt nfet_03v3 67718 -4190 67719 -4189 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 53234 -4480 53235 -4479 l=220 w=312 "VSSD" "a_51052_n4460#" 440 0 "Bit_8" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 52062 -4460 52063 -4459 l=56 w=312 "VSSD" "a_35002_n80#" 112 0 "a_51052_n4460#" 312 38064,868 "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 50832 -4460 50833 -4459 l=220 w=312 "VSSD" "a_34110_n80#" 440 0 "VSSD" 312 38064,868 "a_51052_n4460#" 312 38064,868
device msubckt nfet_03v3 49418 -4190 49419 -4189 l=56 w=312 "VSSD" "clks" 112 0 "a_36722_n4054#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 48598 -4190 48599 -4189 l=56 w=312 "VSSD" "a_36722_n4054#" 112 0 "a_36722_n3300#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 47354 -4422 47355 -4421 l=56 w=312 "VSSD" "a_36722_n4054#" 112 0 "a_42632_n3162#" 312 38064,868 "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 46370 -4422 46371 -4421 l=56 w=312 "VSSD" "Set" 112 0 "a_41342_n4422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 45754 -4422 45755 -4421 l=56 w=312 "VSSD" "a_42632_n3162#" 112 0 "VSSD" 312 38064,868 "a_41342_n4422#" 312 38064,868
device msubckt nfet_03v3 44742 -4422 44743 -4421 l=56 w=312 "VSSD" "a_41342_n4422#" 112 0 "a_42818_n4422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 44126 -4422 44127 -4421 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_42818_n4422#" 312 38064,868
device msubckt nfet_03v3 42762 -4422 42763 -4421 l=56 w=312 "VSSD" "a_36722_n3300#" 112 0 "a_42632_n3162#" 312 38064,868 "a_42818_n4422#" 312 38064,868
device msubckt nfet_03v3 41286 -4422 41287 -4421 l=56 w=312 "VSSD" "a_36722_n3300#" 112 0 "a_36604_n3162#" 312 38064,868 "a_41342_n4422#" 312 38064,868
device msubckt nfet_03v3 40162 -4422 40163 -4421 l=56 w=312 "VSSD" "Reset" 112 0 "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 39546 -4422 39547 -4421 l=56 w=312 "VSSD" "a_36604_n3162#" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 312 38064,868
device msubckt nfet_03v3 38522 -4422 38523 -4421 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 112 0 "a_36790_n4422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 37906 -4422 37907 -4421 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_36790_n4422#" 312 38064,868
device msubckt nfet_03v3 36734 -4422 36735 -4421 l=56 w=312 "VSSD" "a_36722_n4054#" 112 0 "a_36604_n3162#" 312 38064,868 "a_36790_n4422#" 312 38064,868
device msubckt nfet_03v3 35718 -4190 35719 -4189 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 21234 -4480 21235 -4479 l=220 w=312 "VSSD" "a_19052_n4460#" 440 0 "Bit_9" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 20062 -4460 20063 -4459 l=56 w=312 "VSSD" "a_3002_n80#" 112 0 "a_19052_n4460#" 312 38064,868 "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 18832 -4460 18833 -4459 l=220 w=312 "VSSD" "a_2110_n80#" 440 0 "VSSD" 312 38064,868 "a_19052_n4460#" 312 38064,868
device msubckt nfet_03v3 17418 -4190 17419 -4189 l=56 w=312 "VSSD" "clks" 112 0 "a_4722_n4054#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 16598 -4190 16599 -4189 l=56 w=312 "VSSD" "a_4722_n4054#" 112 0 "a_4722_n3300#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 15354 -4422 15355 -4421 l=56 w=312 "VSSD" "a_4722_n4054#" 112 0 "a_10632_n3162#" 312 38064,868 "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 14370 -4422 14371 -4421 l=56 w=312 "VSSD" "Set" 112 0 "a_9342_n4422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 13754 -4422 13755 -4421 l=56 w=312 "VSSD" "a_10632_n3162#" 112 0 "VSSD" 312 38064,868 "a_9342_n4422#" 312 38064,868
device msubckt nfet_03v3 12742 -4422 12743 -4421 l=56 w=312 "VSSD" "a_9342_n4422#" 112 0 "a_10818_n4422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 12126 -4422 12127 -4421 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_10818_n4422#" 312 38064,868
device msubckt nfet_03v3 10762 -4422 10763 -4421 l=56 w=312 "VSSD" "a_4722_n3300#" 112 0 "a_10632_n3162#" 312 38064,868 "a_10818_n4422#" 312 38064,868
device msubckt nfet_03v3 9286 -4422 9287 -4421 l=56 w=312 "VSSD" "a_4722_n3300#" 112 0 "a_4604_n3162#" 312 38064,868 "a_9342_n4422#" 312 38064,868
device msubckt nfet_03v3 8162 -4422 8163 -4421 l=56 w=312 "VSSD" "Reset" 112 0 "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 7546 -4422 7547 -4421 l=56 w=312 "VSSD" "a_4604_n3162#" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 312 38064,868
device msubckt nfet_03v3 6522 -4422 6523 -4421 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 112 0 "a_4790_n4422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 5906 -4422 5907 -4421 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_4790_n4422#" 312 38064,868
device msubckt nfet_03v3 4734 -4422 4735 -4421 l=56 w=312 "VSSD" "a_4722_n4054#" 112 0 "a_4604_n3162#" 312 38064,868 "a_4790_n4422#" 312 38064,868
device msubckt nfet_03v3 3718 -4190 3719 -4189 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -10766 -4480 -10765 -4479 l=220 w=312 "VSSD" "a_n12948_n4460#" 440 0 "Bit_10" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -11938 -4460 -11937 -4459 l=56 w=312 "VSSD" "a_n28998_n80#" 112 0 "a_n12948_n4460#" 312 38064,868 "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 -13168 -4460 -13167 -4459 l=220 w=312 "VSSD" "a_n29890_n80#" 440 0 "VSSD" 312 38064,868 "a_n12948_n4460#" 312 38064,868
device msubckt nfet_03v3 -14582 -4190 -14581 -4189 l=56 w=312 "VSSD" "clks" 112 0 "a_n27278_n4054#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -15402 -4190 -15401 -4189 l=56 w=312 "VSSD" "a_n27278_n4054#" 112 0 "a_n27278_n3300#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -16646 -4422 -16645 -4421 l=56 w=312 "VSSD" "a_n27278_n4054#" 112 0 "a_n21368_n3162#" 312 38064,868 "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 -17630 -4422 -17629 -4421 l=56 w=312 "VSSD" "Set" 112 0 "a_n22658_n4422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -18246 -4422 -18245 -4421 l=56 w=312 "VSSD" "a_n21368_n3162#" 112 0 "VSSD" 312 38064,868 "a_n22658_n4422#" 312 38064,868
device msubckt nfet_03v3 -19258 -4422 -19257 -4421 l=56 w=312 "VSSD" "a_n22658_n4422#" 112 0 "a_n21182_n4422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -19874 -4422 -19873 -4421 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_n21182_n4422#" 312 38064,868
device msubckt nfet_03v3 -21238 -4422 -21237 -4421 l=56 w=312 "VSSD" "a_n27278_n3300#" 112 0 "a_n21368_n3162#" 312 38064,868 "a_n21182_n4422#" 312 38064,868
device msubckt nfet_03v3 -22714 -4422 -22713 -4421 l=56 w=312 "VSSD" "a_n27278_n3300#" 112 0 "a_n27396_n3162#" 312 38064,868 "a_n22658_n4422#" 312 38064,868
device msubckt nfet_03v3 -23838 -4422 -23837 -4421 l=56 w=312 "VSSD" "Reset" 112 0 "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -24454 -4422 -24453 -4421 l=56 w=312 "VSSD" "a_n27396_n3162#" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 312 38064,868
device msubckt nfet_03v3 -25478 -4422 -25477 -4421 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 112 0 "a_n27210_n4422#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -26094 -4422 -26093 -4421 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_n27210_n4422#" 312 38064,868
device msubckt nfet_03v3 -27266 -4422 -27265 -4421 l=56 w=312 "VSSD" "a_n27278_n4054#" 112 0 "a_n27396_n3162#" 312 38064,868 "a_n27210_n4422#" 312 38064,868
device msubckt nfet_03v3 -28282 -4190 -28281 -4189 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt pfet_03v3 148062 -3200 148063 -3199 l=56 w=780 "VDDD" "a_130110_n80#" 112 0 "a_147052_n4460#" 780 101400,1820 "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 145418 -3490 145419 -3489 l=56 w=780 "VDDD" "clks" 112 0 "a_132722_n4054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 144598 -3490 144599 -3489 l=56 w=780 "VDDD" "a_132722_n4054#" 112 0 "a_132722_n3300#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 143354 -3162 143355 -3161 l=56 w=780 "VDDD" "a_132722_n3300#" 112 0 "a_138632_n3162#" 780 101400,1820 "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 142370 -3162 142371 -3161 l=56 w=780 "VDDD" "Set" 112 0 "a_141810_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 141754 -3162 141755 -3161 l=56 w=780 "VDDD" "a_138632_n3162#" 112 0 "a_137342_n4422#" 780 101400,1820 "a_141810_n3162#" 780 101400,1820
device msubckt pfet_03v3 140742 -3162 140743 -3161 l=56 w=780 "VDDD" "a_137342_n4422#" 112 0 "a_140182_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 140126 -3162 140127 -3161 l=56 w=780 "VDDD" "Reset" 112 0 "a_138818_n4422#" 780 101400,1820 "a_140182_n3162#" 780 101400,1820
device msubckt pfet_03v3 138762 -3162 138763 -3161 l=56 w=780 "VDDD" "a_132722_n4054#" 112 0 "a_138632_n3162#" 780 101400,1820 "a_138818_n4422#" 780 101400,1820
device msubckt pfet_03v3 137286 -3162 137287 -3161 l=56 w=780 "VDDD" "a_132722_n4054#" 112 0 "a_132604_n3162#" 780 101400,1820 "a_137342_n4422#" 780 101400,1820
device msubckt pfet_03v3 136162 -3162 136163 -3161 l=56 w=780 "VDDD" "Reset" 112 0 "a_135602_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 135546 -3162 135547 -3161 l=56 w=780 "VDDD" "a_132604_n3162#" 112 0 "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 780 101400,1820 "a_135602_n3162#" 780 101400,1820
device msubckt pfet_03v3 134522 -3162 134523 -3161 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 112 0 "a_133962_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 133906 -3162 133907 -3161 l=56 w=780 "VDDD" "Set" 112 0 "a_132790_n4422#" 780 101400,1820 "a_133962_n3162#" 780 101400,1820
device msubckt pfet_03v3 132734 -3162 132735 -3161 l=56 w=780 "VDDD" "a_132722_n3300#" 112 0 "a_132604_n3162#" 780 101400,1820 "a_132790_n4422#" 780 101400,1820
device msubckt pfet_03v3 131718 -3490 131719 -3489 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 116062 -3200 116063 -3199 l=56 w=780 "VDDD" "a_98110_n80#" 112 0 "a_115052_n4460#" 780 101400,1820 "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 113418 -3490 113419 -3489 l=56 w=780 "VDDD" "clks" 112 0 "a_100722_n4054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 112598 -3490 112599 -3489 l=56 w=780 "VDDD" "a_100722_n4054#" 112 0 "a_100722_n3300#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 111354 -3162 111355 -3161 l=56 w=780 "VDDD" "a_100722_n3300#" 112 0 "a_106632_n3162#" 780 101400,1820 "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 110370 -3162 110371 -3161 l=56 w=780 "VDDD" "Set" 112 0 "a_109810_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 109754 -3162 109755 -3161 l=56 w=780 "VDDD" "a_106632_n3162#" 112 0 "a_105342_n4422#" 780 101400,1820 "a_109810_n3162#" 780 101400,1820
device msubckt pfet_03v3 108742 -3162 108743 -3161 l=56 w=780 "VDDD" "a_105342_n4422#" 112 0 "a_108182_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 108126 -3162 108127 -3161 l=56 w=780 "VDDD" "Reset" 112 0 "a_106818_n4422#" 780 101400,1820 "a_108182_n3162#" 780 101400,1820
device msubckt pfet_03v3 106762 -3162 106763 -3161 l=56 w=780 "VDDD" "a_100722_n4054#" 112 0 "a_106632_n3162#" 780 101400,1820 "a_106818_n4422#" 780 101400,1820
device msubckt pfet_03v3 105286 -3162 105287 -3161 l=56 w=780 "VDDD" "a_100722_n4054#" 112 0 "a_100604_n3162#" 780 101400,1820 "a_105342_n4422#" 780 101400,1820
device msubckt pfet_03v3 104162 -3162 104163 -3161 l=56 w=780 "VDDD" "Reset" 112 0 "a_103602_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 103546 -3162 103547 -3161 l=56 w=780 "VDDD" "a_100604_n3162#" 112 0 "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 780 101400,1820 "a_103602_n3162#" 780 101400,1820
device msubckt pfet_03v3 102522 -3162 102523 -3161 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 112 0 "a_101962_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 101906 -3162 101907 -3161 l=56 w=780 "VDDD" "Set" 112 0 "a_100790_n4422#" 780 101400,1820 "a_101962_n3162#" 780 101400,1820
device msubckt pfet_03v3 100734 -3162 100735 -3161 l=56 w=780 "VDDD" "a_100722_n3300#" 112 0 "a_100604_n3162#" 780 101400,1820 "a_100790_n4422#" 780 101400,1820
device msubckt pfet_03v3 99718 -3490 99719 -3489 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 84062 -3200 84063 -3199 l=56 w=780 "VDDD" "a_66110_n80#" 112 0 "a_83052_n4460#" 780 101400,1820 "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 81418 -3490 81419 -3489 l=56 w=780 "VDDD" "clks" 112 0 "a_68722_n4054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 80598 -3490 80599 -3489 l=56 w=780 "VDDD" "a_68722_n4054#" 112 0 "a_68722_n3300#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 79354 -3162 79355 -3161 l=56 w=780 "VDDD" "a_68722_n3300#" 112 0 "a_74632_n3162#" 780 101400,1820 "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 78370 -3162 78371 -3161 l=56 w=780 "VDDD" "Set" 112 0 "a_77810_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 77754 -3162 77755 -3161 l=56 w=780 "VDDD" "a_74632_n3162#" 112 0 "a_73342_n4422#" 780 101400,1820 "a_77810_n3162#" 780 101400,1820
device msubckt pfet_03v3 76742 -3162 76743 -3161 l=56 w=780 "VDDD" "a_73342_n4422#" 112 0 "a_76182_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 76126 -3162 76127 -3161 l=56 w=780 "VDDD" "Reset" 112 0 "a_74818_n4422#" 780 101400,1820 "a_76182_n3162#" 780 101400,1820
device msubckt pfet_03v3 74762 -3162 74763 -3161 l=56 w=780 "VDDD" "a_68722_n4054#" 112 0 "a_74632_n3162#" 780 101400,1820 "a_74818_n4422#" 780 101400,1820
device msubckt pfet_03v3 73286 -3162 73287 -3161 l=56 w=780 "VDDD" "a_68722_n4054#" 112 0 "a_68604_n3162#" 780 101400,1820 "a_73342_n4422#" 780 101400,1820
device msubckt pfet_03v3 72162 -3162 72163 -3161 l=56 w=780 "VDDD" "Reset" 112 0 "a_71602_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 71546 -3162 71547 -3161 l=56 w=780 "VDDD" "a_68604_n3162#" 112 0 "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 780 101400,1820 "a_71602_n3162#" 780 101400,1820
device msubckt pfet_03v3 70522 -3162 70523 -3161 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 112 0 "a_69962_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 69906 -3162 69907 -3161 l=56 w=780 "VDDD" "Set" 112 0 "a_68790_n4422#" 780 101400,1820 "a_69962_n3162#" 780 101400,1820
device msubckt pfet_03v3 68734 -3162 68735 -3161 l=56 w=780 "VDDD" "a_68722_n3300#" 112 0 "a_68604_n3162#" 780 101400,1820 "a_68790_n4422#" 780 101400,1820
device msubckt pfet_03v3 67718 -3490 67719 -3489 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 52062 -3200 52063 -3199 l=56 w=780 "VDDD" "a_34110_n80#" 112 0 "a_51052_n4460#" 780 101400,1820 "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 49418 -3490 49419 -3489 l=56 w=780 "VDDD" "clks" 112 0 "a_36722_n4054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 48598 -3490 48599 -3489 l=56 w=780 "VDDD" "a_36722_n4054#" 112 0 "a_36722_n3300#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 47354 -3162 47355 -3161 l=56 w=780 "VDDD" "a_36722_n3300#" 112 0 "a_42632_n3162#" 780 101400,1820 "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 46370 -3162 46371 -3161 l=56 w=780 "VDDD" "Set" 112 0 "a_45810_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 45754 -3162 45755 -3161 l=56 w=780 "VDDD" "a_42632_n3162#" 112 0 "a_41342_n4422#" 780 101400,1820 "a_45810_n3162#" 780 101400,1820
device msubckt pfet_03v3 44742 -3162 44743 -3161 l=56 w=780 "VDDD" "a_41342_n4422#" 112 0 "a_44182_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 44126 -3162 44127 -3161 l=56 w=780 "VDDD" "Reset" 112 0 "a_42818_n4422#" 780 101400,1820 "a_44182_n3162#" 780 101400,1820
device msubckt pfet_03v3 42762 -3162 42763 -3161 l=56 w=780 "VDDD" "a_36722_n4054#" 112 0 "a_42632_n3162#" 780 101400,1820 "a_42818_n4422#" 780 101400,1820
device msubckt pfet_03v3 41286 -3162 41287 -3161 l=56 w=780 "VDDD" "a_36722_n4054#" 112 0 "a_36604_n3162#" 780 101400,1820 "a_41342_n4422#" 780 101400,1820
device msubckt pfet_03v3 40162 -3162 40163 -3161 l=56 w=780 "VDDD" "Reset" 112 0 "a_39602_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 39546 -3162 39547 -3161 l=56 w=780 "VDDD" "a_36604_n3162#" 112 0 "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 780 101400,1820 "a_39602_n3162#" 780 101400,1820
device msubckt pfet_03v3 38522 -3162 38523 -3161 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 112 0 "a_37962_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 37906 -3162 37907 -3161 l=56 w=780 "VDDD" "Set" 112 0 "a_36790_n4422#" 780 101400,1820 "a_37962_n3162#" 780 101400,1820
device msubckt pfet_03v3 36734 -3162 36735 -3161 l=56 w=780 "VDDD" "a_36722_n3300#" 112 0 "a_36604_n3162#" 780 101400,1820 "a_36790_n4422#" 780 101400,1820
device msubckt pfet_03v3 35718 -3490 35719 -3489 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 20062 -3200 20063 -3199 l=56 w=780 "VDDD" "a_2110_n80#" 112 0 "a_19052_n4460#" 780 101400,1820 "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 17418 -3490 17419 -3489 l=56 w=780 "VDDD" "clks" 112 0 "a_4722_n4054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 16598 -3490 16599 -3489 l=56 w=780 "VDDD" "a_4722_n4054#" 112 0 "a_4722_n3300#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 15354 -3162 15355 -3161 l=56 w=780 "VDDD" "a_4722_n3300#" 112 0 "a_10632_n3162#" 780 101400,1820 "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 14370 -3162 14371 -3161 l=56 w=780 "VDDD" "Set" 112 0 "a_13810_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 13754 -3162 13755 -3161 l=56 w=780 "VDDD" "a_10632_n3162#" 112 0 "a_9342_n4422#" 780 101400,1820 "a_13810_n3162#" 780 101400,1820
device msubckt pfet_03v3 12742 -3162 12743 -3161 l=56 w=780 "VDDD" "a_9342_n4422#" 112 0 "a_12182_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 12126 -3162 12127 -3161 l=56 w=780 "VDDD" "Reset" 112 0 "a_10818_n4422#" 780 101400,1820 "a_12182_n3162#" 780 101400,1820
device msubckt pfet_03v3 10762 -3162 10763 -3161 l=56 w=780 "VDDD" "a_4722_n4054#" 112 0 "a_10632_n3162#" 780 101400,1820 "a_10818_n4422#" 780 101400,1820
device msubckt pfet_03v3 9286 -3162 9287 -3161 l=56 w=780 "VDDD" "a_4722_n4054#" 112 0 "a_4604_n3162#" 780 101400,1820 "a_9342_n4422#" 780 101400,1820
device msubckt pfet_03v3 8162 -3162 8163 -3161 l=56 w=780 "VDDD" "Reset" 112 0 "a_7602_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 7546 -3162 7547 -3161 l=56 w=780 "VDDD" "a_4604_n3162#" 112 0 "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 780 101400,1820 "a_7602_n3162#" 780 101400,1820
device msubckt pfet_03v3 6522 -3162 6523 -3161 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 112 0 "a_5962_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 5906 -3162 5907 -3161 l=56 w=780 "VDDD" "Set" 112 0 "a_4790_n4422#" 780 101400,1820 "a_5962_n3162#" 780 101400,1820
device msubckt pfet_03v3 4734 -3162 4735 -3161 l=56 w=780 "VDDD" "a_4722_n3300#" 112 0 "a_4604_n3162#" 780 101400,1820 "a_4790_n4422#" 780 101400,1820
device msubckt pfet_03v3 3718 -3490 3719 -3489 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -11938 -3200 -11937 -3199 l=56 w=780 "VDDD" "a_n29890_n80#" 112 0 "a_n12948_n4460#" 780 101400,1820 "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 -14582 -3490 -14581 -3489 l=56 w=780 "VDDD" "clks" 112 0 "a_n27278_n4054#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -15402 -3490 -15401 -3489 l=56 w=780 "VDDD" "a_n27278_n4054#" 112 0 "a_n27278_n3300#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -16646 -3162 -16645 -3161 l=56 w=780 "VDDD" "a_n27278_n3300#" 112 0 "a_n21368_n3162#" 780 101400,1820 "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 -17630 -3162 -17629 -3161 l=56 w=780 "VDDD" "Set" 112 0 "a_n18190_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -18246 -3162 -18245 -3161 l=56 w=780 "VDDD" "a_n21368_n3162#" 112 0 "a_n22658_n4422#" 780 101400,1820 "a_n18190_n3162#" 780 101400,1820
device msubckt pfet_03v3 -19258 -3162 -19257 -3161 l=56 w=780 "VDDD" "a_n22658_n4422#" 112 0 "a_n19818_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -19874 -3162 -19873 -3161 l=56 w=780 "VDDD" "Reset" 112 0 "a_n21182_n4422#" 780 101400,1820 "a_n19818_n3162#" 780 101400,1820
device msubckt pfet_03v3 -21238 -3162 -21237 -3161 l=56 w=780 "VDDD" "a_n27278_n4054#" 112 0 "a_n21368_n3162#" 780 101400,1820 "a_n21182_n4422#" 780 101400,1820
device msubckt pfet_03v3 -22714 -3162 -22713 -3161 l=56 w=780 "VDDD" "a_n27278_n4054#" 112 0 "a_n27396_n3162#" 780 101400,1820 "a_n22658_n4422#" 780 101400,1820
device msubckt pfet_03v3 -23838 -3162 -23837 -3161 l=56 w=780 "VDDD" "Reset" 112 0 "a_n24398_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -24454 -3162 -24453 -3161 l=56 w=780 "VDDD" "a_n27396_n3162#" 112 0 "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 780 101400,1820 "a_n24398_n3162#" 780 101400,1820
device msubckt pfet_03v3 -25478 -3162 -25477 -3161 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 112 0 "a_n26038_n3162#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -26094 -3162 -26093 -3161 l=56 w=780 "VDDD" "Set" 112 0 "a_n27210_n4422#" 780 101400,1820 "a_n26038_n3162#" 780 101400,1820
device msubckt pfet_03v3 -27266 -3162 -27265 -3161 l=56 w=780 "VDDD" "a_n27278_n3300#" 112 0 "a_n27396_n3162#" 780 101400,1820 "a_n27210_n4422#" 780 101400,1820
device msubckt pfet_03v3 -28282 -3490 -28281 -3489 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt nfet_03v3 150616 -218 150617 -217 l=56 w=312 "VSSD" "a_130110_n80#" 112 0 "Bit_5" 312 38064,868 "VCM" 312 38064,868
device msubckt nfet_03v3 148062 -218 148063 -217 l=56 w=312 "VSSD" "a_131002_n80#" 112 0 "a_146854_1076#" 312 38064,868 "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 145546 -82 145547 -81 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" 312 38064,868
device msubckt nfet_03v3 144530 -314 144531 -313 l=56 w=312 "VSSD" "a_131902_n82#" 112 0 "a_142798_n314#" 312 38064,868 "a_140034_n314#" 312 38064,868
device msubckt nfet_03v3 143358 -314 143359 -313 l=56 w=312 "VSSD" "Set" 112 0 "a_142798_n314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 142742 -314 142743 -313 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "a_142798_n314#" 312 38064,868
device msubckt nfet_03v3 141718 -314 141719 -313 l=56 w=312 "VSSD" "a_140034_n314#" 112 0 "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 141102 -314 141103 -313 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 139978 -314 139979 -313 l=56 w=312 "VSSD" "a_132722_n82#" 112 0 "a_134950_n314#" 312 38064,868 "a_140034_n314#" 312 38064,868
device msubckt nfet_03v3 138502 -314 138503 -313 l=56 w=312 "VSSD" "a_132722_n82#" 112 0 "a_136578_n314#" 312 38064,868 "a_133966_n314#" 312 38064,868
device msubckt nfet_03v3 137138 -314 137139 -313 l=56 w=312 "VSSD" "Reset" 112 0 "a_136578_n314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 136522 -314 136523 -313 l=56 w=312 "VSSD" "a_134950_n314#" 112 0 "VSSD" 312 38064,868 "a_136578_n314#" 312 38064,868
device msubckt nfet_03v3 135510 -314 135511 -313 l=56 w=312 "VSSD" "a_133966_n314#" 112 0 "a_134950_n314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 134894 -314 134895 -313 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_134950_n314#" 312 38064,868
device msubckt nfet_03v3 133910 -314 133911 -313 l=56 w=312 "VSSD" "a_131902_n82#" 112 0 "D_C_6" 312 38064,868 "a_133966_n314#" 312 38064,868
device msubckt nfet_03v3 132666 -82 132667 -81 l=56 w=312 "VSSD" "a_131902_n82#" 112 0 "VSSD" 312 38064,868 "a_132722_n82#" 312 38064,868
device msubckt nfet_03v3 131846 -82 131847 -81 l=56 w=312 "VSSD" "a_131002_n80#" 112 0 "VSSD" 312 38064,868 "a_131902_n82#" 312 38064,868
device msubckt nfet_03v3 130946 -80 130947 -79 l=56 w=312 "VSSD" "a_130110_n80#" 112 0 "VSSD" 312 38064,868 "a_131002_n80#" 312 38064,868
device msubckt nfet_03v3 130054 -80 130055 -79 l=56 w=312 "VSSD" "CK_6" 112 0 "VSSD" 312 38064,868 "a_130110_n80#" 312 38064,868
device msubckt nfet_03v3 118616 -218 118617 -217 l=56 w=312 "VSSD" "a_98110_n80#" 112 0 "Bit_6" 312 38064,868 "VCM" 312 38064,868
device msubckt nfet_03v3 116062 -218 116063 -217 l=56 w=312 "VSSD" "a_99002_n80#" 112 0 "a_114854_1076#" 312 38064,868 "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 113546 -82 113547 -81 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" 312 38064,868
device msubckt nfet_03v3 112530 -314 112531 -313 l=56 w=312 "VSSD" "a_99902_n82#" 112 0 "a_110798_n314#" 312 38064,868 "a_108034_n314#" 312 38064,868
device msubckt nfet_03v3 111358 -314 111359 -313 l=56 w=312 "VSSD" "Set" 112 0 "a_110798_n314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 110742 -314 110743 -313 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "a_110798_n314#" 312 38064,868
device msubckt nfet_03v3 109718 -314 109719 -313 l=56 w=312 "VSSD" "a_108034_n314#" 112 0 "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 109102 -314 109103 -313 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 107978 -314 107979 -313 l=56 w=312 "VSSD" "a_100722_n82#" 112 0 "a_102950_n314#" 312 38064,868 "a_108034_n314#" 312 38064,868
device msubckt nfet_03v3 106502 -314 106503 -313 l=56 w=312 "VSSD" "a_100722_n82#" 112 0 "a_104578_n314#" 312 38064,868 "a_101966_n314#" 312 38064,868
device msubckt nfet_03v3 105138 -314 105139 -313 l=56 w=312 "VSSD" "Reset" 112 0 "a_104578_n314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 104522 -314 104523 -313 l=56 w=312 "VSSD" "a_102950_n314#" 112 0 "VSSD" 312 38064,868 "a_104578_n314#" 312 38064,868
device msubckt nfet_03v3 103510 -314 103511 -313 l=56 w=312 "VSSD" "a_101966_n314#" 112 0 "a_102950_n314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 102894 -314 102895 -313 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_102950_n314#" 312 38064,868
device msubckt nfet_03v3 101910 -314 101911 -313 l=56 w=312 "VSSD" "a_99902_n82#" 112 0 "D_C_7" 312 38064,868 "a_101966_n314#" 312 38064,868
device msubckt nfet_03v3 100666 -82 100667 -81 l=56 w=312 "VSSD" "a_99902_n82#" 112 0 "VSSD" 312 38064,868 "a_100722_n82#" 312 38064,868
device msubckt nfet_03v3 99846 -82 99847 -81 l=56 w=312 "VSSD" "a_99002_n80#" 112 0 "VSSD" 312 38064,868 "a_99902_n82#" 312 38064,868
device msubckt nfet_03v3 98946 -80 98947 -79 l=56 w=312 "VSSD" "a_98110_n80#" 112 0 "VSSD" 312 38064,868 "a_99002_n80#" 312 38064,868
device msubckt nfet_03v3 98054 -80 98055 -79 l=56 w=312 "VSSD" "CK_7" 112 0 "VSSD" 312 38064,868 "a_98110_n80#" 312 38064,868
device msubckt nfet_03v3 86616 -218 86617 -217 l=56 w=312 "VSSD" "a_66110_n80#" 112 0 "Bit_7" 312 38064,868 "VCM" 312 38064,868
device msubckt nfet_03v3 84062 -218 84063 -217 l=56 w=312 "VSSD" "a_67002_n80#" 112 0 "a_82854_1076#" 312 38064,868 "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 81546 -82 81547 -81 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" 312 38064,868
device msubckt nfet_03v3 80530 -314 80531 -313 l=56 w=312 "VSSD" "a_67902_n82#" 112 0 "a_78798_n314#" 312 38064,868 "a_76034_n314#" 312 38064,868
device msubckt nfet_03v3 79358 -314 79359 -313 l=56 w=312 "VSSD" "Set" 112 0 "a_78798_n314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 78742 -314 78743 -313 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "a_78798_n314#" 312 38064,868
device msubckt nfet_03v3 77718 -314 77719 -313 l=56 w=312 "VSSD" "a_76034_n314#" 112 0 "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 77102 -314 77103 -313 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 75978 -314 75979 -313 l=56 w=312 "VSSD" "a_68722_n82#" 112 0 "a_70950_n314#" 312 38064,868 "a_76034_n314#" 312 38064,868
device msubckt nfet_03v3 74502 -314 74503 -313 l=56 w=312 "VSSD" "a_68722_n82#" 112 0 "a_72578_n314#" 312 38064,868 "a_69966_n314#" 312 38064,868
device msubckt nfet_03v3 73138 -314 73139 -313 l=56 w=312 "VSSD" "Reset" 112 0 "a_72578_n314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 72522 -314 72523 -313 l=56 w=312 "VSSD" "a_70950_n314#" 112 0 "VSSD" 312 38064,868 "a_72578_n314#" 312 38064,868
device msubckt nfet_03v3 71510 -314 71511 -313 l=56 w=312 "VSSD" "a_69966_n314#" 112 0 "a_70950_n314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 70894 -314 70895 -313 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_70950_n314#" 312 38064,868
device msubckt nfet_03v3 69910 -314 69911 -313 l=56 w=312 "VSSD" "a_67902_n82#" 112 0 "D_C_8" 312 38064,868 "a_69966_n314#" 312 38064,868
device msubckt nfet_03v3 68666 -82 68667 -81 l=56 w=312 "VSSD" "a_67902_n82#" 112 0 "VSSD" 312 38064,868 "a_68722_n82#" 312 38064,868
device msubckt nfet_03v3 67846 -82 67847 -81 l=56 w=312 "VSSD" "a_67002_n80#" 112 0 "VSSD" 312 38064,868 "a_67902_n82#" 312 38064,868
device msubckt nfet_03v3 66946 -80 66947 -79 l=56 w=312 "VSSD" "a_66110_n80#" 112 0 "VSSD" 312 38064,868 "a_67002_n80#" 312 38064,868
device msubckt nfet_03v3 66054 -80 66055 -79 l=56 w=312 "VSSD" "CK_8" 112 0 "VSSD" 312 38064,868 "a_66110_n80#" 312 38064,868
device msubckt nfet_03v3 54616 -218 54617 -217 l=56 w=312 "VSSD" "a_34110_n80#" 112 0 "Bit_8" 312 38064,868 "VCM" 312 38064,868
device msubckt nfet_03v3 52062 -218 52063 -217 l=56 w=312 "VSSD" "a_35002_n80#" 112 0 "a_50854_1076#" 312 38064,868 "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 49546 -82 49547 -81 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" 312 38064,868
device msubckt nfet_03v3 48530 -314 48531 -313 l=56 w=312 "VSSD" "a_35902_n82#" 112 0 "a_46798_n314#" 312 38064,868 "a_44034_n314#" 312 38064,868
device msubckt nfet_03v3 47358 -314 47359 -313 l=56 w=312 "VSSD" "Set" 112 0 "a_46798_n314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 46742 -314 46743 -313 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "a_46798_n314#" 312 38064,868
device msubckt nfet_03v3 45718 -314 45719 -313 l=56 w=312 "VSSD" "a_44034_n314#" 112 0 "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 45102 -314 45103 -313 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 43978 -314 43979 -313 l=56 w=312 "VSSD" "a_36722_n82#" 112 0 "a_38950_n314#" 312 38064,868 "a_44034_n314#" 312 38064,868
device msubckt nfet_03v3 42502 -314 42503 -313 l=56 w=312 "VSSD" "a_36722_n82#" 112 0 "a_40578_n314#" 312 38064,868 "a_37966_n314#" 312 38064,868
device msubckt nfet_03v3 41138 -314 41139 -313 l=56 w=312 "VSSD" "Reset" 112 0 "a_40578_n314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 40522 -314 40523 -313 l=56 w=312 "VSSD" "a_38950_n314#" 112 0 "VSSD" 312 38064,868 "a_40578_n314#" 312 38064,868
device msubckt nfet_03v3 39510 -314 39511 -313 l=56 w=312 "VSSD" "a_37966_n314#" 112 0 "a_38950_n314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 38894 -314 38895 -313 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_38950_n314#" 312 38064,868
device msubckt nfet_03v3 37910 -314 37911 -313 l=56 w=312 "VSSD" "a_35902_n82#" 112 0 "D_C_9" 312 38064,868 "a_37966_n314#" 312 38064,868
device msubckt nfet_03v3 36666 -82 36667 -81 l=56 w=312 "VSSD" "a_35902_n82#" 112 0 "VSSD" 312 38064,868 "a_36722_n82#" 312 38064,868
device msubckt nfet_03v3 35846 -82 35847 -81 l=56 w=312 "VSSD" "a_35002_n80#" 112 0 "VSSD" 312 38064,868 "a_35902_n82#" 312 38064,868
device msubckt nfet_03v3 34946 -80 34947 -79 l=56 w=312 "VSSD" "a_34110_n80#" 112 0 "VSSD" 312 38064,868 "a_35002_n80#" 312 38064,868
device msubckt nfet_03v3 34054 -80 34055 -79 l=56 w=312 "VSSD" "CK_9" 112 0 "VSSD" 312 38064,868 "a_34110_n80#" 312 38064,868
device msubckt nfet_03v3 22616 -218 22617 -217 l=56 w=312 "VSSD" "a_2110_n80#" 112 0 "Bit_9" 312 38064,868 "VCM" 312 38064,868
device msubckt nfet_03v3 20062 -218 20063 -217 l=56 w=312 "VSSD" "a_3002_n80#" 112 0 "a_18854_1076#" 312 38064,868 "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 17546 -82 17547 -81 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" 312 38064,868
device msubckt nfet_03v3 16530 -314 16531 -313 l=56 w=312 "VSSD" "a_3902_n82#" 112 0 "a_14798_n314#" 312 38064,868 "a_12034_n314#" 312 38064,868
device msubckt nfet_03v3 15358 -314 15359 -313 l=56 w=312 "VSSD" "Set" 112 0 "a_14798_n314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 14742 -314 14743 -313 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "a_14798_n314#" 312 38064,868
device msubckt nfet_03v3 13718 -314 13719 -313 l=56 w=312 "VSSD" "a_12034_n314#" 112 0 "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 13102 -314 13103 -313 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 11978 -314 11979 -313 l=56 w=312 "VSSD" "a_4722_n82#" 112 0 "a_6950_n314#" 312 38064,868 "a_12034_n314#" 312 38064,868
device msubckt nfet_03v3 10502 -314 10503 -313 l=56 w=312 "VSSD" "a_4722_n82#" 112 0 "a_8578_n314#" 312 38064,868 "a_5966_n314#" 312 38064,868
device msubckt nfet_03v3 9138 -314 9139 -313 l=56 w=312 "VSSD" "Reset" 112 0 "a_8578_n314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 8522 -314 8523 -313 l=56 w=312 "VSSD" "a_6950_n314#" 112 0 "VSSD" 312 38064,868 "a_8578_n314#" 312 38064,868
device msubckt nfet_03v3 7510 -314 7511 -313 l=56 w=312 "VSSD" "a_5966_n314#" 112 0 "a_6950_n314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 6894 -314 6895 -313 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_6950_n314#" 312 38064,868
device msubckt nfet_03v3 5910 -314 5911 -313 l=56 w=312 "VSSD" "a_3902_n82#" 112 0 "D_C_10" 312 38064,868 "a_5966_n314#" 312 38064,868
device msubckt nfet_03v3 4666 -82 4667 -81 l=56 w=312 "VSSD" "a_3902_n82#" 112 0 "VSSD" 312 38064,868 "a_4722_n82#" 312 38064,868
device msubckt nfet_03v3 3846 -82 3847 -81 l=56 w=312 "VSSD" "a_3002_n80#" 112 0 "VSSD" 312 38064,868 "a_3902_n82#" 312 38064,868
device msubckt nfet_03v3 2946 -80 2947 -79 l=56 w=312 "VSSD" "a_2110_n80#" 112 0 "VSSD" 312 38064,868 "a_3002_n80#" 312 38064,868
device msubckt nfet_03v3 2054 -80 2055 -79 l=56 w=312 "VSSD" "CK_10" 112 0 "VSSD" 312 38064,868 "a_2110_n80#" 312 38064,868
device msubckt nfet_03v3 -9384 -218 -9383 -217 l=56 w=312 "VSSD" "a_n29890_n80#" 112 0 "Bit_10" 312 38064,868 "VCM" 312 38064,868
device msubckt nfet_03v3 -11938 -218 -11937 -217 l=56 w=312 "VSSD" "a_n28998_n80#" 112 0 "a_n13146_1076#" 312 38064,868 "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 -14454 -82 -14453 -81 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" 312 38064,868
device msubckt nfet_03v3 -15470 -314 -15469 -313 l=56 w=312 "VSSD" "a_n28098_n82#" 112 0 "a_n17202_n314#" 312 38064,868 "a_n19966_n314#" 312 38064,868
device msubckt nfet_03v3 -16642 -314 -16641 -313 l=56 w=312 "VSSD" "Set" 112 0 "a_n17202_n314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -17258 -314 -17257 -313 l=56 w=312 "VSSD" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "a_n17202_n314#" 312 38064,868
device msubckt nfet_03v3 -18282 -314 -18281 -313 l=56 w=312 "VSSD" "a_n19966_n314#" 112 0 "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -18898 -314 -18897 -313 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 -20022 -314 -20021 -313 l=56 w=312 "VSSD" "a_n27278_n82#" 112 0 "a_n25050_n314#" 312 38064,868 "a_n19966_n314#" 312 38064,868
device msubckt nfet_03v3 -21498 -314 -21497 -313 l=56 w=312 "VSSD" "a_n27278_n82#" 112 0 "a_n23422_n314#" 312 38064,868 "a_n26034_n314#" 312 38064,868
device msubckt nfet_03v3 -22862 -314 -22861 -313 l=56 w=312 "VSSD" "Reset" 112 0 "a_n23422_n314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -23478 -314 -23477 -313 l=56 w=312 "VSSD" "a_n25050_n314#" 112 0 "VSSD" 312 38064,868 "a_n23422_n314#" 312 38064,868
device msubckt nfet_03v3 -24490 -314 -24489 -313 l=56 w=312 "VSSD" "a_n26034_n314#" 112 0 "a_n25050_n314#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -25106 -314 -25105 -313 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_n25050_n314#" 312 38064,868
device msubckt nfet_03v3 -26090 -314 -26089 -313 l=56 w=312 "VSSD" "a_n28098_n82#" 112 0 "D_C_11" 312 38064,868 "a_n26034_n314#" 312 38064,868
device msubckt nfet_03v3 -27334 -82 -27333 -81 l=56 w=312 "VSSD" "a_n28098_n82#" 112 0 "VSSD" 312 38064,868 "a_n27278_n82#" 312 38064,868
device msubckt nfet_03v3 -28154 -82 -28153 -81 l=56 w=312 "VSSD" "a_n28998_n80#" 112 0 "VSSD" 312 38064,868 "a_n28098_n82#" 312 38064,868
device msubckt nfet_03v3 -29054 -80 -29053 -79 l=56 w=312 "VSSD" "a_n29890_n80#" 112 0 "VSSD" 312 38064,868 "a_n28998_n80#" 312 38064,868
device msubckt nfet_03v3 -29946 -80 -29945 -79 l=56 w=312 "VSSD" "CK_11" 112 0 "VSSD" 312 38064,868 "a_n29890_n80#" 312 38064,868
device msubckt pfet_03v3 150616 1042 150617 1043 l=56 w=780 "VDDD" "a_131002_n80#" 112 0 "Bit_5" 780 101400,1820 "VCM" 780 101400,1820
device msubckt pfet_03v3 149188 1076 149189 1077 l=220 w=780 "VDDD" "a_146854_1076#" 440 0 "VDDD" 780 101400,1820 "Bit_5" 780 101400,1820
device msubckt pfet_03v3 148062 1042 148063 1043 l=56 w=780 "VDDD" "a_130110_n80#" 112 0 "a_146854_1076#" 780 101400,1820 "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 146634 1076 146635 1077 l=220 w=780 "VDDD" "a_131002_n80#" 440 0 "VDDD" 780 101400,1820 "a_146854_1076#" 780 101400,1820
device msubckt pfet_03v3 145546 618 145547 619 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" 780 101400,1820
device msubckt pfet_03v3 144530 946 144531 947 l=56 w=780 "VDDD" "a_132722_n82#" 112 0 "a_142798_n314#" 780 101400,1820 "a_140034_n314#" 780 101400,1820
device msubckt pfet_03v3 143358 946 143359 947 l=56 w=780 "VDDD" "Set" 112 0 "a_142798_946#" 780 101400,1820 "a_142798_n314#" 780 101400,1820
device msubckt pfet_03v3 142742 946 142743 947 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "a_142798_946#" 780 101400,1820
device msubckt pfet_03v3 141718 946 141719 947 l=56 w=780 "VDDD" "a_140034_n314#" 112 0 "a_141158_946#" 780 101400,1820 "SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 141102 946 141103 947 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_141158_946#" 780 101400,1820
device msubckt pfet_03v3 139978 946 139979 947 l=56 w=780 "VDDD" "a_131902_n82#" 112 0 "a_134950_n314#" 780 101400,1820 "a_140034_n314#" 780 101400,1820
device msubckt pfet_03v3 138502 946 138503 947 l=56 w=780 "VDDD" "a_131902_n82#" 112 0 "a_136578_n314#" 780 101400,1820 "a_133966_n314#" 780 101400,1820
device msubckt pfet_03v3 137138 946 137139 947 l=56 w=780 "VDDD" "Reset" 112 0 "a_136578_946#" 780 101400,1820 "a_136578_n314#" 780 101400,1820
device msubckt pfet_03v3 136522 946 136523 947 l=56 w=780 "VDDD" "a_134950_n314#" 112 0 "VDDD" 780 101400,1820 "a_136578_946#" 780 101400,1820
device msubckt pfet_03v3 135510 946 135511 947 l=56 w=780 "VDDD" "a_133966_n314#" 112 0 "a_134950_946#" 780 101400,1820 "a_134950_n314#" 780 101400,1820
device msubckt pfet_03v3 134894 946 134895 947 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_134950_946#" 780 101400,1820
device msubckt pfet_03v3 133910 946 133911 947 l=56 w=780 "VDDD" "a_132722_n82#" 112 0 "D_C_6" 780 101400,1820 "a_133966_n314#" 780 101400,1820
device msubckt pfet_03v3 132666 618 132667 619 l=56 w=780 "VDDD" "a_131902_n82#" 112 0 "VDDD" 780 101400,1820 "a_132722_n82#" 780 101400,1820
device msubckt pfet_03v3 131846 618 131847 619 l=56 w=780 "VDDD" "a_131002_n80#" 112 0 "VDDD" 780 101400,1820 "a_131902_n82#" 780 101400,1820
device msubckt pfet_03v3 130946 620 130947 621 l=56 w=780 "VDDD" "a_130110_n80#" 112 0 "VDDD" 780 101400,1820 "a_131002_n80#" 780 101400,1820
device msubckt pfet_03v3 130054 620 130055 621 l=56 w=780 "VDDD" "CK_6" 112 0 "VDDD" 780 101400,1820 "a_130110_n80#" 780 101400,1820
device msubckt pfet_03v3 118616 1042 118617 1043 l=56 w=780 "VDDD" "a_99002_n80#" 112 0 "Bit_6" 780 101400,1820 "VCM" 780 101400,1820
device msubckt pfet_03v3 117188 1076 117189 1077 l=220 w=780 "VDDD" "a_114854_1076#" 440 0 "VDDD" 780 101400,1820 "Bit_6" 780 101400,1820
device msubckt pfet_03v3 116062 1042 116063 1043 l=56 w=780 "VDDD" "a_98110_n80#" 112 0 "a_114854_1076#" 780 101400,1820 "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 114634 1076 114635 1077 l=220 w=780 "VDDD" "a_99002_n80#" 440 0 "VDDD" 780 101400,1820 "a_114854_1076#" 780 101400,1820
device msubckt pfet_03v3 113546 618 113547 619 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" 780 101400,1820
device msubckt pfet_03v3 112530 946 112531 947 l=56 w=780 "VDDD" "a_100722_n82#" 112 0 "a_110798_n314#" 780 101400,1820 "a_108034_n314#" 780 101400,1820
device msubckt pfet_03v3 111358 946 111359 947 l=56 w=780 "VDDD" "Set" 112 0 "a_110798_946#" 780 101400,1820 "a_110798_n314#" 780 101400,1820
device msubckt pfet_03v3 110742 946 110743 947 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "a_110798_946#" 780 101400,1820
device msubckt pfet_03v3 109718 946 109719 947 l=56 w=780 "VDDD" "a_108034_n314#" 112 0 "a_109158_946#" 780 101400,1820 "SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 109102 946 109103 947 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_109158_946#" 780 101400,1820
device msubckt pfet_03v3 107978 946 107979 947 l=56 w=780 "VDDD" "a_99902_n82#" 112 0 "a_102950_n314#" 780 101400,1820 "a_108034_n314#" 780 101400,1820
device msubckt pfet_03v3 106502 946 106503 947 l=56 w=780 "VDDD" "a_99902_n82#" 112 0 "a_104578_n314#" 780 101400,1820 "a_101966_n314#" 780 101400,1820
device msubckt pfet_03v3 105138 946 105139 947 l=56 w=780 "VDDD" "Reset" 112 0 "a_104578_946#" 780 101400,1820 "a_104578_n314#" 780 101400,1820
device msubckt pfet_03v3 104522 946 104523 947 l=56 w=780 "VDDD" "a_102950_n314#" 112 0 "VDDD" 780 101400,1820 "a_104578_946#" 780 101400,1820
device msubckt pfet_03v3 103510 946 103511 947 l=56 w=780 "VDDD" "a_101966_n314#" 112 0 "a_102950_946#" 780 101400,1820 "a_102950_n314#" 780 101400,1820
device msubckt pfet_03v3 102894 946 102895 947 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_102950_946#" 780 101400,1820
device msubckt pfet_03v3 101910 946 101911 947 l=56 w=780 "VDDD" "a_100722_n82#" 112 0 "D_C_7" 780 101400,1820 "a_101966_n314#" 780 101400,1820
device msubckt pfet_03v3 100666 618 100667 619 l=56 w=780 "VDDD" "a_99902_n82#" 112 0 "VDDD" 780 101400,1820 "a_100722_n82#" 780 101400,1820
device msubckt pfet_03v3 99846 618 99847 619 l=56 w=780 "VDDD" "a_99002_n80#" 112 0 "VDDD" 780 101400,1820 "a_99902_n82#" 780 101400,1820
device msubckt pfet_03v3 98946 620 98947 621 l=56 w=780 "VDDD" "a_98110_n80#" 112 0 "VDDD" 780 101400,1820 "a_99002_n80#" 780 101400,1820
device msubckt pfet_03v3 98054 620 98055 621 l=56 w=780 "VDDD" "CK_7" 112 0 "VDDD" 780 101400,1820 "a_98110_n80#" 780 101400,1820
device msubckt pfet_03v3 86616 1042 86617 1043 l=56 w=780 "VDDD" "a_67002_n80#" 112 0 "Bit_7" 780 101400,1820 "VCM" 780 101400,1820
device msubckt pfet_03v3 85188 1076 85189 1077 l=220 w=780 "VDDD" "a_82854_1076#" 440 0 "VDDD" 780 101400,1820 "Bit_7" 780 101400,1820
device msubckt pfet_03v3 84062 1042 84063 1043 l=56 w=780 "VDDD" "a_66110_n80#" 112 0 "a_82854_1076#" 780 101400,1820 "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 82634 1076 82635 1077 l=220 w=780 "VDDD" "a_67002_n80#" 440 0 "VDDD" 780 101400,1820 "a_82854_1076#" 780 101400,1820
device msubckt pfet_03v3 81546 618 81547 619 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" 780 101400,1820
device msubckt pfet_03v3 80530 946 80531 947 l=56 w=780 "VDDD" "a_68722_n82#" 112 0 "a_78798_n314#" 780 101400,1820 "a_76034_n314#" 780 101400,1820
device msubckt pfet_03v3 79358 946 79359 947 l=56 w=780 "VDDD" "Set" 112 0 "a_78798_946#" 780 101400,1820 "a_78798_n314#" 780 101400,1820
device msubckt pfet_03v3 78742 946 78743 947 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "a_78798_946#" 780 101400,1820
device msubckt pfet_03v3 77718 946 77719 947 l=56 w=780 "VDDD" "a_76034_n314#" 112 0 "a_77158_946#" 780 101400,1820 "SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 77102 946 77103 947 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_77158_946#" 780 101400,1820
device msubckt pfet_03v3 75978 946 75979 947 l=56 w=780 "VDDD" "a_67902_n82#" 112 0 "a_70950_n314#" 780 101400,1820 "a_76034_n314#" 780 101400,1820
device msubckt pfet_03v3 74502 946 74503 947 l=56 w=780 "VDDD" "a_67902_n82#" 112 0 "a_72578_n314#" 780 101400,1820 "a_69966_n314#" 780 101400,1820
device msubckt pfet_03v3 73138 946 73139 947 l=56 w=780 "VDDD" "Reset" 112 0 "a_72578_946#" 780 101400,1820 "a_72578_n314#" 780 101400,1820
device msubckt pfet_03v3 72522 946 72523 947 l=56 w=780 "VDDD" "a_70950_n314#" 112 0 "VDDD" 780 101400,1820 "a_72578_946#" 780 101400,1820
device msubckt pfet_03v3 71510 946 71511 947 l=56 w=780 "VDDD" "a_69966_n314#" 112 0 "a_70950_946#" 780 101400,1820 "a_70950_n314#" 780 101400,1820
device msubckt pfet_03v3 70894 946 70895 947 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_70950_946#" 780 101400,1820
device msubckt pfet_03v3 69910 946 69911 947 l=56 w=780 "VDDD" "a_68722_n82#" 112 0 "D_C_8" 780 101400,1820 "a_69966_n314#" 780 101400,1820
device msubckt pfet_03v3 68666 618 68667 619 l=56 w=780 "VDDD" "a_67902_n82#" 112 0 "VDDD" 780 101400,1820 "a_68722_n82#" 780 101400,1820
device msubckt pfet_03v3 67846 618 67847 619 l=56 w=780 "VDDD" "a_67002_n80#" 112 0 "VDDD" 780 101400,1820 "a_67902_n82#" 780 101400,1820
device msubckt pfet_03v3 66946 620 66947 621 l=56 w=780 "VDDD" "a_66110_n80#" 112 0 "VDDD" 780 101400,1820 "a_67002_n80#" 780 101400,1820
device msubckt pfet_03v3 66054 620 66055 621 l=56 w=780 "VDDD" "CK_8" 112 0 "VDDD" 780 101400,1820 "a_66110_n80#" 780 101400,1820
device msubckt pfet_03v3 54616 1042 54617 1043 l=56 w=780 "VDDD" "a_35002_n80#" 112 0 "Bit_8" 780 101400,1820 "VCM" 780 101400,1820
device msubckt pfet_03v3 53188 1076 53189 1077 l=220 w=780 "VDDD" "a_50854_1076#" 440 0 "VDDD" 780 101400,1820 "Bit_8" 780 101400,1820
device msubckt pfet_03v3 52062 1042 52063 1043 l=56 w=780 "VDDD" "a_34110_n80#" 112 0 "a_50854_1076#" 780 101400,1820 "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 50634 1076 50635 1077 l=220 w=780 "VDDD" "a_35002_n80#" 440 0 "VDDD" 780 101400,1820 "a_50854_1076#" 780 101400,1820
device msubckt pfet_03v3 49546 618 49547 619 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" 780 101400,1820
device msubckt pfet_03v3 48530 946 48531 947 l=56 w=780 "VDDD" "a_36722_n82#" 112 0 "a_46798_n314#" 780 101400,1820 "a_44034_n314#" 780 101400,1820
device msubckt pfet_03v3 47358 946 47359 947 l=56 w=780 "VDDD" "Set" 112 0 "a_46798_946#" 780 101400,1820 "a_46798_n314#" 780 101400,1820
device msubckt pfet_03v3 46742 946 46743 947 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "a_46798_946#" 780 101400,1820
device msubckt pfet_03v3 45718 946 45719 947 l=56 w=780 "VDDD" "a_44034_n314#" 112 0 "a_45158_946#" 780 101400,1820 "SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 45102 946 45103 947 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_45158_946#" 780 101400,1820
device msubckt pfet_03v3 43978 946 43979 947 l=56 w=780 "VDDD" "a_35902_n82#" 112 0 "a_38950_n314#" 780 101400,1820 "a_44034_n314#" 780 101400,1820
device msubckt pfet_03v3 42502 946 42503 947 l=56 w=780 "VDDD" "a_35902_n82#" 112 0 "a_40578_n314#" 780 101400,1820 "a_37966_n314#" 780 101400,1820
device msubckt pfet_03v3 41138 946 41139 947 l=56 w=780 "VDDD" "Reset" 112 0 "a_40578_946#" 780 101400,1820 "a_40578_n314#" 780 101400,1820
device msubckt pfet_03v3 40522 946 40523 947 l=56 w=780 "VDDD" "a_38950_n314#" 112 0 "VDDD" 780 101400,1820 "a_40578_946#" 780 101400,1820
device msubckt pfet_03v3 39510 946 39511 947 l=56 w=780 "VDDD" "a_37966_n314#" 112 0 "a_38950_946#" 780 101400,1820 "a_38950_n314#" 780 101400,1820
device msubckt pfet_03v3 38894 946 38895 947 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_38950_946#" 780 101400,1820
device msubckt pfet_03v3 37910 946 37911 947 l=56 w=780 "VDDD" "a_36722_n82#" 112 0 "D_C_9" 780 101400,1820 "a_37966_n314#" 780 101400,1820
device msubckt pfet_03v3 36666 618 36667 619 l=56 w=780 "VDDD" "a_35902_n82#" 112 0 "VDDD" 780 101400,1820 "a_36722_n82#" 780 101400,1820
device msubckt pfet_03v3 35846 618 35847 619 l=56 w=780 "VDDD" "a_35002_n80#" 112 0 "VDDD" 780 101400,1820 "a_35902_n82#" 780 101400,1820
device msubckt pfet_03v3 34946 620 34947 621 l=56 w=780 "VDDD" "a_34110_n80#" 112 0 "VDDD" 780 101400,1820 "a_35002_n80#" 780 101400,1820
device msubckt pfet_03v3 34054 620 34055 621 l=56 w=780 "VDDD" "CK_9" 112 0 "VDDD" 780 101400,1820 "a_34110_n80#" 780 101400,1820
device msubckt pfet_03v3 22616 1042 22617 1043 l=56 w=780 "VDDD" "a_3002_n80#" 112 0 "Bit_9" 780 101400,1820 "VCM" 780 101400,1820
device msubckt pfet_03v3 21188 1076 21189 1077 l=220 w=780 "VDDD" "a_18854_1076#" 440 0 "VDDD" 780 101400,1820 "Bit_9" 780 101400,1820
device msubckt pfet_03v3 20062 1042 20063 1043 l=56 w=780 "VDDD" "a_2110_n80#" 112 0 "a_18854_1076#" 780 101400,1820 "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 18634 1076 18635 1077 l=220 w=780 "VDDD" "a_3002_n80#" 440 0 "VDDD" 780 101400,1820 "a_18854_1076#" 780 101400,1820
device msubckt pfet_03v3 17546 618 17547 619 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" 780 101400,1820
device msubckt pfet_03v3 16530 946 16531 947 l=56 w=780 "VDDD" "a_4722_n82#" 112 0 "a_14798_n314#" 780 101400,1820 "a_12034_n314#" 780 101400,1820
device msubckt pfet_03v3 15358 946 15359 947 l=56 w=780 "VDDD" "Set" 112 0 "a_14798_946#" 780 101400,1820 "a_14798_n314#" 780 101400,1820
device msubckt pfet_03v3 14742 946 14743 947 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "a_14798_946#" 780 101400,1820
device msubckt pfet_03v3 13718 946 13719 947 l=56 w=780 "VDDD" "a_12034_n314#" 112 0 "a_13158_946#" 780 101400,1820 "SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 13102 946 13103 947 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_13158_946#" 780 101400,1820
device msubckt pfet_03v3 11978 946 11979 947 l=56 w=780 "VDDD" "a_3902_n82#" 112 0 "a_6950_n314#" 780 101400,1820 "a_12034_n314#" 780 101400,1820
device msubckt pfet_03v3 10502 946 10503 947 l=56 w=780 "VDDD" "a_3902_n82#" 112 0 "a_8578_n314#" 780 101400,1820 "a_5966_n314#" 780 101400,1820
device msubckt pfet_03v3 9138 946 9139 947 l=56 w=780 "VDDD" "Reset" 112 0 "a_8578_946#" 780 101400,1820 "a_8578_n314#" 780 101400,1820
device msubckt pfet_03v3 8522 946 8523 947 l=56 w=780 "VDDD" "a_6950_n314#" 112 0 "VDDD" 780 101400,1820 "a_8578_946#" 780 101400,1820
device msubckt pfet_03v3 7510 946 7511 947 l=56 w=780 "VDDD" "a_5966_n314#" 112 0 "a_6950_946#" 780 101400,1820 "a_6950_n314#" 780 101400,1820
device msubckt pfet_03v3 6894 946 6895 947 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_6950_946#" 780 101400,1820
device msubckt pfet_03v3 5910 946 5911 947 l=56 w=780 "VDDD" "a_4722_n82#" 112 0 "D_C_10" 780 101400,1820 "a_5966_n314#" 780 101400,1820
device msubckt pfet_03v3 4666 618 4667 619 l=56 w=780 "VDDD" "a_3902_n82#" 112 0 "VDDD" 780 101400,1820 "a_4722_n82#" 780 101400,1820
device msubckt pfet_03v3 3846 618 3847 619 l=56 w=780 "VDDD" "a_3002_n80#" 112 0 "VDDD" 780 101400,1820 "a_3902_n82#" 780 101400,1820
device msubckt pfet_03v3 2946 620 2947 621 l=56 w=780 "VDDD" "a_2110_n80#" 112 0 "VDDD" 780 101400,1820 "a_3002_n80#" 780 101400,1820
device msubckt pfet_03v3 2054 620 2055 621 l=56 w=780 "VDDD" "CK_10" 112 0 "VDDD" 780 101400,1820 "a_2110_n80#" 780 101400,1820
device msubckt pfet_03v3 -9384 1042 -9383 1043 l=56 w=780 "VDDD" "a_n28998_n80#" 112 0 "Bit_10" 780 101400,1820 "VCM" 780 101400,1820
device msubckt pfet_03v3 -10812 1076 -10811 1077 l=220 w=780 "VDDD" "a_n13146_1076#" 440 0 "VDDD" 780 101400,1820 "Bit_10" 780 101400,1820
device msubckt pfet_03v3 -11938 1042 -11937 1043 l=56 w=780 "VDDD" "a_n29890_n80#" 112 0 "a_n13146_1076#" 780 101400,1820 "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 -13366 1076 -13365 1077 l=220 w=780 "VDDD" "a_n28998_n80#" 440 0 "VDDD" 780 101400,1820 "a_n13146_1076#" 780 101400,1820
device msubckt pfet_03v3 -14454 618 -14453 619 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" 780 101400,1820
device msubckt pfet_03v3 -15470 946 -15469 947 l=56 w=780 "VDDD" "a_n27278_n82#" 112 0 "a_n17202_n314#" 780 101400,1820 "a_n19966_n314#" 780 101400,1820
device msubckt pfet_03v3 -16642 946 -16641 947 l=56 w=780 "VDDD" "Set" 112 0 "a_n17202_946#" 780 101400,1820 "a_n17202_n314#" 780 101400,1820
device msubckt pfet_03v3 -17258 946 -17257 947 l=56 w=780 "VDDD" "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "a_n17202_946#" 780 101400,1820
device msubckt pfet_03v3 -18282 946 -18281 947 l=56 w=780 "VDDD" "a_n19966_n314#" 112 0 "a_n18842_946#" 780 101400,1820 "SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 -18898 946 -18897 947 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_n18842_946#" 780 101400,1820
device msubckt pfet_03v3 -20022 946 -20021 947 l=56 w=780 "VDDD" "a_n28098_n82#" 112 0 "a_n25050_n314#" 780 101400,1820 "a_n19966_n314#" 780 101400,1820
device msubckt pfet_03v3 -21498 946 -21497 947 l=56 w=780 "VDDD" "a_n28098_n82#" 112 0 "a_n23422_n314#" 780 101400,1820 "a_n26034_n314#" 780 101400,1820
device msubckt pfet_03v3 -22862 946 -22861 947 l=56 w=780 "VDDD" "Reset" 112 0 "a_n23422_946#" 780 101400,1820 "a_n23422_n314#" 780 101400,1820
device msubckt pfet_03v3 -23478 946 -23477 947 l=56 w=780 "VDDD" "a_n25050_n314#" 112 0 "VDDD" 780 101400,1820 "a_n23422_946#" 780 101400,1820
device msubckt pfet_03v3 -24490 946 -24489 947 l=56 w=780 "VDDD" "a_n26034_n314#" 112 0 "a_n25050_946#" 780 101400,1820 "a_n25050_n314#" 780 101400,1820
device msubckt pfet_03v3 -25106 946 -25105 947 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_n25050_946#" 780 101400,1820
device msubckt pfet_03v3 -26090 946 -26089 947 l=56 w=780 "VDDD" "a_n27278_n82#" 112 0 "D_C_11" 780 101400,1820 "a_n26034_n314#" 780 101400,1820
device msubckt pfet_03v3 -27334 618 -27333 619 l=56 w=780 "VDDD" "a_n28098_n82#" 112 0 "VDDD" 780 101400,1820 "a_n27278_n82#" 780 101400,1820
device msubckt pfet_03v3 -28154 618 -28153 619 l=56 w=780 "VDDD" "a_n28998_n80#" 112 0 "VDDD" 780 101400,1820 "a_n28098_n82#" 780 101400,1820
device msubckt pfet_03v3 -29054 620 -29053 621 l=56 w=780 "VDDD" "a_n29890_n80#" 112 0 "VDDD" 780 101400,1820 "a_n28998_n80#" 780 101400,1820
device msubckt pfet_03v3 -29946 620 -29945 621 l=56 w=780 "VDDD" "CK_11" 112 0 "VDDD" 780 101400,1820 "a_n29890_n80#" 780 101400,1820
