$date
	Sun Oct 23 09:21:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#773179
b11010 !
1"
#773182
b11010 &
b11010 %
1$
#773183
0"
#773186
b1101 &
b1101 %
#773190
b101000 &
b101000 %
#773194
b10100 &
b10100 %
#773198
b1010 &
b1010 %
#773202
b101 &
b101 %
#773206
b10000 &
b10000 %
#773210
b1000 &
b1000 %
#773214
b100 &
b100 %
#773218
b10 &
b10 %
#773222
b1 &
1#
b1 %
#773226
b0 &
b0 %
0#
0$
#1784667
b1110 !
1"
#1784670
b1110 &
b1110 %
1$
#1784671
0"
#1784674
b111 &
b111 %
#1784678
b10110 &
b10110 %
#1784682
b1011 &
b1011 %
#1784686
b100010 &
b100010 %
#1784690
b10001 &
b10001 %
#1784694
b110100 &
b110100 %
#1784698
b11010 &
b11010 %
#1784702
b1101 &
b1101 %
#1784706
b101000 &
b101000 %
#1784710
b10100 &
b10100 %
#1784714
b1010 &
b1010 %
#1784718
b101 &
b101 %
#1784722
b10000 &
b10000 %
#1784726
b1000 &
b1000 %
#1784730
b100 &
b100 %
#1784734
b10 &
b10 %
#1784738
b1 &
b1 %
1#
#1784742
b0 &
0#
b0 %
0$
#2809299
b10100 !
1"
#2809302
b10100 &
b10100 %
1$
#2809303
0"
#2809306
b1010 &
b1010 %
#2809310
b101 &
b101 %
#2809314
b10000 &
b10000 %
#2809318
b1000 &
b1000 %
#2809322
b100 &
b100 %
#2809326
b10 &
b10 %
#2809330
b1 &
b1 %
1#
#2809334
b0 &
0#
b0 %
0$
#4500012
