// Seed: 2497732005
module module_0 (
    output wor   id_0,
    output wand  id_1,
    input  tri0  id_2,
    output tri   id_3,
    input  tri0  id_4,
    input  tri0  id_5,
    output uwire id_6,
    input  tri   id_7,
    output tri0  id_8,
    input  tri   id_9,
    input  uwire id_10,
    input  uwire id_11,
    output tri   id_12,
    output tri1  id_13,
    output uwire id_14
);
  logic id_16;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input wand id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wand id_5
);
  wire [-1 : -1 'b0] id_7;
  wire \id_8 ;
  logic id_9;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_3,
      id_0,
      id_2,
      id_2,
      id_4,
      id_5,
      id_4,
      id_1,
      id_3,
      id_3,
      id_4,
      id_0,
      id_0
  );
  assign modCall_1.id_9 = 0;
endmodule
