

================================================================
== Vivado HLS Report for 'dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0'
================================================================
* Date:           Thu Jun 26 23:55:46 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.314 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |      452|      453| 2.854 us | 2.860 us |  450|  450| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |      452|      452|         4|          1|          1|   450|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str79)" [firmware/nnet_utils/nnet_dense_resource.h:106]   --->   Operation 6 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%w_index48 = phi i9 [ 0, %hls_label_14_begin ], [ %w_index, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]"   --->   Operation 8 'phi' 'w_index48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%in_index_0_i47 = phi i32 [ 0, %hls_label_14_begin ], [ %select_ln154, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 9 'phi' 'in_index_0_i47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i9 %w_index48 to i64" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 10 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%outidx3_addr = getelementptr [450 x i4]* @outidx3, i64 0, i64 %zext_ln139" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 11 'getelementptr' 'outidx3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (3.25ns)   --->   "%out_index = load i4* %outidx3_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 12 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 450> <ROM>
ST_2 : Operation 13 [1/1] (1.82ns)   --->   "%w_index = add i9 1, %w_index48" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 13 'add' 'w_index' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%w5_V_addr = getelementptr [450 x i3]* @w5_V, i64 0, i64 %zext_ln139" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 14 'getelementptr' 'w5_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (3.25ns)   --->   "%w5_V_load = load i3* %w5_V_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 15 'load' 'w5_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP_BRAM">   --->   Core 55 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 450> <ROM>
ST_2 : Operation 16 [1/1] (2.55ns)   --->   "%in_index = add nsw i32 %in_index_0_i47, 1" [firmware/nnet_utils/nnet_dense_resource.h:153]   --->   Operation 16 'add' 'in_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (2.47ns)   --->   "%icmp_ln154 = icmp sgt i32 %in_index, 44" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 17 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.66ns)   --->   "%icmp_ln135 = icmp eq i9 %w_index48, -63" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 18 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br label %rewind_header"   --->   Operation 19 'br' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str41) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 20 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_81_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str41)" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 21 'specregionbegin' 'tmp_81_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:136]   --->   Operation 22 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (3.25ns)   --->   "%out_index = load i4* %outidx3_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 23 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 450> <ROM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %in_index_0_i47 to i6" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 24 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.48ns)   --->   "switch i6 %trunc_ln145, label %case44.i.i [
    i6 0, label %case0.i.i
    i6 1, label %case1.i.i
    i6 2, label %case2.i.i
    i6 3, label %case3.i.i
    i6 4, label %case4.i.i
    i6 5, label %case5.i.i
    i6 6, label %case6.i.i
    i6 7, label %case7.i.i
    i6 8, label %case8.i.i
    i6 9, label %case9.i.i
    i6 10, label %case10.i.i
    i6 11, label %case11.i.i
    i6 12, label %case12.i.i
    i6 13, label %case13.i.i
    i6 14, label %case14.i.i
    i6 15, label %case15.i.i
    i6 16, label %case16.i.i
    i6 17, label %case17.i.i
    i6 18, label %case18.i.i
    i6 19, label %case19.i.i
    i6 20, label %case20.i.i
    i6 21, label %case21.i.i
    i6 22, label %case22.i.i
    i6 23, label %case23.i.i
    i6 24, label %case24.i.i
    i6 25, label %case25.i.i
    i6 26, label %case26.i.i
    i6 27, label %case27.i.i
    i6 28, label %case28.i.i
    i6 29, label %case29.i.i
    i6 30, label %case30.i.i
    i6 31, label %case31.i.i
    i6 -32, label %case32.i.i
    i6 -31, label %case33.i.i
    i6 -30, label %case34.i.i
    i6 -29, label %case35.i.i
    i6 -28, label %case36.i.i
    i6 -27, label %case37.i.i
    i6 -26, label %case38.i.i
    i6 -25, label %case39.i.i
    i6 -24, label %case40.i.i
    i6 -23, label %case41.i.i
    i6 -22, label %case42.i.i
    i6 -21, label %case43.i.i
  ]" [aesl_mux_load.45i8P.i6:91->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 25 'switch' <Predicate = true> <Delay = 1.48>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_3_43_load = load i8* @kernel_data_V_3_43, align 1" [aesl_mux_load.45i8P.i6:87->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 26 'load' 'kernel_data_V_3_43_load' <Predicate = (trunc_ln145 == 43)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 27 'br' <Predicate = (trunc_ln145 == 43)> <Delay = 3.02>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_data_V_3_42_load = load i8* @kernel_data_V_3_42, align 1" [aesl_mux_load.45i8P.i6:85->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 28 'load' 'kernel_data_V_3_42_load' <Predicate = (trunc_ln145 == 42)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 29 'br' <Predicate = (trunc_ln145 == 42)> <Delay = 3.02>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_3_41_load = load i8* @kernel_data_V_3_41, align 1" [aesl_mux_load.45i8P.i6:83->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 30 'load' 'kernel_data_V_3_41_load' <Predicate = (trunc_ln145 == 41)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 31 'br' <Predicate = (trunc_ln145 == 41)> <Delay = 3.02>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_data_V_3_40_load = load i8* @kernel_data_V_3_40, align 1" [aesl_mux_load.45i8P.i6:81->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 32 'load' 'kernel_data_V_3_40_load' <Predicate = (trunc_ln145 == 40)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 33 'br' <Predicate = (trunc_ln145 == 40)> <Delay = 3.02>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_data_V_3_39_load = load i8* @kernel_data_V_3_39, align 1" [aesl_mux_load.45i8P.i6:79->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 34 'load' 'kernel_data_V_3_39_load' <Predicate = (trunc_ln145 == 39)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 35 'br' <Predicate = (trunc_ln145 == 39)> <Delay = 3.02>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_3_38_load = load i8* @kernel_data_V_3_38, align 1" [aesl_mux_load.45i8P.i6:77->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 36 'load' 'kernel_data_V_3_38_load' <Predicate = (trunc_ln145 == 38)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 37 'br' <Predicate = (trunc_ln145 == 38)> <Delay = 3.02>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_3_37_load = load i8* @kernel_data_V_3_37, align 1" [aesl_mux_load.45i8P.i6:75->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 38 'load' 'kernel_data_V_3_37_load' <Predicate = (trunc_ln145 == 37)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 39 'br' <Predicate = (trunc_ln145 == 37)> <Delay = 3.02>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_3_36_load = load i8* @kernel_data_V_3_36, align 1" [aesl_mux_load.45i8P.i6:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 40 'load' 'kernel_data_V_3_36_load' <Predicate = (trunc_ln145 == 36)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 41 'br' <Predicate = (trunc_ln145 == 36)> <Delay = 3.02>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_data_V_3_35_load = load i8* @kernel_data_V_3_35, align 1" [aesl_mux_load.45i8P.i6:71->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 42 'load' 'kernel_data_V_3_35_load' <Predicate = (trunc_ln145 == 35)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 43 'br' <Predicate = (trunc_ln145 == 35)> <Delay = 3.02>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_3_34_load = load i8* @kernel_data_V_3_34, align 1" [aesl_mux_load.45i8P.i6:69->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 44 'load' 'kernel_data_V_3_34_load' <Predicate = (trunc_ln145 == 34)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 45 'br' <Predicate = (trunc_ln145 == 34)> <Delay = 3.02>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_3_33_load = load i8* @kernel_data_V_3_33, align 1" [aesl_mux_load.45i8P.i6:67->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 46 'load' 'kernel_data_V_3_33_load' <Predicate = (trunc_ln145 == 33)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 47 'br' <Predicate = (trunc_ln145 == 33)> <Delay = 3.02>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_data_V_3_32_load = load i8* @kernel_data_V_3_32, align 1" [aesl_mux_load.45i8P.i6:65->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 48 'load' 'kernel_data_V_3_32_load' <Predicate = (trunc_ln145 == 32)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 49 'br' <Predicate = (trunc_ln145 == 32)> <Delay = 3.02>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_3_31_load = load i8* @kernel_data_V_3_31, align 1" [aesl_mux_load.45i8P.i6:63->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 50 'load' 'kernel_data_V_3_31_load' <Predicate = (trunc_ln145 == 31)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 51 'br' <Predicate = (trunc_ln145 == 31)> <Delay = 3.02>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_data_V_3_30_load = load i8* @kernel_data_V_3_30, align 1" [aesl_mux_load.45i8P.i6:61->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 52 'load' 'kernel_data_V_3_30_load' <Predicate = (trunc_ln145 == 30)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 53 'br' <Predicate = (trunc_ln145 == 30)> <Delay = 3.02>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_data_V_3_29_load = load i8* @kernel_data_V_3_29, align 1" [aesl_mux_load.45i8P.i6:59->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 54 'load' 'kernel_data_V_3_29_load' <Predicate = (trunc_ln145 == 29)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 55 'br' <Predicate = (trunc_ln145 == 29)> <Delay = 3.02>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_data_V_3_28_load = load i8* @kernel_data_V_3_28, align 1" [aesl_mux_load.45i8P.i6:57->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 56 'load' 'kernel_data_V_3_28_load' <Predicate = (trunc_ln145 == 28)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 57 'br' <Predicate = (trunc_ln145 == 28)> <Delay = 3.02>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_data_V_3_27_load = load i8* @kernel_data_V_3_27, align 1" [aesl_mux_load.45i8P.i6:55->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 58 'load' 'kernel_data_V_3_27_load' <Predicate = (trunc_ln145 == 27)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 59 'br' <Predicate = (trunc_ln145 == 27)> <Delay = 3.02>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_data_V_3_26_load = load i8* @kernel_data_V_3_26, align 1" [aesl_mux_load.45i8P.i6:53->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 60 'load' 'kernel_data_V_3_26_load' <Predicate = (trunc_ln145 == 26)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 61 'br' <Predicate = (trunc_ln145 == 26)> <Delay = 3.02>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_data_V_3_25_load = load i8* @kernel_data_V_3_25, align 1" [aesl_mux_load.45i8P.i6:51->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 62 'load' 'kernel_data_V_3_25_load' <Predicate = (trunc_ln145 == 25)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 63 'br' <Predicate = (trunc_ln145 == 25)> <Delay = 3.02>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_data_V_3_24_load = load i8* @kernel_data_V_3_24, align 1" [aesl_mux_load.45i8P.i6:49->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 64 'load' 'kernel_data_V_3_24_load' <Predicate = (trunc_ln145 == 24)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 65 'br' <Predicate = (trunc_ln145 == 24)> <Delay = 3.02>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_data_V_3_23_load = load i8* @kernel_data_V_3_23, align 1" [aesl_mux_load.45i8P.i6:47->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 66 'load' 'kernel_data_V_3_23_load' <Predicate = (trunc_ln145 == 23)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 67 'br' <Predicate = (trunc_ln145 == 23)> <Delay = 3.02>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%kernel_data_V_3_22_load = load i8* @kernel_data_V_3_22, align 1" [aesl_mux_load.45i8P.i6:45->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 68 'load' 'kernel_data_V_3_22_load' <Predicate = (trunc_ln145 == 22)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 69 'br' <Predicate = (trunc_ln145 == 22)> <Delay = 3.02>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%kernel_data_V_3_21_load = load i8* @kernel_data_V_3_21, align 1" [aesl_mux_load.45i8P.i6:43->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 70 'load' 'kernel_data_V_3_21_load' <Predicate = (trunc_ln145 == 21)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 71 'br' <Predicate = (trunc_ln145 == 21)> <Delay = 3.02>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%kernel_data_V_3_20_load = load i8* @kernel_data_V_3_20, align 1" [aesl_mux_load.45i8P.i6:41->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 72 'load' 'kernel_data_V_3_20_load' <Predicate = (trunc_ln145 == 20)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 73 'br' <Predicate = (trunc_ln145 == 20)> <Delay = 3.02>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_data_V_3_19_load = load i8* @kernel_data_V_3_19, align 1" [aesl_mux_load.45i8P.i6:39->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 74 'load' 'kernel_data_V_3_19_load' <Predicate = (trunc_ln145 == 19)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 75 'br' <Predicate = (trunc_ln145 == 19)> <Delay = 3.02>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%kernel_data_V_3_18_load = load i8* @kernel_data_V_3_18, align 1" [aesl_mux_load.45i8P.i6:37->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 76 'load' 'kernel_data_V_3_18_load' <Predicate = (trunc_ln145 == 18)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 77 'br' <Predicate = (trunc_ln145 == 18)> <Delay = 3.02>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_data_V_3_17_load = load i8* @kernel_data_V_3_17, align 1" [aesl_mux_load.45i8P.i6:35->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 78 'load' 'kernel_data_V_3_17_load' <Predicate = (trunc_ln145 == 17)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 79 'br' <Predicate = (trunc_ln145 == 17)> <Delay = 3.02>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%kernel_data_V_3_16_load = load i8* @kernel_data_V_3_16, align 1" [aesl_mux_load.45i8P.i6:33->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 80 'load' 'kernel_data_V_3_16_load' <Predicate = (trunc_ln145 == 16)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 81 'br' <Predicate = (trunc_ln145 == 16)> <Delay = 3.02>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%kernel_data_V_3_15_load = load i8* @kernel_data_V_3_15, align 1" [aesl_mux_load.45i8P.i6:31->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 82 'load' 'kernel_data_V_3_15_load' <Predicate = (trunc_ln145 == 15)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 83 'br' <Predicate = (trunc_ln145 == 15)> <Delay = 3.02>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%kernel_data_V_3_14_load = load i8* @kernel_data_V_3_14, align 1" [aesl_mux_load.45i8P.i6:29->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 84 'load' 'kernel_data_V_3_14_load' <Predicate = (trunc_ln145 == 14)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 85 'br' <Predicate = (trunc_ln145 == 14)> <Delay = 3.02>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%kernel_data_V_3_13_load = load i8* @kernel_data_V_3_13, align 1" [aesl_mux_load.45i8P.i6:27->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 86 'load' 'kernel_data_V_3_13_load' <Predicate = (trunc_ln145 == 13)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 87 'br' <Predicate = (trunc_ln145 == 13)> <Delay = 3.02>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%kernel_data_V_3_12_load = load i8* @kernel_data_V_3_12, align 1" [aesl_mux_load.45i8P.i6:25->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 88 'load' 'kernel_data_V_3_12_load' <Predicate = (trunc_ln145 == 12)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 89 'br' <Predicate = (trunc_ln145 == 12)> <Delay = 3.02>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%kernel_data_V_3_11_load = load i8* @kernel_data_V_3_11, align 1" [aesl_mux_load.45i8P.i6:23->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 90 'load' 'kernel_data_V_3_11_load' <Predicate = (trunc_ln145 == 11)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 91 'br' <Predicate = (trunc_ln145 == 11)> <Delay = 3.02>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%kernel_data_V_3_10_load = load i8* @kernel_data_V_3_10, align 1" [aesl_mux_load.45i8P.i6:21->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 92 'load' 'kernel_data_V_3_10_load' <Predicate = (trunc_ln145 == 10)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 93 'br' <Predicate = (trunc_ln145 == 10)> <Delay = 3.02>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%kernel_data_V_3_9_load = load i8* @kernel_data_V_3_9, align 1" [aesl_mux_load.45i8P.i6:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 94 'load' 'kernel_data_V_3_9_load' <Predicate = (trunc_ln145 == 9)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 95 'br' <Predicate = (trunc_ln145 == 9)> <Delay = 3.02>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%kernel_data_V_3_8_load = load i8* @kernel_data_V_3_8, align 1" [aesl_mux_load.45i8P.i6:17->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 96 'load' 'kernel_data_V_3_8_load' <Predicate = (trunc_ln145 == 8)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 97 'br' <Predicate = (trunc_ln145 == 8)> <Delay = 3.02>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%kernel_data_V_3_7_load = load i8* @kernel_data_V_3_7, align 1" [aesl_mux_load.45i8P.i6:15->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 98 'load' 'kernel_data_V_3_7_load' <Predicate = (trunc_ln145 == 7)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 99 'br' <Predicate = (trunc_ln145 == 7)> <Delay = 3.02>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%kernel_data_V_3_6_load = load i8* @kernel_data_V_3_6, align 1" [aesl_mux_load.45i8P.i6:13->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 100 'load' 'kernel_data_V_3_6_load' <Predicate = (trunc_ln145 == 6)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 101 'br' <Predicate = (trunc_ln145 == 6)> <Delay = 3.02>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%kernel_data_V_3_5_load = load i8* @kernel_data_V_3_5, align 1" [aesl_mux_load.45i8P.i6:11->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 102 'load' 'kernel_data_V_3_5_load' <Predicate = (trunc_ln145 == 5)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 103 'br' <Predicate = (trunc_ln145 == 5)> <Delay = 3.02>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%kernel_data_V_3_4_load = load i8* @kernel_data_V_3_4, align 1" [aesl_mux_load.45i8P.i6:9->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 104 'load' 'kernel_data_V_3_4_load' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 105 'br' <Predicate = (trunc_ln145 == 4)> <Delay = 3.02>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%kernel_data_V_3_3_load = load i8* @kernel_data_V_3_3, align 1" [aesl_mux_load.45i8P.i6:7->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 106 'load' 'kernel_data_V_3_3_load' <Predicate = (trunc_ln145 == 3)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 107 'br' <Predicate = (trunc_ln145 == 3)> <Delay = 3.02>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%kernel_data_V_3_2_load = load i8* @kernel_data_V_3_2, align 1" [aesl_mux_load.45i8P.i6:5->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 108 'load' 'kernel_data_V_3_2_load' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 109 'br' <Predicate = (trunc_ln145 == 2)> <Delay = 3.02>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%kernel_data_V_3_1_load = load i8* @kernel_data_V_3_1, align 1" [aesl_mux_load.45i8P.i6:3->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 110 'load' 'kernel_data_V_3_1_load' <Predicate = (trunc_ln145 == 1)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 111 'br' <Predicate = (trunc_ln145 == 1)> <Delay = 3.02>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%kernel_data_V_3_0_load = load i8* @kernel_data_V_3_0, align 1" [aesl_mux_load.45i8P.i6:1->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 112 'load' 'kernel_data_V_3_0_load' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 113 'br' <Predicate = (trunc_ln145 == 0)> <Delay = 3.02>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%kernel_data_V_3_44_load = load i8* @kernel_data_V_3_44, align 1" [aesl_mux_load.45i8P.i6:89->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 114 'load' 'kernel_data_V_3_44_load' <Predicate = (trunc_ln145 == 63) | (trunc_ln145 == 62) | (trunc_ln145 == 61) | (trunc_ln145 == 60) | (trunc_ln145 == 59) | (trunc_ln145 == 58) | (trunc_ln145 == 57) | (trunc_ln145 == 56) | (trunc_ln145 == 55) | (trunc_ln145 == 54) | (trunc_ln145 == 53) | (trunc_ln145 == 52) | (trunc_ln145 == 51) | (trunc_ln145 == 50) | (trunc_ln145 == 49) | (trunc_ln145 == 48) | (trunc_ln145 == 47) | (trunc_ln145 == 46) | (trunc_ln145 == 45) | (trunc_ln145 == 44)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (3.02ns)   --->   "br label %aesl_mux_load.45i8P.i6.exit" [aesl_mux_load.45i8P.i6:90->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 115 'br' <Predicate = (trunc_ln145 == 63) | (trunc_ln145 == 62) | (trunc_ln145 == 61) | (trunc_ln145 == 60) | (trunc_ln145 == 59) | (trunc_ln145 == 58) | (trunc_ln145 == 57) | (trunc_ln145 == 56) | (trunc_ln145 == 55) | (trunc_ln145 == 54) | (trunc_ln145 == 53) | (trunc_ln145 == 52) | (trunc_ln145 == 51) | (trunc_ln145 == 50) | (trunc_ln145 == 49) | (trunc_ln145 == 48) | (trunc_ln145 == 47) | (trunc_ln145 == 46) | (trunc_ln145 == 45) | (trunc_ln145 == 44)> <Delay = 3.02>
ST_3 : Operation 116 [1/2] (3.25ns)   --->   "%w5_V_load = load i3* %w5_V_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 116 'load' 'w5_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP_BRAM">   --->   Core 55 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 450> <ROM>
ST_3 : Operation 117 [1/1] (0.69ns)   --->   "%select_ln154 = select i1 %icmp_ln154, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 117 'select' 'select_ln154' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.17>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i_i = phi i8 [ %kernel_data_V_3_0_load, %case0.i.i ], [ %kernel_data_V_3_1_load, %case1.i.i ], [ %kernel_data_V_3_2_load, %case2.i.i ], [ %kernel_data_V_3_3_load, %case3.i.i ], [ %kernel_data_V_3_4_load, %case4.i.i ], [ %kernel_data_V_3_5_load, %case5.i.i ], [ %kernel_data_V_3_6_load, %case6.i.i ], [ %kernel_data_V_3_7_load, %case7.i.i ], [ %kernel_data_V_3_8_load, %case8.i.i ], [ %kernel_data_V_3_9_load, %case9.i.i ], [ %kernel_data_V_3_10_load, %case10.i.i ], [ %kernel_data_V_3_11_load, %case11.i.i ], [ %kernel_data_V_3_12_load, %case12.i.i ], [ %kernel_data_V_3_13_load, %case13.i.i ], [ %kernel_data_V_3_14_load, %case14.i.i ], [ %kernel_data_V_3_15_load, %case15.i.i ], [ %kernel_data_V_3_16_load, %case16.i.i ], [ %kernel_data_V_3_17_load, %case17.i.i ], [ %kernel_data_V_3_18_load, %case18.i.i ], [ %kernel_data_V_3_19_load, %case19.i.i ], [ %kernel_data_V_3_20_load, %case20.i.i ], [ %kernel_data_V_3_21_load, %case21.i.i ], [ %kernel_data_V_3_22_load, %case22.i.i ], [ %kernel_data_V_3_23_load, %case23.i.i ], [ %kernel_data_V_3_24_load, %case24.i.i ], [ %kernel_data_V_3_25_load, %case25.i.i ], [ %kernel_data_V_3_26_load, %case26.i.i ], [ %kernel_data_V_3_27_load, %case27.i.i ], [ %kernel_data_V_3_28_load, %case28.i.i ], [ %kernel_data_V_3_29_load, %case29.i.i ], [ %kernel_data_V_3_30_load, %case30.i.i ], [ %kernel_data_V_3_31_load, %case31.i.i ], [ %kernel_data_V_3_32_load, %case32.i.i ], [ %kernel_data_V_3_33_load, %case33.i.i ], [ %kernel_data_V_3_34_load, %case34.i.i ], [ %kernel_data_V_3_35_load, %case35.i.i ], [ %kernel_data_V_3_36_load, %case36.i.i ], [ %kernel_data_V_3_37_load, %case37.i.i ], [ %kernel_data_V_3_38_load, %case38.i.i ], [ %kernel_data_V_3_39_load, %case39.i.i ], [ %kernel_data_V_3_40_load, %case40.i.i ], [ %kernel_data_V_3_41_load, %case41.i.i ], [ %kernel_data_V_3_42_load, %case42.i.i ], [ %kernel_data_V_3_43_load, %case43.i.i ], [ %kernel_data_V_3_44_load, %case44.i.i ]" [aesl_mux_load.45i8P.i6:1->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 118 'phi' 'UnifiedRetVal_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i8 %UnifiedRetVal_i_i to i11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 119 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i3 %w5_V_load to i11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 120 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (4.17ns)   --->   "%r_V = mul i11 %sext_ln1116, %sext_ln1118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 121 'mul' 'r_V' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %r_V, i32 3, i32 10)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 122 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.31>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %hls_label_14_begin ], [ false, %ReuseLoop_end ], [ true, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]"   --->   Operation 123 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%res_0_V_write_assign46 = phi i8 [ 0, %hls_label_14_begin ], [ %p_0_01_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 124 'phi' 'res_0_V_write_assign46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%res_1_V_write_assign44 = phi i8 [ 0, %hls_label_14_begin ], [ %p_0_13_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 125 'phi' 'res_1_V_write_assign44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%res_2_V_write_assign42 = phi i8 [ 0, %hls_label_14_begin ], [ %p_0_25_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 126 'phi' 'res_2_V_write_assign42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%res_3_V_write_assign40 = phi i8 [ 0, %hls_label_14_begin ], [ %p_0_37_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 127 'phi' 'res_3_V_write_assign40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%res_4_V_write_assign38 = phi i8 [ 0, %hls_label_14_begin ], [ %p_0_49_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 128 'phi' 'res_4_V_write_assign38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%res_5_V_write_assign36 = phi i8 [ 0, %hls_label_14_begin ], [ %p_0_511_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 129 'phi' 'res_5_V_write_assign36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%res_6_V_write_assign34 = phi i8 [ 0, %hls_label_14_begin ], [ %p_0_613_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 130 'phi' 'res_6_V_write_assign34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%res_7_V_write_assign32 = phi i8 [ 0, %hls_label_14_begin ], [ %p_0_715_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 131 'phi' 'res_7_V_write_assign32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%res_8_V_write_assign30 = phi i8 [ 0, %hls_label_14_begin ], [ %p_0_817_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 132 'phi' 'res_8_V_write_assign30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%res_9_V_write_assign28 = phi i8 [ 0, %hls_label_14_begin ], [ %p_0_919_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 133 'phi' 'res_9_V_write_assign28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%acc_0_V_026 = phi i8 [ 0, %hls_label_14_begin ], [ %acc_0_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 134 'phi' 'acc_0_V_026' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%acc_1_V_025 = phi i8 [ 0, %hls_label_14_begin ], [ %acc_1_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 135 'phi' 'acc_1_V_025' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%acc_2_V_024 = phi i8 [ 0, %hls_label_14_begin ], [ %acc_2_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 136 'phi' 'acc_2_V_024' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%acc_3_V_023 = phi i8 [ 0, %hls_label_14_begin ], [ %acc_3_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 137 'phi' 'acc_3_V_023' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%acc_4_V_022 = phi i8 [ 0, %hls_label_14_begin ], [ %acc_4_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 138 'phi' 'acc_4_V_022' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%acc_5_V_021 = phi i8 [ 0, %hls_label_14_begin ], [ %acc_5_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 139 'phi' 'acc_5_V_021' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%acc_6_V_020 = phi i8 [ 0, %hls_label_14_begin ], [ %acc_6_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 140 'phi' 'acc_6_V_020' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%acc_7_V_019 = phi i8 [ 0, %hls_label_14_begin ], [ %acc_7_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 141 'phi' 'acc_7_V_019' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%acc_8_V_018 = phi i8 [ 0, %hls_label_14_begin ], [ %acc_8_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 142 'phi' 'acc_8_V_018' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%acc_9_V_017 = phi i8 [ 0, %hls_label_14_begin ], [ %acc_9_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 143 'phi' 'acc_9_V_017' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %do_init, label %hls_label_14_end, label %ReuseLoop_begin"   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([450 x i3]* @w5_V, [1 x i8]* @p_str14, [12 x i8]* @p_str39, [1 x i8]* @p_str14, i32 -1, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14)" [firmware/nnet_utils/nnet_dense_resource.h:107]   --->   Operation 145 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%empty_218 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str79, i32 %tmp_i)" [firmware/nnet_utils/nnet_dense_resource.h:108]   --->   Operation 146 'specregionend' 'empty_218' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 147 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (2.63ns)   --->   "%tmp = call i8 @_ssdm_op_Mux.ap_auto.10i8.i4(i8 %acc_0_V_026, i8 %acc_1_V_025, i8 %acc_2_V_024, i8 %acc_3_V_023, i8 %acc_4_V_022, i8 %acc_5_V_021, i8 %acc_6_V_020, i8 %acc_7_V_019, i8 %acc_8_V_018, i8 %acc_9_V_017, i4 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 148 'mux' 'tmp' <Predicate = true> <Delay = 2.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (1.91ns)   --->   "%acc_0_V = add i8 %trunc_ln3, %tmp" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 149 'add' 'acc_0_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (1.76ns)   --->   "switch i4 %out_index, label %branch9.i [
    i4 0, label %ReuseLoop_end
    i4 1, label %branch1.i
    i4 2, label %branch2.i
    i4 3, label %branch3.i
    i4 4, label %branch4.i
    i4 5, label %branch5.i
    i4 6, label %branch6.i
    i4 7, label %branch7.i
    i4 -8, label %branch8.i
  ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 150 'switch' <Predicate = true> <Delay = 1.76>
ST_5 : Operation 151 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 151 'br' <Predicate = (out_index == 8)> <Delay = 1.76>
ST_5 : Operation 152 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 152 'br' <Predicate = (out_index == 7)> <Delay = 1.76>
ST_5 : Operation 153 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 153 'br' <Predicate = (out_index == 6)> <Delay = 1.76>
ST_5 : Operation 154 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 154 'br' <Predicate = (out_index == 5)> <Delay = 1.76>
ST_5 : Operation 155 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 155 'br' <Predicate = (out_index == 4)> <Delay = 1.76>
ST_5 : Operation 156 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 156 'br' <Predicate = (out_index == 3)> <Delay = 1.76>
ST_5 : Operation 157 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 157 'br' <Predicate = (out_index == 2)> <Delay = 1.76>
ST_5 : Operation 158 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 158 'br' <Predicate = (out_index == 1)> <Delay = 1.76>
ST_5 : Operation 159 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 159 'br' <Predicate = (out_index == 15) | (out_index == 14) | (out_index == 13) | (out_index == 12) | (out_index == 11) | (out_index == 10) | (out_index == 9)> <Delay = 1.76>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%acc_9_V_1 = phi i8 [ %acc_0_V, %branch9.i ], [ %acc_9_V_017, %branch8.i ], [ %acc_9_V_017, %branch7.i ], [ %acc_9_V_017, %branch6.i ], [ %acc_9_V_017, %branch5.i ], [ %acc_9_V_017, %branch4.i ], [ %acc_9_V_017, %branch3.i ], [ %acc_9_V_017, %branch2.i ], [ %acc_9_V_017, %branch1.i ], [ %acc_9_V_017, %aesl_mux_load.45i8P.i6.exit ]"   --->   Operation 160 'phi' 'acc_9_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%acc_8_V_1 = phi i8 [ %acc_8_V_018, %branch9.i ], [ %acc_0_V, %branch8.i ], [ %acc_8_V_018, %branch7.i ], [ %acc_8_V_018, %branch6.i ], [ %acc_8_V_018, %branch5.i ], [ %acc_8_V_018, %branch4.i ], [ %acc_8_V_018, %branch3.i ], [ %acc_8_V_018, %branch2.i ], [ %acc_8_V_018, %branch1.i ], [ %acc_8_V_018, %aesl_mux_load.45i8P.i6.exit ]"   --->   Operation 161 'phi' 'acc_8_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%acc_7_V_1 = phi i8 [ %acc_7_V_019, %branch9.i ], [ %acc_7_V_019, %branch8.i ], [ %acc_0_V, %branch7.i ], [ %acc_7_V_019, %branch6.i ], [ %acc_7_V_019, %branch5.i ], [ %acc_7_V_019, %branch4.i ], [ %acc_7_V_019, %branch3.i ], [ %acc_7_V_019, %branch2.i ], [ %acc_7_V_019, %branch1.i ], [ %acc_7_V_019, %aesl_mux_load.45i8P.i6.exit ]"   --->   Operation 162 'phi' 'acc_7_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%acc_6_V_1 = phi i8 [ %acc_6_V_020, %branch9.i ], [ %acc_6_V_020, %branch8.i ], [ %acc_6_V_020, %branch7.i ], [ %acc_0_V, %branch6.i ], [ %acc_6_V_020, %branch5.i ], [ %acc_6_V_020, %branch4.i ], [ %acc_6_V_020, %branch3.i ], [ %acc_6_V_020, %branch2.i ], [ %acc_6_V_020, %branch1.i ], [ %acc_6_V_020, %aesl_mux_load.45i8P.i6.exit ]"   --->   Operation 163 'phi' 'acc_6_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%acc_5_V_1 = phi i8 [ %acc_5_V_021, %branch9.i ], [ %acc_5_V_021, %branch8.i ], [ %acc_5_V_021, %branch7.i ], [ %acc_5_V_021, %branch6.i ], [ %acc_0_V, %branch5.i ], [ %acc_5_V_021, %branch4.i ], [ %acc_5_V_021, %branch3.i ], [ %acc_5_V_021, %branch2.i ], [ %acc_5_V_021, %branch1.i ], [ %acc_5_V_021, %aesl_mux_load.45i8P.i6.exit ]"   --->   Operation 164 'phi' 'acc_5_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%acc_4_V_1 = phi i8 [ %acc_4_V_022, %branch9.i ], [ %acc_4_V_022, %branch8.i ], [ %acc_4_V_022, %branch7.i ], [ %acc_4_V_022, %branch6.i ], [ %acc_4_V_022, %branch5.i ], [ %acc_0_V, %branch4.i ], [ %acc_4_V_022, %branch3.i ], [ %acc_4_V_022, %branch2.i ], [ %acc_4_V_022, %branch1.i ], [ %acc_4_V_022, %aesl_mux_load.45i8P.i6.exit ]"   --->   Operation 165 'phi' 'acc_4_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%acc_3_V_1 = phi i8 [ %acc_3_V_023, %branch9.i ], [ %acc_3_V_023, %branch8.i ], [ %acc_3_V_023, %branch7.i ], [ %acc_3_V_023, %branch6.i ], [ %acc_3_V_023, %branch5.i ], [ %acc_3_V_023, %branch4.i ], [ %acc_0_V, %branch3.i ], [ %acc_3_V_023, %branch2.i ], [ %acc_3_V_023, %branch1.i ], [ %acc_3_V_023, %aesl_mux_load.45i8P.i6.exit ]"   --->   Operation 166 'phi' 'acc_3_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%acc_2_V_1 = phi i8 [ %acc_2_V_024, %branch9.i ], [ %acc_2_V_024, %branch8.i ], [ %acc_2_V_024, %branch7.i ], [ %acc_2_V_024, %branch6.i ], [ %acc_2_V_024, %branch5.i ], [ %acc_2_V_024, %branch4.i ], [ %acc_2_V_024, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %acc_2_V_024, %branch1.i ], [ %acc_2_V_024, %aesl_mux_load.45i8P.i6.exit ]"   --->   Operation 167 'phi' 'acc_2_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%acc_1_V_1 = phi i8 [ %acc_1_V_025, %branch9.i ], [ %acc_1_V_025, %branch8.i ], [ %acc_1_V_025, %branch7.i ], [ %acc_1_V_025, %branch6.i ], [ %acc_1_V_025, %branch5.i ], [ %acc_1_V_025, %branch4.i ], [ %acc_1_V_025, %branch3.i ], [ %acc_1_V_025, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %acc_1_V_025, %aesl_mux_load.45i8P.i6.exit ]"   --->   Operation 168 'phi' 'acc_1_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%acc_0_V_1 = phi i8 [ %acc_0_V_026, %branch9.i ], [ %acc_0_V_026, %branch8.i ], [ %acc_0_V_026, %branch7.i ], [ %acc_0_V_026, %branch6.i ], [ %acc_0_V_026, %branch5.i ], [ %acc_0_V_026, %branch4.i ], [ %acc_0_V_026, %branch3.i ], [ %acc_0_V_026, %branch2.i ], [ %acc_0_V_026, %branch1.i ], [ %acc_0_V, %aesl_mux_load.45i8P.i6.exit ]"   --->   Operation 169 'phi' 'acc_0_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%p_0_919_i = phi i8 [ %acc_0_V, %branch9.i ], [ %res_9_V_write_assign28, %branch8.i ], [ %res_9_V_write_assign28, %branch7.i ], [ %res_9_V_write_assign28, %branch6.i ], [ %res_9_V_write_assign28, %branch5.i ], [ %res_9_V_write_assign28, %branch4.i ], [ %res_9_V_write_assign28, %branch3.i ], [ %res_9_V_write_assign28, %branch2.i ], [ %res_9_V_write_assign28, %branch1.i ], [ %res_9_V_write_assign28, %aesl_mux_load.45i8P.i6.exit ]"   --->   Operation 170 'phi' 'p_0_919_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%p_0_817_i = phi i8 [ %res_8_V_write_assign30, %branch9.i ], [ %acc_0_V, %branch8.i ], [ %res_8_V_write_assign30, %branch7.i ], [ %res_8_V_write_assign30, %branch6.i ], [ %res_8_V_write_assign30, %branch5.i ], [ %res_8_V_write_assign30, %branch4.i ], [ %res_8_V_write_assign30, %branch3.i ], [ %res_8_V_write_assign30, %branch2.i ], [ %res_8_V_write_assign30, %branch1.i ], [ %res_8_V_write_assign30, %aesl_mux_load.45i8P.i6.exit ]"   --->   Operation 171 'phi' 'p_0_817_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%p_0_715_i = phi i8 [ %res_7_V_write_assign32, %branch9.i ], [ %res_7_V_write_assign32, %branch8.i ], [ %acc_0_V, %branch7.i ], [ %res_7_V_write_assign32, %branch6.i ], [ %res_7_V_write_assign32, %branch5.i ], [ %res_7_V_write_assign32, %branch4.i ], [ %res_7_V_write_assign32, %branch3.i ], [ %res_7_V_write_assign32, %branch2.i ], [ %res_7_V_write_assign32, %branch1.i ], [ %res_7_V_write_assign32, %aesl_mux_load.45i8P.i6.exit ]"   --->   Operation 172 'phi' 'p_0_715_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%p_0_613_i = phi i8 [ %res_6_V_write_assign34, %branch9.i ], [ %res_6_V_write_assign34, %branch8.i ], [ %res_6_V_write_assign34, %branch7.i ], [ %acc_0_V, %branch6.i ], [ %res_6_V_write_assign34, %branch5.i ], [ %res_6_V_write_assign34, %branch4.i ], [ %res_6_V_write_assign34, %branch3.i ], [ %res_6_V_write_assign34, %branch2.i ], [ %res_6_V_write_assign34, %branch1.i ], [ %res_6_V_write_assign34, %aesl_mux_load.45i8P.i6.exit ]"   --->   Operation 173 'phi' 'p_0_613_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%p_0_511_i = phi i8 [ %res_5_V_write_assign36, %branch9.i ], [ %res_5_V_write_assign36, %branch8.i ], [ %res_5_V_write_assign36, %branch7.i ], [ %res_5_V_write_assign36, %branch6.i ], [ %acc_0_V, %branch5.i ], [ %res_5_V_write_assign36, %branch4.i ], [ %res_5_V_write_assign36, %branch3.i ], [ %res_5_V_write_assign36, %branch2.i ], [ %res_5_V_write_assign36, %branch1.i ], [ %res_5_V_write_assign36, %aesl_mux_load.45i8P.i6.exit ]"   --->   Operation 174 'phi' 'p_0_511_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%p_0_49_i = phi i8 [ %res_4_V_write_assign38, %branch9.i ], [ %res_4_V_write_assign38, %branch8.i ], [ %res_4_V_write_assign38, %branch7.i ], [ %res_4_V_write_assign38, %branch6.i ], [ %res_4_V_write_assign38, %branch5.i ], [ %acc_0_V, %branch4.i ], [ %res_4_V_write_assign38, %branch3.i ], [ %res_4_V_write_assign38, %branch2.i ], [ %res_4_V_write_assign38, %branch1.i ], [ %res_4_V_write_assign38, %aesl_mux_load.45i8P.i6.exit ]"   --->   Operation 175 'phi' 'p_0_49_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%p_0_37_i = phi i8 [ %res_3_V_write_assign40, %branch9.i ], [ %res_3_V_write_assign40, %branch8.i ], [ %res_3_V_write_assign40, %branch7.i ], [ %res_3_V_write_assign40, %branch6.i ], [ %res_3_V_write_assign40, %branch5.i ], [ %res_3_V_write_assign40, %branch4.i ], [ %acc_0_V, %branch3.i ], [ %res_3_V_write_assign40, %branch2.i ], [ %res_3_V_write_assign40, %branch1.i ], [ %res_3_V_write_assign40, %aesl_mux_load.45i8P.i6.exit ]"   --->   Operation 176 'phi' 'p_0_37_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%p_0_25_i = phi i8 [ %res_2_V_write_assign42, %branch9.i ], [ %res_2_V_write_assign42, %branch8.i ], [ %res_2_V_write_assign42, %branch7.i ], [ %res_2_V_write_assign42, %branch6.i ], [ %res_2_V_write_assign42, %branch5.i ], [ %res_2_V_write_assign42, %branch4.i ], [ %res_2_V_write_assign42, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %res_2_V_write_assign42, %branch1.i ], [ %res_2_V_write_assign42, %aesl_mux_load.45i8P.i6.exit ]"   --->   Operation 177 'phi' 'p_0_25_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%p_0_13_i = phi i8 [ %res_1_V_write_assign44, %branch9.i ], [ %res_1_V_write_assign44, %branch8.i ], [ %res_1_V_write_assign44, %branch7.i ], [ %res_1_V_write_assign44, %branch6.i ], [ %res_1_V_write_assign44, %branch5.i ], [ %res_1_V_write_assign44, %branch4.i ], [ %res_1_V_write_assign44, %branch3.i ], [ %res_1_V_write_assign44, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %res_1_V_write_assign44, %aesl_mux_load.45i8P.i6.exit ]"   --->   Operation 178 'phi' 'p_0_13_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%p_0_01_i = phi i8 [ %res_0_V_write_assign46, %branch9.i ], [ %res_0_V_write_assign46, %branch8.i ], [ %res_0_V_write_assign46, %branch7.i ], [ %res_0_V_write_assign46, %branch6.i ], [ %res_0_V_write_assign46, %branch5.i ], [ %res_0_V_write_assign46, %branch4.i ], [ %res_0_V_write_assign46, %branch3.i ], [ %res_0_V_write_assign46, %branch2.i ], [ %res_0_V_write_assign46, %branch1.i ], [ %acc_0_V, %aesl_mux_load.45i8P.i6.exit ]"   --->   Operation 179 'phi' 'p_0_01_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str41, i32 %tmp_81_i)" [firmware/nnet_utils/nnet_dense_resource.h:158]   --->   Operation 180 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%empty_217 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450)"   --->   Operation 181 'speclooptripcount' 'empty_217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %icmp_ln135, label %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.0.0.exit", label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %p_0_01_i, 0" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 183 'insertvalue' 'mrv_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_i, i8 %p_0_13_i, 1" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 184 'insertvalue' 'mrv_1_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_1_i, i8 %p_0_25_i, 2" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 185 'insertvalue' 'mrv_2_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_2_i, i8 %p_0_37_i, 3" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 186 'insertvalue' 'mrv_3_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%mrv_4_i = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_3_i, i8 %p_0_49_i, 4" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 187 'insertvalue' 'mrv_4_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%mrv_5_i = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_4_i, i8 %p_0_511_i, 5" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 188 'insertvalue' 'mrv_5_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%mrv_6_i = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_5_i, i8 %p_0_613_i, 6" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 189 'insertvalue' 'mrv_6_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%mrv_7_i = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_6_i, i8 %p_0_715_i, 7" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 190 'insertvalue' 'mrv_7_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%mrv_8_i = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_7_i, i8 %p_0_817_i, 8" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 191 'insertvalue' 'mrv_8_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%mrv_9_i = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_8_i, i8 %p_0_919_i, 9" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 192 'insertvalue' 'mrv_9_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return({ i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_9_i)" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 193 'return' <Predicate = (icmp_ln135)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [54]  (1.77 ns)

 <State 2>: 5.03ns
The critical path consists of the following:
	'phi' operation ('in_index_0_i47', firmware/nnet_utils/nnet_dense_resource.h:154) with incoming values : ('select_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [56]  (0 ns)
	'add' operation ('in_index', firmware/nnet_utils/nnet_dense_resource.h:153) [277]  (2.55 ns)
	'icmp' operation ('icmp_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [278]  (2.47 ns)

 <State 3>: 5.72ns
The critical path consists of the following:
	'select' operation ('select_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [279]  (0.698 ns)
	'phi' operation ('in_index_0_i47', firmware/nnet_utils/nnet_dense_resource.h:154) with incoming values : ('select_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [56]  (0 ns)
	'add' operation ('in_index', firmware/nnet_utils/nnet_dense_resource.h:153) [277]  (2.55 ns)
	'icmp' operation ('icmp_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [278]  (2.47 ns)

 <State 4>: 4.17ns
The critical path consists of the following:
	'phi' operation ('UnifiedRetVal_i_i', aesl_mux_load.45i8P.i6:1->firmware/nnet_utils/nnet_dense_resource.h:145) with incoming values : ('kernel_data_V_3_43_load', aesl_mux_load.45i8P.i6:87->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_42_load', aesl_mux_load.45i8P.i6:85->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_41_load', aesl_mux_load.45i8P.i6:83->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_40_load', aesl_mux_load.45i8P.i6:81->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_39_load', aesl_mux_load.45i8P.i6:79->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_38_load', aesl_mux_load.45i8P.i6:77->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_37_load', aesl_mux_load.45i8P.i6:75->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_36_load', aesl_mux_load.45i8P.i6:73->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_35_load', aesl_mux_load.45i8P.i6:71->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_34_load', aesl_mux_load.45i8P.i6:69->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_33_load', aesl_mux_load.45i8P.i6:67->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_32_load', aesl_mux_load.45i8P.i6:65->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_31_load', aesl_mux_load.45i8P.i6:63->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_30_load', aesl_mux_load.45i8P.i6:61->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_29_load', aesl_mux_load.45i8P.i6:59->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_28_load', aesl_mux_load.45i8P.i6:57->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_27_load', aesl_mux_load.45i8P.i6:55->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_26_load', aesl_mux_load.45i8P.i6:53->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_25_load', aesl_mux_load.45i8P.i6:51->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_24_load', aesl_mux_load.45i8P.i6:49->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_23_load', aesl_mux_load.45i8P.i6:47->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_22_load', aesl_mux_load.45i8P.i6:45->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_21_load', aesl_mux_load.45i8P.i6:43->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_20_load', aesl_mux_load.45i8P.i6:41->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_19_load', aesl_mux_load.45i8P.i6:39->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_18_load', aesl_mux_load.45i8P.i6:37->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_17_load', aesl_mux_load.45i8P.i6:35->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_16_load', aesl_mux_load.45i8P.i6:33->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_15_load', aesl_mux_load.45i8P.i6:31->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_14_load', aesl_mux_load.45i8P.i6:29->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_13_load', aesl_mux_load.45i8P.i6:27->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_12_load', aesl_mux_load.45i8P.i6:25->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_11_load', aesl_mux_load.45i8P.i6:23->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_10_load', aesl_mux_load.45i8P.i6:21->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_9_load', aesl_mux_load.45i8P.i6:19->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_8_load', aesl_mux_load.45i8P.i6:17->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_7_load', aesl_mux_load.45i8P.i6:15->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_6_load', aesl_mux_load.45i8P.i6:13->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_5_load', aesl_mux_load.45i8P.i6:11->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_4_load', aesl_mux_load.45i8P.i6:9->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_3_load', aesl_mux_load.45i8P.i6:7->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_2_load', aesl_mux_load.45i8P.i6:5->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_1_load', aesl_mux_load.45i8P.i6:3->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_0_load', aesl_mux_load.45i8P.i6:1->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_3_44_load', aesl_mux_load.45i8P.i6:89->firmware/nnet_utils/nnet_dense_resource.h:145) [228]  (0 ns)
	'mul' operation ('r.V', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145) [233]  (4.17 ns)

 <State 5>: 6.31ns
The critical path consists of the following:
	'phi' operation ('acc_0_V_026', firmware/nnet_utils/nnet_dense_resource.h:145) with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:145) [67]  (0 ns)
	'mux' operation ('tmp', firmware/nnet_utils/nnet_dense_resource.h:145) [235]  (2.63 ns)
	'add' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:145) [236]  (1.92 ns)
	multiplexor before 'phi' operation ('acc[9].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:145) [257]  (1.77 ns)
	'phi' operation ('acc[9].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:145) [257]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
