5 18 1fd81 11 6 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (generate18.vcd) 2 -o (generate18.cdd) 2 -v (generate18.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 generate18.v 8 44 1 
2 1 39 39 39 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 clock 1 10 107000a 1 0 0 0 1 17 0 1 0 1 1 0
1 b 2 11 7000a 1 0 1 0 2 17 0 3 0 0 1 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 generate18.v 27 37 1 
3 1 main.u$1 "main.u$1" 0 generate18.v 39 42 1 
2 2 40 40 40 9000c 1 0 21004 0 0 1 16 0 0
2 3 40 40 40 10005 0 1 1410 0 0 1 1 clock
2 4 40 40 40 1000c 1 37 16 2 3
2 5 41 41 41 10007 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 6 41 41 41 b000b 1 0 1008 0 0 32 48 2 0
2 7 41 41 41 9000c 11 2c 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 41 41 41 17001b 8 1 101c 0 0 1 1 clock
2 9 41 41 41 16001b 8 1b 102c 8 0 1 18 0 1 1 1 0 0
2 10 41 41 41 e0012 0 1 1410 0 0 1 1 clock
2 11 41 41 41 e001b 8 37 3e 9 10
4 4 11 5 5 4
4 5 0 0 7 4
4 7 0 11 0 4
4 11 6 7 7 4
3 1 main.u[0] "main.u[0]" 0 generate18.v 15 24 1 
2 12 17 17 17 150019 9 1 100c 0 0 1 1 clock
2 13 17 17 17 d0019 d 27 100a 12 0 1 18 0 1 0 0 0 0
2 17 18 18 18 d000d 7 1 100e 0 0 2 1 b
2 15 19 19 19 8000c 1 0 21008 0 0 2 16 1 0
2 16 19 19 19 0 4 2e 100e 15 17 1 18 0 1 1 1 0 0
2 18 20 20 20 8000c 1 0 21008 0 0 2 16 2 0
2 19 20 20 20 0 3 2e 1006 18 17 1 18 0 1 1 0 0 0
2 20 21 21 21 0 3 30 100a 0 0 1 18 0 1 0 1 0 0
2 21 21 21 21 120012 0 1 1410 0 0 1 1 a
2 22 21 21 21 170017 1 1 1008 0 0 1 1 a
2 23 21 21 21 120017 3 38 a 22 21
2 24 20 20 20 120012 0 1 1410 0 0 1 1 a
2 25 20 20 20 17001a 0 0 21010 0 0 1 16 0 0
2 26 20 20 20 12001a 0 38 32 25 24
2 27 19 19 19 120012 0 1 1410 0 0 1 1 a
2 28 19 19 19 17001a 1 0 21008 0 0 1 16 1 0
2 29 19 19 19 12001a 1 38 1a 28 27
2 30 23 23 23 90009 0 1 1410 0 0 1 1 c
2 31 23 23 23 e000e 1 1 1008 0 0 1 1 a
2 32 23 23 23 d000e 1 1b 1004 31 0 1 18 0 1 1 0 0 0
2 33 23 23 23 9000e 2 36 6 32 30
1 i 6 14 30c0009 1 0 31 0 32 17 0 0 0 0 0 0
1 a 4 16 70009 1 0 0 0 1 17 0 1 0 0 0 0
1 c 5 23 60009 1 0 0 0 1 17 1 1 0 0 0 0
4 13 1 16 0 13
4 16 0 29 19 0
4 29 6 13 13 0
4 19 0 26 20 0
4 26 6 13 13 0
4 20 4 23 13 0
4 23 6 13 13 0
4 33 f 33 33 33
3 1 main.u[1] "main.u[1]" 0 generate18.v 15 24 1 
2 34 17 17 17 150019 9 1 100c 0 0 1 1 clock
2 35 17 17 17 d0019 d 27 100a 34 0 1 18 0 1 0 0 0 0
2 39 18 18 18 d000d 7 1 100e 0 0 2 1 b
2 37 19 19 19 8000c 1 0 21008 0 0 2 16 1 0
2 38 19 19 19 0 4 2e 100e 37 39 1 18 0 1 1 1 0 0
2 40 20 20 20 8000c 1 0 21008 0 0 2 16 2 0
2 41 20 20 20 0 3 2e 1006 40 39 1 18 0 1 1 0 0 0
2 42 21 21 21 0 3 30 100a 0 0 1 18 0 1 0 1 0 0
2 43 21 21 21 120012 0 1 1410 0 0 1 1 a
2 44 21 21 21 170017 1 1 1008 0 0 1 1 a
2 45 21 21 21 120017 3 38 a 44 43
2 46 20 20 20 120012 0 1 1410 0 0 1 1 a
2 47 20 20 20 17001a 0 0 21010 0 0 1 16 0 0
2 48 20 20 20 12001a 0 38 32 47 46
2 49 19 19 19 120012 0 1 1410 0 0 1 1 a
2 50 19 19 19 17001a 1 0 21008 0 0 1 16 1 0
2 51 19 19 19 12001a 1 38 1a 50 49
2 52 23 23 23 90009 0 1 1410 0 0 1 1 c
2 53 23 23 23 e000e 1 1 1008 0 0 1 1 a
2 54 23 23 23 d000e 1 1b 1004 53 0 1 18 0 1 1 0 0 0
2 55 23 23 23 9000e 2 36 6 54 52
1 i 9 14 30c0009 1 0 31 0 32 17 1 0 0 1 0 0
1 a 7 16 70009 1 0 0 0 1 17 0 1 0 0 0 0
1 c 8 23 60009 1 0 0 0 1 17 1 1 0 0 0 0
4 35 1 38 0 35
4 38 0 51 41 0
4 51 6 35 35 0
4 41 0 48 42 0
4 48 6 35 35 0
4 42 4 45 35 0
4 45 6 35 35 0
4 55 f 55 55 55
