2:30:25 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "UltraLite_BLDC_DRV_syn.prj" -log "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt/UltraLite_BLDC_DRV.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt/UltraLite_BLDC_DRV.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: TLHXTHINKBOOK

# Wed Apr 20 14:31:34 2022

#Implementation: UltraLite_BLDC_DRV_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4120:7:4120:17|Synthesizing module SB_RGBA_DRV in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4233:7:4233:17|Synthesizing module SB_I2C_FIFO in library work.

@N: CG364 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG532 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":173:0:173:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG179 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":255:16:255:24|Removing redundant assignment.
@N: CG179 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":273:16:273:24|Removing redundant assignment.
@N: CG179 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":291:16:291:24|Removing redundant assignment.
@N: CG179 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":310:17:310:25|Removing redundant assignment.
@N: CG179 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":333:16:333:24|Removing redundant assignment.
@N: CG179 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":353:17:353:25|Removing redundant assignment.
@N: CG179 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":379:16:379:24|Removing redundant assignment.
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":104:2:104:9|Input LATCHINPUTVALUE on instance sbio_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":104:2:104:9|Input CLOCKENABLE on instance sbio_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":104:2:104:9|Input INPUTCLK on instance sbio_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":104:2:104:9|Input OUTPUTCLK on instance sbio_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":104:2:104:9|Input DOUT1 on instance sbio_sda is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":113:2:113:9|Input LATCHINPUTVALUE on instance sbio_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":113:2:113:9|Input CLOCKENABLE on instance sbio_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":113:2:113:9|Input INPUTCLK on instance sbio_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":113:2:113:9|Input OUTPUTCLK on instance sbio_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":113:2:113:9|Input OUTPUTENABLE on instance sbio_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":113:2:113:9|Input DOUT1 on instance sbio_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":113:2:113:9|Input DOUT0 on instance sbio_scl is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":114:16:114:25|An input port (port io_i2c_scl) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":122:2:122:6|Input FIFORST on instance I2C_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG133 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":34:9:34:14|Object drvpat_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":34:9:34:14|Object drvpat_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":34:9:34:14|Object drvpat_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":34:9:34:14|Object drvpat_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":34:9:34:14|Object drvpat_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":34:9:34:14|Object drvpat_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":34:9:34:14|Object drvpat_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":34:9:34:14|Some of the address location in the memory "drvpat" are not assigned.
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Pruning unused register i2c_dmrd[7:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Removing unused bit 7 of i2c_stat[7:0]. Either assign all bits or reduce the width of the signal.
@W: CL271 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Pruning unused bits 5 to 3 of i2c_stat[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Pruning unused bits 1 to 0 of i2c_stat[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":122:2:122:6|Pruning unused register i2c_cmd_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":187:0:187:5|Pruning unused register drv_cnt[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":392:0:392:5|Pruning unused register PWM_duty[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":122:2:122:6|Pruning unused register i2c_cmd_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":122:2:122:6|Pruning unused register i2c_cmd_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Pruning unused register i2c_cmd_cnt[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":392:0:392:5|Pruning unused register cmd_decoded. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":187:0:187:5|Pruning unused register drv_clk_counter[10:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":392:0:392:5|Pruning unused register motor_on. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":187:0:187:5|Pruning unused register PWM_cnt[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Register bit hard_SBCSi is always 1.
@N: CL201 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Trying to extract state machine for register i2c_steps.
@W: CL279 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Pruning register bits 9 to 8 of hard_SBDATi[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Pruning register bits 6 to 5 of hard_SBDATi[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Pruning register bit 3 of hard_SBDATi[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Pruning register bit 1 of hard_SBDATi[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL257 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Register bit 0 always 0, optimizing ...
@W: CL169 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":233:0:233:5|Pruning unused register hard_SBDATi[0]. Make sure that there are no unused intermediate registers.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 20 14:31:35 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 20 14:31:35 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 20 14:31:35 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 20 14:31:36 2022

###########################################################]
Pre-mapping Report

# Wed Apr 20 14:31:36 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\UltraLite_BLDC_DRV_Implmnt\UltraLite_BLDC_DRV_scck.rpt 
Printing clock  summary report in "C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\UltraLite_BLDC_DRV_Implmnt\UltraLite_BLDC_DRV_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           0    
top|sysclk_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     23   
======================================================================================================

@W: MT529 :"c:\users\thipo\onedrive\documents\devtlhx\fpga\icecube_project\ultralite_bldc_drv\top.v":233:0:233:5|Found inferred clock top|sysclk_inferred_clock which controls 23 sequential elements including i2c_steps[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\UltraLite_BLDC_DRV_Implmnt\UltraLite_BLDC_DRV.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 20 14:31:37 2022

###########################################################]
Map & Optimize Report

# Wed Apr 20 14:31:37 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: BN132 :"c:\users\thipo\onedrive\documents\devtlhx\fpga\icecube_project\ultralite_bldc_drv\top.v":187:0:187:5|Removing sequential instance PWM_R because it is equivalent to instance PWM_G. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\thipo\onedrive\documents\devtlhx\fpga\icecube_project\ultralite_bldc_drv\top.v":187:0:187:5|Removing sequential instance PWM_G because it is equivalent to instance PWM_B. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX1039 :"c:\users\thipo\onedrive\documents\devtlhx\fpga\icecube_project\ultralite_bldc_drv\top.v":233:0:233:5|User-specified initial value defined for instance soft_SBADRi[3:0] is being ignored. 
@W: FX1039 :"c:\users\thipo\onedrive\documents\devtlhx\fpga\icecube_project\ultralite_bldc_drv\top.v":187:0:187:5|User-specified initial value defined for instance PWM_B is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\thipo\onedrive\documents\devtlhx\fpga\icecube_project\ultralite_bldc_drv\top.v":233:0:233:5|Removing sequential instance i2c_steps[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thipo\onedrive\documents\devtlhx\fpga\icecube_project\ultralite_bldc_drv\top.v":187:0:187:5|Removing sequential instance PWM_B (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    13.56ns		  31 /        18

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
0 instances converted, 19 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       osc                 SB_HFOSC               19         hard_SBWRi          Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\UltraLite_BLDC_DRV_Implmnt\synwork\UltraLite_BLDC_DRV_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\UltraLite_BLDC_DRV_Implmnt\UltraLite_BLDC_DRV.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT246 :"c:\users\thipo\onedrive\documents\devtlhx\fpga\icecube_project\ultralite_bldc_drv\top.v":113:2:113:9|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\thipo\onedrive\documents\devtlhx\fpga\icecube_project\ultralite_bldc_drv\top.v":52:2:52:8|Blackbox SB_RGBA_DRV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|sysclk_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:sysclk"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 20 14:31:38 2022
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 8.550

                              Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack     Type         Group                
----------------------------------------------------------------------------------------------------------------------------------
top|sysclk_inferred_clock     48.0 MHz      81.4 MHz      20.830        12.280        8.550     inferred     Autoconstr_clkgroup_0
System                        1.0 MHz       NA            1000.000      NA            NA        system       system_clkgroup      
==================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------
top|sysclk_inferred_clock  top|sysclk_inferred_clock  |  20.830      8.550  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|sysclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                           Arrival           
Instance             Reference                     Type        Pin     Net              Time        Slack 
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
i2c_stat[2]          top|sysclk_inferred_clock     SB_DFF      Q       i2c_stat[2]      0.796       8.550 
i2c_steps[3]         top|sysclk_inferred_clock     SB_DFF      Q       i2c_steps[3]     0.796       8.581 
i2c_steps[0]         top|sysclk_inferred_clock     SB_DFF      Q       i2c_steps[0]     0.796       8.622 
i2c_cnt[0]           top|sysclk_inferred_clock     SB_DFF      Q       i2c_cnt[0]       0.796       10.190
i2c_cnt[1]           top|sysclk_inferred_clock     SB_DFF      Q       i2c_cnt[1]       0.796       10.262
i2c_cnt[2]           top|sysclk_inferred_clock     SB_DFF      Q       i2c_cnt[2]       0.796       10.293
i2c_steps[1]         top|sysclk_inferred_clock     SB_DFF      Q       i2c_steps[1]     0.796       10.458
i2c_steps_e_0[2]     top|sysclk_inferred_clock     SB_DFFE     Q       i2c_steps[2]     0.796       10.707
i2c_stat[6]          top|sysclk_inferred_clock     SB_DFF      Q       i2c_stat[6]      0.796       12.450
==========================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                  Required           
Instance             Reference                     Type        Pin     Net                     Time         Slack 
                     Clock                                                                                        
------------------------------------------------------------------------------------------------------------------
i2c_steps[0]         top|sysclk_inferred_clock     SB_DFF      D       i2c_steps               20.675       8.550 
i2c_steps[1]         top|sysclk_inferred_clock     SB_DFF      D       i2c_steps_0             20.675       8.643 
i2c_steps[3]         top|sysclk_inferred_clock     SB_DFF      D       i2c_steps_2             20.675       8.643 
i2c_steps_e_0[2]     top|sysclk_inferred_clock     SB_DFFE     E       un1_hard_SBCSi13_0      20.830       10.634
i2c_cnt[0]           top|sysclk_inferred_clock     SB_DFF      D       N_29_i                  20.675       12.119
i2c_cnt[1]           top|sysclk_inferred_clock     SB_DFF      D       i2c_cnt_5[1]            20.675       12.119
i2c_cnt[2]           top|sysclk_inferred_clock     SB_DFF      D       N_42_i_i                20.675       12.119
hard_SBDATi[2]       top|sysclk_inferred_clock     SB_DFFE     D       hard_SBDATi_RNO[2]      20.675       14.079
soft_SBADRi[1]       top|sysclk_inferred_clock     SB_DFFE     D       soft_SBADRi_cnst[1]     20.675       14.079
hard_SBDATi[4]       top|sysclk_inferred_clock     SB_DFFE     D       hard_SBDATi_RNO[4]      20.675       14.151
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      12.125
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     8.550

    Number of logic level(s):                5
    Starting point:                          i2c_stat[2] / Q
    Ending point:                            i2c_steps[0] / D
    The start point is clocked by            top|sysclk_inferred_clock [rising] on pin C
    The end   point is clocked by            top|sysclk_inferred_clock [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
i2c_stat[2]                   SB_DFF      Q        Out     0.796     0.796       -         
i2c_stat[2]                   Net         -        -       1.599     -           2         
i2c_stat_RNINDI7[2]           SB_LUT4     I0       In      -         2.395       -         
i2c_stat_RNINDI7[2]           SB_LUT4     O        Out     0.661     3.056       -         
N_43                          Net         -        -       1.371     -           1         
i2c_steps_RNIQU6F1[1]         SB_LUT4     I1       In      -         4.427       -         
i2c_steps_RNIQU6F1[1]         SB_LUT4     O        Out     0.589     5.017       -         
un1_hard_SBCSi13_0_0          Net         -        -       1.371     -           1         
i2c_stat_RNIF30F2[6]          SB_LUT4     I3       In      -         6.388       -         
i2c_stat_RNIF30F2[6]          SB_LUT4     O        Out     0.465     6.853       -         
un1_hard_SBCSi13_0_2          Net         -        -       1.371     -           1         
i2c_steps_e_0_RNIRSQQ4[2]     SB_LUT4     I3       In      -         8.224       -         
i2c_steps_e_0_RNIRSQQ4[2]     SB_LUT4     O        Out     0.465     8.689       -         
un1_hard_SBCSi13_0            Net         -        -       1.371     -           4         
i2c_steps_RNO[0]              SB_LUT4     I2       In      -         10.060      -         
i2c_steps_RNO[0]              SB_LUT4     O        Out     0.558     10.618      -         
i2c_steps                     Net         -        -       1.507     -           1         
i2c_steps[0]                  SB_DFF      D        In      -         12.125      -         
===========================================================================================
Total path delay (propagation time + setup) of 12.280 is 3.690(30.0%) logic and 8.590(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul1kswg16
Cell usage:
SB_DFF          8 uses
SB_DFFE         10 uses
SB_HFOSC        1 use
SB_I2C_FIFO     1 use
SB_IO_OD        2 uses
SB_RGBA_DRV     1 use
SB_LUT4         30 uses

I/O Register bits:                  0
Register bits not including I/Os:   18 (1%)
Total load per clock:
   top|sysclk_inferred_clock: 19

@S |Mapping Summary:
Total  LUTs: 30 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 30 = 30 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 20 14:31:38 2022

###########################################################]


Synthesis exit by 0.
Current Implementation UltraLite_BLDC_DRV_Implmnt its sbt path: C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "UltraLite_BLDC_DRV_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Apr 20 14:32:11 2022


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f UltraLite_BLDC_DRV_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is SWG16.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : SWG16

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = UltraLite_BLDC_DRV_Implmnt/UltraLite_BLDC_DRV.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV (searchpath added)
Verilog design file = top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: top.v(5): compiling module top. VERI-1018
WARNING - synthesis: top.v(184): using initial value of drvpat since it is never assigned. VERI-1220
INFO - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC. VERI-1018
INFO - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4121): compiling module SB_RGBA_DRV(RGB0_CURRENT="0b000111",RGB1_CURRENT="0b000111",RGB2_CURRENT="0b000111"). VERI-1018
INFO - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4074): compiling module SB_IO_OD(PIN_TYPE=6'b101001). VERI-1018
INFO - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4074): compiling module SB_IO_OD(PIN_TYPE=6'b01). VERI-1018
INFO - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4234): compiling module SB_I2C_FIFO(I2C_SLAVE_ADDR="0b1000001"). VERI-1018
WARNING - synthesis: top.v(191): expression size 32 truncated to fit in target size 11. VERI-1209
WARNING - synthesis: top.v(201): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: top.v(206): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: top.v(326): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: top.v(374): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: top.v(109): input port LATCHINPUTVALUE is not connected on this instance. VDB-1013
WARNING - synthesis: top.v(118): input port LATCHINPUTVALUE is not connected on this instance. VDB-1013
WARNING - synthesis: top.v(170): input port FIFORST is not connected on this instance. VDB-1013
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: top.v(389): Register hard_SBCSi_145 is stuck at One. VDB-5014
WARNING - synthesis: top.v(109): input port LATCHINPUTVALUE is not connected on this instance. VDB-1013
WARNING - synthesis: top.v(118): input port LATCHINPUTVALUE is not connected on this instance. VDB-1013
WARNING - synthesis: top.v(170): input port FIFORST is not connected on this instance. VDB-1013
INFO - synthesis: Extracted state machine for register 'drv_cnt' with one-hot encoding
State machine has 8 reachable states with original encodings of:

 000 

 001 

 010 

 011 

 100 

 101 

 110 

 111 

original encoding -> new encoding (one-hot encoding)

 000 -> 00000001

 001 -> 00000010

 010 -> 00000100

 011 -> 00001000

 100 -> 00010000

 101 -> 00100000

 110 -> 01000000

 111 -> 10000000




WARNING - synthesis: Cell SB_RGBA_DRV already has the black_box_pad_pin attribute on RGB0.
WARNING - synthesis: Cell SB_RGBA_DRV already has the black_box_pad_pin attribute on RGB1.
WARNING - synthesis: Cell SB_RGBA_DRV already has the black_box_pad_pin attribute on RGB2.
WARNING - synthesis: Skipping pad insertion on io_i2c_sda due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on LED_R due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on LED_G due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on LED_B due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on io_i2c_scl due to black_box_pad_pin attribute.
WARNING - synthesis: top.v(389): Register hard_SBDATi_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: top.v(206): Register drv_cnt_FSM_i0_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: Initial value found on instance soft_SBADRi_i0 will be ignored.
WARNING - synthesis: Initial value found on instance soft_SBADRi_i3 will be ignored.
WARNING - synthesis: Initial value found on instance soft_SBADRi_i2 will be ignored.
WARNING - synthesis: Initial value found on instance soft_SBADRi_i1 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : UltraLite_BLDC_DRV_Implmnt/UltraLite_BLDC_DRV.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 74 of 1000 (7 % )
SB_CARRY => 17
SB_DFF => 33
SB_DFFE => 4
SB_DFFESR => 17
SB_DFFESS => 2
SB_DFFSR => 12
SB_DFFSS => 6
SB_HFOSC => 1
SB_I2C_FIFO => 1
SB_IO_OD => 2
SB_LUT4 => 151
SB_RGBA_DRV => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : sysclk, loads : 75
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : i2c_steps_3, loads : 24
  Net : i2c_steps_0, loads : 24
  Net : i2c_steps_1, loads : 22
  Net : i2c_steps_2, loads : 21
  Net : hard0_SBACKo, loads : 15
  Net : n3, loads : 13
  Net : n1019, loads : 11
  Net : n3_adj_27, loads : 9
  Net : motor_on, loads : 8
  Net : n2040, loads : 8
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets sysclk]                  |    1.000 MHz|   53.223 MHz|    12  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 37.137  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.484  secs
--------------------------------------------------------------
Current Implementation UltraLite_BLDC_DRV_Implmnt its sbt path: C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds
C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "UltraLite_BLDC_DRV_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Apr 20 14:32:49 2022


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f UltraLite_BLDC_DRV_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is SWG16.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : SWG16

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Balanced
The -top option is not used.
Target frequency = 48.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = binary
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = UltraLite_BLDC_DRV_Implmnt/UltraLite_BLDC_DRV.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV (searchpath added)
Verilog design file = top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: top.v(5): compiling module top. VERI-1018
WARNING - synthesis: top.v(184): using initial value of drvpat since it is never assigned. VERI-1220
INFO - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC. VERI-1018
INFO - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4121): compiling module SB_RGBA_DRV(RGB0_CURRENT="0b000111",RGB1_CURRENT="0b000111",RGB2_CURRENT="0b000111"). VERI-1018
INFO - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4074): compiling module SB_IO_OD(PIN_TYPE=6'b101001). VERI-1018
INFO - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4074): compiling module SB_IO_OD(PIN_TYPE=6'b01). VERI-1018
INFO - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4234): compiling module SB_I2C_FIFO(I2C_SLAVE_ADDR="0b1000001"). VERI-1018
WARNING - synthesis: top.v(191): expression size 32 truncated to fit in target size 11. VERI-1209
WARNING - synthesis: top.v(201): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: top.v(206): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: top.v(326): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: top.v(374): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: top.v(109): input port LATCHINPUTVALUE is not connected on this instance. VDB-1013
WARNING - synthesis: top.v(118): input port LATCHINPUTVALUE is not connected on this instance. VDB-1013
WARNING - synthesis: top.v(170): input port FIFORST is not connected on this instance. VDB-1013
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: top.v(389): Register hard_SBCSi_145 is stuck at One. VDB-5014
WARNING - synthesis: top.v(109): input port LATCHINPUTVALUE is not connected on this instance. VDB-1013
WARNING - synthesis: top.v(118): input port LATCHINPUTVALUE is not connected on this instance. VDB-1013
WARNING - synthesis: top.v(170): input port FIFORST is not connected on this instance. VDB-1013



WARNING - synthesis: Cell SB_RGBA_DRV already has the black_box_pad_pin attribute on RGB0.
WARNING - synthesis: Cell SB_RGBA_DRV already has the black_box_pad_pin attribute on RGB1.
WARNING - synthesis: Cell SB_RGBA_DRV already has the black_box_pad_pin attribute on RGB2.
WARNING - synthesis: Skipping pad insertion on io_i2c_sda due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on LED_R due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on LED_G due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on LED_B due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on io_i2c_scl due to black_box_pad_pin attribute.
WARNING - synthesis: top.v(389): Register hard_SBDATi_i9 is stuck at Zero. VDB-5013
Applying 48.000000 MHz constraint to all clocks

Writing scf file : UltraLite_BLDC_DRV_Implmnt/UltraLite_BLDC_DRV.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 71 of 1000 (7 % )
SB_CARRY => 17
SB_DFF => 20
SB_DFFE => 26
SB_DFFESR => 13
SB_DFFSR => 12
SB_GB => 1
SB_HFOSC => 1
SB_I2C_FIFO => 1
SB_IO_OD => 2
SB_LUT4 => 131
SB_RGBA_DRV => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : sysclk, loads : 71
  Net : n2981, loads : 2
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : i2c_steps_3, loads : 26
  Net : i2c_steps_1, loads : 24
  Net : i2c_steps_2, loads : 23
  Net : i2c_steps_0, loads : 23
  Net : hard0_SBACKo, loads : 16
  Net : n953, loads : 11
  Net : motor_on, loads : 8
  Net : n1779, loads : 8
  Net : n1778, loads : 8
  Net : n1831, loads : 8
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.833333 -name    |             |             |
clk0 [get_nets sysclk]                  |   48.000 MHz|   53.223 MHz|    12  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 37.176  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.453  secs
--------------------------------------------------------------
Current Implementation UltraLite_BLDC_DRV_Implmnt its sbt path: C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 0 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt/UltraLite_BLDC_DRV.edf " "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\netlist" "-pSWG16" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt/UltraLite_BLDC_DRV.edf...
start to read sdc/scf file C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt/UltraLite_BLDC_DRV.scf
sdc_reader OK C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt/UltraLite_BLDC_DRV.scf
Warning: property SDA_OUTPUT_DELAYED doesn't exist at instance I2C_1. default value (0) is added.
Warning: Invalid SB_I2C_FIFO parameter name: "SCL_INPUT_FILTERED" SB_I2C_FIFO parameter "SCL_INPUT_FILTERED" is ignored(SB_I2C_FIFO I2C_1)
Stored edif netlist at C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL1K --sdc-file "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL1K --sdc-file C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	131
    Number of DFFs      	:	71
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	1
    Number of SBIOODs     	:	2
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	1
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	24
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	25
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1411: No clock is reaching the reference clock pin 'CLKI' of  instance 'I2C_1'. So, no gen clock will be inferred at output of this instance
Info-1409: Inferred clock at I2C_1/SCLO
Info-1409: Inferred clock at osc/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_n2981_THRU_LUT4_0_LC_155", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	157
    Number of DFFs      	:	71
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	54
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	86
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	157/1248
    PLBs                        :	24/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	0/5
    PLLs                        :	0/0
    I2CFIFOs                    :	1/2
    SBIOODs                     :	2/5
    RGBADRVs                    :	1/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.7 (sec)

Final Design Statistics
    Number of LUTs      	:	157
    Number of DFFs      	:	71
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	17
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	1
    Number of SBIOODs     	:	2
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	1
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	157/1248
    PLBs                        :	28/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	0/5
    PLLs                        :	0/0
    I2CFIFOs                    :	1/2
    SBIOODs                     :	2/5
    RGBADRVs                    :	1/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: I2C_1/SCLO | Frequency: N/A | Target: 0.40 MHz
Clock: n2981 | Frequency: N/A | Target: 48.01 MHz
Clock: osc/CLKHF | Frequency: N/A | Target: 48.00 MHz
Clock: top|sysclk | Frequency: 86.97 MHz | Target: 48.01 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 461
used logic cells: 157
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 461
used logic cells: 157
Translating sdc file C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\UltraLite_BLDC_DRV_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\UltraLite_BLDC_DRV_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\UltraLite_BLDC_DRV_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\UltraLite_BLDC_DRV_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\UltraLite_BLDC_DRV_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\UltraLite_BLDC_DRV_Implmnt\sbt\outputs\router --sdf_file C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Warning-1411: No clock is reaching the reference clock pin 'CLKI' of  instance 'I2C_1'. So, no gen clock will be inferred at output of this instance
Info-1409: Inferred clock at I2C_1/SCLO
Info-1409: Inferred clock at osc/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 199 
I1212: Iteration  1 :    28 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\UltraLite_BLDC_DRV_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\UltraLite_BLDC_DRV_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1411: No clock is reaching the reference clock pin 'CLKI' of  instance 'I2C_1'. So, no gen clock will be inferred at output of this instance
Info-1409: Inferred clock at I2C_1/SCLO
Info-1409: Inferred clock at osc/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package SWG16 --outdir "C:/Users/thipo/OneDrive/Documents/DevTLHX/FPGA/icecube_project/UltraLite_BLDC_DRV/UltraLite_BLDC_DRV_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
2:34:31 PM
