/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [18:0] _01_;
  reg [15:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [20:0] celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [48:0] celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [18:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = !(celloutsig_0_3z ? celloutsig_0_0z : in_data[90]);
  assign celloutsig_0_12z = ~celloutsig_0_8z;
  assign celloutsig_0_10z = celloutsig_0_9z[2] | celloutsig_0_5z;
  assign celloutsig_1_4z = celloutsig_1_3z[5] ^ celloutsig_1_1z;
  assign celloutsig_1_7z = celloutsig_1_1z ^ _00_;
  assign celloutsig_0_21z = celloutsig_0_7z[7] ^ celloutsig_0_9z[0];
  assign celloutsig_0_29z = { celloutsig_0_19z[4:3], 1'h0, celloutsig_0_19z[1], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_22z, celloutsig_0_28z, celloutsig_0_10z } + { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_19z[5:3], 1'h0, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_19z[5:3], 1'h0, celloutsig_0_19z[1:0], celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z };
  reg [18:0] _10_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _10_ <= 19'h00000;
    else _10_ <= in_data[130:112];
  assign { _01_[18:16], _00_, _01_[14:0] } = _10_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 16'h0000;
    else _02_ <= { celloutsig_0_2z[6:1], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_3z };
  reg [2:0] _12_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _12_ <= 3'h0;
    else _12_ <= { celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_14z };
  assign out_data[2:0] = _12_;
  assign celloutsig_0_8z = { in_data[6:5], celloutsig_0_5z } >= { in_data[43:42], celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_2z[3:0], celloutsig_0_6z, celloutsig_0_4z } >= { celloutsig_0_7z[7:3], 3'h7 };
  assign celloutsig_0_28z = { celloutsig_0_2z[6:3], celloutsig_0_14z } >= { _02_[8:5], celloutsig_0_6z };
  assign celloutsig_1_2z = celloutsig_1_0z[12:2] && in_data[171:161];
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z } && celloutsig_1_3z[5:3];
  assign celloutsig_1_10z = { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_7z } % { 1'h1, celloutsig_1_0z[10:7] };
  assign celloutsig_0_26z = { celloutsig_0_2z[7:5], celloutsig_0_3z } % { 1'h1, celloutsig_0_17z[18:16] };
  assign celloutsig_0_9z = - { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_2z = - { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_23z = - celloutsig_0_18z[14:12];
  assign celloutsig_0_13z = celloutsig_0_4z !== { _02_[2:1], celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_18z & celloutsig_1_8z[0];
  assign celloutsig_1_6z = | { _00_, _01_[17:16], _01_[14:11] };
  assign celloutsig_1_18z = | { celloutsig_1_17z, _01_[9:8], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_3z = | { celloutsig_0_2z, in_data[27:24], celloutsig_0_0z };
  assign celloutsig_0_0z = ^ in_data[18:11];
  assign celloutsig_0_4z = in_data[22:20] <<< in_data[41:39];
  assign celloutsig_1_3z = in_data[103:98] <<< { in_data[138:137], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_17z = { celloutsig_0_7z[7:6], celloutsig_0_9z, _02_ } <<< { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_7z[9:3], 3'h7, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[142:130] <<< in_data[177:165];
  assign celloutsig_1_14z = { celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_12z } ~^ { celloutsig_1_13z[5:3], celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_13z };
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z } ^ { _01_[4], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_13z = { _01_[13:9], celloutsig_1_6z } ^ { celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_1_17z = { in_data[176], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_10z } ^ { celloutsig_1_14z[17:14], celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_22z = { in_data[3:0], celloutsig_0_8z } ^ in_data[4:0];
  assign celloutsig_1_12z = ~((_01_[3] & in_data[146]) | _01_[14]);
  assign celloutsig_0_16z = ~((celloutsig_0_10z & _02_[11]) | celloutsig_0_8z);
  assign celloutsig_0_27z = ~((celloutsig_0_17z[13] & celloutsig_0_0z) | in_data[9]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[11] & in_data[97]) | celloutsig_1_0z[9]);
  assign celloutsig_0_6z = ~((in_data[62] & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_0z));
  assign { celloutsig_0_7z[5], celloutsig_0_7z[3], celloutsig_0_7z[9:6], celloutsig_0_7z[4] } = { celloutsig_0_3z, celloutsig_0_3z, in_data[52:50], celloutsig_0_0z, celloutsig_0_0z } ~^ { celloutsig_0_4z[2], celloutsig_0_4z[0], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z[1] };
  assign { celloutsig_0_18z[0], celloutsig_0_18z[1], celloutsig_0_18z[4:2], celloutsig_0_18z[10], celloutsig_0_18z[8], celloutsig_0_18z[14:11], celloutsig_0_18z[9], celloutsig_0_18z[15] } = ~ { celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_7z[5], celloutsig_0_7z[3], celloutsig_0_7z[9:6], celloutsig_0_7z[4], in_data[47] };
  assign { celloutsig_0_19z[5:3], celloutsig_0_19z[0], celloutsig_0_19z[1] } = { celloutsig_0_18z[4:2], celloutsig_0_16z, celloutsig_0_3z } ^ { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z };
  assign _01_[15] = _00_;
  assign celloutsig_0_18z[7:5] = 3'h0;
  assign { celloutsig_0_19z[7:6], celloutsig_0_19z[2] } = { celloutsig_0_14z, celloutsig_0_13z, 1'h0 };
  assign celloutsig_0_7z[2:0] = 3'h7;
  assign { out_data[128], out_data[96], out_data[63:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z[47:16] };
endmodule
