/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(symbol
	(rect 592 120 784 264)
	(text "VGA_Driver" (rect 5 0 78 15)(font "Arial" ))
	(text "inst2" (rect 8 128 39 147)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "clk50MHz" (rect 0 0 61 15)(font "Arial" ))
		(text "clk50MHz" (rect 21 27 82 42)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "clk25MHz" (rect 0 0 61 15)(font "Arial" ))
		(text "clk25MHz" (rect 21 43 82 58)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 192 32)
		(output)
		(text "o_hsync" (rect 0 0 54 15)(font "Arial" ))
		(text "o_hsync" (rect 126 27 180 42)(font "Arial" ))
		(line (pt 192 32)(pt 176 32))
	)
	(port
		(pt 192 48)
		(output)
		(text "o_vsync" (rect 0 0 51 15)(font "Arial" ))
		(text "o_vsync" (rect 128 43 179 58)(font "Arial" ))
		(line (pt 192 48)(pt 176 48))
	)
	(port
		(pt 192 64)
		(output)
		(text "o_red[3..0]" (rect 0 0 68 15)(font "Arial" ))
		(text "o_red[3..0]" (rect 114 59 182 74)(font "Arial" ))
		(line (pt 192 64)(pt 176 64)(line_width 3))
	)
	(port
		(pt 192 80)
		(output)
		(text "o_blue[3..0]" (rect 0 0 75 15)(font "Arial" ))
		(text "o_blue[3..0]" (rect 108 75 183 90)(font "Arial" ))
		(line (pt 192 80)(pt 176 80)(line_width 3))
	)
	(port
		(pt 192 96)
		(output)
		(text "o_green[3..0]" (rect 0 0 84 15)(font "Arial" ))
		(text "o_green[3..0]" (rect 100 91 184 106)(font "Arial" ))
		(line (pt 192 96)(pt 176 96)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 176 128))
	)
)
(symbol
	(rect 320 136 472 216)
	(text "clock_divider" (rect 5 0 88 15)(font "Arial" ))
	(text "inst" (rect 8 64 31 79)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 17 15)(font "Arial" ))
		(text "clk" (rect 21 27 38 42)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 152 32)
		(output)
		(text "divided_clk" (rect 0 0 71 15)(font "Arial" ))
		(text "divided_clk" (rect 71 27 131 42)(font "Arial" ))
		(line (pt 152 32)(pt 136 32))
	)
	(parameter
		"div_value"
		"0"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 136 64))
	)
	(annotation_block (parameter)(rect 320 256 520 296))
)
(connector
	(pt 472 168)
	(pt 592 168)
)
