$date
	Thu Sep 11 13:42:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench_decoder_3_to_8 $end
$var wire 8 ! tb_out [7:0] $end
$var reg 1 " tb_enable $end
$var reg 3 # tb_in [2:0] $end
$var integer 32 $ i [31:0] $end
$scope module uut $end
$var wire 1 " enable $end
$var wire 3 % in [2:0] $end
$var reg 8 & out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
bx $
b0 #
0"
b0 !
$end
#10
b0 $
#20
b1 #
b1 %
b1 $
#30
b10 #
b10 %
b10 $
#40
b11 #
b11 %
b11 $
#50
b100 #
b100 %
b100 $
#60
b101 #
b101 %
b101 $
#70
b110 #
b110 %
b110 $
#80
b111 #
b111 %
b111 $
#90
b1 !
b1 &
b0 #
b0 %
1"
b0 $
#100
b10 !
b10 &
b1 #
b1 %
b1 $
#110
b100 !
b100 &
b10 #
b10 %
b10 $
#120
b1000 !
b1000 &
b11 #
b11 %
b11 $
#130
b10000 !
b10000 &
b100 #
b100 %
b100 $
#140
b100000 !
b100000 &
b101 #
b101 %
b101 $
#150
b1000000 !
b1000000 &
b110 #
b110 %
b110 $
#160
b10000000 !
b10000000 &
b111 #
b111 %
b111 $
#170
b1000 $
