$date
	Fri Apr 12 14:10:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Guia_0905 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Guia_0905 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#12
1"
1!
#14
0"
#16
1"
#18
0"
#20
1"
#22
0"
#24
0!
#36
1"
1!
#38
0"
#40
1"
#42
0"
#44
1"
#46
0"
#48
0!
#60
1"
1!
#62
0"
#64
1"
#66
0"
#68
1"
#70
0"
#72
0!
#84
1"
1!
#86
0"
#88
1"
#90
0"
#92
1"
#94
0"
#96
0!
#108
1"
1!
#110
0"
#112
1"
#114
0"
#116
1"
#118
0"
#120
0!
#132
1"
1!
#134
0"
#136
1"
#138
0"
#140
1"
#142
0"
#144
0!
#156
1"
1!
#158
0"
#160
1"
#162
0"
#164
1"
#166
0"
#168
0!
#180
1"
1!
#182
0"
#184
1"
#186
0"
#188
1"
#190
0"
#192
0!
#204
1"
1!
#206
0"
#208
1"
#210
0"
#212
1"
#214
0"
#216
0!
#228
1"
1!
#230
0"
#232
1"
#234
0"
#236
1"
#238
0"
#240
0!
