; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p6:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define ptx_kernel void @triton_red_fused__to_copy_mul_sum_1(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, i32 %5, ptr addrspace(1) readnone captures(none) %6) local_unnamed_addr !dbg !6 {
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.ctaid.x(), !dbg !9
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !10
  %10 = and i32 %9, 63, !dbg !10
  %11 = icmp sgt i32 %5, 0, !dbg !11
  br i1 %11, label %.lr.ph, label %._crit_edge, !dbg !11

.lr.ph:                                           ; preds = %7, %.lr.ph
  %12 = phi float [ %34, %.lr.ph ], [ 0.000000e+00, %7 ]
  %13 = phi i32 [ %35, %.lr.ph ], [ 0, %7 ]
  %14 = or disjoint i32 %13, %10, !dbg !12
  %15 = icmp slt i32 %14, %5, !dbg !13
  %16 = shl i32 %14, 12, !dbg !14
  %17 = add i32 %16, %8, !dbg !15
  %18 = sext i32 %17 to i64, !dbg !16
  %19 = getelementptr half, ptr addrspace(1) %0, i64 %18, !dbg !16
  %20 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %19, i1 %15) #3, !dbg !17
  %21 = bitcast i16 %20 to half, !dbg !17
  %22 = fpext half %21 to float, !dbg !18
  %23 = getelementptr half, ptr addrspace(1) %1, i64 %18, !dbg !19
  %24 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_first.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %23, i1 %15) #3, !dbg !20
  %25 = bitcast i16 %24 to half, !dbg !20
  %26 = fpext half %25 to float, !dbg !21
  %27 = sext i32 %14 to i64, !dbg !22
  %28 = getelementptr float, ptr addrspace(1) %2, i64 %27, !dbg !22
  %29 = tail call i32 asm sideeffect "mov.u32 $0, $1;\0A\09@$3 ld.global.L1::evict_last.b32 { $0 }, [ $2 + 0 ];", "=r,r,l,b"(i32 0, ptr addrspace(1) %28, i1 %15) #3, !dbg !23
  %30 = bitcast i32 %29 to float, !dbg !23
  %31 = fmul float %26, %30, !dbg !24
  %32 = fmul float %31, %22, !dbg !25
  %33 = fadd float %12, %32, !dbg !26
  %34 = select i1 %15, float %33, float %12, !dbg !27
  %35 = add i32 %13, 64, !dbg !11
  %36 = icmp slt i32 %35, %5, !dbg !11
  br i1 %36, label %.lr.ph, label %._crit_edge, !dbg !11

._crit_edge:                                      ; preds = %.lr.ph, %7
  %.lcssa = phi float [ 0.000000e+00, %7 ], [ %34, %.lr.ph ], !dbg !28
  %37 = lshr i32 %9, 5, !dbg !10
  %38 = and i32 %9, 31, !dbg !10
  %39 = bitcast float %.lcssa to i32, !dbg !29
  %40 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %39, i32 16, i32 31), !dbg !29
  %41 = bitcast i32 %40 to float, !dbg !29
  %42 = fadd float %.lcssa, %41, !dbg !33
  %43 = bitcast float %42 to i32, !dbg !29
  %44 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %43, i32 8, i32 31), !dbg !29
  %45 = bitcast i32 %44 to float, !dbg !29
  %46 = fadd float %42, %45, !dbg !33
  %47 = bitcast float %46 to i32, !dbg !29
  %48 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %47, i32 4, i32 31), !dbg !29
  %49 = bitcast i32 %48 to float, !dbg !29
  %50 = fadd float %46, %49, !dbg !33
  %51 = bitcast float %50 to i32, !dbg !29
  %52 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %51, i32 2, i32 31), !dbg !29
  %53 = bitcast i32 %52 to float, !dbg !29
  %54 = fadd float %50, %53, !dbg !33
  %55 = bitcast float %54 to i32, !dbg !29
  %56 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %55, i32 1, i32 31), !dbg !29
  %57 = bitcast i32 %56 to float, !dbg !29
  %58 = fadd float %54, %57, !dbg !33
  %59 = and i32 %37, 1, !dbg !29
  %60 = icmp eq i32 %38, 0, !dbg !29
  %61 = zext nneg i32 %59 to i64, !dbg !29
  %62 = getelementptr float, ptr addrspace(3) @global_smem, i64 %61, !dbg !29
  %63 = bitcast float %58 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %62, <1 x i32> %63, i1 %60) #3, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %64 = icmp slt i32 %9, 2, !dbg !29
  %65 = sext i32 %9 to i64, !dbg !29
  %66 = getelementptr float, ptr addrspace(3) @global_smem, i64 %65, !dbg !29
  %67 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %66, i1 %64) #3, !dbg !29
  %68 = bitcast i32 %67 to float, !dbg !29
  %69 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %67, i32 1, i32 31), !dbg !29
  %70 = bitcast i32 %69 to float, !dbg !29
  %71 = fadd float %68, %70, !dbg !33
  %72 = and i32 %9, 1, !dbg !29
  %73 = icmp eq i32 %72, 0, !dbg !29
  %74 = and i1 %64, %73, !dbg !29
  %75 = bitcast float %71 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %66, <1 x i32> %75, i1 %74) #3, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %76 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !29
  %77 = sext i32 %8 to i64, !dbg !35
  %78 = getelementptr half, ptr addrspace(1) %3, i64 %77, !dbg !35
  %79 = fptrunc float %76 to half, !dbg !36
  %80 = icmp eq i32 %10, 0, !dbg !36
  %81 = bitcast half %79 to i16, !dbg !36
  tail call void asm sideeffect "@$2 st.global.b16 [ $1 + 0 ], { $0 };", "c,l,b"(i16 %81, ptr addrspace(1) %78, i1 %80) #3, !dbg !36
  ret void, !dbg !37
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.ctaid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4}
!llvm.ident = !{!5}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "co4nmxvvabannmoyltgvv474a5vyv6vjk2hrq3xz5okm532j7cpu.py", directory: "/tmp/torchinductor_root/o4")
!4 = !{ptr @triton_red_fused__to_copy_mul_sum_1, !"reqntidx", i32 64}
!5 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!6 = distinct !DISubprogram(name: "triton_red_fused__to_copy_mul_sum_1", linkageName: "triton_red_fused__to_copy_mul_sum_1", scope: !3, file: !3, line: 18, type: !7, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!7 = !DISubroutineType(cc: DW_CC_normal, types: !8)
!8 = !{}
!9 = !DILocation(line: 22, column: 28, scope: !6)
!10 = !DILocation(line: 25, column: 37, scope: !6)
!11 = !DILocation(line: 29, column: 40, scope: !6)
!12 = !DILocation(line: 30, column: 31, scope: !6)
!13 = !DILocation(line: 31, column: 29, scope: !6)
!14 = !DILocation(line: 35, column: 44, scope: !6)
!15 = !DILocation(line: 35, column: 39, scope: !6)
!16 = !DILocation(line: 35, column: 34, scope: !6)
!17 = !DILocation(line: 35, column: 51, scope: !6)
!18 = !DILocation(line: 35, column: 105, scope: !6)
!19 = !DILocation(line: 36, column: 34, scope: !6)
!20 = !DILocation(line: 36, column: 51, scope: !6)
!21 = !DILocation(line: 36, column: 105, scope: !6)
!22 = !DILocation(line: 37, column: 34, scope: !6)
!23 = !DILocation(line: 37, column: 41, scope: !6)
!24 = !DILocation(line: 39, column: 22, scope: !6)
!25 = !DILocation(line: 41, column: 22, scope: !6)
!26 = !DILocation(line: 43, column: 23, scope: !6)
!27 = !DILocation(line: 44, column: 40, scope: !6)
!28 = !DILocation(line: 28, column: 43, scope: !6)
!29 = !DILocation(line: 286, column: 36, scope: !30, inlinedAt: !32)
!30 = distinct !DILexicalBlockFile(scope: !6, file: !31, discriminator: 0)
!31 = !DIFile(filename: "standard.py", directory: "/workspace/torch-compile-caching/.venv/lib/python3.11/site-packages/triton/language")
!32 = !DILocation(line: 45, column: 25, scope: !6)
!33 = !DILocation(line: 256, column: 15, scope: !34, inlinedAt: !32)
!34 = distinct !DILexicalBlockFile(scope: !30, file: !31, discriminator: 0)
!35 = !DILocation(line: 46, column: 25, scope: !6)
!36 = !DILocation(line: 46, column: 36, scope: !6)
!37 = !DILocation(line: 46, column: 4, scope: !6)
