
STM32F103_Peripheral_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a0c  08000130  08000130  00001130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a0  08005b40  08005b40  00006b40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ee0  08005ee0  0000728c  2**0
                  CONTENTS
  4 .ARM          00000008  08005ee0  08005ee0  00006ee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005ee8  08005ee8  0000728c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ee8  08005ee8  00006ee8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005eec  08005eec  00006eec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000028c  20000000  08005ef0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000470  2000028c  0800617c  0000728c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006fc  0800617c  000076fc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000728c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000452e  00000000  00000000  000072b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000129b  00000000  00000000  0000b7e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000450  00000000  00000000  0000ca80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000315  00000000  00000000  0000ced0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003c9c  00000000  00000000  0000d1e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004a4b  00000000  00000000  00010e81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000caef  00000000  00000000  000158cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000223bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002334  00000000  00000000  00022400  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  00024734  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	@ (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	@ (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	@ (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	2000028c 	.word	0x2000028c
 800014c:	00000000 	.word	0x00000000
 8000150:	08005b24 	.word	0x08005b24

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	@ (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	@ (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	@ (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000290 	.word	0x20000290
 800016c:	08005b24 	.word	0x08005b24

08000170 <strlen>:
 8000170:	4603      	mov	r3, r0
 8000172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000176:	2a00      	cmp	r2, #0
 8000178:	d1fb      	bne.n	8000172 <strlen+0x2>
 800017a:	1a18      	subs	r0, r3, r0
 800017c:	3801      	subs	r0, #1
 800017e:	4770      	bx	lr

08000180 <__aeabi_fmul>:
 8000180:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000184:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000188:	bf1e      	ittt	ne
 800018a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800018e:	ea92 0f0c 	teqne	r2, ip
 8000192:	ea93 0f0c 	teqne	r3, ip
 8000196:	d06f      	beq.n	8000278 <__aeabi_fmul+0xf8>
 8000198:	441a      	add	r2, r3
 800019a:	ea80 0c01 	eor.w	ip, r0, r1
 800019e:	0240      	lsls	r0, r0, #9
 80001a0:	bf18      	it	ne
 80001a2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80001a6:	d01e      	beq.n	80001e6 <__aeabi_fmul+0x66>
 80001a8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80001ac:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80001b0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80001b4:	fba0 3101 	umull	r3, r1, r0, r1
 80001b8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80001bc:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80001c0:	bf3e      	ittt	cc
 80001c2:	0049      	lslcc	r1, r1, #1
 80001c4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001c8:	005b      	lslcc	r3, r3, #1
 80001ca:	ea40 0001 	orr.w	r0, r0, r1
 80001ce:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001d2:	2afd      	cmp	r2, #253	@ 0xfd
 80001d4:	d81d      	bhi.n	8000212 <__aeabi_fmul+0x92>
 80001d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001da:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001de:	bf08      	it	eq
 80001e0:	f020 0001 	biceq.w	r0, r0, #1
 80001e4:	4770      	bx	lr
 80001e6:	f090 0f00 	teq	r0, #0
 80001ea:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001ee:	bf08      	it	eq
 80001f0:	0249      	lsleq	r1, r1, #9
 80001f2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001f6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001fa:	3a7f      	subs	r2, #127	@ 0x7f
 80001fc:	bfc2      	ittt	gt
 80001fe:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000202:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000206:	4770      	bxgt	lr
 8000208:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800020c:	f04f 0300 	mov.w	r3, #0
 8000210:	3a01      	subs	r2, #1
 8000212:	dc5d      	bgt.n	80002d0 <__aeabi_fmul+0x150>
 8000214:	f112 0f19 	cmn.w	r2, #25
 8000218:	bfdc      	itt	le
 800021a:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800021e:	4770      	bxle	lr
 8000220:	f1c2 0200 	rsb	r2, r2, #0
 8000224:	0041      	lsls	r1, r0, #1
 8000226:	fa21 f102 	lsr.w	r1, r1, r2
 800022a:	f1c2 0220 	rsb	r2, r2, #32
 800022e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000232:	ea5f 0031 	movs.w	r0, r1, rrx
 8000236:	f140 0000 	adc.w	r0, r0, #0
 800023a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800023e:	bf08      	it	eq
 8000240:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000244:	4770      	bx	lr
 8000246:	f092 0f00 	teq	r2, #0
 800024a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800024e:	bf02      	ittt	eq
 8000250:	0040      	lsleq	r0, r0, #1
 8000252:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000256:	3a01      	subeq	r2, #1
 8000258:	d0f9      	beq.n	800024e <__aeabi_fmul+0xce>
 800025a:	ea40 000c 	orr.w	r0, r0, ip
 800025e:	f093 0f00 	teq	r3, #0
 8000262:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000266:	bf02      	ittt	eq
 8000268:	0049      	lsleq	r1, r1, #1
 800026a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800026e:	3b01      	subeq	r3, #1
 8000270:	d0f9      	beq.n	8000266 <__aeabi_fmul+0xe6>
 8000272:	ea41 010c 	orr.w	r1, r1, ip
 8000276:	e78f      	b.n	8000198 <__aeabi_fmul+0x18>
 8000278:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800027c:	ea92 0f0c 	teq	r2, ip
 8000280:	bf18      	it	ne
 8000282:	ea93 0f0c 	teqne	r3, ip
 8000286:	d00a      	beq.n	800029e <__aeabi_fmul+0x11e>
 8000288:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800028c:	bf18      	it	ne
 800028e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000292:	d1d8      	bne.n	8000246 <__aeabi_fmul+0xc6>
 8000294:	ea80 0001 	eor.w	r0, r0, r1
 8000298:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800029c:	4770      	bx	lr
 800029e:	f090 0f00 	teq	r0, #0
 80002a2:	bf17      	itett	ne
 80002a4:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80002a8:	4608      	moveq	r0, r1
 80002aa:	f091 0f00 	teqne	r1, #0
 80002ae:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80002b2:	d014      	beq.n	80002de <__aeabi_fmul+0x15e>
 80002b4:	ea92 0f0c 	teq	r2, ip
 80002b8:	d101      	bne.n	80002be <__aeabi_fmul+0x13e>
 80002ba:	0242      	lsls	r2, r0, #9
 80002bc:	d10f      	bne.n	80002de <__aeabi_fmul+0x15e>
 80002be:	ea93 0f0c 	teq	r3, ip
 80002c2:	d103      	bne.n	80002cc <__aeabi_fmul+0x14c>
 80002c4:	024b      	lsls	r3, r1, #9
 80002c6:	bf18      	it	ne
 80002c8:	4608      	movne	r0, r1
 80002ca:	d108      	bne.n	80002de <__aeabi_fmul+0x15e>
 80002cc:	ea80 0001 	eor.w	r0, r0, r1
 80002d0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002d4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002d8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002dc:	4770      	bx	lr
 80002de:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002e2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002e6:	4770      	bx	lr

080002e8 <__aeabi_drsub>:
 80002e8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002ec:	e002      	b.n	80002f4 <__adddf3>
 80002ee:	bf00      	nop

080002f0 <__aeabi_dsub>:
 80002f0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002f4 <__adddf3>:
 80002f4:	b530      	push	{r4, r5, lr}
 80002f6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002fa:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002fe:	ea94 0f05 	teq	r4, r5
 8000302:	bf08      	it	eq
 8000304:	ea90 0f02 	teqeq	r0, r2
 8000308:	bf1f      	itttt	ne
 800030a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800030e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000312:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000316:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800031a:	f000 80e2 	beq.w	80004e2 <__adddf3+0x1ee>
 800031e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000322:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000326:	bfb8      	it	lt
 8000328:	426d      	neglt	r5, r5
 800032a:	dd0c      	ble.n	8000346 <__adddf3+0x52>
 800032c:	442c      	add	r4, r5
 800032e:	ea80 0202 	eor.w	r2, r0, r2
 8000332:	ea81 0303 	eor.w	r3, r1, r3
 8000336:	ea82 0000 	eor.w	r0, r2, r0
 800033a:	ea83 0101 	eor.w	r1, r3, r1
 800033e:	ea80 0202 	eor.w	r2, r0, r2
 8000342:	ea81 0303 	eor.w	r3, r1, r3
 8000346:	2d36      	cmp	r5, #54	@ 0x36
 8000348:	bf88      	it	hi
 800034a:	bd30      	pophi	{r4, r5, pc}
 800034c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000350:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000354:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000358:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800035c:	d002      	beq.n	8000364 <__adddf3+0x70>
 800035e:	4240      	negs	r0, r0
 8000360:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000364:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000368:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800036c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000370:	d002      	beq.n	8000378 <__adddf3+0x84>
 8000372:	4252      	negs	r2, r2
 8000374:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000378:	ea94 0f05 	teq	r4, r5
 800037c:	f000 80a7 	beq.w	80004ce <__adddf3+0x1da>
 8000380:	f1a4 0401 	sub.w	r4, r4, #1
 8000384:	f1d5 0e20 	rsbs	lr, r5, #32
 8000388:	db0d      	blt.n	80003a6 <__adddf3+0xb2>
 800038a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800038e:	fa22 f205 	lsr.w	r2, r2, r5
 8000392:	1880      	adds	r0, r0, r2
 8000394:	f141 0100 	adc.w	r1, r1, #0
 8000398:	fa03 f20e 	lsl.w	r2, r3, lr
 800039c:	1880      	adds	r0, r0, r2
 800039e:	fa43 f305 	asr.w	r3, r3, r5
 80003a2:	4159      	adcs	r1, r3
 80003a4:	e00e      	b.n	80003c4 <__adddf3+0xd0>
 80003a6:	f1a5 0520 	sub.w	r5, r5, #32
 80003aa:	f10e 0e20 	add.w	lr, lr, #32
 80003ae:	2a01      	cmp	r2, #1
 80003b0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003b4:	bf28      	it	cs
 80003b6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003ba:	fa43 f305 	asr.w	r3, r3, r5
 80003be:	18c0      	adds	r0, r0, r3
 80003c0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c8:	d507      	bpl.n	80003da <__adddf3+0xe6>
 80003ca:	f04f 0e00 	mov.w	lr, #0
 80003ce:	f1dc 0c00 	rsbs	ip, ip, #0
 80003d2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003d6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003da:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003de:	d31b      	bcc.n	8000418 <__adddf3+0x124>
 80003e0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003e4:	d30c      	bcc.n	8000400 <__adddf3+0x10c>
 80003e6:	0849      	lsrs	r1, r1, #1
 80003e8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003ec:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f0:	f104 0401 	add.w	r4, r4, #1
 80003f4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003fc:	f080 809a 	bcs.w	8000534 <__adddf3+0x240>
 8000400:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000404:	bf08      	it	eq
 8000406:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800040a:	f150 0000 	adcs.w	r0, r0, #0
 800040e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000412:	ea41 0105 	orr.w	r1, r1, r5
 8000416:	bd30      	pop	{r4, r5, pc}
 8000418:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800041c:	4140      	adcs	r0, r0
 800041e:	eb41 0101 	adc.w	r1, r1, r1
 8000422:	3c01      	subs	r4, #1
 8000424:	bf28      	it	cs
 8000426:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800042a:	d2e9      	bcs.n	8000400 <__adddf3+0x10c>
 800042c:	f091 0f00 	teq	r1, #0
 8000430:	bf04      	itt	eq
 8000432:	4601      	moveq	r1, r0
 8000434:	2000      	moveq	r0, #0
 8000436:	fab1 f381 	clz	r3, r1
 800043a:	bf08      	it	eq
 800043c:	3320      	addeq	r3, #32
 800043e:	f1a3 030b 	sub.w	r3, r3, #11
 8000442:	f1b3 0220 	subs.w	r2, r3, #32
 8000446:	da0c      	bge.n	8000462 <__adddf3+0x16e>
 8000448:	320c      	adds	r2, #12
 800044a:	dd08      	ble.n	800045e <__adddf3+0x16a>
 800044c:	f102 0c14 	add.w	ip, r2, #20
 8000450:	f1c2 020c 	rsb	r2, r2, #12
 8000454:	fa01 f00c 	lsl.w	r0, r1, ip
 8000458:	fa21 f102 	lsr.w	r1, r1, r2
 800045c:	e00c      	b.n	8000478 <__adddf3+0x184>
 800045e:	f102 0214 	add.w	r2, r2, #20
 8000462:	bfd8      	it	le
 8000464:	f1c2 0c20 	rsble	ip, r2, #32
 8000468:	fa01 f102 	lsl.w	r1, r1, r2
 800046c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000470:	bfdc      	itt	le
 8000472:	ea41 010c 	orrle.w	r1, r1, ip
 8000476:	4090      	lslle	r0, r2
 8000478:	1ae4      	subs	r4, r4, r3
 800047a:	bfa2      	ittt	ge
 800047c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000480:	4329      	orrge	r1, r5
 8000482:	bd30      	popge	{r4, r5, pc}
 8000484:	ea6f 0404 	mvn.w	r4, r4
 8000488:	3c1f      	subs	r4, #31
 800048a:	da1c      	bge.n	80004c6 <__adddf3+0x1d2>
 800048c:	340c      	adds	r4, #12
 800048e:	dc0e      	bgt.n	80004ae <__adddf3+0x1ba>
 8000490:	f104 0414 	add.w	r4, r4, #20
 8000494:	f1c4 0220 	rsb	r2, r4, #32
 8000498:	fa20 f004 	lsr.w	r0, r0, r4
 800049c:	fa01 f302 	lsl.w	r3, r1, r2
 80004a0:	ea40 0003 	orr.w	r0, r0, r3
 80004a4:	fa21 f304 	lsr.w	r3, r1, r4
 80004a8:	ea45 0103 	orr.w	r1, r5, r3
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	f1c4 040c 	rsb	r4, r4, #12
 80004b2:	f1c4 0220 	rsb	r2, r4, #32
 80004b6:	fa20 f002 	lsr.w	r0, r0, r2
 80004ba:	fa01 f304 	lsl.w	r3, r1, r4
 80004be:	ea40 0003 	orr.w	r0, r0, r3
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	fa21 f004 	lsr.w	r0, r1, r4
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	f094 0f00 	teq	r4, #0
 80004d2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004d6:	bf06      	itte	eq
 80004d8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004dc:	3401      	addeq	r4, #1
 80004de:	3d01      	subne	r5, #1
 80004e0:	e74e      	b.n	8000380 <__adddf3+0x8c>
 80004e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004e6:	bf18      	it	ne
 80004e8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004ec:	d029      	beq.n	8000542 <__adddf3+0x24e>
 80004ee:	ea94 0f05 	teq	r4, r5
 80004f2:	bf08      	it	eq
 80004f4:	ea90 0f02 	teqeq	r0, r2
 80004f8:	d005      	beq.n	8000506 <__adddf3+0x212>
 80004fa:	ea54 0c00 	orrs.w	ip, r4, r0
 80004fe:	bf04      	itt	eq
 8000500:	4619      	moveq	r1, r3
 8000502:	4610      	moveq	r0, r2
 8000504:	bd30      	pop	{r4, r5, pc}
 8000506:	ea91 0f03 	teq	r1, r3
 800050a:	bf1e      	ittt	ne
 800050c:	2100      	movne	r1, #0
 800050e:	2000      	movne	r0, #0
 8000510:	bd30      	popne	{r4, r5, pc}
 8000512:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000516:	d105      	bne.n	8000524 <__adddf3+0x230>
 8000518:	0040      	lsls	r0, r0, #1
 800051a:	4149      	adcs	r1, r1
 800051c:	bf28      	it	cs
 800051e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000522:	bd30      	pop	{r4, r5, pc}
 8000524:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000528:	bf3c      	itt	cc
 800052a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800052e:	bd30      	popcc	{r4, r5, pc}
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000538:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800053c:	f04f 0000 	mov.w	r0, #0
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000546:	bf1a      	itte	ne
 8000548:	4619      	movne	r1, r3
 800054a:	4610      	movne	r0, r2
 800054c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000550:	bf1c      	itt	ne
 8000552:	460b      	movne	r3, r1
 8000554:	4602      	movne	r2, r0
 8000556:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800055a:	bf06      	itte	eq
 800055c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000560:	ea91 0f03 	teqeq	r1, r3
 8000564:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	bf00      	nop

0800056c <__aeabi_ui2d>:
 800056c:	f090 0f00 	teq	r0, #0
 8000570:	bf04      	itt	eq
 8000572:	2100      	moveq	r1, #0
 8000574:	4770      	bxeq	lr
 8000576:	b530      	push	{r4, r5, lr}
 8000578:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800057c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000580:	f04f 0500 	mov.w	r5, #0
 8000584:	f04f 0100 	mov.w	r1, #0
 8000588:	e750      	b.n	800042c <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_i2d>:
 800058c:	f090 0f00 	teq	r0, #0
 8000590:	bf04      	itt	eq
 8000592:	2100      	moveq	r1, #0
 8000594:	4770      	bxeq	lr
 8000596:	b530      	push	{r4, r5, lr}
 8000598:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800059c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005a4:	bf48      	it	mi
 80005a6:	4240      	negmi	r0, r0
 80005a8:	f04f 0100 	mov.w	r1, #0
 80005ac:	e73e      	b.n	800042c <__adddf3+0x138>
 80005ae:	bf00      	nop

080005b0 <__aeabi_f2d>:
 80005b0:	0042      	lsls	r2, r0, #1
 80005b2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80005ba:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005be:	bf1f      	itttt	ne
 80005c0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005c4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005cc:	4770      	bxne	lr
 80005ce:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005d2:	bf08      	it	eq
 80005d4:	4770      	bxeq	lr
 80005d6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005da:	bf04      	itt	eq
 80005dc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e0:	4770      	bxeq	lr
 80005e2:	b530      	push	{r4, r5, lr}
 80005e4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ec:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f0:	e71c      	b.n	800042c <__adddf3+0x138>
 80005f2:	bf00      	nop

080005f4 <__aeabi_ul2d>:
 80005f4:	ea50 0201 	orrs.w	r2, r0, r1
 80005f8:	bf08      	it	eq
 80005fa:	4770      	bxeq	lr
 80005fc:	b530      	push	{r4, r5, lr}
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	e00a      	b.n	800061a <__aeabi_l2d+0x16>

08000604 <__aeabi_l2d>:
 8000604:	ea50 0201 	orrs.w	r2, r0, r1
 8000608:	bf08      	it	eq
 800060a:	4770      	bxeq	lr
 800060c:	b530      	push	{r4, r5, lr}
 800060e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000612:	d502      	bpl.n	800061a <__aeabi_l2d+0x16>
 8000614:	4240      	negs	r0, r0
 8000616:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800061a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800061e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000622:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000626:	f43f aed8 	beq.w	80003da <__adddf3+0xe6>
 800062a:	f04f 0203 	mov.w	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000642:	f1c2 0320 	rsb	r3, r2, #32
 8000646:	fa00 fc03 	lsl.w	ip, r0, r3
 800064a:	fa20 f002 	lsr.w	r0, r0, r2
 800064e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000652:	ea40 000e 	orr.w	r0, r0, lr
 8000656:	fa21 f102 	lsr.w	r1, r1, r2
 800065a:	4414      	add	r4, r2
 800065c:	e6bd      	b.n	80003da <__adddf3+0xe6>
 800065e:	bf00      	nop

08000660 <__aeabi_dmul>:
 8000660:	b570      	push	{r4, r5, r6, lr}
 8000662:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000666:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800066a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800066e:	bf1d      	ittte	ne
 8000670:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000674:	ea94 0f0c 	teqne	r4, ip
 8000678:	ea95 0f0c 	teqne	r5, ip
 800067c:	f000 f8de 	bleq	800083c <__aeabi_dmul+0x1dc>
 8000680:	442c      	add	r4, r5
 8000682:	ea81 0603 	eor.w	r6, r1, r3
 8000686:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800068a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800068e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000692:	bf18      	it	ne
 8000694:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000698:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800069c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a0:	d038      	beq.n	8000714 <__aeabi_dmul+0xb4>
 80006a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006ae:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006b6:	f04f 0600 	mov.w	r6, #0
 80006ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006be:	f09c 0f00 	teq	ip, #0
 80006c2:	bf18      	it	ne
 80006c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006cc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006d4:	d204      	bcs.n	80006e0 <__aeabi_dmul+0x80>
 80006d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006da:	416d      	adcs	r5, r5
 80006dc:	eb46 0606 	adc.w	r6, r6, r6
 80006e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006f4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f8:	bf88      	it	hi
 80006fa:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006fe:	d81e      	bhi.n	800073e <__aeabi_dmul+0xde>
 8000700:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000704:	bf08      	it	eq
 8000706:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800070a:	f150 0000 	adcs.w	r0, r0, #0
 800070e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000718:	ea46 0101 	orr.w	r1, r6, r1
 800071c:	ea40 0002 	orr.w	r0, r0, r2
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000728:	bfc2      	ittt	gt
 800072a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800072e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000732:	bd70      	popgt	{r4, r5, r6, pc}
 8000734:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000738:	f04f 0e00 	mov.w	lr, #0
 800073c:	3c01      	subs	r4, #1
 800073e:	f300 80ab 	bgt.w	8000898 <__aeabi_dmul+0x238>
 8000742:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000746:	bfde      	ittt	le
 8000748:	2000      	movle	r0, #0
 800074a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800074e:	bd70      	pople	{r4, r5, r6, pc}
 8000750:	f1c4 0400 	rsb	r4, r4, #0
 8000754:	3c20      	subs	r4, #32
 8000756:	da35      	bge.n	80007c4 <__aeabi_dmul+0x164>
 8000758:	340c      	adds	r4, #12
 800075a:	dc1b      	bgt.n	8000794 <__aeabi_dmul+0x134>
 800075c:	f104 0414 	add.w	r4, r4, #20
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f305 	lsl.w	r3, r0, r5
 8000768:	fa20 f004 	lsr.w	r0, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000778:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000780:	fa21 f604 	lsr.w	r6, r1, r4
 8000784:	eb42 0106 	adc.w	r1, r2, r6
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 040c 	rsb	r4, r4, #12
 8000798:	f1c4 0520 	rsb	r5, r4, #32
 800079c:	fa00 f304 	lsl.w	r3, r0, r4
 80007a0:	fa20 f005 	lsr.w	r0, r0, r5
 80007a4:	fa01 f204 	lsl.w	r2, r1, r4
 80007a8:	ea40 0002 	orr.w	r0, r0, r2
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007b4:	f141 0100 	adc.w	r1, r1, #0
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f1c4 0520 	rsb	r5, r4, #32
 80007c8:	fa00 f205 	lsl.w	r2, r0, r5
 80007cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d0:	fa20 f304 	lsr.w	r3, r0, r4
 80007d4:	fa01 f205 	lsl.w	r2, r1, r5
 80007d8:	ea43 0302 	orr.w	r3, r3, r2
 80007dc:	fa21 f004 	lsr.w	r0, r1, r4
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	fa21 f204 	lsr.w	r2, r1, r4
 80007e8:	ea20 0002 	bic.w	r0, r0, r2
 80007ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007f4:	bf08      	it	eq
 80007f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007fa:	bd70      	pop	{r4, r5, r6, pc}
 80007fc:	f094 0f00 	teq	r4, #0
 8000800:	d10f      	bne.n	8000822 <__aeabi_dmul+0x1c2>
 8000802:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000806:	0040      	lsls	r0, r0, #1
 8000808:	eb41 0101 	adc.w	r1, r1, r1
 800080c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000810:	bf08      	it	eq
 8000812:	3c01      	subeq	r4, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1a6>
 8000816:	ea41 0106 	orr.w	r1, r1, r6
 800081a:	f095 0f00 	teq	r5, #0
 800081e:	bf18      	it	ne
 8000820:	4770      	bxne	lr
 8000822:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000826:	0052      	lsls	r2, r2, #1
 8000828:	eb43 0303 	adc.w	r3, r3, r3
 800082c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000830:	bf08      	it	eq
 8000832:	3d01      	subeq	r5, #1
 8000834:	d0f7      	beq.n	8000826 <__aeabi_dmul+0x1c6>
 8000836:	ea43 0306 	orr.w	r3, r3, r6
 800083a:	4770      	bx	lr
 800083c:	ea94 0f0c 	teq	r4, ip
 8000840:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000844:	bf18      	it	ne
 8000846:	ea95 0f0c 	teqne	r5, ip
 800084a:	d00c      	beq.n	8000866 <__aeabi_dmul+0x206>
 800084c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000850:	bf18      	it	ne
 8000852:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000856:	d1d1      	bne.n	80007fc <__aeabi_dmul+0x19c>
 8000858:	ea81 0103 	eor.w	r1, r1, r3
 800085c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000860:	f04f 0000 	mov.w	r0, #0
 8000864:	bd70      	pop	{r4, r5, r6, pc}
 8000866:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800086a:	bf06      	itte	eq
 800086c:	4610      	moveq	r0, r2
 800086e:	4619      	moveq	r1, r3
 8000870:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000874:	d019      	beq.n	80008aa <__aeabi_dmul+0x24a>
 8000876:	ea94 0f0c 	teq	r4, ip
 800087a:	d102      	bne.n	8000882 <__aeabi_dmul+0x222>
 800087c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000880:	d113      	bne.n	80008aa <__aeabi_dmul+0x24a>
 8000882:	ea95 0f0c 	teq	r5, ip
 8000886:	d105      	bne.n	8000894 <__aeabi_dmul+0x234>
 8000888:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800088c:	bf1c      	itt	ne
 800088e:	4610      	movne	r0, r2
 8000890:	4619      	movne	r1, r3
 8000892:	d10a      	bne.n	80008aa <__aeabi_dmul+0x24a>
 8000894:	ea81 0103 	eor.w	r1, r1, r3
 8000898:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800089c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008a4:	f04f 0000 	mov.w	r0, #0
 80008a8:	bd70      	pop	{r4, r5, r6, pc}
 80008aa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008ae:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008b2:	bd70      	pop	{r4, r5, r6, pc}

080008b4 <__aeabi_ddiv>:
 80008b4:	b570      	push	{r4, r5, r6, lr}
 80008b6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008ba:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008c2:	bf1d      	ittte	ne
 80008c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c8:	ea94 0f0c 	teqne	r4, ip
 80008cc:	ea95 0f0c 	teqne	r5, ip
 80008d0:	f000 f8a7 	bleq	8000a22 <__aeabi_ddiv+0x16e>
 80008d4:	eba4 0405 	sub.w	r4, r4, r5
 80008d8:	ea81 0e03 	eor.w	lr, r1, r3
 80008dc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008e4:	f000 8088 	beq.w	80009f8 <__aeabi_ddiv+0x144>
 80008e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ec:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008f4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008fc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000900:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000904:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000908:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800090c:	429d      	cmp	r5, r3
 800090e:	bf08      	it	eq
 8000910:	4296      	cmpeq	r6, r2
 8000912:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000916:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800091a:	d202      	bcs.n	8000922 <__aeabi_ddiv+0x6e>
 800091c:	085b      	lsrs	r3, r3, #1
 800091e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000922:	1ab6      	subs	r6, r6, r2
 8000924:	eb65 0503 	sbc.w	r5, r5, r3
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000932:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 000c 	orrcs.w	r0, r0, ip
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000978:	085b      	lsrs	r3, r3, #1
 800097a:	ea4f 0232 	mov.w	r2, r2, rrx
 800097e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000982:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000986:	bf22      	ittt	cs
 8000988:	1ab6      	subcs	r6, r6, r2
 800098a:	4675      	movcs	r5, lr
 800098c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000990:	ea55 0e06 	orrs.w	lr, r5, r6
 8000994:	d018      	beq.n	80009c8 <__aeabi_ddiv+0x114>
 8000996:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800099a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800099e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009a6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009ae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009b2:	d1c0      	bne.n	8000936 <__aeabi_ddiv+0x82>
 80009b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b8:	d10b      	bne.n	80009d2 <__aeabi_ddiv+0x11e>
 80009ba:	ea41 0100 	orr.w	r1, r1, r0
 80009be:	f04f 0000 	mov.w	r0, #0
 80009c2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009c6:	e7b6      	b.n	8000936 <__aeabi_ddiv+0x82>
 80009c8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009cc:	bf04      	itt	eq
 80009ce:	4301      	orreq	r1, r0
 80009d0:	2000      	moveq	r0, #0
 80009d2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009d6:	bf88      	it	hi
 80009d8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009dc:	f63f aeaf 	bhi.w	800073e <__aeabi_dmul+0xde>
 80009e0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009e4:	bf04      	itt	eq
 80009e6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ee:	f150 0000 	adcs.w	r0, r0, #0
 80009f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	pop	{r4, r5, r6, pc}
 80009f8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009fc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a00:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a04:	bfc2      	ittt	gt
 8000a06:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a0a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a0e:	bd70      	popgt	{r4, r5, r6, pc}
 8000a10:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a14:	f04f 0e00 	mov.w	lr, #0
 8000a18:	3c01      	subs	r4, #1
 8000a1a:	e690      	b.n	800073e <__aeabi_dmul+0xde>
 8000a1c:	ea45 0e06 	orr.w	lr, r5, r6
 8000a20:	e68d      	b.n	800073e <__aeabi_dmul+0xde>
 8000a22:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a26:	ea94 0f0c 	teq	r4, ip
 8000a2a:	bf08      	it	eq
 8000a2c:	ea95 0f0c 	teqeq	r5, ip
 8000a30:	f43f af3b 	beq.w	80008aa <__aeabi_dmul+0x24a>
 8000a34:	ea94 0f0c 	teq	r4, ip
 8000a38:	d10a      	bne.n	8000a50 <__aeabi_ddiv+0x19c>
 8000a3a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a3e:	f47f af34 	bne.w	80008aa <__aeabi_dmul+0x24a>
 8000a42:	ea95 0f0c 	teq	r5, ip
 8000a46:	f47f af25 	bne.w	8000894 <__aeabi_dmul+0x234>
 8000a4a:	4610      	mov	r0, r2
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	e72c      	b.n	80008aa <__aeabi_dmul+0x24a>
 8000a50:	ea95 0f0c 	teq	r5, ip
 8000a54:	d106      	bne.n	8000a64 <__aeabi_ddiv+0x1b0>
 8000a56:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a5a:	f43f aefd 	beq.w	8000858 <__aeabi_dmul+0x1f8>
 8000a5e:	4610      	mov	r0, r2
 8000a60:	4619      	mov	r1, r3
 8000a62:	e722      	b.n	80008aa <__aeabi_dmul+0x24a>
 8000a64:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a68:	bf18      	it	ne
 8000a6a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a6e:	f47f aec5 	bne.w	80007fc <__aeabi_dmul+0x19c>
 8000a72:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a76:	f47f af0d 	bne.w	8000894 <__aeabi_dmul+0x234>
 8000a7a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a7e:	f47f aeeb 	bne.w	8000858 <__aeabi_dmul+0x1f8>
 8000a82:	e712      	b.n	80008aa <__aeabi_dmul+0x24a>

08000a84 <__gedf2>:
 8000a84:	f04f 3cff 	mov.w	ip, #4294967295
 8000a88:	e006      	b.n	8000a98 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__ledf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	e002      	b.n	8000a98 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__cmpdf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa8:	bf18      	it	ne
 8000aaa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aae:	d01b      	beq.n	8000ae8 <__cmpdf2+0x54>
 8000ab0:	b001      	add	sp, #4
 8000ab2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000ab6:	bf0c      	ite	eq
 8000ab8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000abc:	ea91 0f03 	teqne	r1, r3
 8000ac0:	bf02      	ittt	eq
 8000ac2:	ea90 0f02 	teqeq	r0, r2
 8000ac6:	2000      	moveq	r0, #0
 8000ac8:	4770      	bxeq	lr
 8000aca:	f110 0f00 	cmn.w	r0, #0
 8000ace:	ea91 0f03 	teq	r1, r3
 8000ad2:	bf58      	it	pl
 8000ad4:	4299      	cmppl	r1, r3
 8000ad6:	bf08      	it	eq
 8000ad8:	4290      	cmpeq	r0, r2
 8000ada:	bf2c      	ite	cs
 8000adc:	17d8      	asrcs	r0, r3, #31
 8000ade:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ae2:	f040 0001 	orr.w	r0, r0, #1
 8000ae6:	4770      	bx	lr
 8000ae8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af0:	d102      	bne.n	8000af8 <__cmpdf2+0x64>
 8000af2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af6:	d107      	bne.n	8000b08 <__cmpdf2+0x74>
 8000af8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000afc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b00:	d1d6      	bne.n	8000ab0 <__cmpdf2+0x1c>
 8000b02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b06:	d0d3      	beq.n	8000ab0 <__cmpdf2+0x1c>
 8000b08:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop

08000b10 <__aeabi_cdrcmple>:
 8000b10:	4684      	mov	ip, r0
 8000b12:	4610      	mov	r0, r2
 8000b14:	4662      	mov	r2, ip
 8000b16:	468c      	mov	ip, r1
 8000b18:	4619      	mov	r1, r3
 8000b1a:	4663      	mov	r3, ip
 8000b1c:	e000      	b.n	8000b20 <__aeabi_cdcmpeq>
 8000b1e:	bf00      	nop

08000b20 <__aeabi_cdcmpeq>:
 8000b20:	b501      	push	{r0, lr}
 8000b22:	f7ff ffb7 	bl	8000a94 <__cmpdf2>
 8000b26:	2800      	cmp	r0, #0
 8000b28:	bf48      	it	mi
 8000b2a:	f110 0f00 	cmnmi.w	r0, #0
 8000b2e:	bd01      	pop	{r0, pc}

08000b30 <__aeabi_dcmpeq>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff fff4 	bl	8000b20 <__aeabi_cdcmpeq>
 8000b38:	bf0c      	ite	eq
 8000b3a:	2001      	moveq	r0, #1
 8000b3c:	2000      	movne	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmplt>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffea 	bl	8000b20 <__aeabi_cdcmpeq>
 8000b4c:	bf34      	ite	cc
 8000b4e:	2001      	movcc	r0, #1
 8000b50:	2000      	movcs	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmple>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffe0 	bl	8000b20 <__aeabi_cdcmpeq>
 8000b60:	bf94      	ite	ls
 8000b62:	2001      	movls	r0, #1
 8000b64:	2000      	movhi	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpge>:
 8000b6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b70:	f7ff ffce 	bl	8000b10 <__aeabi_cdrcmple>
 8000b74:	bf94      	ite	ls
 8000b76:	2001      	movls	r0, #1
 8000b78:	2000      	movhi	r0, #0
 8000b7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7e:	bf00      	nop

08000b80 <__aeabi_dcmpgt>:
 8000b80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b84:	f7ff ffc4 	bl	8000b10 <__aeabi_cdrcmple>
 8000b88:	bf34      	ite	cc
 8000b8a:	2001      	movcc	r0, #1
 8000b8c:	2000      	movcs	r0, #0
 8000b8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b92:	bf00      	nop

08000b94 <__aeabi_dcmpun>:
 8000b94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b9c:	d102      	bne.n	8000ba4 <__aeabi_dcmpun+0x10>
 8000b9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ba2:	d10a      	bne.n	8000bba <__aeabi_dcmpun+0x26>
 8000ba4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bac:	d102      	bne.n	8000bb4 <__aeabi_dcmpun+0x20>
 8000bae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bb2:	d102      	bne.n	8000bba <__aeabi_dcmpun+0x26>
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	f04f 0001 	mov.w	r0, #1
 8000bbe:	4770      	bx	lr

08000bc0 <__aeabi_d2iz>:
 8000bc0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc8:	d215      	bcs.n	8000bf6 <__aeabi_d2iz+0x36>
 8000bca:	d511      	bpl.n	8000bf0 <__aeabi_d2iz+0x30>
 8000bcc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd4:	d912      	bls.n	8000bfc <__aeabi_d2iz+0x3c>
 8000bd6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bda:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bde:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000be2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000be6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bea:	bf18      	it	ne
 8000bec:	4240      	negne	r0, r0
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d105      	bne.n	8000c08 <__aeabi_d2iz+0x48>
 8000bfc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c00:	bf08      	it	eq
 8000c02:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c06:	4770      	bx	lr
 8000c08:	f04f 0000 	mov.w	r0, #0
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop

08000c10 <__aeabi_d2f>:
 8000c10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c14:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c18:	bf24      	itt	cs
 8000c1a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c1e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c22:	d90d      	bls.n	8000c40 <__aeabi_d2f+0x30>
 8000c24:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c28:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c2c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c30:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c34:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c38:	bf08      	it	eq
 8000c3a:	f020 0001 	biceq.w	r0, r0, #1
 8000c3e:	4770      	bx	lr
 8000c40:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c44:	d121      	bne.n	8000c8a <__aeabi_d2f+0x7a>
 8000c46:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c4a:	bfbc      	itt	lt
 8000c4c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c50:	4770      	bxlt	lr
 8000c52:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c56:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c5a:	f1c2 0218 	rsb	r2, r2, #24
 8000c5e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c62:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c66:	fa20 f002 	lsr.w	r0, r0, r2
 8000c6a:	bf18      	it	ne
 8000c6c:	f040 0001 	orrne.w	r0, r0, #1
 8000c70:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c74:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c78:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c7c:	ea40 000c 	orr.w	r0, r0, ip
 8000c80:	fa23 f302 	lsr.w	r3, r3, r2
 8000c84:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c88:	e7cc      	b.n	8000c24 <__aeabi_d2f+0x14>
 8000c8a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c8e:	d107      	bne.n	8000ca0 <__aeabi_d2f+0x90>
 8000c90:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c94:	bf1e      	ittt	ne
 8000c96:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c9a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c9e:	4770      	bxne	lr
 8000ca0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ca4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop

08000cb0 <__aeabi_frsub>:
 8000cb0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000cb4:	e002      	b.n	8000cbc <__addsf3>
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_fsub>:
 8000cb8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000cbc <__addsf3>:
 8000cbc:	0042      	lsls	r2, r0, #1
 8000cbe:	bf1f      	itttt	ne
 8000cc0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cc4:	ea92 0f03 	teqne	r2, r3
 8000cc8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ccc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cd0:	d06a      	beq.n	8000da8 <__addsf3+0xec>
 8000cd2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cd6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cda:	bfc1      	itttt	gt
 8000cdc:	18d2      	addgt	r2, r2, r3
 8000cde:	4041      	eorgt	r1, r0
 8000ce0:	4048      	eorgt	r0, r1
 8000ce2:	4041      	eorgt	r1, r0
 8000ce4:	bfb8      	it	lt
 8000ce6:	425b      	neglt	r3, r3
 8000ce8:	2b19      	cmp	r3, #25
 8000cea:	bf88      	it	hi
 8000cec:	4770      	bxhi	lr
 8000cee:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000cf2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cf6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000cfa:	bf18      	it	ne
 8000cfc:	4240      	negne	r0, r0
 8000cfe:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000d02:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000d06:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d0a:	bf18      	it	ne
 8000d0c:	4249      	negne	r1, r1
 8000d0e:	ea92 0f03 	teq	r2, r3
 8000d12:	d03f      	beq.n	8000d94 <__addsf3+0xd8>
 8000d14:	f1a2 0201 	sub.w	r2, r2, #1
 8000d18:	fa41 fc03 	asr.w	ip, r1, r3
 8000d1c:	eb10 000c 	adds.w	r0, r0, ip
 8000d20:	f1c3 0320 	rsb	r3, r3, #32
 8000d24:	fa01 f103 	lsl.w	r1, r1, r3
 8000d28:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d2c:	d502      	bpl.n	8000d34 <__addsf3+0x78>
 8000d2e:	4249      	negs	r1, r1
 8000d30:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d34:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d38:	d313      	bcc.n	8000d62 <__addsf3+0xa6>
 8000d3a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d3e:	d306      	bcc.n	8000d4e <__addsf3+0x92>
 8000d40:	0840      	lsrs	r0, r0, #1
 8000d42:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d46:	f102 0201 	add.w	r2, r2, #1
 8000d4a:	2afe      	cmp	r2, #254	@ 0xfe
 8000d4c:	d251      	bcs.n	8000df2 <__addsf3+0x136>
 8000d4e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d52:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d56:	bf08      	it	eq
 8000d58:	f020 0001 	biceq.w	r0, r0, #1
 8000d5c:	ea40 0003 	orr.w	r0, r0, r3
 8000d60:	4770      	bx	lr
 8000d62:	0049      	lsls	r1, r1, #1
 8000d64:	eb40 0000 	adc.w	r0, r0, r0
 8000d68:	3a01      	subs	r2, #1
 8000d6a:	bf28      	it	cs
 8000d6c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d70:	d2ed      	bcs.n	8000d4e <__addsf3+0x92>
 8000d72:	fab0 fc80 	clz	ip, r0
 8000d76:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d7a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d7e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d82:	bfaa      	itet	ge
 8000d84:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d88:	4252      	neglt	r2, r2
 8000d8a:	4318      	orrge	r0, r3
 8000d8c:	bfbc      	itt	lt
 8000d8e:	40d0      	lsrlt	r0, r2
 8000d90:	4318      	orrlt	r0, r3
 8000d92:	4770      	bx	lr
 8000d94:	f092 0f00 	teq	r2, #0
 8000d98:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d9c:	bf06      	itte	eq
 8000d9e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000da2:	3201      	addeq	r2, #1
 8000da4:	3b01      	subne	r3, #1
 8000da6:	e7b5      	b.n	8000d14 <__addsf3+0x58>
 8000da8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000dac:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000db0:	bf18      	it	ne
 8000db2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000db6:	d021      	beq.n	8000dfc <__addsf3+0x140>
 8000db8:	ea92 0f03 	teq	r2, r3
 8000dbc:	d004      	beq.n	8000dc8 <__addsf3+0x10c>
 8000dbe:	f092 0f00 	teq	r2, #0
 8000dc2:	bf08      	it	eq
 8000dc4:	4608      	moveq	r0, r1
 8000dc6:	4770      	bx	lr
 8000dc8:	ea90 0f01 	teq	r0, r1
 8000dcc:	bf1c      	itt	ne
 8000dce:	2000      	movne	r0, #0
 8000dd0:	4770      	bxne	lr
 8000dd2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000dd6:	d104      	bne.n	8000de2 <__addsf3+0x126>
 8000dd8:	0040      	lsls	r0, r0, #1
 8000dda:	bf28      	it	cs
 8000ddc:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000de0:	4770      	bx	lr
 8000de2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000de6:	bf3c      	itt	cc
 8000de8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000dec:	4770      	bxcc	lr
 8000dee:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000df2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000df6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dfa:	4770      	bx	lr
 8000dfc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e00:	bf16      	itet	ne
 8000e02:	4608      	movne	r0, r1
 8000e04:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e08:	4601      	movne	r1, r0
 8000e0a:	0242      	lsls	r2, r0, #9
 8000e0c:	bf06      	itte	eq
 8000e0e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e12:	ea90 0f01 	teqeq	r0, r1
 8000e16:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e1a:	4770      	bx	lr

08000e1c <__aeabi_ui2f>:
 8000e1c:	f04f 0300 	mov.w	r3, #0
 8000e20:	e004      	b.n	8000e2c <__aeabi_i2f+0x8>
 8000e22:	bf00      	nop

08000e24 <__aeabi_i2f>:
 8000e24:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e28:	bf48      	it	mi
 8000e2a:	4240      	negmi	r0, r0
 8000e2c:	ea5f 0c00 	movs.w	ip, r0
 8000e30:	bf08      	it	eq
 8000e32:	4770      	bxeq	lr
 8000e34:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e38:	4601      	mov	r1, r0
 8000e3a:	f04f 0000 	mov.w	r0, #0
 8000e3e:	e01c      	b.n	8000e7a <__aeabi_l2f+0x2a>

08000e40 <__aeabi_ul2f>:
 8000e40:	ea50 0201 	orrs.w	r2, r0, r1
 8000e44:	bf08      	it	eq
 8000e46:	4770      	bxeq	lr
 8000e48:	f04f 0300 	mov.w	r3, #0
 8000e4c:	e00a      	b.n	8000e64 <__aeabi_l2f+0x14>
 8000e4e:	bf00      	nop

08000e50 <__aeabi_l2f>:
 8000e50:	ea50 0201 	orrs.w	r2, r0, r1
 8000e54:	bf08      	it	eq
 8000e56:	4770      	bxeq	lr
 8000e58:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e5c:	d502      	bpl.n	8000e64 <__aeabi_l2f+0x14>
 8000e5e:	4240      	negs	r0, r0
 8000e60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e64:	ea5f 0c01 	movs.w	ip, r1
 8000e68:	bf02      	ittt	eq
 8000e6a:	4684      	moveq	ip, r0
 8000e6c:	4601      	moveq	r1, r0
 8000e6e:	2000      	moveq	r0, #0
 8000e70:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e74:	bf08      	it	eq
 8000e76:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e7a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e7e:	fabc f28c 	clz	r2, ip
 8000e82:	3a08      	subs	r2, #8
 8000e84:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e88:	db10      	blt.n	8000eac <__aeabi_l2f+0x5c>
 8000e8a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e8e:	4463      	add	r3, ip
 8000e90:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e94:	f1c2 0220 	rsb	r2, r2, #32
 8000e98:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e9c:	fa20 f202 	lsr.w	r2, r0, r2
 8000ea0:	eb43 0002 	adc.w	r0, r3, r2
 8000ea4:	bf08      	it	eq
 8000ea6:	f020 0001 	biceq.w	r0, r0, #1
 8000eaa:	4770      	bx	lr
 8000eac:	f102 0220 	add.w	r2, r2, #32
 8000eb0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eb4:	f1c2 0220 	rsb	r2, r2, #32
 8000eb8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ebc:	fa21 f202 	lsr.w	r2, r1, r2
 8000ec0:	eb43 0002 	adc.w	r0, r3, r2
 8000ec4:	bf08      	it	eq
 8000ec6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000eca:	4770      	bx	lr

08000ecc <__gesf2>:
 8000ecc:	f04f 3cff 	mov.w	ip, #4294967295
 8000ed0:	e006      	b.n	8000ee0 <__cmpsf2+0x4>
 8000ed2:	bf00      	nop

08000ed4 <__lesf2>:
 8000ed4:	f04f 0c01 	mov.w	ip, #1
 8000ed8:	e002      	b.n	8000ee0 <__cmpsf2+0x4>
 8000eda:	bf00      	nop

08000edc <__cmpsf2>:
 8000edc:	f04f 0c01 	mov.w	ip, #1
 8000ee0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ee4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ee8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000eec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ef0:	bf18      	it	ne
 8000ef2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ef6:	d011      	beq.n	8000f1c <__cmpsf2+0x40>
 8000ef8:	b001      	add	sp, #4
 8000efa:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000efe:	bf18      	it	ne
 8000f00:	ea90 0f01 	teqne	r0, r1
 8000f04:	bf58      	it	pl
 8000f06:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f0a:	bf88      	it	hi
 8000f0c:	17c8      	asrhi	r0, r1, #31
 8000f0e:	bf38      	it	cc
 8000f10:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f14:	bf18      	it	ne
 8000f16:	f040 0001 	orrne.w	r0, r0, #1
 8000f1a:	4770      	bx	lr
 8000f1c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f20:	d102      	bne.n	8000f28 <__cmpsf2+0x4c>
 8000f22:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f26:	d105      	bne.n	8000f34 <__cmpsf2+0x58>
 8000f28:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f2c:	d1e4      	bne.n	8000ef8 <__cmpsf2+0x1c>
 8000f2e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f32:	d0e1      	beq.n	8000ef8 <__cmpsf2+0x1c>
 8000f34:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop

08000f3c <__aeabi_cfrcmple>:
 8000f3c:	4684      	mov	ip, r0
 8000f3e:	4608      	mov	r0, r1
 8000f40:	4661      	mov	r1, ip
 8000f42:	e7ff      	b.n	8000f44 <__aeabi_cfcmpeq>

08000f44 <__aeabi_cfcmpeq>:
 8000f44:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f46:	f7ff ffc9 	bl	8000edc <__cmpsf2>
 8000f4a:	2800      	cmp	r0, #0
 8000f4c:	bf48      	it	mi
 8000f4e:	f110 0f00 	cmnmi.w	r0, #0
 8000f52:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000f54 <__aeabi_fcmpeq>:
 8000f54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f58:	f7ff fff4 	bl	8000f44 <__aeabi_cfcmpeq>
 8000f5c:	bf0c      	ite	eq
 8000f5e:	2001      	moveq	r0, #1
 8000f60:	2000      	movne	r0, #0
 8000f62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f66:	bf00      	nop

08000f68 <__aeabi_fcmplt>:
 8000f68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f6c:	f7ff ffea 	bl	8000f44 <__aeabi_cfcmpeq>
 8000f70:	bf34      	ite	cc
 8000f72:	2001      	movcc	r0, #1
 8000f74:	2000      	movcs	r0, #0
 8000f76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f7a:	bf00      	nop

08000f7c <__aeabi_fcmple>:
 8000f7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f80:	f7ff ffe0 	bl	8000f44 <__aeabi_cfcmpeq>
 8000f84:	bf94      	ite	ls
 8000f86:	2001      	movls	r0, #1
 8000f88:	2000      	movhi	r0, #0
 8000f8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f8e:	bf00      	nop

08000f90 <__aeabi_fcmpge>:
 8000f90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f94:	f7ff ffd2 	bl	8000f3c <__aeabi_cfrcmple>
 8000f98:	bf94      	ite	ls
 8000f9a:	2001      	movls	r0, #1
 8000f9c:	2000      	movhi	r0, #0
 8000f9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fa2:	bf00      	nop

08000fa4 <__aeabi_fcmpgt>:
 8000fa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fa8:	f7ff ffc8 	bl	8000f3c <__aeabi_cfrcmple>
 8000fac:	bf34      	ite	cc
 8000fae:	2001      	movcc	r0, #1
 8000fb0:	2000      	movcs	r0, #0
 8000fb2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fb6:	bf00      	nop

08000fb8 <__aeabi_f2iz>:
 8000fb8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fbc:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000fc0:	d30f      	bcc.n	8000fe2 <__aeabi_f2iz+0x2a>
 8000fc2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000fc6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fca:	d90d      	bls.n	8000fe8 <__aeabi_f2iz+0x30>
 8000fcc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000fd0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000fd4:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000fd8:	fa23 f002 	lsr.w	r0, r3, r2
 8000fdc:	bf18      	it	ne
 8000fde:	4240      	negne	r0, r0
 8000fe0:	4770      	bx	lr
 8000fe2:	f04f 0000 	mov.w	r0, #0
 8000fe6:	4770      	bx	lr
 8000fe8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000fec:	d101      	bne.n	8000ff2 <__aeabi_f2iz+0x3a>
 8000fee:	0242      	lsls	r2, r0, #9
 8000ff0:	d105      	bne.n	8000ffe <__aeabi_f2iz+0x46>
 8000ff2:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000ff6:	bf08      	it	eq
 8000ff8:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ffc:	4770      	bx	lr
 8000ffe:	f04f 0000 	mov.w	r0, #0
 8001002:	4770      	bx	lr

08001004 <__aeabi_f2uiz>:
 8001004:	0042      	lsls	r2, r0, #1
 8001006:	d20e      	bcs.n	8001026 <__aeabi_f2uiz+0x22>
 8001008:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800100c:	d30b      	bcc.n	8001026 <__aeabi_f2uiz+0x22>
 800100e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001012:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001016:	d409      	bmi.n	800102c <__aeabi_f2uiz+0x28>
 8001018:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800101c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001020:	fa23 f002 	lsr.w	r0, r3, r2
 8001024:	4770      	bx	lr
 8001026:	f04f 0000 	mov.w	r0, #0
 800102a:	4770      	bx	lr
 800102c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001030:	d101      	bne.n	8001036 <__aeabi_f2uiz+0x32>
 8001032:	0242      	lsls	r2, r0, #9
 8001034:	d102      	bne.n	800103c <__aeabi_f2uiz+0x38>
 8001036:	f04f 30ff 	mov.w	r0, #4294967295
 800103a:	4770      	bx	lr
 800103c:	f04f 0000 	mov.w	r0, #0
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop

08001044 <exit_sleep_mode>:
 *
 * @return    none
 *
 */
static void exit_sleep_mode(can_regdef_t* p_can)
{
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
	p_can->MCR &= ~(1 << SLEEP_REQUEST_BIT_POS);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f023 0202 	bic.w	r2, r3, #2
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	601a      	str	r2, [r3, #0]
	while((p_can->MSR & (1 << SLEEP_ACK_BIT_POSITION)));
 8001058:	bf00      	nop
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	f003 0302 	and.w	r3, r3, #2
 8001062:	2b00      	cmp	r3, #0
 8001064:	d1f9      	bne.n	800105a <exit_sleep_mode+0x16>
}
 8001066:	bf00      	nop
 8001068:	bf00      	nop
 800106a:	370c      	adds	r7, #12
 800106c:	46bd      	mov	sp, r7
 800106e:	bc80      	pop	{r7}
 8001070:	4770      	bx	lr

08001072 <exit_init_mode>:
 *
 * @return    none
 *
 */
static void exit_init_mode(can_regdef_t* p_can)
{
 8001072:	b480      	push	{r7}
 8001074:	b083      	sub	sp, #12
 8001076:	af00      	add	r7, sp, #0
 8001078:	6078      	str	r0, [r7, #4]
	p_can->MCR &= ~(1 << INIT_REQUEST_BIT_POS);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f023 0201 	bic.w	r2, r3, #1
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	601a      	str	r2, [r3, #0]
	while((p_can->MSR & (1 << INIT_ACK_BIT_POSITION)));
 8001086:	bf00      	nop
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f003 0301 	and.w	r3, r3, #1
 8001090:	2b00      	cmp	r3, #0
 8001092:	d1f9      	bne.n	8001088 <exit_init_mode+0x16>
}
 8001094:	bf00      	nop
 8001096:	bf00      	nop
 8001098:	370c      	adds	r7, #12
 800109a:	46bd      	mov	sp, r7
 800109c:	bc80      	pop	{r7}
 800109e:	4770      	bx	lr

080010a0 <error_interrupt_en_di>:
 * @param[in]  EN OR DI
 *
 * @return    none
 */
static void error_interrupt_en_di(can_regdef_t* p_can,uint8_t en_di)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	460b      	mov	r3, r1
 80010aa:	70fb      	strb	r3, [r7, #3]
	if (en_di == ERROR_INTERRUPT_EN)
 80010ac:	78fb      	ldrb	r3, [r7, #3]
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d106      	bne.n	80010c0 <error_interrupt_en_di+0x20>
	{
		p_can->IER |= (1 << ERROR_INTERRUPT_BIT_POS);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	695b      	ldr	r3, [r3, #20]
 80010b6:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	615a      	str	r2, [r3, #20]
	}
	else if(en_di == ERROR_INTERRUPT_DI)
	{
		p_can->IER &= ~(1 << ERROR_INTERRUPT_BIT_POS);
	}
}
 80010be:	e008      	b.n	80010d2 <error_interrupt_en_di+0x32>
	else if(en_di == ERROR_INTERRUPT_DI)
 80010c0:	78fb      	ldrb	r3, [r7, #3]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d105      	bne.n	80010d2 <error_interrupt_en_di+0x32>
		p_can->IER &= ~(1 << ERROR_INTERRUPT_BIT_POS);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	695b      	ldr	r3, [r3, #20]
 80010ca:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	615a      	str	r2, [r3, #20]
}
 80010d2:	bf00      	nop
 80010d4:	370c      	adds	r7, #12
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bc80      	pop	{r7}
 80010da:	4770      	bx	lr

080010dc <no_art_en_di>:
 *
 * @return    none
 *
 */
static void no_art_en_di(can_regdef_t* p_can,uint8_t en_di)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	460b      	mov	r3, r1
 80010e6:	70fb      	strb	r3, [r7, #3]
	if (en_di == NO_AUTOMATIC_RE_TRANSMISSION_EN)
 80010e8:	78fb      	ldrb	r3, [r7, #3]
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d106      	bne.n	80010fc <no_art_en_di+0x20>
	{
		p_can->MCR |= (1 << NO_AUTOMATIC_RE_TRANSMISSION_BIT_POS);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f043 0210 	orr.w	r2, r3, #16
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	601a      	str	r2, [r3, #0]
	}
	else if(en_di == NO_AUTOMATIC_RE_TRANSMISSION_DI)
	{
		p_can->MCR &= ~(1 << NO_AUTOMATIC_RE_TRANSMISSION_BIT_POS);
	}
}
 80010fa:	e008      	b.n	800110e <no_art_en_di+0x32>
	else if(en_di == NO_AUTOMATIC_RE_TRANSMISSION_DI)
 80010fc:	78fb      	ldrb	r3, [r7, #3]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d105      	bne.n	800110e <no_art_en_di+0x32>
		p_can->MCR &= ~(1 << NO_AUTOMATIC_RE_TRANSMISSION_BIT_POS);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f023 0210 	bic.w	r2, r3, #16
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	601a      	str	r2, [r3, #0]
}
 800110e:	bf00      	nop
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	bc80      	pop	{r7}
 8001116:	4770      	bx	lr

08001118 <get_empty_mailbox>:
 *
 * @return Return Tx mailbox number or mailbox Not empty code
 *
 */
static int8_t get_empty_mailbox(can_regdef_t* p_can)
{
 8001118:	b480      	push	{r7}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]

	if (p_can->TSR & (1 << TRANSMIT_MAILBOX_0_EMPTY_BIT_POS))
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	689b      	ldr	r3, [r3, #8]
 8001124:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <get_empty_mailbox+0x18>
	{
		return TRANSMIT_MAILBOX_0;
 800112c:	2300      	movs	r3, #0
 800112e:	e011      	b.n	8001154 <get_empty_mailbox+0x3c>
	}
	else if (p_can->TSR & (1 << TRANSMIT_MAILBOX_1_EMPTY_BIT_POS))
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	689b      	ldr	r3, [r3, #8]
 8001134:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <get_empty_mailbox+0x28>
	{
		return TRANSMIT_MAILBOX_1;
 800113c:	2301      	movs	r3, #1
 800113e:	e009      	b.n	8001154 <get_empty_mailbox+0x3c>
	}
	else if (p_can->TSR & (1 << TRANSMIT_MAILBOX_2_EMPTY_BIT_POS))
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <get_empty_mailbox+0x38>
	{
		return TRANSMIT_MAILBOX_2;
 800114c:	2302      	movs	r3, #2
 800114e:	e001      	b.n	8001154 <get_empty_mailbox+0x3c>
	}
	else
	{
		return TRANSMIT_MAILBOX_NOT_EMPTY;
 8001150:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8001154:	4618      	mov	r0, r3
 8001156:	370c      	adds	r7, #12
 8001158:	46bd      	mov	sp, r7
 800115a:	bc80      	pop	{r7}
 800115c:	4770      	bx	lr

0800115e <send_transmit_mailbox_request>:
 *
 * @return void.
 *
 */
static void send_transmit_mailbox_request(can_regdef_t* p_can, uint8_t mailbox_index)
{
 800115e:	b480      	push	{r7}
 8001160:	b083      	sub	sp, #12
 8001162:	af00      	add	r7, sp, #0
 8001164:	6078      	str	r0, [r7, #4]
 8001166:	460b      	mov	r3, r1
 8001168:	70fb      	strb	r3, [r7, #3]
	p_can->canx_tx_mailbox[mailbox_index].TIxR |= (1 << TRANSMIT_MAILBOX_REQUEST_BIT_POS);
 800116a:	78fb      	ldrb	r3, [r7, #3]
 800116c:	687a      	ldr	r2, [r7, #4]
 800116e:	3318      	adds	r3, #24
 8001170:	011b      	lsls	r3, r3, #4
 8001172:	4413      	add	r3, r2
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	78fb      	ldrb	r3, [r7, #3]
 8001178:	f042 0201 	orr.w	r2, r2, #1
 800117c:	6879      	ldr	r1, [r7, #4]
 800117e:	3318      	adds	r3, #24
 8001180:	011b      	lsls	r3, r3, #4
 8001182:	440b      	add	r3, r1
 8001184:	601a      	str	r2, [r3, #0]
}
 8001186:	bf00      	nop
 8001188:	370c      	adds	r7, #12
 800118a:	46bd      	mov	sp, r7
 800118c:	bc80      	pop	{r7}
 800118e:	4770      	bx	lr

08001190 <check_for_data>:
 *
 * @return FIFO Number
 *
 */
static uint8_t check_for_data(can_regdef_t* p_can)
{
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
	if ( (p_can->RFxR[0] & 0x3) != 0x0)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	68db      	ldr	r3, [r3, #12]
 800119c:	f003 0303 	and.w	r3, r3, #3
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <check_for_data+0x18>
	{
		return FIFO_0_MESSAGE_PENDING;
 80011a4:	2300      	movs	r3, #0
 80011a6:	e008      	b.n	80011ba <check_for_data+0x2a>
	}
	else if ( (p_can->RFxR[1] & 0x3) != 0x0)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	691b      	ldr	r3, [r3, #16]
 80011ac:	f003 0303 	and.w	r3, r3, #3
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <check_for_data+0x28>
	{
		return FIFO_1_MESSAGE_PENDING;
 80011b4:	2301      	movs	r3, #1
 80011b6:	e000      	b.n	80011ba <check_for_data+0x2a>
	}
	else
	{
		return FIFO_NO_MESSAGE_PENDING;
 80011b8:	23ff      	movs	r3, #255	@ 0xff
	}
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	bc80      	pop	{r7}
 80011c2:	4770      	bx	lr

080011c4 <read_rtr>:
 *
 * @return void
 *
 */
static void read_rtr(can_regdef_t* p_can,uint8_t fifo_index)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
 80011cc:	460b      	mov	r3, r1
 80011ce:	70fb      	strb	r3, [r7, #3]
	can_rx.rtr = ((p_can->can_rx_mailbox[fifo_index].RIxR >> 1) & 0x01);
 80011d0:	78fb      	ldrb	r3, [r7, #3]
 80011d2:	687a      	ldr	r2, [r7, #4]
 80011d4:	331b      	adds	r3, #27
 80011d6:	011b      	lsls	r3, r3, #4
 80011d8:	4413      	add	r3, r2
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	085b      	lsrs	r3, r3, #1
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	f003 0301 	and.w	r3, r3, #1
 80011e4:	b2da      	uxtb	r2, r3
 80011e6:	4b03      	ldr	r3, [pc, #12]	@ (80011f4 <read_rtr+0x30>)
 80011e8:	705a      	strb	r2, [r3, #1]
}
 80011ea:	bf00      	nop
 80011ec:	370c      	adds	r7, #12
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bc80      	pop	{r7}
 80011f2:	4770      	bx	lr
 80011f4:	200002bc 	.word	0x200002bc

080011f8 <read_ide>:
 * @param[in] FIFO number (FIFO index)
 * @return void
 *
 */
static void read_ide(can_regdef_t* p_can,uint8_t fifo_index)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	460b      	mov	r3, r1
 8001202:	70fb      	strb	r3, [r7, #3]
	can_rx.ide = ((p_can->can_rx_mailbox[fifo_index].RIxR >> 1) & 0x02);
 8001204:	78fb      	ldrb	r3, [r7, #3]
 8001206:	687a      	ldr	r2, [r7, #4]
 8001208:	331b      	adds	r3, #27
 800120a:	011b      	lsls	r3, r3, #4
 800120c:	4413      	add	r3, r2
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	085b      	lsrs	r3, r3, #1
 8001212:	b2db      	uxtb	r3, r3
 8001214:	f003 0302 	and.w	r3, r3, #2
 8001218:	b2da      	uxtb	r2, r3
 800121a:	4b03      	ldr	r3, [pc, #12]	@ (8001228 <read_ide+0x30>)
 800121c:	701a      	strb	r2, [r3, #0]
}
 800121e:	bf00      	nop
 8001220:	370c      	adds	r7, #12
 8001222:	46bd      	mov	sp, r7
 8001224:	bc80      	pop	{r7}
 8001226:	4770      	bx	lr
 8001228:	200002bc 	.word	0x200002bc

0800122c <read_id>:
 * @param[in] FIFO number (FIFO index)
 *
 * @return void
 */
static void read_id(can_regdef_t* p_can,uint8_t fifo_index)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
 8001234:	460b      	mov	r3, r1
 8001236:	70fb      	strb	r3, [r7, #3]
	if (can_rx.ide == STANDARD_FRAME)
 8001238:	4b0f      	ldr	r3, [pc, #60]	@ (8001278 <read_id+0x4c>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d109      	bne.n	8001254 <read_id+0x28>
	{
		can_rx.id = (( p_can->can_rx_mailbox[fifo_index].RIxR >> 21) & 0x7FF);
 8001240:	78fb      	ldrb	r3, [r7, #3]
 8001242:	687a      	ldr	r2, [r7, #4]
 8001244:	331b      	adds	r3, #27
 8001246:	011b      	lsls	r3, r3, #4
 8001248:	4413      	add	r3, r2
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	0d5b      	lsrs	r3, r3, #21
 800124e:	4a0a      	ldr	r2, [pc, #40]	@ (8001278 <read_id+0x4c>)
 8001250:	6093      	str	r3, [r2, #8]
	}
	else if (can_rx.ide == EXTENDED_FRAME)
	{
		can_rx.id = (( p_can->can_rx_mailbox[fifo_index].RIxR >> 3) & 0x1FFFFFFF);
	}
}
 8001252:	e00c      	b.n	800126e <read_id+0x42>
	else if (can_rx.ide == EXTENDED_FRAME)
 8001254:	4b08      	ldr	r3, [pc, #32]	@ (8001278 <read_id+0x4c>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	2b01      	cmp	r3, #1
 800125a:	d108      	bne.n	800126e <read_id+0x42>
		can_rx.id = (( p_can->can_rx_mailbox[fifo_index].RIxR >> 3) & 0x1FFFFFFF);
 800125c:	78fb      	ldrb	r3, [r7, #3]
 800125e:	687a      	ldr	r2, [r7, #4]
 8001260:	331b      	adds	r3, #27
 8001262:	011b      	lsls	r3, r3, #4
 8001264:	4413      	add	r3, r2
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	08db      	lsrs	r3, r3, #3
 800126a:	4a03      	ldr	r2, [pc, #12]	@ (8001278 <read_id+0x4c>)
 800126c:	6093      	str	r3, [r2, #8]
}
 800126e:	bf00      	nop
 8001270:	370c      	adds	r7, #12
 8001272:	46bd      	mov	sp, r7
 8001274:	bc80      	pop	{r7}
 8001276:	4770      	bx	lr
 8001278:	200002bc 	.word	0x200002bc

0800127c <read_length>:
 * @param[in] FIFO number (FIFO index)
 *
 * @return void
 */
static void read_length(can_regdef_t* p_can,uint8_t fifo_index)
{
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
 8001284:	460b      	mov	r3, r1
 8001286:	70fb      	strb	r3, [r7, #3]
	can_rx.length = (p_can->can_rx_mailbox[fifo_index].RDTxR & 0xF);
 8001288:	78fb      	ldrb	r3, [r7, #3]
 800128a:	687a      	ldr	r2, [r7, #4]
 800128c:	331b      	adds	r3, #27
 800128e:	011b      	lsls	r3, r3, #4
 8001290:	4413      	add	r3, r2
 8001292:	3304      	adds	r3, #4
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	b2db      	uxtb	r3, r3
 8001298:	f003 030f 	and.w	r3, r3, #15
 800129c:	b2da      	uxtb	r2, r3
 800129e:	4b03      	ldr	r3, [pc, #12]	@ (80012ac <read_length+0x30>)
 80012a0:	711a      	strb	r2, [r3, #4]
}
 80012a2:	bf00      	nop
 80012a4:	370c      	adds	r7, #12
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bc80      	pop	{r7}
 80012aa:	4770      	bx	lr
 80012ac:	200002bc 	.word	0x200002bc

080012b0 <read_time_stamp>:
 * @param[in] FIFO number (FIFO index)
 *
 * @return void
 */
static void read_time_stamp(can_regdef_t* p_can,uint8_t fifo_index)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	460b      	mov	r3, r1
 80012ba:	70fb      	strb	r3, [r7, #3]
	can_rx.time = (( p_can->can_rx_mailbox[fifo_index].RDTxR >> 16) & 0xFFFF);
 80012bc:	78fb      	ldrb	r3, [r7, #3]
 80012be:	687a      	ldr	r2, [r7, #4]
 80012c0:	331b      	adds	r3, #27
 80012c2:	011b      	lsls	r3, r3, #4
 80012c4:	4413      	add	r3, r2
 80012c6:	3304      	adds	r3, #4
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	0c1b      	lsrs	r3, r3, #16
 80012cc:	b29a      	uxth	r2, r3
 80012ce:	4b03      	ldr	r3, [pc, #12]	@ (80012dc <read_time_stamp+0x2c>)
 80012d0:	805a      	strh	r2, [r3, #2]
}
 80012d2:	bf00      	nop
 80012d4:	370c      	adds	r7, #12
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bc80      	pop	{r7}
 80012da:	4770      	bx	lr
 80012dc:	200002bc 	.word	0x200002bc

080012e0 <read_filter_match_index>:
 * @param[in] FIFO number (FIFO index)
 *
 * @return void
 */
static void read_filter_match_index(can_regdef_t* p_can,uint8_t fifo_index)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	460b      	mov	r3, r1
 80012ea:	70fb      	strb	r3, [r7, #3]
	can_rx.filter_match_index = (( p_can->can_rx_mailbox[fifo_index].RDTxR >> 8) & 0xFF);
 80012ec:	78fb      	ldrb	r3, [r7, #3]
 80012ee:	687a      	ldr	r2, [r7, #4]
 80012f0:	331b      	adds	r3, #27
 80012f2:	011b      	lsls	r3, r3, #4
 80012f4:	4413      	add	r3, r2
 80012f6:	3304      	adds	r3, #4
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	0a1b      	lsrs	r3, r3, #8
 80012fc:	b2da      	uxtb	r2, r3
 80012fe:	4b03      	ldr	r3, [pc, #12]	@ (800130c <read_filter_match_index+0x2c>)
 8001300:	715a      	strb	r2, [r3, #5]
}
 8001302:	bf00      	nop
 8001304:	370c      	adds	r7, #12
 8001306:	46bd      	mov	sp, r7
 8001308:	bc80      	pop	{r7}
 800130a:	4770      	bx	lr
 800130c:	200002bc 	.word	0x200002bc

08001310 <read_data>:
 * @return void
 *
 */

static void read_data(can_regdef_t* p_can,uint8_t fifo_index)
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	460b      	mov	r3, r1
 800131a:	70fb      	strb	r3, [r7, #3]
	can_rx.data_32[0] = p_can->can_rx_mailbox[fifo_index].RDLxR;
 800131c:	78fb      	ldrb	r3, [r7, #3]
 800131e:	687a      	ldr	r2, [r7, #4]
 8001320:	011b      	lsls	r3, r3, #4
 8001322:	4413      	add	r3, r2
 8001324:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a08      	ldr	r2, [pc, #32]	@ (800134c <read_data+0x3c>)
 800132c:	60d3      	str	r3, [r2, #12]
	can_rx.data_32[1] = p_can->can_rx_mailbox[fifo_index].RDHxR;
 800132e:	78fb      	ldrb	r3, [r7, #3]
 8001330:	687a      	ldr	r2, [r7, #4]
 8001332:	011b      	lsls	r3, r3, #4
 8001334:	4413      	add	r3, r2
 8001336:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a03      	ldr	r2, [pc, #12]	@ (800134c <read_data+0x3c>)
 800133e:	6113      	str	r3, [r2, #16]
}
 8001340:	bf00      	nop
 8001342:	370c      	adds	r7, #12
 8001344:	46bd      	mov	sp, r7
 8001346:	bc80      	pop	{r7}
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	200002bc 	.word	0x200002bc

08001350 <release_fifo>:
 *
 * @return void
 *
 */
static void release_fifo(can_regdef_t* p_can,uint8_t fifo_index)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	460b      	mov	r3, r1
 800135a:	70fb      	strb	r3, [r7, #3]
	p_can->RFxR[fifo_index] |= (1 << RELEASE_FIFO_MAILBOX_BIT_POS);
 800135c:	78fb      	ldrb	r3, [r7, #3]
 800135e:	687a      	ldr	r2, [r7, #4]
 8001360:	3302      	adds	r3, #2
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	4413      	add	r3, r2
 8001366:	685a      	ldr	r2, [r3, #4]
 8001368:	78fb      	ldrb	r3, [r7, #3]
 800136a:	f042 0220 	orr.w	r2, r2, #32
 800136e:	6879      	ldr	r1, [r7, #4]
 8001370:	3302      	adds	r3, #2
 8001372:	009b      	lsls	r3, r3, #2
 8001374:	440b      	add	r3, r1
 8001376:	605a      	str	r2, [r3, #4]
}
 8001378:	bf00      	nop
 800137a:	370c      	adds	r7, #12
 800137c:	46bd      	mov	sp, r7
 800137e:	bc80      	pop	{r7}
 8001380:	4770      	bx	lr
	...

08001384 <hal_can_init>:
 * @param[in]  global configuration structure.
 *
 * @return    none
 */
uint8_t hal_can_init(can_config_t* can_config)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
	can_config->no_automatic_retransmission_en_di = NO_AUTOMATIC_RE_TRANSMISSION_DI;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
	can_config->error_interrupt_en_di = ERROR_INTERRUPT_DI;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2200      	movs	r2, #0
 8001396:	721a      	strb	r2, [r3, #8]
	can_config->test_mode = LOOPBACK_TEST_MODE_EN;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2203      	movs	r2, #3
 800139c:	725a      	strb	r2, [r3, #9]
	can_config->tx_mailbox_empty_interrupt_en_di = TX_MAILBOX_EMPTY_INTERRUPT_DI;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2202      	movs	r2, #2
 80013a2:	705a      	strb	r2, [r3, #1]
	can_config->fifo_0_message_pending_interrupt_en_di = FIFO_0_MESSAGE_PENDING_INTERRUPT_EN;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2205      	movs	r2, #5
 80013a8:	709a      	strb	r2, [r3, #2]
	can_config->filter_index = FILTER_3;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2202      	movs	r2, #2
 80013ae:	741a      	strb	r2, [r3, #16]
	can_config->filter_config[can_config->filter_index].id.id_16_bit_2[0] = 0x27;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	7c1b      	ldrb	r3, [r3, #16]
 80013b4:	6879      	ldr	r1, [r7, #4]
 80013b6:	1c5a      	adds	r2, r3, #1
 80013b8:	4613      	mov	r3, r2
 80013ba:	005b      	lsls	r3, r3, #1
 80013bc:	4413      	add	r3, r2
 80013be:	00db      	lsls	r3, r3, #3
 80013c0:	440b      	add	r3, r1
 80013c2:	3304      	adds	r3, #4
 80013c4:	2227      	movs	r2, #39	@ 0x27
 80013c6:	801a      	strh	r2, [r3, #0]
	can_config->filter_config[can_config->filter_index].id.id_16_bit_2[1] = 0x27;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	7c1b      	ldrb	r3, [r3, #16]
 80013cc:	4619      	mov	r1, r3
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	460b      	mov	r3, r1
 80013d2:	005b      	lsls	r3, r3, #1
 80013d4:	440b      	add	r3, r1
 80013d6:	00db      	lsls	r3, r3, #3
 80013d8:	4413      	add	r3, r2
 80013da:	331e      	adds	r3, #30
 80013dc:	2227      	movs	r2, #39	@ 0x27
 80013de:	801a      	strh	r2, [r3, #0]

	can_config->filter_config[can_config->filter_index].scale = SCALE_16_BIT;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	7c1b      	ldrb	r3, [r3, #16]
 80013e4:	4619      	mov	r1, r3
 80013e6:	687a      	ldr	r2, [r7, #4]
 80013e8:	460b      	mov	r3, r1
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	440b      	add	r3, r1
 80013ee:	00db      	lsls	r3, r3, #3
 80013f0:	4413      	add	r3, r2
 80013f2:	3314      	adds	r3, #20
 80013f4:	2200      	movs	r2, #0
 80013f6:	701a      	strb	r2, [r3, #0]
	can_config->filter_config[can_config->filter_index].mode = IDENTIFIER_MASK_MODE;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	7c1b      	ldrb	r3, [r3, #16]
 80013fc:	4619      	mov	r1, r3
 80013fe:	687a      	ldr	r2, [r7, #4]
 8001400:	460b      	mov	r3, r1
 8001402:	005b      	lsls	r3, r3, #1
 8001404:	440b      	add	r3, r1
 8001406:	00db      	lsls	r3, r3, #3
 8001408:	4413      	add	r3, r2
 800140a:	3315      	adds	r3, #21
 800140c:	2200      	movs	r2, #0
 800140e:	701a      	strb	r2, [r3, #0]
	can_config->filter_config[can_config->filter_index].filter_assign_to = FILTER_ASSIGN_TO_FIFO_0;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	7c1b      	ldrb	r3, [r3, #16]
 8001414:	4619      	mov	r1, r3
 8001416:	687a      	ldr	r2, [r7, #4]
 8001418:	460b      	mov	r3, r1
 800141a:	005b      	lsls	r3, r3, #1
 800141c:	440b      	add	r3, r1
 800141e:	00db      	lsls	r3, r3, #3
 8001420:	4413      	add	r3, r2
 8001422:	3316      	adds	r3, #22
 8001424:	2200      	movs	r2, #0
 8001426:	701a      	strb	r2, [r3, #0]
	can_config->filter_config[can_config->filter_index].ide = STANDARD_FRAME;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	7c1b      	ldrb	r3, [r3, #16]
 800142c:	4619      	mov	r1, r3
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	460b      	mov	r3, r1
 8001432:	005b      	lsls	r3, r3, #1
 8001434:	440b      	add	r3, r1
 8001436:	00db      	lsls	r3, r3, #3
 8001438:	4413      	add	r3, r2
 800143a:	3317      	adds	r3, #23
 800143c:	2200      	movs	r2, #0
 800143e:	701a      	strb	r2, [r3, #0]
	can_config->filter_config[can_config->filter_index].rtr = DATA_FRAME;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	7c1b      	ldrb	r3, [r3, #16]
 8001444:	4619      	mov	r1, r3
 8001446:	687a      	ldr	r2, [r7, #4]
 8001448:	460b      	mov	r3, r1
 800144a:	005b      	lsls	r3, r3, #1
 800144c:	440b      	add	r3, r1
 800144e:	00db      	lsls	r3, r3, #3
 8001450:	4413      	add	r3, r2
 8001452:	3318      	adds	r3, #24
 8001454:	2200      	movs	r2, #0
 8001456:	701a      	strb	r2, [r3, #0]
	can_config->filter_config[can_config->filter_index].mask.mask_32_bit_2[0] = 0xFE000000;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	7c1b      	ldrb	r3, [r3, #16]
 800145c:	4619      	mov	r1, r3
 800145e:	687a      	ldr	r2, [r7, #4]
 8001460:	460b      	mov	r3, r1
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	440b      	add	r3, r1
 8001466:	00db      	lsls	r3, r3, #3
 8001468:	4413      	add	r3, r2
 800146a:	3324      	adds	r3, #36	@ 0x24
 800146c:	f04f 427e 	mov.w	r2, #4261412864	@ 0xfe000000
 8001470:	601a      	str	r2, [r3, #0]
	can_config->filter_config[can_config->filter_index].mask.mask_32_bit_2[1] = 0xFE000000;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	7c1b      	ldrb	r3, [r3, #16]
 8001476:	4619      	mov	r1, r3
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	460b      	mov	r3, r1
 800147c:	005b      	lsls	r3, r3, #1
 800147e:	440b      	add	r3, r1
 8001480:	00db      	lsls	r3, r3, #3
 8001482:	4413      	add	r3, r2
 8001484:	3328      	adds	r3, #40	@ 0x28
 8001486:	f04f 427e 	mov.w	r2, #4261412864	@ 0xfe000000
 800148a:	601a      	str	r2, [r3, #0]
	can_init(CAN1,&can_configuration);
 800148c:	4904      	ldr	r1, [pc, #16]	@ (80014a0 <hal_can_init+0x11c>)
 800148e:	4805      	ldr	r0, [pc, #20]	@ (80014a4 <hal_can_init+0x120>)
 8001490:	f000 f80a 	bl	80014a8 <can_init>

}
 8001494:	bf00      	nop
 8001496:	4618      	mov	r0, r3
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	200002d0 	.word	0x200002d0
 80014a4:	40006400 	.word	0x40006400

080014a8 <can_init>:
 * @param[in]  global configuration structure.
 * @return    none
 *
 */
uint8_t can_init(can_regdef_t* p_can, can_config_t* can_config)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	6039      	str	r1, [r7, #0]
	enter_init_mode(p_can);
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f000 fa90 	bl	80019d8 <enter_init_mode>

	CAN1->MCR &= ~(1 << 16);
 80014b8:	4b20      	ldr	r3, [pc, #128]	@ (800153c <can_init+0x94>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a1f      	ldr	r2, [pc, #124]	@ (800153c <can_init+0x94>)
 80014be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014c2:	6013      	str	r3, [r2, #0]

	set_bit_timing(p_can,250000);
 80014c4:	491e      	ldr	r1, [pc, #120]	@ (8001540 <can_init+0x98>)
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f000 faa2 	bl	8001a10 <set_bit_timing>

	set_test_mode(p_can,can_config->test_mode);
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	7a5b      	ldrb	r3, [r3, #9]
 80014d0:	4619      	mov	r1, r3
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f000 fa4d 	bl	8001972 <set_test_mode>

	error_interrupt_en_di(p_can,can_config->error_interrupt_en_di);
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	7a1b      	ldrb	r3, [r3, #8]
 80014dc:	4619      	mov	r1, r3
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f7ff fdde 	bl	80010a0 <error_interrupt_en_di>

	no_art_en_di(p_can,can_config->no_automatic_retransmission_en_di);
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	4619      	mov	r1, r3
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	f7ff fdf6 	bl	80010dc <no_art_en_di>

	interrupt_en_di(p_can,can_config->tx_mailbox_empty_interrupt_en_di);
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	785b      	ldrb	r3, [r3, #1]
 80014f4:	4619      	mov	r1, r3
 80014f6:	6878      	ldr	r0, [r7, #4]
 80014f8:	f000 f832 	bl	8001560 <interrupt_en_di>

	interrupt_en_di(p_can,can_config->fifo_0_message_pending_interrupt_en_di);
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	789b      	ldrb	r3, [r3, #2]
 8001500:	4619      	mov	r1, r3
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f000 f82c 	bl	8001560 <interrupt_en_di>

	filter_config(p_can,can_config->filter_index,&(can_config->filter_config[can_config->filter_index]));
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	7c19      	ldrb	r1, [r3, #16]
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	7c1b      	ldrb	r3, [r3, #16]
 8001510:	461a      	mov	r2, r3
 8001512:	4613      	mov	r3, r2
 8001514:	005b      	lsls	r3, r3, #1
 8001516:	4413      	add	r3, r2
 8001518:	00db      	lsls	r3, r3, #3
 800151a:	3310      	adds	r3, #16
 800151c:	683a      	ldr	r2, [r7, #0]
 800151e:	4413      	add	r3, r2
 8001520:	3304      	adds	r3, #4
 8001522:	461a      	mov	r2, r3
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f000 f869 	bl	80015fc <filter_config>

	enter_normal_mode(p_can);
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f000 f80a 	bl	8001544 <enter_normal_mode>

}
 8001530:	bf00      	nop
 8001532:	4618      	mov	r0, r3
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	40006400 	.word	0x40006400
 8001540:	0003d090 	.word	0x0003d090

08001544 <enter_normal_mode>:
 *
 * @return    none
 *
 */
void enter_normal_mode(can_regdef_t* p_can)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
	exit_init_mode(p_can);
 800154c:	6878      	ldr	r0, [r7, #4]
 800154e:	f7ff fd90 	bl	8001072 <exit_init_mode>
	exit_sleep_mode(p_can);
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	f7ff fd76 	bl	8001044 <exit_sleep_mode>
}
 8001558:	bf00      	nop
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <interrupt_en_di>:
 *
 * @return    none
 *
 */
void interrupt_en_di(can_regdef_t* p_can,uint8_t en_di)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	460b      	mov	r3, r1
 800156a:	70fb      	strb	r3, [r7, #3]
	if (en_di == TX_MAILBOX_EMPTY_INTERRUPT_EN)
 800156c:	78fb      	ldrb	r3, [r7, #3]
 800156e:	2b03      	cmp	r3, #3
 8001570:	d109      	bne.n	8001586 <interrupt_en_di+0x26>
	{
		p_can->IER |= (1 << TX_MAILBOX_EMPTY_INTERRUPT_BIT_POS);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	695b      	ldr	r3, [r3, #20]
 8001576:	f043 0201 	orr.w	r2, r3, #1
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	615a      	str	r2, [r3, #20]
		nvic_en_irq(CAN1_TX_IRQn);
 800157e:	2013      	movs	r0, #19
 8001580:	f000 ff5a 	bl	8002438 <nvic_en_irq>
	}
	else if(en_di == FIFO_1_MESSAGE_PENDING_INTERRUPT_DI)
	{
		p_can->IER &= ~(1 << FIFO_1_MESSAGE_PENDING_INTERRUPT_BIT_POS);
	}
}
 8001584:	e036      	b.n	80015f4 <interrupt_en_di+0x94>
	else if(en_di == TX_MAILBOX_EMPTY_INTERRUPT_DI)
 8001586:	78fb      	ldrb	r3, [r7, #3]
 8001588:	2b02      	cmp	r3, #2
 800158a:	d106      	bne.n	800159a <interrupt_en_di+0x3a>
		p_can->IER &= ~(1 << TX_MAILBOX_EMPTY_INTERRUPT_BIT_POS);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	695b      	ldr	r3, [r3, #20]
 8001590:	f023 0201 	bic.w	r2, r3, #1
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	615a      	str	r2, [r3, #20]
}
 8001598:	e02c      	b.n	80015f4 <interrupt_en_di+0x94>
	else if (en_di == FIFO_0_MESSAGE_PENDING_INTERRUPT_EN)
 800159a:	78fb      	ldrb	r3, [r7, #3]
 800159c:	2b05      	cmp	r3, #5
 800159e:	d109      	bne.n	80015b4 <interrupt_en_di+0x54>
		p_can->IER |= (1 << FIFO_0_MESSAGE_PENDING_INTERRUPT_BIT_POS);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	695b      	ldr	r3, [r3, #20]
 80015a4:	f043 0202 	orr.w	r2, r3, #2
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	615a      	str	r2, [r3, #20]
		nvic_en_irq(CAN1_RX_0_IRQn);
 80015ac:	2014      	movs	r0, #20
 80015ae:	f000 ff43 	bl	8002438 <nvic_en_irq>
}
 80015b2:	e01f      	b.n	80015f4 <interrupt_en_di+0x94>
	else if(en_di == FIFO_0_MESSAGE_PENDING_INTERRUPT_DI)
 80015b4:	78fb      	ldrb	r3, [r7, #3]
 80015b6:	2b04      	cmp	r3, #4
 80015b8:	d106      	bne.n	80015c8 <interrupt_en_di+0x68>
		p_can->IER &= ~(1 << FIFO_0_MESSAGE_PENDING_INTERRUPT_BIT_POS);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	695b      	ldr	r3, [r3, #20]
 80015be:	f023 0202 	bic.w	r2, r3, #2
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	615a      	str	r2, [r3, #20]
}
 80015c6:	e015      	b.n	80015f4 <interrupt_en_di+0x94>
	else if (en_di == FIFO_1_MESSAGE_PENDING_INTERRUPT_EN)
 80015c8:	78fb      	ldrb	r3, [r7, #3]
 80015ca:	2b07      	cmp	r3, #7
 80015cc:	d109      	bne.n	80015e2 <interrupt_en_di+0x82>
		p_can->IER |= (1 << FIFO_1_MESSAGE_PENDING_INTERRUPT_BIT_POS);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	695b      	ldr	r3, [r3, #20]
 80015d2:	f043 0210 	orr.w	r2, r3, #16
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	615a      	str	r2, [r3, #20]
		nvic_en_irq(CAN1_RX_1_IRQn);
 80015da:	2015      	movs	r0, #21
 80015dc:	f000 ff2c 	bl	8002438 <nvic_en_irq>
}
 80015e0:	e008      	b.n	80015f4 <interrupt_en_di+0x94>
	else if(en_di == FIFO_1_MESSAGE_PENDING_INTERRUPT_DI)
 80015e2:	78fb      	ldrb	r3, [r7, #3]
 80015e4:	2b06      	cmp	r3, #6
 80015e6:	d105      	bne.n	80015f4 <interrupt_en_di+0x94>
		p_can->IER &= ~(1 << FIFO_1_MESSAGE_PENDING_INTERRUPT_BIT_POS);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	695b      	ldr	r3, [r3, #20]
 80015ec:	f023 0210 	bic.w	r2, r3, #16
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	615a      	str	r2, [r3, #20]
}
 80015f4:	bf00      	nop
 80015f6:	3708      	adds	r7, #8
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}

080015fc <filter_config>:
 * @param[in]  filter configuration structure pointer.
 *
 * @return    none
 */
void filter_config(can_regdef_t* p_can,filter_index_e filter_number,filter_config_t* filter_configuration)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b085      	sub	sp, #20
 8001600:	af00      	add	r7, sp, #0
 8001602:	60f8      	str	r0, [r7, #12]
 8001604:	460b      	mov	r3, r1
 8001606:	607a      	str	r2, [r7, #4]
 8001608:	72fb      	strb	r3, [r7, #11]

	p_can->FMR |= (1 << FILTER_INIT_MODE_BIT_POS);
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001610:	f043 0201 	orr.w	r2, r3, #1
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
	//mode
	if (filter_configuration->mode == IDENTIFIER_LIST_MODE)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	785b      	ldrb	r3, [r3, #1]
 800161e:	2b01      	cmp	r3, #1
 8001620:	d10b      	bne.n	800163a <filter_config+0x3e>
	{
		p_can->FM1R |= (1 << filter_number);
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001628:	7afa      	ldrb	r2, [r7, #11]
 800162a:	2101      	movs	r1, #1
 800162c:	fa01 f202 	lsl.w	r2, r1, r2
 8001630:	431a      	orrs	r2, r3
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001638:	e00f      	b.n	800165a <filter_config+0x5e>
	}
	else if (filter_configuration->mode == IDENTIFIER_MASK_MODE)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	785b      	ldrb	r3, [r3, #1]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d10b      	bne.n	800165a <filter_config+0x5e>
	{
		p_can->FM1R &= ~(1 << filter_number);
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001648:	7afa      	ldrb	r2, [r7, #11]
 800164a:	2101      	movs	r1, #1
 800164c:	fa01 f202 	lsl.w	r2, r1, r2
 8001650:	43d2      	mvns	r2, r2
 8001652:	401a      	ands	r2, r3
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
	}

	//scale
	if (filter_configuration->scale == SCALE_32_BIT)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	2b01      	cmp	r3, #1
 8001660:	d10b      	bne.n	800167a <filter_config+0x7e>
	{
		p_can->FS1R |= (1 << filter_number);
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8001668:	7afa      	ldrb	r2, [r7, #11]
 800166a:	2101      	movs	r1, #1
 800166c:	fa01 f202 	lsl.w	r2, r1, r2
 8001670:	431a      	orrs	r2, r3
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
 8001678:	e00e      	b.n	8001698 <filter_config+0x9c>
	}
	else if (filter_configuration->scale == SCALE_32_BIT)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	2b01      	cmp	r3, #1
 8001680:	d10a      	bne.n	8001698 <filter_config+0x9c>
	{
		p_can->FS1R |= (1 << filter_number);
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8001688:	7afa      	ldrb	r2, [r7, #11]
 800168a:	2101      	movs	r1, #1
 800168c:	fa01 f202 	lsl.w	r2, r1, r2
 8001690:	431a      	orrs	r2, r3
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
	}

	//filter assignement to FIFO
	if (filter_configuration->filter_assign_to == FILTER_ASSIGN_TO_FIFO_1)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	789b      	ldrb	r3, [r3, #2]
 800169c:	2b01      	cmp	r3, #1
 800169e:	d10b      	bne.n	80016b8 <filter_config+0xbc>
	{
		p_can->FFA1R |= (1 << filter_number);
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80016a6:	7afa      	ldrb	r2, [r7, #11]
 80016a8:	2101      	movs	r1, #1
 80016aa:	fa01 f202 	lsl.w	r2, r1, r2
 80016ae:	431a      	orrs	r2, r3
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80016b6:	e00f      	b.n	80016d8 <filter_config+0xdc>
	}
	else if (filter_configuration->filter_assign_to == FILTER_ASSIGN_TO_FIFO_0)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	789b      	ldrb	r3, [r3, #2]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d10b      	bne.n	80016d8 <filter_config+0xdc>
	{
		p_can->FFA1R &= ~(1 << filter_number);
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80016c6:	7afa      	ldrb	r2, [r7, #11]
 80016c8:	2101      	movs	r1, #1
 80016ca:	fa01 f202 	lsl.w	r2, r1, r2
 80016ce:	43d2      	mvns	r2, r2
 80016d0:	401a      	ands	r2, r3
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
	}


	if (filter_configuration->scale == SCALE_32_BIT && filter_configuration->mode == IDENTIFIER_LIST_MODE)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d158      	bne.n	8001792 <filter_config+0x196>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	785b      	ldrb	r3, [r3, #1]
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d154      	bne.n	8001792 <filter_config+0x196>
	{
		// condition for standard and extented frame
		if(filter_configuration->ide == STANDARD_FRAME)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	78db      	ldrb	r3, [r3, #3]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d125      	bne.n	800173c <filter_config+0x140>
		{
			p_can->FxRi[filter_number*2].u32 = filter_configuration->id.id_32_bit_2[0] << 21 | (filter_configuration->ide << 2) | (filter_configuration->rtr << 1);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	689b      	ldr	r3, [r3, #8]
 80016f4:	055a      	lsls	r2, r3, #21
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	78db      	ldrb	r3, [r3, #3]
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	ea42 0103 	orr.w	r1, r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	791b      	ldrb	r3, [r3, #4]
 8001704:	005b      	lsls	r3, r3, #1
 8001706:	7afa      	ldrb	r2, [r7, #11]
 8001708:	0052      	lsls	r2, r2, #1
 800170a:	4319      	orrs	r1, r3
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	3290      	adds	r2, #144	@ 0x90
 8001710:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			p_can->FxRi[filter_number*2 + 1].u32 = filter_configuration->id.id_32_bit_2[1] << 21 | (filter_configuration->ide << 2) | (filter_configuration->rtr << 1);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	68db      	ldr	r3, [r3, #12]
 8001718:	055a      	lsls	r2, r3, #21
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	78db      	ldrb	r3, [r3, #3]
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	ea42 0103 	orr.w	r1, r2, r3
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	791b      	ldrb	r3, [r3, #4]
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	7afa      	ldrb	r2, [r7, #11]
 800172c:	0052      	lsls	r2, r2, #1
 800172e:	3201      	adds	r2, #1
 8001730:	4319      	orrs	r1, r3
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	3290      	adds	r2, #144	@ 0x90
 8001736:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		if(filter_configuration->ide == STANDARD_FRAME)
 800173a:	e0ff      	b.n	800193c <filter_config+0x340>
		}
		else if (filter_configuration->ide == EXTENDED_FRAME)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	78db      	ldrb	r3, [r3, #3]
 8001740:	2b01      	cmp	r3, #1
 8001742:	f040 80fb 	bne.w	800193c <filter_config+0x340>
		{
			p_can->FxRi[filter_number*2].u32 = filter_configuration->id.id_32_bit_2[0] << 3 | (filter_configuration->ide << 2) | (filter_configuration->rtr << 1);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	00da      	lsls	r2, r3, #3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	78db      	ldrb	r3, [r3, #3]
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	ea42 0103 	orr.w	r1, r2, r3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	791b      	ldrb	r3, [r3, #4]
 800175a:	005b      	lsls	r3, r3, #1
 800175c:	7afa      	ldrb	r2, [r7, #11]
 800175e:	0052      	lsls	r2, r2, #1
 8001760:	4319      	orrs	r1, r3
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	3290      	adds	r2, #144	@ 0x90
 8001766:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			p_can->FxRi[filter_number*2 + 1].u32 = filter_configuration->id.id_32_bit_2[1] << 3 | (filter_configuration->ide << 2) | (filter_configuration->rtr << 1);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	68db      	ldr	r3, [r3, #12]
 800176e:	00da      	lsls	r2, r3, #3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	78db      	ldrb	r3, [r3, #3]
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	ea42 0103 	orr.w	r1, r2, r3
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	791b      	ldrb	r3, [r3, #4]
 800177e:	005b      	lsls	r3, r3, #1
 8001780:	7afa      	ldrb	r2, [r7, #11]
 8001782:	0052      	lsls	r2, r2, #1
 8001784:	3201      	adds	r2, #1
 8001786:	4319      	orrs	r1, r3
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	3290      	adds	r2, #144	@ 0x90
 800178c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		if(filter_configuration->ide == STANDARD_FRAME)
 8001790:	e0d4      	b.n	800193c <filter_config+0x340>
		}
	}
	else if (filter_configuration->scale == SCALE_32_BIT && filter_configuration->mode == IDENTIFIER_MASK_MODE)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	2b01      	cmp	r3, #1
 8001798:	d156      	bne.n	8001848 <filter_config+0x24c>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	785b      	ldrb	r3, [r3, #1]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d152      	bne.n	8001848 <filter_config+0x24c>
	{
		// condition for standard and extended frame.
		if(filter_configuration->ide == STANDARD_FRAME)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	78db      	ldrb	r3, [r3, #3]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d124      	bne.n	80017f4 <filter_config+0x1f8>
		{
			p_can->FxRi[filter_number*2].u32 = filter_configuration->id.id_32_bit_2[0] << 21 | (filter_configuration->ide << 2) | (filter_configuration->rtr << 1);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	689b      	ldr	r3, [r3, #8]
 80017ae:	055a      	lsls	r2, r3, #21
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	78db      	ldrb	r3, [r3, #3]
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	ea42 0103 	orr.w	r1, r2, r3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	791b      	ldrb	r3, [r3, #4]
 80017be:	005b      	lsls	r3, r3, #1
 80017c0:	7afa      	ldrb	r2, [r7, #11]
 80017c2:	0052      	lsls	r2, r2, #1
 80017c4:	4319      	orrs	r1, r3
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	3290      	adds	r2, #144	@ 0x90
 80017ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			p_can->FxRi[filter_number*2 + 1].u32 = filter_configuration->mask.mask_32_bit_1[0]  | (filter_configuration->ide << 2) | (filter_configuration->rtr << 1);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	691a      	ldr	r2, [r3, #16]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	78db      	ldrb	r3, [r3, #3]
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	ea42 0103 	orr.w	r1, r2, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	791b      	ldrb	r3, [r3, #4]
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	7afa      	ldrb	r2, [r7, #11]
 80017e4:	0052      	lsls	r2, r2, #1
 80017e6:	3201      	adds	r2, #1
 80017e8:	4319      	orrs	r1, r3
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	3290      	adds	r2, #144	@ 0x90
 80017ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		if(filter_configuration->ide == STANDARD_FRAME)
 80017f2:	e0a5      	b.n	8001940 <filter_config+0x344>
		}
		else if (filter_configuration->ide == EXTENDED_FRAME)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	78db      	ldrb	r3, [r3, #3]
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	f040 80a1 	bne.w	8001940 <filter_config+0x344>
		{
			p_can->FxRi[filter_number*2].u32 = filter_configuration->id.id_32_bit_2[0] << 3 | (filter_configuration->ide << 2) | (filter_configuration->rtr << 1);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	00da      	lsls	r2, r3, #3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	78db      	ldrb	r3, [r3, #3]
 8001808:	009b      	lsls	r3, r3, #2
 800180a:	ea42 0103 	orr.w	r1, r2, r3
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	791b      	ldrb	r3, [r3, #4]
 8001812:	005b      	lsls	r3, r3, #1
 8001814:	7afa      	ldrb	r2, [r7, #11]
 8001816:	0052      	lsls	r2, r2, #1
 8001818:	4319      	orrs	r1, r3
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	3290      	adds	r2, #144	@ 0x90
 800181e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			p_can->FxRi[filter_number*2 + 1].u32 = filter_configuration->mask.mask_32_bit_1[0] | (filter_configuration->ide << 2) | (filter_configuration->rtr << 1);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	691a      	ldr	r2, [r3, #16]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	78db      	ldrb	r3, [r3, #3]
 800182a:	009b      	lsls	r3, r3, #2
 800182c:	ea42 0103 	orr.w	r1, r2, r3
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	791b      	ldrb	r3, [r3, #4]
 8001834:	005b      	lsls	r3, r3, #1
 8001836:	7afa      	ldrb	r2, [r7, #11]
 8001838:	0052      	lsls	r2, r2, #1
 800183a:	3201      	adds	r2, #1
 800183c:	4319      	orrs	r1, r3
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	3290      	adds	r2, #144	@ 0x90
 8001842:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		if(filter_configuration->ide == STANDARD_FRAME)
 8001846:	e07b      	b.n	8001940 <filter_config+0x344>
		}
	}
	else if (filter_configuration->scale == SCALE_16_BIT && filter_configuration->mode == IDENTIFIER_LIST_MODE)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d141      	bne.n	80018d4 <filter_config+0x2d8>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	785b      	ldrb	r3, [r3, #1]
 8001854:	2b01      	cmp	r3, #1
 8001856:	d13d      	bne.n	80018d4 <filter_config+0x2d8>
	{
		// restricted to standard only.
		p_can->FxRi[filter_number*2].u32 = (filter_configuration->id.id_16_bit_4[1] << 21 | (filter_configuration->ide << 20) | (filter_configuration->rtr << 19))\
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	895b      	ldrh	r3, [r3, #10]
 800185c:	055a      	lsls	r2, r3, #21
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	78db      	ldrb	r3, [r3, #3]
 8001862:	051b      	lsls	r3, r3, #20
 8001864:	431a      	orrs	r2, r3
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	791b      	ldrb	r3, [r3, #4]
 800186a:	04db      	lsls	r3, r3, #19
 800186c:	431a      	orrs	r2, r3
											| (filter_configuration->id.id_16_bit_4[0] << 5 | (filter_configuration->ide << 4) | (filter_configuration->rtr << 3));
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	891b      	ldrh	r3, [r3, #8]
 8001872:	0159      	lsls	r1, r3, #5
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	78db      	ldrb	r3, [r3, #3]
 8001878:	011b      	lsls	r3, r3, #4
 800187a:	4319      	orrs	r1, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	791b      	ldrb	r3, [r3, #4]
 8001880:	00db      	lsls	r3, r3, #3
 8001882:	430b      	orrs	r3, r1
 8001884:	ea42 0103 	orr.w	r1, r2, r3
		p_can->FxRi[filter_number*2].u32 = (filter_configuration->id.id_16_bit_4[1] << 21 | (filter_configuration->ide << 20) | (filter_configuration->rtr << 19))\
 8001888:	7afb      	ldrb	r3, [r7, #11]
 800188a:	005a      	lsls	r2, r3, #1
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	3290      	adds	r2, #144	@ 0x90
 8001890:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

		p_can->FxRi[filter_number*2 + 1].u32 = (filter_configuration->id.id_16_bit_4[3] << 21 | (filter_configuration->ide << 20) | (filter_configuration->rtr << 19))\
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	89db      	ldrh	r3, [r3, #14]
 8001898:	055a      	lsls	r2, r3, #21
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	78db      	ldrb	r3, [r3, #3]
 800189e:	051b      	lsls	r3, r3, #20
 80018a0:	431a      	orrs	r2, r3
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	791b      	ldrb	r3, [r3, #4]
 80018a6:	04db      	lsls	r3, r3, #19
 80018a8:	431a      	orrs	r2, r3
												| (filter_configuration->id.id_16_bit_4[2] << 5 | (filter_configuration->ide << 4) | (filter_configuration->rtr << 3));
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	899b      	ldrh	r3, [r3, #12]
 80018ae:	0159      	lsls	r1, r3, #5
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	78db      	ldrb	r3, [r3, #3]
 80018b4:	011b      	lsls	r3, r3, #4
 80018b6:	4319      	orrs	r1, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	791b      	ldrb	r3, [r3, #4]
 80018bc:	00db      	lsls	r3, r3, #3
 80018be:	430b      	orrs	r3, r1
 80018c0:	ea42 0103 	orr.w	r1, r2, r3
		p_can->FxRi[filter_number*2 + 1].u32 = (filter_configuration->id.id_16_bit_4[3] << 21 | (filter_configuration->ide << 20) | (filter_configuration->rtr << 19))\
 80018c4:	7afb      	ldrb	r3, [r7, #11]
 80018c6:	005b      	lsls	r3, r3, #1
 80018c8:	1c5a      	adds	r2, r3, #1
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	3290      	adds	r2, #144	@ 0x90
 80018ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80018d2:	e036      	b.n	8001942 <filter_config+0x346>
	}
	else if (filter_configuration->scale == SCALE_16_BIT && filter_configuration->mode == IDENTIFIER_MASK_MODE)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d132      	bne.n	8001942 <filter_config+0x346>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	785b      	ldrb	r3, [r3, #1]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d12e      	bne.n	8001942 <filter_config+0x346>
	{
		p_can->FxRi[filter_number*2].u32 = filter_configuration->mask.mask_32_bit_2[0] | (filter_configuration->id.id_16_bit_2[0] << 5) | (filter_configuration->ide << 4) | (filter_configuration->rtr << 3);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	691a      	ldr	r2, [r3, #16]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	891b      	ldrh	r3, [r3, #8]
 80018ec:	015b      	lsls	r3, r3, #5
 80018ee:	431a      	orrs	r2, r3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	78db      	ldrb	r3, [r3, #3]
 80018f4:	011b      	lsls	r3, r3, #4
 80018f6:	ea42 0103 	orr.w	r1, r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	791b      	ldrb	r3, [r3, #4]
 80018fe:	00db      	lsls	r3, r3, #3
 8001900:	7afa      	ldrb	r2, [r7, #11]
 8001902:	0052      	lsls	r2, r2, #1
 8001904:	4319      	orrs	r1, r3
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	3290      	adds	r2, #144	@ 0x90
 800190a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_can->FxRi[filter_number*2 + 1].u32 = filter_configuration->mask.mask_32_bit_2[1] | (filter_configuration->id.id_16_bit_2[1] << 5) | (filter_configuration->ide << 4) | (filter_configuration->rtr << 3);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	695a      	ldr	r2, [r3, #20]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	895b      	ldrh	r3, [r3, #10]
 8001916:	015b      	lsls	r3, r3, #5
 8001918:	431a      	orrs	r2, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	78db      	ldrb	r3, [r3, #3]
 800191e:	011b      	lsls	r3, r3, #4
 8001920:	ea42 0103 	orr.w	r1, r2, r3
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	791b      	ldrb	r3, [r3, #4]
 8001928:	00db      	lsls	r3, r3, #3
 800192a:	7afa      	ldrb	r2, [r7, #11]
 800192c:	0052      	lsls	r2, r2, #1
 800192e:	3201      	adds	r2, #1
 8001930:	4319      	orrs	r1, r3
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	3290      	adds	r2, #144	@ 0x90
 8001936:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800193a:	e002      	b.n	8001942 <filter_config+0x346>
		if(filter_configuration->ide == STANDARD_FRAME)
 800193c:	bf00      	nop
 800193e:	e000      	b.n	8001942 <filter_config+0x346>
		if(filter_configuration->ide == STANDARD_FRAME)
 8001940:	bf00      	nop

	}

	//activate the filter.
	p_can->FA1R |= (1 << filter_number);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8001948:	7afa      	ldrb	r2, [r7, #11]
 800194a:	2101      	movs	r1, #1
 800194c:	fa01 f202 	lsl.w	r2, r1, r2
 8001950:	431a      	orrs	r2, r3
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

	//exit from initialization mode.
	p_can->FMR &= ~(1 << FILTER_INIT_MODE_BIT_POS);
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800195e:	f023 0201 	bic.w	r2, r3, #1
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 8001968:	bf00      	nop
 800196a:	3714      	adds	r7, #20
 800196c:	46bd      	mov	sp, r7
 800196e:	bc80      	pop	{r7}
 8001970:	4770      	bx	lr

08001972 <set_test_mode>:
 *
 * @return    none
 *
 */
void set_test_mode(can_regdef_t* p_can,uint8_t test_mode)
{
 8001972:	b480      	push	{r7}
 8001974:	b083      	sub	sp, #12
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]
 800197a:	460b      	mov	r3, r1
 800197c:	70fb      	strb	r3, [r7, #3]
	if (test_mode == LOOPBACK_TEST_MODE_EN)
 800197e:	78fb      	ldrb	r3, [r7, #3]
 8001980:	2b03      	cmp	r3, #3
 8001982:	d106      	bne.n	8001992 <set_test_mode+0x20>
	{
		p_can->BTR |= (1 << LOOPBACK_TEST_MODE_BIT_POSITION);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	69db      	ldr	r3, [r3, #28]
 8001988:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	61da      	str	r2, [r3, #28]
	}
	else if (test_mode == SILENT_TEST_MODE_DI)
	{
		p_can->BTR &= ~(1 << SILENT_TEST_MODE_BIT_POSITION);
	}
}
 8001990:	e01c      	b.n	80019cc <set_test_mode+0x5a>
	else if (test_mode == LOOPBACK_TEST_MODE_DI)
 8001992:	78fb      	ldrb	r3, [r7, #3]
 8001994:	2b02      	cmp	r3, #2
 8001996:	d106      	bne.n	80019a6 <set_test_mode+0x34>
		p_can->BTR &= ~(1 << LOOPBACK_TEST_MODE_BIT_POSITION);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	69db      	ldr	r3, [r3, #28]
 800199c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	61da      	str	r2, [r3, #28]
}
 80019a4:	e012      	b.n	80019cc <set_test_mode+0x5a>
	else if (test_mode == SILENT_TEST_MODE_EN)
 80019a6:	78fb      	ldrb	r3, [r7, #3]
 80019a8:	2b01      	cmp	r3, #1
 80019aa:	d106      	bne.n	80019ba <set_test_mode+0x48>
		p_can->BTR |= (1 << SILENT_TEST_MODE_BIT_POSITION);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	69db      	ldr	r3, [r3, #28]
 80019b0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	61da      	str	r2, [r3, #28]
}
 80019b8:	e008      	b.n	80019cc <set_test_mode+0x5a>
	else if (test_mode == SILENT_TEST_MODE_DI)
 80019ba:	78fb      	ldrb	r3, [r7, #3]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d105      	bne.n	80019cc <set_test_mode+0x5a>
		p_can->BTR &= ~(1 << SILENT_TEST_MODE_BIT_POSITION);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	69db      	ldr	r3, [r3, #28]
 80019c4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	61da      	str	r2, [r3, #28]
}
 80019cc:	bf00      	nop
 80019ce:	370c      	adds	r7, #12
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bc80      	pop	{r7}
 80019d4:	4770      	bx	lr
	...

080019d8 <enter_init_mode>:
 *
 * @return    none
 *
 */
void enter_init_mode(can_regdef_t* p_can)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
	exit_sleep_mode(p_can);
 80019e0:	6878      	ldr	r0, [r7, #4]
 80019e2:	f7ff fb2f 	bl	8001044 <exit_sleep_mode>
	CAN1->MCR |= (1 << INIT_REQUEST_BIT_POS);
 80019e6:	4b09      	ldr	r3, [pc, #36]	@ (8001a0c <enter_init_mode+0x34>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a08      	ldr	r2, [pc, #32]	@ (8001a0c <enter_init_mode+0x34>)
 80019ec:	f043 0301 	orr.w	r3, r3, #1
 80019f0:	6013      	str	r3, [r2, #0]
	while(!(p_can->MSR & (1 << INIT_ACK_BIT_POSITION)));
 80019f2:	bf00      	nop
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f003 0301 	and.w	r3, r3, #1
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d0f9      	beq.n	80019f4 <enter_init_mode+0x1c>
}
 8001a00:	bf00      	nop
 8001a02:	bf00      	nop
 8001a04:	3708      	adds	r7, #8
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	40006400 	.word	0x40006400

08001a10 <set_bit_timing>:

 * @return    none
 *
 */
void set_bit_timing(can_regdef_t* p_can,uint32_t baudrate)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6039      	str	r1, [r7, #0]
	uint16_t brp;
	brp = (uint16_t)( (apb_get_clock(APB1) / (baudrate * 16) ) - 1);
 8001a1a:	2001      	movs	r0, #1
 8001a1c:	f000 fade 	bl	8001fdc <apb_get_clock>
 8001a20:	4602      	mov	r2, r0
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	011b      	lsls	r3, r3, #4
 8001a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a2a:	b29b      	uxth	r3, r3
 8001a2c:	3b01      	subs	r3, #1
 8001a2e:	81fb      	strh	r3, [r7, #14]
	p_can->BTR = 0x00000000;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2200      	movs	r2, #0
 8001a34:	61da      	str	r2, [r3, #28]
	p_can->BTR |= (brp << 0);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	69da      	ldr	r2, [r3, #28]
 8001a3a:	89fb      	ldrh	r3, [r7, #14]
 8001a3c:	431a      	orrs	r2, r3
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	61da      	str	r2, [r3, #28]
	p_can->BTR |= 0xC << 16;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	69db      	ldr	r3, [r3, #28]
 8001a46:	f443 2240 	orr.w	r2, r3, #786432	@ 0xc0000
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	61da      	str	r2, [r3, #28]
	p_can->BTR |= 0x1 << 20;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	69db      	ldr	r3, [r3, #28]
 8001a52:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	61da      	str	r2, [r3, #28]
	p_can->BTR |= 0x0 << 24;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	69da      	ldr	r2, [r3, #28]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	61da      	str	r2, [r3, #28]
}
 8001a62:	bf00      	nop
 8001a64:	3710      	adds	r7, #16
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
	...

08001a6c <hal_can_transmit>:
 *
 * @return    none
 *
 */
uint8_t hal_can_transmit(can_regdef_t* p_can,const uint8_t* p_data,uint8_t length,uint8_t rtr, uint8_t id_type, uint32_t id)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b086      	sub	sp, #24
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	60f8      	str	r0, [r7, #12]
 8001a74:	60b9      	str	r1, [r7, #8]
 8001a76:	4611      	mov	r1, r2
 8001a78:	461a      	mov	r2, r3
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	71fb      	strb	r3, [r7, #7]
 8001a7e:	4613      	mov	r3, r2
 8001a80:	71bb      	strb	r3, [r7, #6]
	can_tx.ide = id_type;
 8001a82:	4a14      	ldr	r2, [pc, #80]	@ (8001ad4 <hal_can_transmit+0x68>)
 8001a84:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a88:	7013      	strb	r3, [r2, #0]
	can_tx.rtr = rtr;
 8001a8a:	4a12      	ldr	r2, [pc, #72]	@ (8001ad4 <hal_can_transmit+0x68>)
 8001a8c:	79bb      	ldrb	r3, [r7, #6]
 8001a8e:	7053      	strb	r3, [r2, #1]
	can_tx.id = id;
 8001a90:	4a10      	ldr	r2, [pc, #64]	@ (8001ad4 <hal_can_transmit+0x68>)
 8001a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a94:	6053      	str	r3, [r2, #4]
	can_tx.length = length;
 8001a96:	4a0f      	ldr	r2, [pc, #60]	@ (8001ad4 <hal_can_transmit+0x68>)
 8001a98:	79fb      	ldrb	r3, [r7, #7]
 8001a9a:	7213      	strb	r3, [r2, #8]
	for (uint8_t i = 0; i < length;i++)
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	75fb      	strb	r3, [r7, #23]
 8001aa0:	e00b      	b.n	8001aba <hal_can_transmit+0x4e>
	{
		can_tx.data.data_8[i] = *p_data++;
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	1c5a      	adds	r2, r3, #1
 8001aa6:	60ba      	str	r2, [r7, #8]
 8001aa8:	7dfa      	ldrb	r2, [r7, #23]
 8001aaa:	7819      	ldrb	r1, [r3, #0]
 8001aac:	4b09      	ldr	r3, [pc, #36]	@ (8001ad4 <hal_can_transmit+0x68>)
 8001aae:	4413      	add	r3, r2
 8001ab0:	460a      	mov	r2, r1
 8001ab2:	731a      	strb	r2, [r3, #12]
	for (uint8_t i = 0; i < length;i++)
 8001ab4:	7dfb      	ldrb	r3, [r7, #23]
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	75fb      	strb	r3, [r7, #23]
 8001aba:	7dfa      	ldrb	r2, [r7, #23]
 8001abc:	79fb      	ldrb	r3, [r7, #7]
 8001abe:	429a      	cmp	r2, r3
 8001ac0:	d3ef      	bcc.n	8001aa2 <hal_can_transmit+0x36>

	}
	can_transmit(p_can,&can_tx);
 8001ac2:	4904      	ldr	r1, [pc, #16]	@ (8001ad4 <hal_can_transmit+0x68>)
 8001ac4:	68f8      	ldr	r0, [r7, #12]
 8001ac6:	f000 f807 	bl	8001ad8 <can_transmit>
}
 8001aca:	bf00      	nop
 8001acc:	4618      	mov	r0, r3
 8001ace:	3718      	adds	r7, #24
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	200002a8 	.word	0x200002a8

08001ad8 <can_transmit>:
 *
 * @return status of mailbox
 *
 */
uint8_t can_transmit(can_regdef_t* p_can, can_tx_frame_t* p_can_tx)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	6039      	str	r1, [r7, #0]
	int8_t mailbox_index;

	while((mailbox_index = get_empty_mailbox(p_can)) == TRANSMIT_MAILBOX_NOT_EMPTY);
 8001ae2:	bf00      	nop
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	f7ff fb17 	bl	8001118 <get_empty_mailbox>
 8001aea:	4603      	mov	r3, r0
 8001aec:	73fb      	strb	r3, [r7, #15]
 8001aee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001af2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001af6:	d0f5      	beq.n	8001ae4 <can_transmit+0xc>

	if (mailbox_index != TRANSMIT_MAILBOX_NOT_EMPTY)
 8001af8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b00:	f000 80b5 	beq.w	8001c6e <can_transmit+0x196>
	{
		p_can->canx_tx_mailbox[mailbox_index].TIxR  = 0x00000000;
 8001b04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b08:	687a      	ldr	r2, [r7, #4]
 8001b0a:	3318      	adds	r3, #24
 8001b0c:	011b      	lsls	r3, r3, #4
 8001b0e:	4413      	add	r3, r2
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
		p_can->canx_tx_mailbox[mailbox_index].TDTxR = 0x00000000;
 8001b14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b18:	687a      	ldr	r2, [r7, #4]
 8001b1a:	3318      	adds	r3, #24
 8001b1c:	011b      	lsls	r3, r3, #4
 8001b1e:	4413      	add	r3, r2
 8001b20:	3304      	adds	r3, #4
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
		if (p_can_tx->ide == STANDARD_FRAME)
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d122      	bne.n	8001b74 <can_transmit+0x9c>
		{
			p_can->canx_tx_mailbox[mailbox_index].TIxR &= ~(1 << 2);
 8001b2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b32:	687a      	ldr	r2, [r7, #4]
 8001b34:	3318      	adds	r3, #24
 8001b36:	011b      	lsls	r3, r3, #4
 8001b38:	4413      	add	r3, r2
 8001b3a:	681a      	ldr	r2, [r3, #0]
 8001b3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b40:	f022 0204 	bic.w	r2, r2, #4
 8001b44:	6879      	ldr	r1, [r7, #4]
 8001b46:	3318      	adds	r3, #24
 8001b48:	011b      	lsls	r3, r3, #4
 8001b4a:	440b      	add	r3, r1
 8001b4c:	601a      	str	r2, [r3, #0]
			p_can->canx_tx_mailbox[mailbox_index].TIxR |= p_can_tx->id << STANDARD_ID_BIT_POSITION;
 8001b4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b52:	687a      	ldr	r2, [r7, #4]
 8001b54:	3318      	adds	r3, #24
 8001b56:	011b      	lsls	r3, r3, #4
 8001b58:	4413      	add	r3, r2
 8001b5a:	6819      	ldr	r1, [r3, #0]
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	055a      	lsls	r2, r3, #21
 8001b62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b66:	430a      	orrs	r2, r1
 8001b68:	6879      	ldr	r1, [r7, #4]
 8001b6a:	3318      	adds	r3, #24
 8001b6c:	011b      	lsls	r3, r3, #4
 8001b6e:	440b      	add	r3, r1
 8001b70:	601a      	str	r2, [r3, #0]
 8001b72:	e025      	b.n	8001bc0 <can_transmit+0xe8>
		}
		else if(p_can_tx->ide ==  EXTENDED_FRAME)
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d121      	bne.n	8001bc0 <can_transmit+0xe8>
		{
			p_can->canx_tx_mailbox[mailbox_index].TIxR |= (1 << 2);
 8001b7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b80:	687a      	ldr	r2, [r7, #4]
 8001b82:	3318      	adds	r3, #24
 8001b84:	011b      	lsls	r3, r3, #4
 8001b86:	4413      	add	r3, r2
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b8e:	f042 0204 	orr.w	r2, r2, #4
 8001b92:	6879      	ldr	r1, [r7, #4]
 8001b94:	3318      	adds	r3, #24
 8001b96:	011b      	lsls	r3, r3, #4
 8001b98:	440b      	add	r3, r1
 8001b9a:	601a      	str	r2, [r3, #0]
			p_can->canx_tx_mailbox[mailbox_index].TIxR |= p_can_tx->id << EXTENDED_ID_BIT_POSITION;
 8001b9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ba0:	687a      	ldr	r2, [r7, #4]
 8001ba2:	3318      	adds	r3, #24
 8001ba4:	011b      	lsls	r3, r3, #4
 8001ba6:	4413      	add	r3, r2
 8001ba8:	6819      	ldr	r1, [r3, #0]
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	00da      	lsls	r2, r3, #3
 8001bb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bb4:	430a      	orrs	r2, r1
 8001bb6:	6879      	ldr	r1, [r7, #4]
 8001bb8:	3318      	adds	r3, #24
 8001bba:	011b      	lsls	r3, r3, #4
 8001bbc:	440b      	add	r3, r1
 8001bbe:	601a      	str	r2, [r3, #0]
		}

		if (p_can_tx->rtr == DATA_FRAME)
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	785b      	ldrb	r3, [r3, #1]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d110      	bne.n	8001bea <can_transmit+0x112>
		{
			p_can->canx_tx_mailbox[mailbox_index].TIxR &= ~(1 << 1);
 8001bc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bcc:	687a      	ldr	r2, [r7, #4]
 8001bce:	3318      	adds	r3, #24
 8001bd0:	011b      	lsls	r3, r3, #4
 8001bd2:	4413      	add	r3, r2
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bda:	f022 0202 	bic.w	r2, r2, #2
 8001bde:	6879      	ldr	r1, [r7, #4]
 8001be0:	3318      	adds	r3, #24
 8001be2:	011b      	lsls	r3, r3, #4
 8001be4:	440b      	add	r3, r1
 8001be6:	601a      	str	r2, [r3, #0]
 8001be8:	e013      	b.n	8001c12 <can_transmit+0x13a>
		}
		else if (p_can_tx->rtr == REMOTE_FRAME)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	785b      	ldrb	r3, [r3, #1]
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d10f      	bne.n	8001c12 <can_transmit+0x13a>
		{
			p_can->canx_tx_mailbox[mailbox_index].TIxR |= (1 << 1);
 8001bf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bf6:	687a      	ldr	r2, [r7, #4]
 8001bf8:	3318      	adds	r3, #24
 8001bfa:	011b      	lsls	r3, r3, #4
 8001bfc:	4413      	add	r3, r2
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c04:	f042 0202 	orr.w	r2, r2, #2
 8001c08:	6879      	ldr	r1, [r7, #4]
 8001c0a:	3318      	adds	r3, #24
 8001c0c:	011b      	lsls	r3, r3, #4
 8001c0e:	440b      	add	r3, r1
 8001c10:	601a      	str	r2, [r3, #0]
		}

		p_can->canx_tx_mailbox[mailbox_index].TDTxR |= ( p_can_tx->length << 0);
 8001c12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	3318      	adds	r3, #24
 8001c1a:	011b      	lsls	r3, r3, #4
 8001c1c:	4413      	add	r3, r2
 8001c1e:	3304      	adds	r3, #4
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	7a1b      	ldrb	r3, [r3, #8]
 8001c26:	4619      	mov	r1, r3
 8001c28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c2c:	430a      	orrs	r2, r1
 8001c2e:	6879      	ldr	r1, [r7, #4]
 8001c30:	3318      	adds	r3, #24
 8001c32:	011b      	lsls	r3, r3, #4
 8001c34:	440b      	add	r3, r1
 8001c36:	3304      	adds	r3, #4
 8001c38:	601a      	str	r2, [r3, #0]
		p_can->canx_tx_mailbox[mailbox_index].TDLxR = p_can_tx->data.data_32[0];
 8001c3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c3e:	683a      	ldr	r2, [r7, #0]
 8001c40:	68d2      	ldr	r2, [r2, #12]
 8001c42:	6879      	ldr	r1, [r7, #4]
 8001c44:	011b      	lsls	r3, r3, #4
 8001c46:	440b      	add	r3, r1
 8001c48:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001c4c:	601a      	str	r2, [r3, #0]
		p_can->canx_tx_mailbox[mailbox_index].TDHxR = p_can_tx->data.data_32[1];
 8001c4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c52:	683a      	ldr	r2, [r7, #0]
 8001c54:	6912      	ldr	r2, [r2, #16]
 8001c56:	6879      	ldr	r1, [r7, #4]
 8001c58:	011b      	lsls	r3, r3, #4
 8001c5a:	440b      	add	r3, r1
 8001c5c:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001c60:	601a      	str	r2, [r3, #0]
	{

		return TRANSMIT_MAILBOX_NOT_EMPTY;
	}

	send_transmit_mailbox_request(p_can,mailbox_index);
 8001c62:	7bfb      	ldrb	r3, [r7, #15]
 8001c64:	4619      	mov	r1, r3
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f7ff fa79 	bl	800115e <send_transmit_mailbox_request>

}
 8001c6c:	e000      	b.n	8001c70 <can_transmit+0x198>
		return TRANSMIT_MAILBOX_NOT_EMPTY;
 8001c6e:	23ff      	movs	r3, #255	@ 0xff
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3710      	adds	r7, #16
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}

08001c78 <can_receive_message>:
 *
 * @return RX_DONE (1)
 *
 */
uint8_t can_receive_message(can_regdef_t* p_can, uint8_t fifo_message_pending_index)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	460b      	mov	r3, r1
 8001c82:	70fb      	strb	r3, [r7, #3]

		read_rtr(p_can,fifo_message_pending_index);
 8001c84:	78fb      	ldrb	r3, [r7, #3]
 8001c86:	4619      	mov	r1, r3
 8001c88:	6878      	ldr	r0, [r7, #4]
 8001c8a:	f7ff fa9b 	bl	80011c4 <read_rtr>

		read_ide(p_can,fifo_message_pending_index);
 8001c8e:	78fb      	ldrb	r3, [r7, #3]
 8001c90:	4619      	mov	r1, r3
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f7ff fab0 	bl	80011f8 <read_ide>

		read_id(p_can,fifo_message_pending_index);
 8001c98:	78fb      	ldrb	r3, [r7, #3]
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	f7ff fac5 	bl	800122c <read_id>

		read_length(p_can,fifo_message_pending_index);
 8001ca2:	78fb      	ldrb	r3, [r7, #3]
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f7ff fae8 	bl	800127c <read_length>

		read_time_stamp(p_can,fifo_message_pending_index);
 8001cac:	78fb      	ldrb	r3, [r7, #3]
 8001cae:	4619      	mov	r1, r3
 8001cb0:	6878      	ldr	r0, [r7, #4]
 8001cb2:	f7ff fafd 	bl	80012b0 <read_time_stamp>

		read_filter_match_index(p_can,fifo_message_pending_index);
 8001cb6:	78fb      	ldrb	r3, [r7, #3]
 8001cb8:	4619      	mov	r1, r3
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f7ff fb10 	bl	80012e0 <read_filter_match_index>

		read_data(p_can,fifo_message_pending_index);
 8001cc0:	78fb      	ldrb	r3, [r7, #3]
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	6878      	ldr	r0, [r7, #4]
 8001cc6:	f7ff fb23 	bl	8001310 <read_data>

		release_fifo(p_can,fifo_message_pending_index);
 8001cca:	78fb      	ldrb	r3, [r7, #3]
 8001ccc:	4619      	mov	r1, r3
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f7ff fb3e 	bl	8001350 <release_fifo>

		return RX_DONE;
 8001cd4:	2301      	movs	r3, #1

}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
	...

08001ce0 <register_rx0_callback>:
 *
 * @return void
 *
 */
void register_rx0_callback(can_rx0_callback_t callback)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
	callback_rx0 = callback;
 8001ce8:	4a03      	ldr	r2, [pc, #12]	@ (8001cf8 <register_rx0_callback+0x18>)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6013      	str	r3, [r2, #0]
}
 8001cee:	bf00      	nop
 8001cf0:	370c      	adds	r7, #12
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bc80      	pop	{r7}
 8001cf6:	4770      	bx	lr
 8001cf8:	20000434 	.word	0x20000434

08001cfc <USB_LP_CAN_RX0_IRQHandler>:
 *
 * @return void
 *
 */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
	uint8_t temp = 0;
 8001d02:	2300      	movs	r3, #0
 8001d04:	71fb      	strb	r3, [r7, #7]
	// FIFO FULL

	// FIFO OVERRUN

	// FIFO message received
	if (check_for_data(CAN1) == FIFO_0_MESSAGE_PENDING)
 8001d06:	480b      	ldr	r0, [pc, #44]	@ (8001d34 <USB_LP_CAN_RX0_IRQHandler+0x38>)
 8001d08:	f7ff fa42 	bl	8001190 <check_for_data>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d10b      	bne.n	8001d2a <USB_LP_CAN_RX0_IRQHandler+0x2e>
	{
		can_receive_message(CAN1,FIFO_0_MESSAGE_PENDING); // reads the message.
 8001d12:	2100      	movs	r1, #0
 8001d14:	4807      	ldr	r0, [pc, #28]	@ (8001d34 <USB_LP_CAN_RX0_IRQHandler+0x38>)
 8001d16:	f7ff ffaf 	bl	8001c78 <can_receive_message>
		if (callback_rx0)
 8001d1a:	4b07      	ldr	r3, [pc, #28]	@ (8001d38 <USB_LP_CAN_RX0_IRQHandler+0x3c>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d003      	beq.n	8001d2a <USB_LP_CAN_RX0_IRQHandler+0x2e>
		{
			callback_rx0(&can_rx);
 8001d22:	4b05      	ldr	r3, [pc, #20]	@ (8001d38 <USB_LP_CAN_RX0_IRQHandler+0x3c>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4805      	ldr	r0, [pc, #20]	@ (8001d3c <USB_LP_CAN_RX0_IRQHandler+0x40>)
 8001d28:	4798      	blx	r3
		}
	}

}
 8001d2a:	bf00      	nop
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	40006400 	.word	0x40006400
 8001d38:	20000434 	.word	0x20000434
 8001d3c:	200002bc 	.word	0x200002bc

08001d40 <clock_init>:
** Returned value:	Current Source of the system Clock
**
*****************************************************************************/

void clock_init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
	ahb_clk_set(p->ahb_prescalar);
 8001d44:	4b17      	ldr	r3, [pc, #92]	@ (8001da4 <clock_init+0x64>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	78db      	ldrb	r3, [r3, #3]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f000 f8c2 	bl	8001ed4 <ahb_clk_set>

	apb1_clk_set(p->apb1_prescalar);
 8001d50:	4b14      	ldr	r3, [pc, #80]	@ (8001da4 <clock_init+0x64>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	791b      	ldrb	r3, [r3, #4]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f000 f8d6 	bl	8001f08 <apb1_clk_set>

	apb2_clk_set(p->apb2_prescalar);
 8001d5c:	4b11      	ldr	r3, [pc, #68]	@ (8001da4 <clock_init+0x64>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	795b      	ldrb	r3, [r3, #5]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f000 f8ea 	bl	8001f3c <apb2_clk_set>

	pll_clk_config(p->pll_clock_source,p->pll_input_clock_multiplier);
 8001d68:	4b0e      	ldr	r3, [pc, #56]	@ (8001da4 <clock_init+0x64>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	789a      	ldrb	r2, [r3, #2]
 8001d6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001da4 <clock_init+0x64>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	785b      	ldrb	r3, [r3, #1]
 8001d74:	4619      	mov	r1, r3
 8001d76:	4610      	mov	r0, r2
 8001d78:	f000 f882 	bl	8001e80 <pll_clk_config>

	system_clock_set(p->system_clock_source);
 8001d7c:	4b09      	ldr	r3, [pc, #36]	@ (8001da4 <clock_init+0x64>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	4618      	mov	r0, r3
 8001d84:	f000 f812 	bl	8001dac <system_clock_set>

	ahb_peripheral_clock_en(AHB_PERIPHERAL_CLOCK_EN);
 8001d88:	2001      	movs	r0, #1
 8001d8a:	f000 f915 	bl	8001fb8 <ahb_peripheral_clock_en>

	apb2_peripheral_clock_en(APB2_PERIPHERAL_CLOCK_EN);
 8001d8e:	f641 201d 	movw	r0, #6685	@ 0x1a1d
 8001d92:	f000 f8ed 	bl	8001f70 <apb2_peripheral_clock_en>

	apb1_peripheral_clock_en(APB1_PERIPHERAL_CLOCK_EN);
 8001d96:	4804      	ldr	r0, [pc, #16]	@ (8001da8 <clock_init+0x68>)
 8001d98:	f000 f8fc 	bl	8001f94 <apb1_peripheral_clock_en>

	lsi_clock_en();
 8001d9c:	f000 f9da 	bl	8002154 <lsi_clock_en>

}
 8001da0:	bf00      	nop
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	20000008 	.word	0x20000008
 8001da8:	02420000 	.word	0x02420000

08001dac <system_clock_set>:
** Returned value:	Current Source of the system Clock
**
*****************************************************************************/

uint8_t system_clock_set(clock_source_e source)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b085      	sub	sp, #20
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4603      	mov	r3, r0
 8001db4:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = HSI;
 8001db6:	2300      	movs	r3, #0
 8001db8:	73fb      	strb	r3, [r7, #15]
	if (source == HSE)
 8001dba:	79fb      	ldrb	r3, [r7, #7]
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d11f      	bne.n	8001e00 <system_clock_set+0x54>
	{
		RCC->CR |= HSE_ON;
 8001dc0:	4b2e      	ldr	r3, [pc, #184]	@ (8001e7c <system_clock_set+0xd0>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a2d      	ldr	r2, [pc, #180]	@ (8001e7c <system_clock_set+0xd0>)
 8001dc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dca:	6013      	str	r3, [r2, #0]
		while (!IS_HSE_READY())
 8001dcc:	bf00      	nop
 8001dce:	4b2b      	ldr	r3, [pc, #172]	@ (8001e7c <system_clock_set+0xd0>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d0f9      	beq.n	8001dce <system_clock_set+0x22>
		{
			;
		}
		RCC->CFGR &= ~(3 << 0);
 8001dda:	4b28      	ldr	r3, [pc, #160]	@ (8001e7c <system_clock_set+0xd0>)
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	4a27      	ldr	r2, [pc, #156]	@ (8001e7c <system_clock_set+0xd0>)
 8001de0:	f023 0303 	bic.w	r3, r3, #3
 8001de4:	6053      	str	r3, [r2, #4]
		RCC->CFGR |= HSE;
 8001de6:	4b25      	ldr	r3, [pc, #148]	@ (8001e7c <system_clock_set+0xd0>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	4a24      	ldr	r2, [pc, #144]	@ (8001e7c <system_clock_set+0xd0>)
 8001dec:	f043 0301 	orr.w	r3, r3, #1
 8001df0:	6053      	str	r3, [r2, #4]
		RCC->CR &= ~(1 << 0);
 8001df2:	4b22      	ldr	r3, [pc, #136]	@ (8001e7c <system_clock_set+0xd0>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a21      	ldr	r2, [pc, #132]	@ (8001e7c <system_clock_set+0xd0>)
 8001df8:	f023 0301 	bic.w	r3, r3, #1
 8001dfc:	6013      	str	r3, [r2, #0]
 8001dfe:	e037      	b.n	8001e70 <system_clock_set+0xc4>
	}
	else if (source == HSI)
 8001e00:	79fb      	ldrb	r3, [r7, #7]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d117      	bne.n	8001e36 <system_clock_set+0x8a>
	{
		RCC->CR |= HSI_ON;
 8001e06:	4b1d      	ldr	r3, [pc, #116]	@ (8001e7c <system_clock_set+0xd0>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a1c      	ldr	r2, [pc, #112]	@ (8001e7c <system_clock_set+0xd0>)
 8001e0c:	f043 0301 	orr.w	r3, r3, #1
 8001e10:	6013      	str	r3, [r2, #0]
		while (!IS_HSI_READY())
 8001e12:	bf00      	nop
 8001e14:	4b19      	ldr	r3, [pc, #100]	@ (8001e7c <system_clock_set+0xd0>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f003 0302 	and.w	r3, r3, #2
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d0f9      	beq.n	8001e14 <system_clock_set+0x68>
		{
			;
		}
		RCC->CFGR &= ~(3 << 0);
 8001e20:	4b16      	ldr	r3, [pc, #88]	@ (8001e7c <system_clock_set+0xd0>)
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	4a15      	ldr	r2, [pc, #84]	@ (8001e7c <system_clock_set+0xd0>)
 8001e26:	f023 0303 	bic.w	r3, r3, #3
 8001e2a:	6053      	str	r3, [r2, #4]
		RCC->CFGR |= HSI;
 8001e2c:	4b13      	ldr	r3, [pc, #76]	@ (8001e7c <system_clock_set+0xd0>)
 8001e2e:	4a13      	ldr	r2, [pc, #76]	@ (8001e7c <system_clock_set+0xd0>)
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	6053      	str	r3, [r2, #4]
 8001e34:	e01c      	b.n	8001e70 <system_clock_set+0xc4>
	}
	else if (source == PLL)
 8001e36:	79fb      	ldrb	r3, [r7, #7]
 8001e38:	2b02      	cmp	r3, #2
 8001e3a:	d119      	bne.n	8001e70 <system_clock_set+0xc4>
	{
		RCC->CR |= PLL_ON;
 8001e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001e7c <system_clock_set+0xd0>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a0e      	ldr	r2, [pc, #56]	@ (8001e7c <system_clock_set+0xd0>)
 8001e42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e46:	6013      	str	r3, [r2, #0]
		while (!IS_PLL_READY())
 8001e48:	bf00      	nop
 8001e4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e7c <system_clock_set+0xd0>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d0f9      	beq.n	8001e4a <system_clock_set+0x9e>
		{
			;
		}
		//RCC->CFGR &= ~(3 << 0);
		RCC->CFGR |= PLL;
 8001e56:	4b09      	ldr	r3, [pc, #36]	@ (8001e7c <system_clock_set+0xd0>)
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	4a08      	ldr	r2, [pc, #32]	@ (8001e7c <system_clock_set+0xd0>)
 8001e5c:	f043 0302 	orr.w	r3, r3, #2
 8001e60:	6053      	str	r3, [r2, #4]
		while ((RCC->CFGR & (3 << 2)) != 8);
 8001e62:	bf00      	nop
 8001e64:	4b05      	ldr	r3, [pc, #20]	@ (8001e7c <system_clock_set+0xd0>)
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f003 030c 	and.w	r3, r3, #12
 8001e6c:	2b08      	cmp	r3, #8
 8001e6e:	d1f9      	bne.n	8001e64 <system_clock_set+0xb8>
		//RCC->CR &= ~(1 << 0);

	}
	return temp;
 8001e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3714      	adds	r7, #20
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bc80      	pop	{r7}
 8001e7a:	4770      	bx	lr
 8001e7c:	40021000 	.word	0x40021000

08001e80 <pll_clk_config>:
**
** Returned value:		status of the function (healthy or error)
**
*****************************************************************************/
uint8_t pll_clk_config(pll_entry_clock_source_e source,pll_input_multiplier_e multiplication_factor)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	4603      	mov	r3, r0
 8001e88:	460a      	mov	r2, r1
 8001e8a:	71fb      	strb	r3, [r7, #7]
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	71bb      	strb	r3, [r7, #6]
	 RCC->CFGR &= ~(0xF << 18);
 8001e90:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed0 <pll_clk_config+0x50>)
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	4a0e      	ldr	r2, [pc, #56]	@ (8001ed0 <pll_clk_config+0x50>)
 8001e96:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 8001e9a:	6053      	str	r3, [r2, #4]
	 RCC->CFGR |= (multiplication_factor << 18);
 8001e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed0 <pll_clk_config+0x50>)
 8001e9e:	685a      	ldr	r2, [r3, #4]
 8001ea0:	79bb      	ldrb	r3, [r7, #6]
 8001ea2:	049b      	lsls	r3, r3, #18
 8001ea4:	490a      	ldr	r1, [pc, #40]	@ (8001ed0 <pll_clk_config+0x50>)
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	604b      	str	r3, [r1, #4]
	 RCC->CFGR &= ~(1 << 16);
 8001eaa:	4b09      	ldr	r3, [pc, #36]	@ (8001ed0 <pll_clk_config+0x50>)
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	4a08      	ldr	r2, [pc, #32]	@ (8001ed0 <pll_clk_config+0x50>)
 8001eb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001eb4:	6053      	str	r3, [r2, #4]
	 RCC->CFGR |= source;
 8001eb6:	4b06      	ldr	r3, [pc, #24]	@ (8001ed0 <pll_clk_config+0x50>)
 8001eb8:	685a      	ldr	r2, [r3, #4]
 8001eba:	79fb      	ldrb	r3, [r7, #7]
 8001ebc:	4904      	ldr	r1, [pc, #16]	@ (8001ed0 <pll_clk_config+0x50>)
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	604b      	str	r3, [r1, #4]
     return 1;
 8001ec2:	2301      	movs	r3, #1
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	40021000 	.word	0x40021000

08001ed4 <ahb_clk_set>:
**
*****************************************************************************/


void ahb_clk_set(ahb_prescalar_option_e factor)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	4603      	mov	r3, r0
 8001edc:	71fb      	strb	r3, [r7, #7]
	RCC->CFGR &= ~(0xF << AHB_CLOCK_PRESCALAR_OFFSET);
 8001ede:	4b09      	ldr	r3, [pc, #36]	@ (8001f04 <ahb_clk_set+0x30>)
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	4a08      	ldr	r2, [pc, #32]	@ (8001f04 <ahb_clk_set+0x30>)
 8001ee4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001ee8:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= (factor << AHB_CLOCK_PRESCALAR_OFFSET);
 8001eea:	4b06      	ldr	r3, [pc, #24]	@ (8001f04 <ahb_clk_set+0x30>)
 8001eec:	685a      	ldr	r2, [r3, #4]
 8001eee:	79fb      	ldrb	r3, [r7, #7]
 8001ef0:	011b      	lsls	r3, r3, #4
 8001ef2:	4904      	ldr	r1, [pc, #16]	@ (8001f04 <ahb_clk_set+0x30>)
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	604b      	str	r3, [r1, #4]
}
 8001ef8:	bf00      	nop
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bc80      	pop	{r7}
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	40021000 	.word	0x40021000

08001f08 <apb1_clk_set>:
**
** Returned value:		void
**
*****************************************************************************/
void apb1_clk_set(apbx_prescalar_options_e factor)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	71fb      	strb	r3, [r7, #7]
	RCC->CFGR &= ~(0x7 << APB1_CLOCK_PRESCALAR_OFFSET);
 8001f12:	4b09      	ldr	r3, [pc, #36]	@ (8001f38 <apb1_clk_set+0x30>)
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	4a08      	ldr	r2, [pc, #32]	@ (8001f38 <apb1_clk_set+0x30>)
 8001f18:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001f1c:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= (factor << APB1_CLOCK_PRESCALAR_OFFSET);
 8001f1e:	4b06      	ldr	r3, [pc, #24]	@ (8001f38 <apb1_clk_set+0x30>)
 8001f20:	685a      	ldr	r2, [r3, #4]
 8001f22:	79fb      	ldrb	r3, [r7, #7]
 8001f24:	021b      	lsls	r3, r3, #8
 8001f26:	4904      	ldr	r1, [pc, #16]	@ (8001f38 <apb1_clk_set+0x30>)
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	604b      	str	r3, [r1, #4]
}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bc80      	pop	{r7}
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	40021000 	.word	0x40021000

08001f3c <apb2_clk_set>:
**
** Returned value:		void
**
*****************************************************************************/
void apb2_clk_set(apbx_prescalar_options_e factor)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	4603      	mov	r3, r0
 8001f44:	71fb      	strb	r3, [r7, #7]
	RCC->CFGR &= ~(0xF << APB2_CLOCK_PRESCALAR_OFFSET);
 8001f46:	4b09      	ldr	r3, [pc, #36]	@ (8001f6c <apb2_clk_set+0x30>)
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	4a08      	ldr	r2, [pc, #32]	@ (8001f6c <apb2_clk_set+0x30>)
 8001f4c:	f423 43f0 	bic.w	r3, r3, #30720	@ 0x7800
 8001f50:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= (factor << APB2_CLOCK_PRESCALAR_OFFSET);
 8001f52:	4b06      	ldr	r3, [pc, #24]	@ (8001f6c <apb2_clk_set+0x30>)
 8001f54:	685a      	ldr	r2, [r3, #4]
 8001f56:	79fb      	ldrb	r3, [r7, #7]
 8001f58:	02db      	lsls	r3, r3, #11
 8001f5a:	4904      	ldr	r1, [pc, #16]	@ (8001f6c <apb2_clk_set+0x30>)
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	604b      	str	r3, [r1, #4]
}
 8001f60:	bf00      	nop
 8001f62:	370c      	adds	r7, #12
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bc80      	pop	{r7}
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	40021000 	.word	0x40021000

08001f70 <apb2_peripheral_clock_en>:
**
** Returned value:		void
**
*****************************************************************************/
void apb2_peripheral_clock_en(uint32_t clock_en_parameter)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
	RCC->APB2ENR |= clock_en_parameter;
 8001f78:	4b05      	ldr	r3, [pc, #20]	@ (8001f90 <apb2_peripheral_clock_en+0x20>)
 8001f7a:	699a      	ldr	r2, [r3, #24]
 8001f7c:	4904      	ldr	r1, [pc, #16]	@ (8001f90 <apb2_peripheral_clock_en+0x20>)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	618b      	str	r3, [r1, #24]
}
 8001f84:	bf00      	nop
 8001f86:	370c      	adds	r7, #12
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bc80      	pop	{r7}
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	40021000 	.word	0x40021000

08001f94 <apb1_peripheral_clock_en>:
**
** Returned value:		void
**
*****************************************************************************/
void apb1_peripheral_clock_en(uint32_t clock_en_parameter)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
	RCC->APB1ENR |= clock_en_parameter;
 8001f9c:	4b05      	ldr	r3, [pc, #20]	@ (8001fb4 <apb1_peripheral_clock_en+0x20>)
 8001f9e:	69da      	ldr	r2, [r3, #28]
 8001fa0:	4904      	ldr	r1, [pc, #16]	@ (8001fb4 <apb1_peripheral_clock_en+0x20>)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	61cb      	str	r3, [r1, #28]
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bc80      	pop	{r7}
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	40021000 	.word	0x40021000

08001fb8 <ahb_peripheral_clock_en>:


void ahb_peripheral_clock_en(uint32_t clock_en_parameter)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
	RCC->AHBENR |= clock_en_parameter;
 8001fc0:	4b05      	ldr	r3, [pc, #20]	@ (8001fd8 <ahb_peripheral_clock_en+0x20>)
 8001fc2:	695a      	ldr	r2, [r3, #20]
 8001fc4:	4904      	ldr	r1, [pc, #16]	@ (8001fd8 <ahb_peripheral_clock_en+0x20>)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	614b      	str	r3, [r1, #20]
}
 8001fcc:	bf00      	nop
 8001fce:	370c      	adds	r7, #12
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bc80      	pop	{r7}
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	40021000 	.word	0x40021000

08001fdc <apb_get_clock>:
**
** Returned value:		Clock Frequency
**
*****************************************************************************/
uint32_t apb_get_clock(uint8_t apb)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b088      	sub	sp, #32
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	71fb      	strb	r3, [r7, #7]
	uint8_t clock_source;
	uint32_t sysclk, temp, ahbp, apbp;

	clock_source = ((RCC->CFGR >> 2) & 0x03);
 8001fe6:	4b36      	ldr	r3, [pc, #216]	@ (80020c0 <apb_get_clock+0xe4>)
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	089b      	lsrs	r3, r3, #2
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	f003 0303 	and.w	r3, r3, #3
 8001ff2:	74fb      	strb	r3, [r7, #19]
	if (clock_source == SYSCLK_SOURCE_HSI)
 8001ff4:	7cfb      	ldrb	r3, [r7, #19]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d102      	bne.n	8002000 <apb_get_clock+0x24>
	{
		sysclk = 8000000;
 8001ffa:	4b32      	ldr	r3, [pc, #200]	@ (80020c4 <apb_get_clock+0xe8>)
 8001ffc:	61fb      	str	r3, [r7, #28]
 8001ffe:	e011      	b.n	8002024 <apb_get_clock+0x48>
	}
	else if (clock_source == SYSCLK_SOURCE_HSE)
 8002000:	7cfb      	ldrb	r3, [r7, #19]
 8002002:	2b01      	cmp	r3, #1
 8002004:	d102      	bne.n	800200c <apb_get_clock+0x30>
	{
		sysclk = 8000000;
 8002006:	4b2f      	ldr	r3, [pc, #188]	@ (80020c4 <apb_get_clock+0xe8>)
 8002008:	61fb      	str	r3, [r7, #28]
 800200a:	e00b      	b.n	8002024 <apb_get_clock+0x48>
	}
	else if (clock_source == SYSCLK_SOURCE_PLL)
 800200c:	7cfb      	ldrb	r3, [r7, #19]
 800200e:	2b02      	cmp	r3, #2
 8002010:	d103      	bne.n	800201a <apb_get_clock+0x3e>
	{
		sysclk = get_pll_clock();
 8002012:	f000 f85d 	bl	80020d0 <get_pll_clock>
 8002016:	61f8      	str	r0, [r7, #28]
 8002018:	e004      	b.n	8002024 <apb_get_clock+0x48>
	}
	else if (clock_source == SYSCLK_SOURCE_PLL_R)
 800201a:	7cfb      	ldrb	r3, [r7, #19]
 800201c:	2b03      	cmp	r3, #3
 800201e:	d101      	bne.n	8002024 <apb_get_clock+0x48>
	{
		sysclk = 1; // study this and write the function for it.
 8002020:	2301      	movs	r3, #1
 8002022:	61fb      	str	r3, [r7, #28]
	}

	/*
	 * Get AHB Prescalar Value
	 */
	temp = (RCC->CFGR >> 4) & 0xF;
 8002024:	4b26      	ldr	r3, [pc, #152]	@ (80020c0 <apb_get_clock+0xe4>)
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	091b      	lsrs	r3, r3, #4
 800202a:	f003 030f 	and.w	r3, r3, #15
 800202e:	60fb      	str	r3, [r7, #12]
	if (temp < 8)
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2b07      	cmp	r3, #7
 8002034:	d802      	bhi.n	800203c <apb_get_clock+0x60>
	{
		ahbp = 1;
 8002036:	2301      	movs	r3, #1
 8002038:	61bb      	str	r3, [r7, #24]
 800203a:	e005      	b.n	8002048 <apb_get_clock+0x6c>
	}
	else
	{
		ahbp = ahb_prescaler_1[temp - 8];
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	3b08      	subs	r3, #8
 8002040:	4a21      	ldr	r2, [pc, #132]	@ (80020c8 <apb_get_clock+0xec>)
 8002042:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002046:	61bb      	str	r3, [r7, #24]
	}

	/*
	 * Get APB1 Prescalar Value
	 */
	if (apb == APB1)
 8002048:	79fb      	ldrb	r3, [r7, #7]
 800204a:	2b01      	cmp	r3, #1
 800204c:	d114      	bne.n	8002078 <apb_get_clock+0x9c>
	{
		temp = ((RCC->CFGR >> 10) && 0x7);
 800204e:	4b1c      	ldr	r3, [pc, #112]	@ (80020c0 <apb_get_clock+0xe4>)
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	0a9b      	lsrs	r3, r3, #10
 8002054:	2b00      	cmp	r3, #0
 8002056:	bf14      	ite	ne
 8002058:	2301      	movne	r3, #1
 800205a:	2300      	moveq	r3, #0
 800205c:	b2db      	uxtb	r3, r3
 800205e:	60fb      	str	r3, [r7, #12]
		if (temp < 4)
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	2b03      	cmp	r3, #3
 8002064:	d802      	bhi.n	800206c <apb_get_clock+0x90>
		{
			apbp = 1;
 8002066:	2301      	movs	r3, #1
 8002068:	617b      	str	r3, [r7, #20]
 800206a:	e005      	b.n	8002078 <apb_get_clock+0x9c>
		}
		else
		{
			apbp = apb_prescaler_1[temp-4];
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	3b04      	subs	r3, #4
 8002070:	4a16      	ldr	r2, [pc, #88]	@ (80020cc <apb_get_clock+0xf0>)
 8002072:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002076:	617b      	str	r3, [r7, #20]
	}

	/*
	 * get APB2 Prescalar Value
	 */
	if (apb == APB2)
 8002078:	79fb      	ldrb	r3, [r7, #7]
 800207a:	2b02      	cmp	r3, #2
 800207c:	d114      	bne.n	80020a8 <apb_get_clock+0xcc>
	{
		temp = ((RCC->CFGR >> 13) && 0x7);
 800207e:	4b10      	ldr	r3, [pc, #64]	@ (80020c0 <apb_get_clock+0xe4>)
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	0b5b      	lsrs	r3, r3, #13
 8002084:	2b00      	cmp	r3, #0
 8002086:	bf14      	ite	ne
 8002088:	2301      	movne	r3, #1
 800208a:	2300      	moveq	r3, #0
 800208c:	b2db      	uxtb	r3, r3
 800208e:	60fb      	str	r3, [r7, #12]
		if (temp < 4)
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	2b03      	cmp	r3, #3
 8002094:	d802      	bhi.n	800209c <apb_get_clock+0xc0>
		{
			apbp = 1;
 8002096:	2301      	movs	r3, #1
 8002098:	617b      	str	r3, [r7, #20]
 800209a:	e005      	b.n	80020a8 <apb_get_clock+0xcc>
		}
		else
		{
			apbp = apb_prescaler_1[temp-4];
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	3b04      	subs	r3, #4
 80020a0:	4a0a      	ldr	r2, [pc, #40]	@ (80020cc <apb_get_clock+0xf0>)
 80020a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80020a6:	617b      	str	r3, [r7, #20]
		}
	}
	return (sysclk / ahbp / apbp);
 80020a8:	69fa      	ldr	r2, [r7, #28]
 80020aa:	69bb      	ldr	r3, [r7, #24]
 80020ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	fbb2 f3f3 	udiv	r3, r2, r3

}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3720      	adds	r7, #32
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	40021000 	.word	0x40021000
 80020c4:	007a1200 	.word	0x007a1200
 80020c8:	2000000c 	.word	0x2000000c
 80020cc:	2000001c 	.word	0x2000001c

080020d0 <get_pll_clock>:




uint32_t get_pll_clock(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
	// PLL input Clock source
	// If PLL input clock source is HSE then check PLLXTRE in Register
	uint8_t clock_source = ( (RCC->CFGR >> 16) & 0x01);
 80020d6:	4b1b      	ldr	r3, [pc, #108]	@ (8002144 <get_pll_clock+0x74>)
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	0c1b      	lsrs	r3, r3, #16
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	f003 0301 	and.w	r3, r3, #1
 80020e2:	72fb      	strb	r3, [r7, #11]
	uint32_t multipliation_factor = ( (RCC->CFGR >> 18) & 0x0F);
 80020e4:	4b17      	ldr	r3, [pc, #92]	@ (8002144 <get_pll_clock+0x74>)
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	0c9b      	lsrs	r3, r3, #18
 80020ea:	f003 030f 	and.w	r3, r3, #15
 80020ee:	607b      	str	r3, [r7, #4]
	uint32_t hse_pll_divider = ( (RCC->CFGR >> 17) & 0x01);
 80020f0:	4b14      	ldr	r3, [pc, #80]	@ (8002144 <get_pll_clock+0x74>)
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	0c5b      	lsrs	r3, r3, #17
 80020f6:	f003 0301 	and.w	r3, r3, #1
 80020fa:	603b      	str	r3, [r7, #0]
	uint32_t pll_out_clk = 0;
 80020fc:	2300      	movs	r3, #0
 80020fe:	60fb      	str	r3, [r7, #12]
	if (clock_source == PLL_HSI_DIV_2)
 8002100:	7afb      	ldrb	r3, [r7, #11]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d109      	bne.n	800211a <get_pll_clock+0x4a>
	{
		pll_out_clk =  ( (HSI_INPUT / 2) * pll_multiplier[multipliation_factor]);
 8002106:	4a10      	ldr	r2, [pc, #64]	@ (8002148 <get_pll_clock+0x78>)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	4413      	add	r3, r2
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	461a      	mov	r2, r3
 8002110:	4b0e      	ldr	r3, [pc, #56]	@ (800214c <get_pll_clock+0x7c>)
 8002112:	fb02 f303 	mul.w	r3, r2, r3
 8002116:	60fb      	str	r3, [r7, #12]
 8002118:	e00e      	b.n	8002138 <get_pll_clock+0x68>
	}
	else if (clock_source == PLL_HSE)
 800211a:	7afb      	ldrb	r3, [r7, #11]
 800211c:	2b01      	cmp	r3, #1
 800211e:	d10b      	bne.n	8002138 <get_pll_clock+0x68>
	{
		pll_out_clk =  ( ( (HSE_INPUT) / (hse_pll_divider + 1) ) * pll_multiplier[multipliation_factor]);
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	3301      	adds	r3, #1
 8002124:	4a0a      	ldr	r2, [pc, #40]	@ (8002150 <get_pll_clock+0x80>)
 8002126:	fbb2 f3f3 	udiv	r3, r2, r3
 800212a:	4907      	ldr	r1, [pc, #28]	@ (8002148 <get_pll_clock+0x78>)
 800212c:	687a      	ldr	r2, [r7, #4]
 800212e:	440a      	add	r2, r1
 8002130:	7812      	ldrb	r2, [r2, #0]
 8002132:	fb02 f303 	mul.w	r3, r2, r3
 8002136:	60fb      	str	r3, [r7, #12]
	}
	return pll_out_clk;
 8002138:	68fb      	ldr	r3, [r7, #12]
}
 800213a:	4618      	mov	r0, r3
 800213c:	3714      	adds	r7, #20
 800213e:	46bd      	mov	sp, r7
 8002140:	bc80      	pop	{r7}
 8002142:	4770      	bx	lr
 8002144:	40021000 	.word	0x40021000
 8002148:	20000024 	.word	0x20000024
 800214c:	003d0900 	.word	0x003d0900
 8002150:	007a1200 	.word	0x007a1200

08002154 <lsi_clock_en>:

void lsi_clock_en(void)
{
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0
	RCC->CSR |= (1 << LSI_CLOCK_EN_BIT_POSITION_CSR);
 8002158:	4b08      	ldr	r3, [pc, #32]	@ (800217c <lsi_clock_en+0x28>)
 800215a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800215c:	4a07      	ldr	r2, [pc, #28]	@ (800217c <lsi_clock_en+0x28>)
 800215e:	f043 0301 	orr.w	r3, r3, #1
 8002162:	6253      	str	r3, [r2, #36]	@ 0x24
	while(!(RCC->CSR & IS_LSI_CLOCK_READY)){;}
 8002164:	bf00      	nop
 8002166:	4b05      	ldr	r3, [pc, #20]	@ (800217c <lsi_clock_en+0x28>)
 8002168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800216a:	f003 0302 	and.w	r3, r3, #2
 800216e:	2b00      	cmp	r3, #0
 8002170:	d0f9      	beq.n	8002166 <lsi_clock_en+0x12>
}
 8002172:	bf00      	nop
 8002174:	bf00      	nop
 8002176:	46bd      	mov	sp, r7
 8002178:	bc80      	pop	{r7}
 800217a:	4770      	bx	lr
 800217c:	40021000 	.word	0x40021000

08002180 <io_port>:

#define LED_ON() 			io_set_out(IO_TEST_LED, OUT_STATE_LOW);
#define LED_OFF() 			io_set_out(IO_TEST_LED, OUT_STATE_HIGH);

static uint8_t io_port(io_e io)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	4603      	mov	r3, r0
 8002188:	71fb      	strb	r3, [r7, #7]
    return (io & IO_PORT_MASK) >> IO_PORT_OFFSET;
 800218a:	79fb      	ldrb	r3, [r7, #7]
 800218c:	091b      	lsrs	r3, r3, #4
 800218e:	b2db      	uxtb	r3, r3
 8002190:	f003 0303 	and.w	r3, r3, #3
 8002194:	b2db      	uxtb	r3, r3
}
 8002196:	4618      	mov	r0, r3
 8002198:	370c      	adds	r7, #12
 800219a:	46bd      	mov	sp, r7
 800219c:	bc80      	pop	{r7}
 800219e:	4770      	bx	lr

080021a0 <io_pin_bit>:

static uint8_t io_pin_bit(gpio_pins io)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b083      	sub	sp, #12
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	4603      	mov	r3, r0
 80021a8:	71fb      	strb	r3, [r7, #7]
    return io & IO_PIN_MASK;
 80021aa:	79fb      	ldrb	r3, [r7, #7]
 80021ac:	f003 030f 	and.w	r3, r3, #15
 80021b0:	b2db      	uxtb	r3, r3
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	370c      	adds	r7, #12
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bc80      	pop	{r7}
 80021ba:	4770      	bx	lr

080021bc <io_init>:
	}
}


void io_init(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
	for (io_e io = P0_2; io <= ARRAY_SIZE(io_initial_config);io++)
 80021c2:	2302      	movs	r3, #2
 80021c4:	71fb      	strb	r3, [r7, #7]
 80021c6:	e00d      	b.n	80021e4 <io_init+0x28>
	{
		io_config(io,&io_initial_config[io]);
 80021c8:	79fa      	ldrb	r2, [r7, #7]
 80021ca:	4613      	mov	r3, r2
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	4413      	add	r3, r2
 80021d0:	4a08      	ldr	r2, [pc, #32]	@ (80021f4 <io_init+0x38>)
 80021d2:	441a      	add	r2, r3
 80021d4:	79fb      	ldrb	r3, [r7, #7]
 80021d6:	4611      	mov	r1, r2
 80021d8:	4618      	mov	r0, r3
 80021da:	f000 f80d 	bl	80021f8 <io_config>
	for (io_e io = P0_2; io <= ARRAY_SIZE(io_initial_config);io++)
 80021de:	79fb      	ldrb	r3, [r7, #7]
 80021e0:	3301      	adds	r3, #1
 80021e2:	71fb      	strb	r3, [r7, #7]
 80021e4:	79fb      	ldrb	r3, [r7, #7]
 80021e6:	2b30      	cmp	r3, #48	@ 0x30
 80021e8:	d9ee      	bls.n	80021c8 <io_init+0xc>
	}
}
 80021ea:	bf00      	nop
 80021ec:	bf00      	nop
 80021ee:	3708      	adds	r7, #8
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	20000034 	.word	0x20000034

080021f8 <io_config>:

void io_config(io_e io, io_configuration *config)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	4603      	mov	r3, r0
 8002200:	6039      	str	r1, [r7, #0]
 8002202:	71fb      	strb	r3, [r7, #7]
	io_set_io_mode(io,config->mode,config->config,config->pupd);
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	7819      	ldrb	r1, [r3, #0]
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	785a      	ldrb	r2, [r3, #1]
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	789b      	ldrb	r3, [r3, #2]
 8002210:	79f8      	ldrb	r0, [r7, #7]
 8002212:	f000 f805 	bl	8002220 <io_set_io_mode>
}
 8002216:	bf00      	nop
 8002218:	3708      	adds	r7, #8
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
	...

08002220 <io_set_io_mode>:

void io_set_io_mode(io_e io, io_mode_e mode, io_config_e config,io_pull_up_down_e pupd)
{
 8002220:	b590      	push	{r4, r7, lr}
 8002222:	b085      	sub	sp, #20
 8002224:	af00      	add	r7, sp, #0
 8002226:	4604      	mov	r4, r0
 8002228:	4608      	mov	r0, r1
 800222a:	4611      	mov	r1, r2
 800222c:	461a      	mov	r2, r3
 800222e:	4623      	mov	r3, r4
 8002230:	71fb      	strb	r3, [r7, #7]
 8002232:	4603      	mov	r3, r0
 8002234:	71bb      	strb	r3, [r7, #6]
 8002236:	460b      	mov	r3, r1
 8002238:	717b      	strb	r3, [r7, #5]
 800223a:	4613      	mov	r3, r2
 800223c:	713b      	strb	r3, [r7, #4]
	pin = io_pin_bit(io);
 800223e:	79fb      	ldrb	r3, [r7, #7]
 8002240:	4618      	mov	r0, r3
 8002242:	f7ff ffad 	bl	80021a0 <io_pin_bit>
 8002246:	4603      	mov	r3, r0
 8002248:	461a      	mov	r2, r3
 800224a:	4b3c      	ldr	r3, [pc, #240]	@ (800233c <io_set_io_mode+0x11c>)
 800224c:	701a      	strb	r2, [r3, #0]
	gpio_regdef_t *Port = (gpio_regdef_t*)(GPIO_BASEADDR + (io_port(io)*0x400));
 800224e:	79fb      	ldrb	r3, [r7, #7]
 8002250:	4618      	mov	r0, r3
 8002252:	f7ff ff95 	bl	8002180 <io_port>
 8002256:	4603      	mov	r3, r0
 8002258:	029b      	lsls	r3, r3, #10
 800225a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800225e:	f503 3384 	add.w	r3, r3, #67584	@ 0x10800
 8002262:	60fb      	str	r3, [r7, #12]
	if(config == CONFIG_INPUT_WITH_PULLUP_PULLDOWN)
 8002264:	797b      	ldrb	r3, [r7, #5]
 8002266:	2b02      	cmp	r3, #2
 8002268:	d11b      	bne.n	80022a2 <io_set_io_mode+0x82>
	{
		if (pupd == PULL_UP)
 800226a:	793b      	ldrb	r3, [r7, #4]
 800226c:	2b01      	cmp	r3, #1
 800226e:	d10a      	bne.n	8002286 <io_set_io_mode+0x66>
		{
			Port->ODR |= (1 << pin);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	68db      	ldr	r3, [r3, #12]
 8002274:	4a31      	ldr	r2, [pc, #196]	@ (800233c <io_set_io_mode+0x11c>)
 8002276:	7812      	ldrb	r2, [r2, #0]
 8002278:	4611      	mov	r1, r2
 800227a:	2201      	movs	r2, #1
 800227c:	408a      	lsls	r2, r1
 800227e:	431a      	orrs	r2, r3
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	60da      	str	r2, [r3, #12]
 8002284:	e00d      	b.n	80022a2 <io_set_io_mode+0x82>
		}
		else if (pupd == PULL_DOWN)
 8002286:	793b      	ldrb	r3, [r7, #4]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d10a      	bne.n	80022a2 <io_set_io_mode+0x82>
		{
			Port->ODR &= ~(1 << pin);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	4a2a      	ldr	r2, [pc, #168]	@ (800233c <io_set_io_mode+0x11c>)
 8002292:	7812      	ldrb	r2, [r2, #0]
 8002294:	4611      	mov	r1, r2
 8002296:	2201      	movs	r2, #1
 8002298:	408a      	lsls	r2, r1
 800229a:	43d2      	mvns	r2, r2
 800229c:	401a      	ands	r2, r3
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	60da      	str	r2, [r3, #12]
		}
	}
	if (pin < 8)
 80022a2:	4b26      	ldr	r3, [pc, #152]	@ (800233c <io_set_io_mode+0x11c>)
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	2b07      	cmp	r3, #7
 80022a8:	d81e      	bhi.n	80022e8 <io_set_io_mode+0xc8>
	{
		Port->CRL &= ~(0xF << PIN_MODE_MASK);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a23      	ldr	r2, [pc, #140]	@ (800233c <io_set_io_mode+0x11c>)
 80022b0:	7812      	ldrb	r2, [r2, #0]
 80022b2:	0092      	lsls	r2, r2, #2
 80022b4:	210f      	movs	r1, #15
 80022b6:	fa01 f202 	lsl.w	r2, r1, r2
 80022ba:	43d2      	mvns	r2, r2
 80022bc:	401a      	ands	r2, r3
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	601a      	str	r2, [r3, #0]
		Port->CRL |= (mode << PIN_MODE_MASK) | (config << (PIN_MODE_MASK + 2));
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	79b9      	ldrb	r1, [r7, #6]
 80022c8:	4a1c      	ldr	r2, [pc, #112]	@ (800233c <io_set_io_mode+0x11c>)
 80022ca:	7812      	ldrb	r2, [r2, #0]
 80022cc:	0092      	lsls	r2, r2, #2
 80022ce:	4091      	lsls	r1, r2
 80022d0:	7978      	ldrb	r0, [r7, #5]
 80022d2:	4a1a      	ldr	r2, [pc, #104]	@ (800233c <io_set_io_mode+0x11c>)
 80022d4:	7812      	ldrb	r2, [r2, #0]
 80022d6:	0092      	lsls	r2, r2, #2
 80022d8:	3202      	adds	r2, #2
 80022da:	fa00 f202 	lsl.w	r2, r0, r2
 80022de:	430a      	orrs	r2, r1
 80022e0:	431a      	orrs	r2, r3
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	601a      	str	r2, [r3, #0]
	{
		pin %= 8;
		Port->CRH &= ~(0xF << PIN_MODE_MASK);
		Port->CRH |= (mode << PIN_MODE_MASK) | (config << (PIN_MODE_MASK+2));
	}
}
 80022e6:	e024      	b.n	8002332 <io_set_io_mode+0x112>
		pin %= 8;
 80022e8:	4b14      	ldr	r3, [pc, #80]	@ (800233c <io_set_io_mode+0x11c>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	f003 0307 	and.w	r3, r3, #7
 80022f0:	b2da      	uxtb	r2, r3
 80022f2:	4b12      	ldr	r3, [pc, #72]	@ (800233c <io_set_io_mode+0x11c>)
 80022f4:	701a      	strb	r2, [r3, #0]
		Port->CRH &= ~(0xF << PIN_MODE_MASK);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	4a10      	ldr	r2, [pc, #64]	@ (800233c <io_set_io_mode+0x11c>)
 80022fc:	7812      	ldrb	r2, [r2, #0]
 80022fe:	0092      	lsls	r2, r2, #2
 8002300:	210f      	movs	r1, #15
 8002302:	fa01 f202 	lsl.w	r2, r1, r2
 8002306:	43d2      	mvns	r2, r2
 8002308:	401a      	ands	r2, r3
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	605a      	str	r2, [r3, #4]
		Port->CRH |= (mode << PIN_MODE_MASK) | (config << (PIN_MODE_MASK+2));
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	79b9      	ldrb	r1, [r7, #6]
 8002314:	4a09      	ldr	r2, [pc, #36]	@ (800233c <io_set_io_mode+0x11c>)
 8002316:	7812      	ldrb	r2, [r2, #0]
 8002318:	0092      	lsls	r2, r2, #2
 800231a:	4091      	lsls	r1, r2
 800231c:	7978      	ldrb	r0, [r7, #5]
 800231e:	4a07      	ldr	r2, [pc, #28]	@ (800233c <io_set_io_mode+0x11c>)
 8002320:	7812      	ldrb	r2, [r2, #0]
 8002322:	0092      	lsls	r2, r2, #2
 8002324:	3202      	adds	r2, #2
 8002326:	fa00 f202 	lsl.w	r2, r0, r2
 800232a:	430a      	orrs	r2, r1
 800232c:	431a      	orrs	r2, r3
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	605a      	str	r2, [r3, #4]
}
 8002332:	bf00      	nop
 8002334:	3714      	adds	r7, #20
 8002336:	46bd      	mov	sp, r7
 8002338:	bd90      	pop	{r4, r7, pc}
 800233a:	bf00      	nop
 800233c:	20000439 	.word	0x20000439

08002340 <io_set_out>:



void io_set_out(io_e io, io_out_e out)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af00      	add	r7, sp, #0
 8002346:	4603      	mov	r3, r0
 8002348:	460a      	mov	r2, r1
 800234a:	71fb      	strb	r3, [r7, #7]
 800234c:	4613      	mov	r3, r2
 800234e:	71bb      	strb	r3, [r7, #6]
	gpio_regdef_t *Port = (gpio_regdef_t*)(GPIO_BASEADDR + ( io_port(io) *0x400));
 8002350:	79fb      	ldrb	r3, [r7, #7]
 8002352:	4618      	mov	r0, r3
 8002354:	f7ff ff14 	bl	8002180 <io_port>
 8002358:	4603      	mov	r3, r0
 800235a:	029b      	lsls	r3, r3, #10
 800235c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002360:	f503 3384 	add.w	r3, r3, #67584	@ 0x10800
 8002364:	60fb      	str	r3, [r7, #12]
	switch(out){
 8002366:	79bb      	ldrb	r3, [r7, #6]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d010      	beq.n	800238e <io_set_out+0x4e>
 800236c:	2b01      	cmp	r3, #1
 800236e:	d11d      	bne.n	80023ac <io_set_out+0x6c>
	case OUT_STATE_HIGH:
		Port->ODR &= ~(1 << io_pin_bit(io));
 8002370:	79fb      	ldrb	r3, [r7, #7]
 8002372:	4618      	mov	r0, r3
 8002374:	f7ff ff14 	bl	80021a0 <io_pin_bit>
 8002378:	4603      	mov	r3, r0
 800237a:	461a      	mov	r2, r3
 800237c:	2301      	movs	r3, #1
 800237e:	4093      	lsls	r3, r2
 8002380:	43da      	mvns	r2, r3
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	68db      	ldr	r3, [r3, #12]
 8002386:	401a      	ands	r2, r3
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	60da      	str	r2, [r3, #12]
		break;
 800238c:	e00e      	b.n	80023ac <io_set_out+0x6c>
	case OUT_STATE_LOW:
		Port->ODR |= (1 << io_pin_bit(io));
 800238e:	79fb      	ldrb	r3, [r7, #7]
 8002390:	4618      	mov	r0, r3
 8002392:	f7ff ff05 	bl	80021a0 <io_pin_bit>
 8002396:	4603      	mov	r3, r0
 8002398:	461a      	mov	r2, r3
 800239a:	2301      	movs	r3, #1
 800239c:	fa03 f202 	lsl.w	r2, r3, r2
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	431a      	orrs	r2, r3
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	60da      	str	r2, [r3, #12]
		break;
 80023aa:	bf00      	nop
	}
}
 80023ac:	bf00      	nop
 80023ae:	3710      	adds	r7, #16
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <io_toggle>:

void io_toggle(io_e io)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	4603      	mov	r3, r0
 80023bc:	71fb      	strb	r3, [r7, #7]
	gpio_regdef_t *Port = (gpio_regdef_t*)(GPIO_BASEADDR + ( io_port(io) *0x400));
 80023be:	79fb      	ldrb	r3, [r7, #7]
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7ff fedd 	bl	8002180 <io_port>
 80023c6:	4603      	mov	r3, r0
 80023c8:	029b      	lsls	r3, r3, #10
 80023ca:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80023ce:	f503 3384 	add.w	r3, r3, #67584	@ 0x10800
 80023d2:	60fb      	str	r3, [r7, #12]
	Port->ODR ^= (1 << 13);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	f483 5200 	eor.w	r2, r3, #8192	@ 0x2000
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	60da      	str	r2, [r3, #12]
}
 80023e0:	bf00      	nop
 80023e2:	3710      	adds	r7, #16
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}

080023e8 <EXTI4_IRQHandler>:
	return (Port->IDR & (1 << io_pin_bit(io)));
}


void EXTI4_IRQHandler(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
	if (EXTI->PR & (1 << 4))
 80023ec:	4b10      	ldr	r3, [pc, #64]	@ (8002430 <EXTI4_IRQHandler+0x48>)
 80023ee:	695b      	ldr	r3, [r3, #20]
 80023f0:	f003 0310 	and.w	r3, r3, #16
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d018      	beq.n	800242a <EXTI4_IRQHandler+0x42>
	{
		EXTI->PR |= (1 << 4);
 80023f8:	4b0d      	ldr	r3, [pc, #52]	@ (8002430 <EXTI4_IRQHandler+0x48>)
 80023fa:	695b      	ldr	r3, [r3, #20]
 80023fc:	4a0c      	ldr	r2, [pc, #48]	@ (8002430 <EXTI4_IRQHandler+0x48>)
 80023fe:	f043 0310 	orr.w	r3, r3, #16
 8002402:	6153      	str	r3, [r2, #20]
		if (!flag_led_on)
 8002404:	4b0b      	ldr	r3, [pc, #44]	@ (8002434 <EXTI4_IRQHandler+0x4c>)
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d107      	bne.n	800241c <EXTI4_IRQHandler+0x34>
		{
			LED_ON();
 800240c:	2100      	movs	r1, #0
 800240e:	202d      	movs	r0, #45	@ 0x2d
 8002410:	f7ff ff96 	bl	8002340 <io_set_out>
			flag_led_on = 1;
 8002414:	4b07      	ldr	r3, [pc, #28]	@ (8002434 <EXTI4_IRQHandler+0x4c>)
 8002416:	2201      	movs	r2, #1
 8002418:	701a      	strb	r2, [r3, #0]
		{
			LED_OFF();
			flag_led_on = 0;
		}
	}
}
 800241a:	e006      	b.n	800242a <EXTI4_IRQHandler+0x42>
			LED_OFF();
 800241c:	2101      	movs	r1, #1
 800241e:	202d      	movs	r0, #45	@ 0x2d
 8002420:	f7ff ff8e 	bl	8002340 <io_set_out>
			flag_led_on = 0;
 8002424:	4b03      	ldr	r3, [pc, #12]	@ (8002434 <EXTI4_IRQHandler+0x4c>)
 8002426:	2200      	movs	r2, #0
 8002428:	701a      	strb	r2, [r3, #0]
}
 800242a:	bf00      	nop
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	40010400 	.word	0x40010400
 8002434:	20000438 	.word	0x20000438

08002438 <nvic_en_irq>:

uint16_t counter_adc_sampling;
uint16_t counter_data_transmit;
uint16_t counter_led_toggle;
void nvic_en_irq(irqn_type irqn)
{
 8002438:	b480      	push	{r7}
 800243a:	b085      	sub	sp, #20
 800243c:	af00      	add	r7, sp, #0
 800243e:	4603      	mov	r3, r0
 8002440:	71fb      	strb	r3, [r7, #7]
	uint8_t register_position = irqn / 32;
 8002442:	79fb      	ldrb	r3, [r7, #7]
 8002444:	095b      	lsrs	r3, r3, #5
 8002446:	73fb      	strb	r3, [r7, #15]
	uint8_t irq_position = irqn % 32;
 8002448:	79fb      	ldrb	r3, [r7, #7]
 800244a:	f003 031f 	and.w	r3, r3, #31
 800244e:	73bb      	strb	r3, [r7, #14]
	NVIC->ISER[register_position] = (1 << irq_position);
 8002450:	7bbb      	ldrb	r3, [r7, #14]
 8002452:	2201      	movs	r2, #1
 8002454:	fa02 f103 	lsl.w	r1, r2, r3
 8002458:	4a04      	ldr	r2, [pc, #16]	@ (800246c <nvic_en_irq+0x34>)
 800245a:	7bfb      	ldrb	r3, [r7, #15]
 800245c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8002460:	bf00      	nop
 8002462:	3714      	adds	r7, #20
 8002464:	46bd      	mov	sp, r7
 8002466:	bc80      	pop	{r7}
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	e000e100 	.word	0xe000e100

08002470 <systick_init>:

void systick_init(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
	// Reload Value
	SYSTICK->RVR = 7999; //for 1 ms @ 8 Mhz
 8002474:	4b08      	ldr	r3, [pc, #32]	@ (8002498 <systick_init+0x28>)
 8002476:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800247a:	605a      	str	r2, [r3, #4]
	// Clear the current count
	SYSTICK->CVR = 0;
 800247c:	4b06      	ldr	r3, [pc, #24]	@ (8002498 <systick_init+0x28>)
 800247e:	2200      	movs	r2, #0
 8002480:	609a      	str	r2, [r3, #8]

	// Clock Selection
	SYSTICK->CSR |= (1 << 2) | (1 << 1) | ((1 << 0)); //AHB selected
 8002482:	4b05      	ldr	r3, [pc, #20]	@ (8002498 <systick_init+0x28>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a04      	ldr	r2, [pc, #16]	@ (8002498 <systick_init+0x28>)
 8002488:	f043 0307 	orr.w	r3, r3, #7
 800248c:	6013      	str	r3, [r2, #0]

}
 800248e:	bf00      	nop
 8002490:	46bd      	mov	sp, r7
 8002492:	bc80      	pop	{r7}
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	e000e010 	.word	0xe000e010

0800249c <SysTick_Handler>:

void SysTick_Handler(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
	counter_adc_sampling++;
 80024a0:	4b0a      	ldr	r3, [pc, #40]	@ (80024cc <SysTick_Handler+0x30>)
 80024a2:	881b      	ldrh	r3, [r3, #0]
 80024a4:	3301      	adds	r3, #1
 80024a6:	b29a      	uxth	r2, r3
 80024a8:	4b08      	ldr	r3, [pc, #32]	@ (80024cc <SysTick_Handler+0x30>)
 80024aa:	801a      	strh	r2, [r3, #0]
	counter_data_transmit++;
 80024ac:	4b08      	ldr	r3, [pc, #32]	@ (80024d0 <SysTick_Handler+0x34>)
 80024ae:	881b      	ldrh	r3, [r3, #0]
 80024b0:	3301      	adds	r3, #1
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	4b06      	ldr	r3, [pc, #24]	@ (80024d0 <SysTick_Handler+0x34>)
 80024b6:	801a      	strh	r2, [r3, #0]
	counter_led_toggle++;
 80024b8:	4b06      	ldr	r3, [pc, #24]	@ (80024d4 <SysTick_Handler+0x38>)
 80024ba:	881b      	ldrh	r3, [r3, #0]
 80024bc:	3301      	adds	r3, #1
 80024be:	b29a      	uxth	r2, r3
 80024c0:	4b04      	ldr	r3, [pc, #16]	@ (80024d4 <SysTick_Handler+0x38>)
 80024c2:	801a      	strh	r2, [r3, #0]
}
 80024c4:	bf00      	nop
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bc80      	pop	{r7}
 80024ca:	4770      	bx	lr
 80024cc:	2000043a 	.word	0x2000043a
 80024d0:	2000043c 	.word	0x2000043c
 80024d4:	2000043e 	.word	0x2000043e

080024d8 <uart_x_configure_parameter>:
uint16_t logic_counter3 = 0;
uint16_t logic_counter4 = 0;
uint16_t logic_counter5 = 0;

void uart_x_configure_parameter(usart_handle *p_usart_handle)
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
	p_usart_handle->add_of_usartx = USART2;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	4a0e      	ldr	r2, [pc, #56]	@ (800251c <uart_x_configure_parameter+0x44>)
 80024e4:	601a      	str	r2, [r3, #0]
	//USART2Handle.Usart_Configuration.Mode = USART_MODE_TXRX;
	p_usart_handle->usart_configuration.no_of_stop_bits = USART_STOPBITS_1;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	715a      	strb	r2, [r3, #5]
	p_usart_handle->usart_configuration.data_word_length = USART_WORDLEN_8BITS;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2200      	movs	r2, #0
 80024f0:	711a      	strb	r2, [r3, #4]
	p_usart_handle->usart_configuration.baudrate = USART_STD_BAUD_9600;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80024f8:	609a      	str	r2, [r3, #8]
	p_usart_handle->usart_configuration.parity_control = USART_PARITY_DISABLE;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2200      	movs	r2, #0
 80024fe:	60da      	str	r2, [r3, #12]
	//p_usart_handle->usart_configuration.dma_transmitter_en = USARTx_DMA_TRANSMITTER_EN;
	//p_usart_handle->usart_configuration.dma_receiver_en = USARTx_DMA_RECEIVER_EN;
	p_usart_handle->tx_buffer = &(tx_buffer_data[0]);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	4a07      	ldr	r2, [pc, #28]	@ (8002520 <uart_x_configure_parameter+0x48>)
 8002504:	615a      	str	r2, [r3, #20]
	p_usart_handle->rx_buffer = &(rx_buffer_data[0]);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a06      	ldr	r2, [pc, #24]	@ (8002524 <uart_x_configure_parameter+0x4c>)
 800250a:	619a      	str	r2, [r3, #24]
	p_usart_handle->rx_len = 8;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2208      	movs	r2, #8
 8002510:	775a      	strb	r2, [r3, #29]

}
 8002512:	bf00      	nop
 8002514:	370c      	adds	r7, #12
 8002516:	46bd      	mov	sp, r7
 8002518:	bc80      	pop	{r7}
 800251a:	4770      	bx	lr
 800251c:	40004400 	.word	0x40004400
 8002520:	20000440 	.word	0x20000440
 8002524:	20000490 	.word	0x20000490

08002528 <usart_init>:

void usart_init(usart_handle *p_usart_handle)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
	config_stop_bit(p_usart_handle->add_of_usartx,p_usart_handle->usart_configuration.no_of_stop_bits);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	795b      	ldrb	r3, [r3, #5]
 8002538:	4619      	mov	r1, r3
 800253a:	4610      	mov	r0, r2
 800253c:	f000 f909 	bl	8002752 <config_stop_bit>

	config_data_word_len(p_usart_handle->add_of_usartx,p_usart_handle->usart_configuration.data_word_length);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	791b      	ldrb	r3, [r3, #4]
 8002548:	4619      	mov	r1, r3
 800254a:	4610      	mov	r0, r2
 800254c:	f000 f919 	bl	8002782 <config_data_word_len>

	config_parity(p_usart_handle->add_of_usartx,p_usart_handle->usart_configuration.parity_control);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	b2db      	uxtb	r3, r3
 800255a:	4619      	mov	r1, r3
 800255c:	4610      	mov	r0, r2
 800255e:	f000 f922 	bl	80027a6 <config_parity>

	//config_mode(p_usart_handle->add_of_usartx,p_usart_handle->usart_configuration.mode);

	usart_set_baudrate(p_usart_handle->add_of_usartx,p_usart_handle->usart_configuration.baudrate);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	4619      	mov	r1, r3
 800256c:	4610      	mov	r0, r2
 800256e:	f000 f81f 	bl	80025b0 <usart_set_baudrate>

	usart_dma_mode_en_di(p_usart_handle->add_of_usartx,p_usart_handle->usart_configuration.dma_transmitter_en);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	7c1b      	ldrb	r3, [r3, #16]
 800257a:	4619      	mov	r1, r3
 800257c:	4610      	mov	r0, r2
 800257e:	f000 fa85 	bl	8002a8c <usart_dma_mode_en_di>

	usart_dma_mode_en_di(p_usart_handle->add_of_usartx,p_usart_handle->usart_configuration.dma_receiver_en);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	7c5b      	ldrb	r3, [r3, #17]
 800258a:	4619      	mov	r1, r3
 800258c:	4610      	mov	r0, r2
 800258e:	f000 fa7d 	bl	8002a8c <usart_dma_mode_en_di>

	usart_en(p_usart_handle->add_of_usartx);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4618      	mov	r0, r3
 8002598:	f000 f8cc 	bl	8002734 <usart_en>

	//usart_read_interrupt(p_usart_handle->add_of_usartx);

	usart_rx_en(p_usart_handle->add_of_usartx);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4618      	mov	r0, r3
 80025a2:	f000 fa54 	bl	8002a4e <usart_rx_en>
}
 80025a6:	bf00      	nop
 80025a8:	3708      	adds	r7, #8
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
	...

080025b0 <usart_set_baudrate>:

void usart_set_baudrate(usartx_regdef_t *p_usartx,uint32_t baudrate)
{
 80025b0:	b5b0      	push	{r4, r5, r7, lr}
 80025b2:	b088      	sub	sp, #32
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	6039      	str	r1, [r7, #0]
	 * USARTDIV is an unsigned fixed point number that is coded on the USART_BRR register.
	 */
	float temp,fraction;
	uint32_t mantissa;
	// TO DO: ADD CONDITION FOR CHECKING WHICH UART IT IS BEFORE GETTING THE CLOCK OF THE PERIPHERAL.
	uint32_t pclk = apb_get_clock(APB1); // It gets the Clock source for mentioned APB.
 80025ba:	2001      	movs	r0, #1
 80025bc:	f7ff fd0e 	bl	8001fdc <apb_get_clock>
 80025c0:	6178      	str	r0, [r7, #20]
	uint32_t div_fraction;
	temp = pclk / (16.0 * baudrate);
 80025c2:	6978      	ldr	r0, [r7, #20]
 80025c4:	f7fd ffd2 	bl	800056c <__aeabi_ui2d>
 80025c8:	4604      	mov	r4, r0
 80025ca:	460d      	mov	r5, r1
 80025cc:	6838      	ldr	r0, [r7, #0]
 80025ce:	f7fd ffcd 	bl	800056c <__aeabi_ui2d>
 80025d2:	f04f 0200 	mov.w	r2, #0
 80025d6:	4b26      	ldr	r3, [pc, #152]	@ (8002670 <usart_set_baudrate+0xc0>)
 80025d8:	f7fe f842 	bl	8000660 <__aeabi_dmul>
 80025dc:	4602      	mov	r2, r0
 80025de:	460b      	mov	r3, r1
 80025e0:	4620      	mov	r0, r4
 80025e2:	4629      	mov	r1, r5
 80025e4:	f7fe f966 	bl	80008b4 <__aeabi_ddiv>
 80025e8:	4602      	mov	r2, r0
 80025ea:	460b      	mov	r3, r1
 80025ec:	4610      	mov	r0, r2
 80025ee:	4619      	mov	r1, r3
 80025f0:	f7fe fb0e 	bl	8000c10 <__aeabi_d2f>
 80025f4:	4603      	mov	r3, r0
 80025f6:	613b      	str	r3, [r7, #16]
	fraction = temp - (int)temp;
 80025f8:	6938      	ldr	r0, [r7, #16]
 80025fa:	f7fe fcdd 	bl	8000fb8 <__aeabi_f2iz>
 80025fe:	4603      	mov	r3, r0
 8002600:	4618      	mov	r0, r3
 8002602:	f7fe fc0f 	bl	8000e24 <__aeabi_i2f>
 8002606:	4603      	mov	r3, r0
 8002608:	4619      	mov	r1, r3
 800260a:	6938      	ldr	r0, [r7, #16]
 800260c:	f7fe fb54 	bl	8000cb8 <__aeabi_fsub>
 8002610:	4603      	mov	r3, r0
 8002612:	60fb      	str	r3, [r7, #12]
	mantissa = temp - fraction;
 8002614:	68f9      	ldr	r1, [r7, #12]
 8002616:	6938      	ldr	r0, [r7, #16]
 8002618:	f7fe fb4e 	bl	8000cb8 <__aeabi_fsub>
 800261c:	4603      	mov	r3, r0
 800261e:	4618      	mov	r0, r3
 8002620:	f7fe fcf0 	bl	8001004 <__aeabi_f2uiz>
 8002624:	4603      	mov	r3, r0
 8002626:	61fb      	str	r3, [r7, #28]

	div_fraction = round_off((16 * fraction)); // Function to round off the decimal number
 8002628:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 800262c:	68f8      	ldr	r0, [r7, #12]
 800262e:	f7fd fda7 	bl	8000180 <__aeabi_fmul>
 8002632:	4603      	mov	r3, r0
 8002634:	4618      	mov	r0, r3
 8002636:	f000 fa81 	bl	8002b3c <round_off>
 800263a:	61b8      	str	r0, [r7, #24]
	if (div_fraction > 15)
 800263c:	69bb      	ldr	r3, [r7, #24]
 800263e:	2b0f      	cmp	r3, #15
 8002640:	d904      	bls.n	800264c <usart_set_baudrate+0x9c>
	{
		div_fraction = 0;
 8002642:	2300      	movs	r3, #0
 8002644:	61bb      	str	r3, [r7, #24]
		mantissa += 1;
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	3301      	adds	r3, #1
 800264a:	61fb      	str	r3, [r7, #28]
	}
	p_usartx->BRR |= (mantissa << 4);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	689a      	ldr	r2, [r3, #8]
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	011b      	lsls	r3, r3, #4
 8002654:	431a      	orrs	r2, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	609a      	str	r2, [r3, #8]
	p_usartx->BRR |= div_fraction;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	689a      	ldr	r2, [r3, #8]
 800265e:	69bb      	ldr	r3, [r7, #24]
 8002660:	431a      	orrs	r2, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	609a      	str	r2, [r3, #8]
}
 8002666:	bf00      	nop
 8002668:	3720      	adds	r7, #32
 800266a:	46bd      	mov	sp, r7
 800266c:	bdb0      	pop	{r4, r5, r7, pc}
 800266e:	bf00      	nop
 8002670:	40300000 	.word	0x40300000

08002674 <usart_write_polling>:
{
	usart_2_handle.tx_buffer = (uint8_t*)&num;
	usart_write_polling(&usart_2_handle);
}
void usart_write_polling(usart_handle *p_usart_handle)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]

	//p_usart_handle->tx_buffer = tx_buffer_data;
	usart_tx_en(p_usart_handle->add_of_usartx);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4618      	mov	r0, r3
 8002682:	f000 f9d5 	bl	8002a30 <usart_tx_en>
	while (*p_usart_handle->tx_buffer != '\0')
 8002686:	e03d      	b.n	8002704 <usart_write_polling+0x90>
	{
		// 8 bit data len
		// 9 bit data len
		while ( get_flag_status(p_usart_handle->add_of_usartx,USART_FLAG_TXE) == 0);
 8002688:	bf00      	nop
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	2180      	movs	r1, #128	@ 0x80
 8002690:	4618      	mov	r0, r3
 8002692:	f000 f8a6 	bl	80027e2 <get_flag_status>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d0f6      	beq.n	800268a <usart_write_polling+0x16>

		if (p_usart_handle->usart_configuration.data_word_length == USART_WORDLEN_9BITS)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	791b      	ldrb	r3, [r3, #4]
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d120      	bne.n	80026e6 <usart_write_polling+0x72>
		{
			// IF Parity DISABLED
			if (p_usart_handle->usart_configuration.parity_control == USART_PARITY_DISABLE)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d110      	bne.n	80026ce <usart_write_polling+0x5a>
			{
				//*pData = buffer;
				p_usart_handle->add_of_usartx->DR = (*p_usart_handle->tx_buffer & (uint16_t)0x1FF);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	695b      	ldr	r3, [r3, #20]
 80026b0:	781a      	ldrb	r2, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	605a      	str	r2, [r3, #4]
				p_usart_handle->tx_buffer++;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	695b      	ldr	r3, [r3, #20]
 80026bc:	1c5a      	adds	r2, r3, #1
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	615a      	str	r2, [r3, #20]
				p_usart_handle->tx_buffer++;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	695b      	ldr	r3, [r3, #20]
 80026c6:	1c5a      	adds	r2, r3, #1
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	615a      	str	r2, [r3, #20]
 80026cc:	e01a      	b.n	8002704 <usart_write_polling+0x90>
			}
			// IF Parity ENABLED
			else
			{
				p_usart_handle->add_of_usartx->DR = (*p_usart_handle->tx_buffer & (uint8_t)0xFF);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	695b      	ldr	r3, [r3, #20]
 80026d2:	781a      	ldrb	r2, [r3, #0]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	605a      	str	r2, [r3, #4]
				p_usart_handle->tx_buffer++;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	695b      	ldr	r3, [r3, #20]
 80026de:	1c5a      	adds	r2, r3, #1
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	615a      	str	r2, [r3, #20]
 80026e4:	e00e      	b.n	8002704 <usart_write_polling+0x90>
			}
		}
		else if (p_usart_handle->usart_configuration.data_word_length == USART_WORDLEN_8BITS)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	791b      	ldrb	r3, [r3, #4]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d10a      	bne.n	8002704 <usart_write_polling+0x90>
		{
			//p_usart_handle->add_of_usartx->DR = (*buffer & (uint8_t)0xFF);
			//temp_chara = (*buffer);
			// printable character anyhoe is 7-bits, So it doesnt matter if we handle the parity control.
			p_usart_handle->add_of_usartx->DR = *p_usart_handle->tx_buffer;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	695b      	ldr	r3, [r3, #20]
 80026f2:	781a      	ldrb	r2, [r3, #0]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	605a      	str	r2, [r3, #4]
			p_usart_handle->tx_buffer++;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	695b      	ldr	r3, [r3, #20]
 80026fe:	1c5a      	adds	r2, r3, #1
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	615a      	str	r2, [r3, #20]
	while (*p_usart_handle->tx_buffer != '\0')
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	695b      	ldr	r3, [r3, #20]
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d1bc      	bne.n	8002688 <usart_write_polling+0x14>



	}
	// Wait till TC Got completed
	while (get_flag_status(p_usart_handle->add_of_usartx,USART_FLAG_TC) != 1);
 800270e:	bf00      	nop
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	2140      	movs	r1, #64	@ 0x40
 8002716:	4618      	mov	r0, r3
 8002718:	f000 f863 	bl	80027e2 <get_flag_status>
 800271c:	4603      	mov	r3, r0
 800271e:	2b01      	cmp	r3, #1
 8002720:	d1f6      	bne.n	8002710 <usart_write_polling+0x9c>
	usart_tx_di(p_usart_handle->add_of_usartx);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4618      	mov	r0, r3
 8002728:	f000 f9a0 	bl	8002a6c <usart_tx_di>
}
 800272c:	bf00      	nop
 800272e:	3708      	adds	r7, #8
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}

08002734 <usart_en>:
		}
	}
}

void usart_en(usartx_regdef_t* p_usartx)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
	p_usartx->CR1 |= (1 << USART_CR1_EN);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	60da      	str	r2, [r3, #12]
}
 8002748:	bf00      	nop
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	bc80      	pop	{r7}
 8002750:	4770      	bx	lr

08002752 <config_stop_bit>:

void config_stop_bit(usartx_regdef_t* p_usartx, uint8_t stop_bits)
{
 8002752:	b480      	push	{r7}
 8002754:	b083      	sub	sp, #12
 8002756:	af00      	add	r7, sp, #0
 8002758:	6078      	str	r0, [r7, #4]
 800275a:	460b      	mov	r3, r1
 800275c:	70fb      	strb	r3, [r7, #3]
	p_usartx->CR2 &=  ~(STOP_BIT_MASK());
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	691b      	ldr	r3, [r3, #16]
 8002762:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	611a      	str	r2, [r3, #16]
	p_usartx->CR2 |=  (stop_bits << USART_CR2_STOP_BIT);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	691a      	ldr	r2, [r3, #16]
 800276e:	78fb      	ldrb	r3, [r7, #3]
 8002770:	031b      	lsls	r3, r3, #12
 8002772:	431a      	orrs	r2, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	611a      	str	r2, [r3, #16]
}
 8002778:	bf00      	nop
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr

08002782 <config_data_word_len>:

void config_data_word_len(usartx_regdef_t* p_usartx, uint8_t data_word_len)
{
 8002782:	b480      	push	{r7}
 8002784:	b083      	sub	sp, #12
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
 800278a:	460b      	mov	r3, r1
 800278c:	70fb      	strb	r3, [r7, #3]
	p_usartx->CR1 |= (data_word_len << USART_CR1_DATA_WORD_LEN);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	68da      	ldr	r2, [r3, #12]
 8002792:	78fb      	ldrb	r3, [r7, #3]
 8002794:	031b      	lsls	r3, r3, #12
 8002796:	431a      	orrs	r2, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	60da      	str	r2, [r3, #12]
}
 800279c:	bf00      	nop
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bc80      	pop	{r7}
 80027a4:	4770      	bx	lr

080027a6 <config_parity>:

void config_parity(usartx_regdef_t* p_usartx, uint8_t parity_type)
{
 80027a6:	b480      	push	{r7}
 80027a8:	b083      	sub	sp, #12
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
 80027ae:	460b      	mov	r3, r1
 80027b0:	70fb      	strb	r3, [r7, #3]
	if (parity_type == USART_PARITY_EN_EVEN)
 80027b2:	78fb      	ldrb	r3, [r7, #3]
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d106      	bne.n	80027c6 <config_parity+0x20>
	{
		p_usartx->CR1 |= (1 << USART_CR1_PARITY_CONTROL_EN); // Enabled the Parity Control, Even Parity Bydefault Selected.
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	60da      	str	r2, [r3, #12]
	}
	else if(parity_type == USART_PARITY_EN_ODD)
	{
		p_usartx->CR1 |= ( (1 << USART_CR1_PARITY_CONTROL_EN) | (1 << USART_CR1_PARITY_SELECT) );
	}
}
 80027c4:	e008      	b.n	80027d8 <config_parity+0x32>
	else if(parity_type == USART_PARITY_EN_ODD)
 80027c6:	78fb      	ldrb	r3, [r7, #3]
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d105      	bne.n	80027d8 <config_parity+0x32>
		p_usartx->CR1 |= ( (1 << USART_CR1_PARITY_CONTROL_EN) | (1 << USART_CR1_PARITY_SELECT) );
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	f443 62c0 	orr.w	r2, r3, #1536	@ 0x600
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	60da      	str	r2, [r3, #12]
}
 80027d8:	bf00      	nop
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	bc80      	pop	{r7}
 80027e0:	4770      	bx	lr

080027e2 <get_flag_status>:
		p_usartx->CR1 |= ( (1 << USART_CR1_TX_EN) | (1 << USART_CR1_RX_EN) );
	}
}

uint8_t get_flag_status(usartx_regdef_t *p_usartx, uint8_t flag)
{
 80027e2:	b480      	push	{r7}
 80027e4:	b083      	sub	sp, #12
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	6078      	str	r0, [r7, #4]
 80027ea:	460b      	mov	r3, r1
 80027ec:	70fb      	strb	r3, [r7, #3]
	if (p_usartx->SR & flag)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	78fb      	ldrb	r3, [r7, #3]
 80027f4:	4013      	ands	r3, r2
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d001      	beq.n	80027fe <get_flag_status+0x1c>
	{
		return 1;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e000      	b.n	8002800 <get_flag_status+0x1e>
	}
	else
	{
		return 0;
 80027fe:	2300      	movs	r3, #0
	}
}
 8002800:	4618      	mov	r0, r3
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	bc80      	pop	{r7}
 8002808:	4770      	bx	lr
	...

0800280c <usart_interrupt_handling>:

}


void usart_interrupt_handling(usart_handle *p_usart_handle)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
	if (get_flag_status(p_usart_handle->add_of_usartx,USART_FLAG_TC) == 1)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	2140      	movs	r1, #64	@ 0x40
 800281a:	4618      	mov	r0, r3
 800281c:	f7ff ffe1 	bl	80027e2 <get_flag_status>
 8002820:	4603      	mov	r3, r0
 8002822:	2b01      	cmp	r3, #1
 8002824:	d128      	bne.n	8002878 <usart_interrupt_handling+0x6c>
	{
		tc_buffer[tc_buffer_index++] = *(p_usart_handle->tx_buffer);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	695a      	ldr	r2, [r3, #20]
 800282a:	4b7c      	ldr	r3, [pc, #496]	@ (8002a1c <usart_interrupt_handling+0x210>)
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	1c59      	adds	r1, r3, #1
 8002830:	b2c8      	uxtb	r0, r1
 8002832:	497a      	ldr	r1, [pc, #488]	@ (8002a1c <usart_interrupt_handling+0x210>)
 8002834:	7008      	strb	r0, [r1, #0]
 8002836:	4619      	mov	r1, r3
 8002838:	7812      	ldrb	r2, [r2, #0]
 800283a:	4b79      	ldr	r3, [pc, #484]	@ (8002a20 <usart_interrupt_handling+0x214>)
 800283c:	545a      	strb	r2, [r3, r1]
		if (*(p_usart_handle->tx_buffer) == '\0')
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	695b      	ldr	r3, [r3, #20]
 8002842:	781b      	ldrb	r3, [r3, #0]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d117      	bne.n	8002878 <usart_interrupt_handling+0x6c>
		{
			p_usart_handle->add_of_usartx->CR1 &= ~(1 << USART_CR1_TXE_INTEERUPT_EN);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	68da      	ldr	r2, [r3, #12]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002856:	60da      	str	r2, [r3, #12]
			p_usart_handle->add_of_usartx->CR1 &= ~(1 << USART_CR1_TC_INTERRUPT_EN);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	68da      	ldr	r2, [r3, #12]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002866:	60da      	str	r2, [r3, #12]
			p_usart_handle->add_of_usartx->CR1 &= ~(1 << USART_CR1_TX_EN);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	68da      	ldr	r2, [r3, #12]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f022 0208 	bic.w	r2, r2, #8
 8002876:	60da      	str	r2, [r3, #12]
		}
	}
	if (get_flag_status(p_usart_handle->add_of_usartx,USART_FLAG_TXE) == 1)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2180      	movs	r1, #128	@ 0x80
 800287e:	4618      	mov	r0, r3
 8002880:	f7ff ffaf 	bl	80027e2 <get_flag_status>
 8002884:	4603      	mov	r3, r0
 8002886:	2b01      	cmp	r3, #1
 8002888:	d158      	bne.n	800293c <usart_interrupt_handling+0x130>
	{
		txe_counter++;
 800288a:	4b66      	ldr	r3, [pc, #408]	@ (8002a24 <usart_interrupt_handling+0x218>)
 800288c:	781b      	ldrb	r3, [r3, #0]
 800288e:	3301      	adds	r3, #1
 8002890:	b2da      	uxtb	r2, r3
 8002892:	4b64      	ldr	r3, [pc, #400]	@ (8002a24 <usart_interrupt_handling+0x218>)
 8002894:	701a      	strb	r2, [r3, #0]
		txe_buffer[txe_buffer_index++] = *(p_usart_handle->tx_buffer);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	695a      	ldr	r2, [r3, #20]
 800289a:	4b63      	ldr	r3, [pc, #396]	@ (8002a28 <usart_interrupt_handling+0x21c>)
 800289c:	781b      	ldrb	r3, [r3, #0]
 800289e:	1c59      	adds	r1, r3, #1
 80028a0:	b2c8      	uxtb	r0, r1
 80028a2:	4961      	ldr	r1, [pc, #388]	@ (8002a28 <usart_interrupt_handling+0x21c>)
 80028a4:	7008      	strb	r0, [r1, #0]
 80028a6:	4619      	mov	r1, r3
 80028a8:	7812      	ldrb	r2, [r2, #0]
 80028aa:	4b60      	ldr	r3, [pc, #384]	@ (8002a2c <usart_interrupt_handling+0x220>)
 80028ac:	545a      	strb	r2, [r3, r1]
		if (*(p_usart_handle->tx_buffer) != '\0')
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	695b      	ldr	r3, [r3, #20]
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d039      	beq.n	800292c <usart_interrupt_handling+0x120>
		{
			if (p_usart_handle->usart_configuration.data_word_length == USART_WORDLEN_9BITS)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	791b      	ldrb	r3, [r3, #4]
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d125      	bne.n	800290c <usart_interrupt_handling+0x100>
			{
				// IF Parity DISABLED
				if (p_usart_handle->usart_configuration.parity_control == USART_PARITY_DISABLE)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d115      	bne.n	80028f4 <usart_interrupt_handling+0xe8>
				{
					uint16_t *p_data = (uint16_t*)p_usart_handle->tx_buffer;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	695b      	ldr	r3, [r3, #20]
 80028cc:	60fb      	str	r3, [r7, #12]
					p_usart_handle->add_of_usartx->DR = (*(p_data) & (uint16_t)0x1FF);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	881b      	ldrh	r3, [r3, #0]
 80028d2:	461a      	mov	r2, r3
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80028dc:	605a      	str	r2, [r3, #4]
					p_usart_handle->tx_buffer++;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	695b      	ldr	r3, [r3, #20]
 80028e2:	1c5a      	adds	r2, r3, #1
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	615a      	str	r2, [r3, #20]
					p_usart_handle->tx_buffer++;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	695b      	ldr	r3, [r3, #20]
 80028ec:	1c5a      	adds	r2, r3, #1
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	615a      	str	r2, [r3, #20]
 80028f2:	e023      	b.n	800293c <usart_interrupt_handling+0x130>
				}
				// IF Parity ENABLED
				else
				{
					p_usart_handle->add_of_usartx->DR = (*(p_usart_handle->tx_buffer) & (uint8_t)0xFF);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	695b      	ldr	r3, [r3, #20]
 80028f8:	781a      	ldrb	r2, [r3, #0]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	605a      	str	r2, [r3, #4]
					p_usart_handle->tx_buffer++;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	695b      	ldr	r3, [r3, #20]
 8002904:	1c5a      	adds	r2, r3, #1
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	615a      	str	r2, [r3, #20]
 800290a:	e017      	b.n	800293c <usart_interrupt_handling+0x130>
				}
			}
			else if (p_usart_handle->usart_configuration.data_word_length == USART_WORDLEN_8BITS)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	791b      	ldrb	r3, [r3, #4]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d113      	bne.n	800293c <usart_interrupt_handling+0x130>
			{
				p_usart_handle->add_of_usartx->DR = (*p_usart_handle->tx_buffer);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	695b      	ldr	r3, [r3, #20]
 8002918:	781a      	ldrb	r2, [r3, #0]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	605a      	str	r2, [r3, #4]
				p_usart_handle->tx_buffer++;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	695b      	ldr	r3, [r3, #20]
 8002924:	1c5a      	adds	r2, r3, #1
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	615a      	str	r2, [r3, #20]
 800292a:	e007      	b.n	800293c <usart_interrupt_handling+0x130>
			}
		}
		else
		{
			p_usart_handle->add_of_usartx->CR1 &= ~(1 << USART_CR1_TXE_INTEERUPT_EN);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	68da      	ldr	r2, [r3, #12]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800293a:	60da      	str	r2, [r3, #12]
		}
	}
	if (get_flag_status(p_usart_handle->add_of_usartx,USART_FLAG_RXNE) == 1)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	2120      	movs	r1, #32
 8002942:	4618      	mov	r0, r3
 8002944:	f7ff ff4d 	bl	80027e2 <get_flag_status>
 8002948:	4603      	mov	r3, r0
 800294a:	2b01      	cmp	r3, #1
 800294c:	d161      	bne.n	8002a12 <usart_interrupt_handling+0x206>
	{
		if (p_usart_handle->rx_len > 0)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	7f5b      	ldrb	r3, [r3, #29]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d051      	beq.n	80029fa <usart_interrupt_handling+0x1ee>
		{
			if (p_usart_handle->usart_configuration.data_word_length == USART_WORDLEN_9BITS)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	791b      	ldrb	r3, [r3, #4]
 800295a:	2b01      	cmp	r3, #1
 800295c:	d125      	bne.n	80029aa <usart_interrupt_handling+0x19e>
			{
				if (p_usart_handle->usart_configuration.parity_control == USART_PARITY_DISABLE)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	68db      	ldr	r3, [r3, #12]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d114      	bne.n	8002990 <usart_interrupt_handling+0x184>
				{
					//*((uint16_t*)(p_usart_handle->rx_buffer)) = ((uint16_t*)(p_usart_handle->add_of_usartx->DR & 0x1FF));
					*((uint16_t*)(p_usart_handle->rx_buffer)) = (p_usart_handle->add_of_usartx->DR & 0x1FF);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	b29a      	uxth	r2, r3
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002976:	b292      	uxth	r2, r2
 8002978:	801a      	strh	r2, [r3, #0]
					p_usart_handle->rx_buffer++;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	699b      	ldr	r3, [r3, #24]
 800297e:	1c5a      	adds	r2, r3, #1
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	619a      	str	r2, [r3, #24]
					p_usart_handle->rx_buffer++;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	1c5a      	adds	r2, r3, #1
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	619a      	str	r2, [r3, #24]
		else if (p_usart_handle->rx_len == 0)
		{
			p_usart_handle->add_of_usartx->CR1 &= ~(1 << USART_CR1_RXNE_INTERRUPT_EN);
		}
	}
}
 800298e:	e040      	b.n	8002a12 <usart_interrupt_handling+0x206>
					*(p_usart_handle->rx_buffer) = (p_usart_handle->add_of_usartx->DR & 0xFF);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	685a      	ldr	r2, [r3, #4]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	b2d2      	uxtb	r2, r2
 800299c:	701a      	strb	r2, [r3, #0]
					p_usart_handle->rx_buffer++;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	699b      	ldr	r3, [r3, #24]
 80029a2:	1c5a      	adds	r2, r3, #1
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	619a      	str	r2, [r3, #24]
}
 80029a8:	e033      	b.n	8002a12 <usart_interrupt_handling+0x206>
			else if (p_usart_handle->usart_configuration.data_word_length == USART_WORDLEN_8BITS)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	791b      	ldrb	r3, [r3, #4]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d12f      	bne.n	8002a12 <usart_interrupt_handling+0x206>
				if (p_usart_handle->usart_configuration.parity_control == USART_PARITY_DISABLE)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	68db      	ldr	r3, [r3, #12]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d112      	bne.n	80029e0 <usart_interrupt_handling+0x1d4>
					*(p_usart_handle->rx_buffer) = (p_usart_handle->add_of_usartx->DR & 0xFF);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	685a      	ldr	r2, [r3, #4]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	699b      	ldr	r3, [r3, #24]
 80029c4:	b2d2      	uxtb	r2, r2
 80029c6:	701a      	strb	r2, [r3, #0]
					p_usart_handle->rx_buffer++;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	699b      	ldr	r3, [r3, #24]
 80029cc:	1c5a      	adds	r2, r3, #1
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	619a      	str	r2, [r3, #24]
					p_usart_handle->rx_len--;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	7f5b      	ldrb	r3, [r3, #29]
 80029d6:	3b01      	subs	r3, #1
 80029d8:	b2da      	uxtb	r2, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	775a      	strb	r2, [r3, #29]
}
 80029de:	e018      	b.n	8002a12 <usart_interrupt_handling+0x206>
					*(p_usart_handle->rx_buffer) = (p_usart_handle->add_of_usartx->DR & 0xFF);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	685a      	ldr	r2, [r3, #4]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	699b      	ldr	r3, [r3, #24]
 80029ea:	b2d2      	uxtb	r2, r2
 80029ec:	701a      	strb	r2, [r3, #0]
					p_usart_handle->rx_buffer++;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	699b      	ldr	r3, [r3, #24]
 80029f2:	1c5a      	adds	r2, r3, #1
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	619a      	str	r2, [r3, #24]
}
 80029f8:	e00b      	b.n	8002a12 <usart_interrupt_handling+0x206>
		else if (p_usart_handle->rx_len == 0)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	7f5b      	ldrb	r3, [r3, #29]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d107      	bne.n	8002a12 <usart_interrupt_handling+0x206>
			p_usart_handle->add_of_usartx->CR1 &= ~(1 << USART_CR1_RXNE_INTERRUPT_EN);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	68da      	ldr	r2, [r3, #12]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f022 0220 	bic.w	r2, r2, #32
 8002a10:	60da      	str	r2, [r3, #12]
}
 8002a12:	bf00      	nop
 8002a14:	3710      	adds	r7, #16
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	20000530 	.word	0x20000530
 8002a20:	200004e0 	.word	0x200004e0
 8002a24:	200005a8 	.word	0x200005a8
 8002a28:	20000584 	.word	0x20000584
 8002a2c:	20000534 	.word	0x20000534

08002a30 <usart_tx_en>:

void usart_tx_en(usartx_regdef_t *p_usartx)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
	p_usartx->CR1 |= (1 << USART_CR1_TX_EN);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	f043 0208 	orr.w	r2, r3, #8
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	60da      	str	r2, [r3, #12]
}
 8002a44:	bf00      	nop
 8002a46:	370c      	adds	r7, #12
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bc80      	pop	{r7}
 8002a4c:	4770      	bx	lr

08002a4e <usart_rx_en>:

void usart_rx_en(usartx_regdef_t *p_usartx)
{
 8002a4e:	b480      	push	{r7}
 8002a50:	b083      	sub	sp, #12
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	6078      	str	r0, [r7, #4]
	p_usartx->CR1 |= (1 << USART_CR1_RX_EN);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	f043 0204 	orr.w	r2, r3, #4
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	60da      	str	r2, [r3, #12]
}
 8002a62:	bf00      	nop
 8002a64:	370c      	adds	r7, #12
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bc80      	pop	{r7}
 8002a6a:	4770      	bx	lr

08002a6c <usart_tx_di>:

void usart_tx_di(usartx_regdef_t *p_usartx)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
	p_usartx->CR1 &= ~(1 << USART_CR1_TX_EN);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	f023 0208 	bic.w	r2, r3, #8
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	60da      	str	r2, [r3, #12]
}
 8002a80:	bf00      	nop
 8002a82:	370c      	adds	r7, #12
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bc80      	pop	{r7}
 8002a88:	4770      	bx	lr
	...

08002a8c <usart_dma_mode_en_di>:
{
	p_usartx->CR1 &= ~(1 << USART_CR1_RX_EN);
}

void usart_dma_mode_en_di(usartx_regdef_t *p_usartx,uint8_t en_di)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	460b      	mov	r3, r1
 8002a96:	70fb      	strb	r3, [r7, #3]
	switch(en_di){
 8002a98:	78fb      	ldrb	r3, [r7, #3]
 8002a9a:	2b03      	cmp	r3, #3
 8002a9c:	d826      	bhi.n	8002aec <usart_dma_mode_en_di+0x60>
 8002a9e:	a201      	add	r2, pc, #4	@ (adr r2, 8002aa4 <usart_dma_mode_en_di+0x18>)
 8002aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aa4:	08002ab5 	.word	0x08002ab5
 8002aa8:	08002ac3 	.word	0x08002ac3
 8002aac:	08002ad1 	.word	0x08002ad1
 8002ab0:	08002adf 	.word	0x08002adf
	case USARTx_DMA_TRANSMITTER_EN:
		p_usartx->CR3 |= USARTx_DMA_TRANSMITTER_EN_POS;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	695b      	ldr	r3, [r3, #20]
 8002ab8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	615a      	str	r2, [r3, #20]
		break;
 8002ac0:	e014      	b.n	8002aec <usart_dma_mode_en_di+0x60>
	case USARTx_DMA_TRANSMITTER_DI:
		p_usartx->CR3 &= USARTx_DMA_TRANSMITTER_DI_POS;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	695b      	ldr	r3, [r3, #20]
 8002ac6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	615a      	str	r2, [r3, #20]
		break;
 8002ace:	e00d      	b.n	8002aec <usart_dma_mode_en_di+0x60>
	case USARTx_DMA_RECEIVER_EN:
		p_usartx->CR3 |= USARTx_DMA_RECEIVER_EN_POS;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	695b      	ldr	r3, [r3, #20]
 8002ad4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	615a      	str	r2, [r3, #20]
		break;
 8002adc:	e006      	b.n	8002aec <usart_dma_mode_en_di+0x60>
	case USARTx_DMA_RECEIVER_DI:
		p_usartx->CR3 &= USARTx_DMA_RECEIVER_DI_POS;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	695b      	ldr	r3, [r3, #20]
 8002ae2:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	615a      	str	r2, [r3, #20]
		break;
 8002aea:	bf00      	nop
	}
}
 8002aec:	bf00      	nop
 8002aee:	370c      	adds	r7, #12
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bc80      	pop	{r7}
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop

08002af8 <USART2_IRQHandler>:
	dma_channel_en(DMA1,7,1);


}
void USART2_IRQHandler(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
	usart_interrupt_handling(&usart_2_handle);
 8002afc:	4802      	ldr	r0, [pc, #8]	@ (8002b08 <USART2_IRQHandler+0x10>)
 8002afe:	f7ff fe85 	bl	800280c <usart_interrupt_handling>
}
 8002b02:	bf00      	nop
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	20000588 	.word	0x20000588

08002b0c <mcu_init>:
 *      Author: Prashant Ajabe
 */
#include "common.h"

void mcu_init(void)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	af00      	add	r7, sp, #0
	clock_init();
 8002b10:	f7ff f916 	bl	8001d40 <clock_init>
	io_init();
 8002b14:	f7ff fb52 	bl	80021bc <io_init>

	uart_x_configure_parameter(&usart_2_handle);
 8002b18:	4806      	ldr	r0, [pc, #24]	@ (8002b34 <mcu_init+0x28>)
 8002b1a:	f7ff fcdd 	bl	80024d8 <uart_x_configure_parameter>
	usart_init(&usart_2_handle);
 8002b1e:	4805      	ldr	r0, [pc, #20]	@ (8002b34 <mcu_init+0x28>)
 8002b20:	f7ff fd02 	bl	8002528 <usart_init>

	hal_can_init(&can_configuration);
 8002b24:	4804      	ldr	r0, [pc, #16]	@ (8002b38 <mcu_init+0x2c>)
 8002b26:	f7fe fc2d 	bl	8001384 <hal_can_init>

	systick_init();
 8002b2a:	f7ff fca1 	bl	8002470 <systick_init>

}
 8002b2e:	bf00      	nop
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	20000588 	.word	0x20000588
 8002b38:	200002d0 	.word	0x200002d0

08002b3c <round_off>:

uint32_t round_off(float number)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b086      	sub	sp, #24
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
	float fraction;
	uint8_t carry;
	uint32_t realPart = (int)number;
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f7fe fa37 	bl	8000fb8 <__aeabi_f2iz>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	613b      	str	r3, [r7, #16]
	fraction = number - (int)number;
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f7fe fa32 	bl	8000fb8 <__aeabi_f2iz>
 8002b54:	4603      	mov	r3, r0
 8002b56:	4618      	mov	r0, r3
 8002b58:	f7fe f964 	bl	8000e24 <__aeabi_i2f>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	4619      	mov	r1, r3
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f7fe f8a9 	bl	8000cb8 <__aeabi_fsub>
 8002b66:	4603      	mov	r3, r0
 8002b68:	60fb      	str	r3, [r7, #12]
	if (fraction < 0.50)
 8002b6a:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8002b6e:	68f8      	ldr	r0, [r7, #12]
 8002b70:	f7fe f9fa 	bl	8000f68 <__aeabi_fcmplt>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d002      	beq.n	8002b80 <round_off+0x44>
	{
		carry = 0;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	75fb      	strb	r3, [r7, #23]
 8002b7e:	e009      	b.n	8002b94 <round_off+0x58>
	}
	else if (fraction >= 0.50)
 8002b80:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8002b84:	68f8      	ldr	r0, [r7, #12]
 8002b86:	f7fe fa03 	bl	8000f90 <__aeabi_fcmpge>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d001      	beq.n	8002b94 <round_off+0x58>
	{
		carry = 1;
 8002b90:	2301      	movs	r3, #1
 8002b92:	75fb      	strb	r3, [r7, #23]
	}

	return (realPart + (uint32_t)carry);
 8002b94:	7dfa      	ldrb	r2, [r7, #23]
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	4413      	add	r3, r2
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3718      	adds	r7, #24
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
	...

08002ba4 <app_rx0_handler>:
 */

#include "app.h"

void app_rx0_handler(const can_rx_frame_t* msg)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b082      	sub	sp, #8
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
	sprintf(tx_buffer_data,"ID: 0x%x \r\n",msg->id);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	461a      	mov	r2, r3
 8002bb2:	491b      	ldr	r1, [pc, #108]	@ (8002c20 <app_rx0_handler+0x7c>)
 8002bb4:	481b      	ldr	r0, [pc, #108]	@ (8002c24 <app_rx0_handler+0x80>)
 8002bb6:	f000 fe81 	bl	80038bc <siprintf>
	usart_2_handle.tx_buffer = &(tx_buffer_data);
 8002bba:	4b1b      	ldr	r3, [pc, #108]	@ (8002c28 <app_rx0_handler+0x84>)
 8002bbc:	4a19      	ldr	r2, [pc, #100]	@ (8002c24 <app_rx0_handler+0x80>)
 8002bbe:	615a      	str	r2, [r3, #20]
	usart_write_polling(&usart_2_handle);
 8002bc0:	4819      	ldr	r0, [pc, #100]	@ (8002c28 <app_rx0_handler+0x84>)
 8002bc2:	f7ff fd57 	bl	8002674 <usart_write_polling>

	sprintf(tx_buffer_data,"INDEX: 0x%x \r\n",msg->filter_match_index);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	795b      	ldrb	r3, [r3, #5]
 8002bca:	461a      	mov	r2, r3
 8002bcc:	4917      	ldr	r1, [pc, #92]	@ (8002c2c <app_rx0_handler+0x88>)
 8002bce:	4815      	ldr	r0, [pc, #84]	@ (8002c24 <app_rx0_handler+0x80>)
 8002bd0:	f000 fe74 	bl	80038bc <siprintf>
	usart_2_handle.tx_buffer = &(tx_buffer_data);
 8002bd4:	4b14      	ldr	r3, [pc, #80]	@ (8002c28 <app_rx0_handler+0x84>)
 8002bd6:	4a13      	ldr	r2, [pc, #76]	@ (8002c24 <app_rx0_handler+0x80>)
 8002bd8:	615a      	str	r2, [r3, #20]
	usart_write_polling(&usart_2_handle);
 8002bda:	4813      	ldr	r0, [pc, #76]	@ (8002c28 <app_rx0_handler+0x84>)
 8002bdc:	f7ff fd4a 	bl	8002674 <usart_write_polling>

	sprintf(tx_buffer_data,"Data: ");
 8002be0:	4913      	ldr	r1, [pc, #76]	@ (8002c30 <app_rx0_handler+0x8c>)
 8002be2:	4810      	ldr	r0, [pc, #64]	@ (8002c24 <app_rx0_handler+0x80>)
 8002be4:	f000 fe6a 	bl	80038bc <siprintf>
	usart_2_handle.tx_buffer = &(tx_buffer_data);
 8002be8:	4b0f      	ldr	r3, [pc, #60]	@ (8002c28 <app_rx0_handler+0x84>)
 8002bea:	4a0e      	ldr	r2, [pc, #56]	@ (8002c24 <app_rx0_handler+0x80>)
 8002bec:	615a      	str	r2, [r3, #20]
	usart_write_polling(&usart_2_handle);
 8002bee:	480e      	ldr	r0, [pc, #56]	@ (8002c28 <app_rx0_handler+0x84>)
 8002bf0:	f7ff fd40 	bl	8002674 <usart_write_polling>
	usart_2_handle.tx_buffer = &(msg->data_8[0]);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	330c      	adds	r3, #12
 8002bf8:	4a0b      	ldr	r2, [pc, #44]	@ (8002c28 <app_rx0_handler+0x84>)
 8002bfa:	6153      	str	r3, [r2, #20]
	usart_write_polling(&usart_2_handle);
 8002bfc:	480a      	ldr	r0, [pc, #40]	@ (8002c28 <app_rx0_handler+0x84>)
 8002bfe:	f7ff fd39 	bl	8002674 <usart_write_polling>

	sprintf(tx_buffer_data,"\r\n");
 8002c02:	490c      	ldr	r1, [pc, #48]	@ (8002c34 <app_rx0_handler+0x90>)
 8002c04:	4807      	ldr	r0, [pc, #28]	@ (8002c24 <app_rx0_handler+0x80>)
 8002c06:	f000 fe59 	bl	80038bc <siprintf>
	usart_2_handle.tx_buffer = &(tx_buffer_data);
 8002c0a:	4b07      	ldr	r3, [pc, #28]	@ (8002c28 <app_rx0_handler+0x84>)
 8002c0c:	4a05      	ldr	r2, [pc, #20]	@ (8002c24 <app_rx0_handler+0x80>)
 8002c0e:	615a      	str	r2, [r3, #20]
	usart_write_polling(&usart_2_handle);
 8002c10:	4805      	ldr	r0, [pc, #20]	@ (8002c28 <app_rx0_handler+0x84>)
 8002c12:	f7ff fd2f 	bl	8002674 <usart_write_polling>

}
 8002c16:	bf00      	nop
 8002c18:	3708      	adds	r7, #8
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	08005b40 	.word	0x08005b40
 8002c24:	20000440 	.word	0x20000440
 8002c28:	20000588 	.word	0x20000588
 8002c2c:	08005b4c 	.word	0x08005b4c
 8002c30:	08005b5c 	.word	0x08005b5c
 8002c34:	08005b64 	.word	0x08005b64

08002c38 <main>:
#define LED_TOGGLE()        io_toggle(IO_TEST_LED)



int main(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af02      	add	r7, sp, #8
	mcu_init();
 8002c3e:	f7ff ff65 	bl	8002b0c <mcu_init>

	register_rx0_callback(app_rx0_handler);
 8002c42:	4813      	ldr	r0, [pc, #76]	@ (8002c90 <main+0x58>)
 8002c44:	f7ff f84c 	bl	8001ce0 <register_rx0_callback>

	sprintf(tx_buffer_data,"EMBEDDED");
 8002c48:	4912      	ldr	r1, [pc, #72]	@ (8002c94 <main+0x5c>)
 8002c4a:	4813      	ldr	r0, [pc, #76]	@ (8002c98 <main+0x60>)
 8002c4c:	f000 fe36 	bl	80038bc <siprintf>
	hal_can_transmit(CAN1,&tx_buffer_data,8,0,0,0x2A);
 8002c50:	232a      	movs	r3, #42	@ 0x2a
 8002c52:	9301      	str	r3, [sp, #4]
 8002c54:	2300      	movs	r3, #0
 8002c56:	9300      	str	r3, [sp, #0]
 8002c58:	2300      	movs	r3, #0
 8002c5a:	2208      	movs	r2, #8
 8002c5c:	490e      	ldr	r1, [pc, #56]	@ (8002c98 <main+0x60>)
 8002c5e:	480f      	ldr	r0, [pc, #60]	@ (8002c9c <main+0x64>)
 8002c60:	f7fe ff04 	bl	8001a6c <hal_can_transmit>
	for(uint32_t i = 0; i < 100000;i++);
 8002c64:	2300      	movs	r3, #0
 8002c66:	607b      	str	r3, [r7, #4]
 8002c68:	e002      	b.n	8002c70 <main+0x38>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	607b      	str	r3, [r7, #4]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	4a0b      	ldr	r2, [pc, #44]	@ (8002ca0 <main+0x68>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d9f8      	bls.n	8002c6a <main+0x32>

	while(1)
	{
		if (counter_led_toggle >= 1000)
 8002c78:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca4 <main+0x6c>)
 8002c7a:	881b      	ldrh	r3, [r3, #0]
 8002c7c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c80:	d3fa      	bcc.n	8002c78 <main+0x40>
		{
			counter_led_toggle = 0;
 8002c82:	4b08      	ldr	r3, [pc, #32]	@ (8002ca4 <main+0x6c>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	801a      	strh	r2, [r3, #0]
			LED_TOGGLE();
 8002c88:	202d      	movs	r0, #45	@ 0x2d
 8002c8a:	f7ff fb93 	bl	80023b4 <io_toggle>
		if (counter_led_toggle >= 1000)
 8002c8e:	e7f3      	b.n	8002c78 <main+0x40>
 8002c90:	08002ba5 	.word	0x08002ba5
 8002c94:	08005b68 	.word	0x08005b68
 8002c98:	20000440 	.word	0x20000440
 8002c9c:	40006400 	.word	0x40006400
 8002ca0:	0001869f 	.word	0x0001869f
 8002ca4:	2000043e 	.word	0x2000043e

08002ca8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	af00      	add	r7, sp, #0
	return 1;
 8002cac:	2301      	movs	r3, #1
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bc80      	pop	{r7}
 8002cb4:	4770      	bx	lr

08002cb6 <_kill>:

int _kill(int pid, int sig)
{
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	b082      	sub	sp, #8
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
 8002cbe:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002cc0:	f000 feb2 	bl	8003a28 <__errno>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2216      	movs	r2, #22
 8002cc8:	601a      	str	r2, [r3, #0]
	return -1;
 8002cca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3708      	adds	r7, #8
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}

08002cd6 <_exit>:

void _exit (int status)
{
 8002cd6:	b580      	push	{r7, lr}
 8002cd8:	b082      	sub	sp, #8
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002cde:	f04f 31ff 	mov.w	r1, #4294967295
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f7ff ffe7 	bl	8002cb6 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002ce8:	bf00      	nop
 8002cea:	e7fd      	b.n	8002ce8 <_exit+0x12>

08002cec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b086      	sub	sp, #24
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	60b9      	str	r1, [r7, #8]
 8002cf6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	617b      	str	r3, [r7, #20]
 8002cfc:	e00a      	b.n	8002d14 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002cfe:	f3af 8000 	nop.w
 8002d02:	4601      	mov	r1, r0
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	1c5a      	adds	r2, r3, #1
 8002d08:	60ba      	str	r2, [r7, #8]
 8002d0a:	b2ca      	uxtb	r2, r1
 8002d0c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	3301      	adds	r3, #1
 8002d12:	617b      	str	r3, [r7, #20]
 8002d14:	697a      	ldr	r2, [r7, #20]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	dbf0      	blt.n	8002cfe <_read+0x12>
	}

return len;
 8002d1c:	687b      	ldr	r3, [r7, #4]
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3718      	adds	r7, #24
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}

08002d26 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d26:	b580      	push	{r7, lr}
 8002d28:	b086      	sub	sp, #24
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	60f8      	str	r0, [r7, #12]
 8002d2e:	60b9      	str	r1, [r7, #8]
 8002d30:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d32:	2300      	movs	r3, #0
 8002d34:	617b      	str	r3, [r7, #20]
 8002d36:	e009      	b.n	8002d4c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	1c5a      	adds	r2, r3, #1
 8002d3c:	60ba      	str	r2, [r7, #8]
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	4618      	mov	r0, r3
 8002d42:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	3301      	adds	r3, #1
 8002d4a:	617b      	str	r3, [r7, #20]
 8002d4c:	697a      	ldr	r2, [r7, #20]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	429a      	cmp	r2, r3
 8002d52:	dbf1      	blt.n	8002d38 <_write+0x12>
	}
	return len;
 8002d54:	687b      	ldr	r3, [r7, #4]
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3718      	adds	r7, #24
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}

08002d5e <_close>:

int _close(int file)
{
 8002d5e:	b480      	push	{r7}
 8002d60:	b083      	sub	sp, #12
 8002d62:	af00      	add	r7, sp, #0
 8002d64:	6078      	str	r0, [r7, #4]
	return -1;
 8002d66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	370c      	adds	r7, #12
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bc80      	pop	{r7}
 8002d72:	4770      	bx	lr

08002d74 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b083      	sub	sp, #12
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d84:	605a      	str	r2, [r3, #4]
	return 0;
 8002d86:	2300      	movs	r3, #0
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bc80      	pop	{r7}
 8002d90:	4770      	bx	lr

08002d92 <_isatty>:

int _isatty(int file)
{
 8002d92:	b480      	push	{r7}
 8002d94:	b083      	sub	sp, #12
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	6078      	str	r0, [r7, #4]
	return 1;
 8002d9a:	2301      	movs	r3, #1
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bc80      	pop	{r7}
 8002da4:	4770      	bx	lr

08002da6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002da6:	b480      	push	{r7}
 8002da8:	b085      	sub	sp, #20
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	60f8      	str	r0, [r7, #12]
 8002dae:	60b9      	str	r1, [r7, #8]
 8002db0:	607a      	str	r2, [r7, #4]
	return 0;
 8002db2:	2300      	movs	r3, #0
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3714      	adds	r7, #20
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bc80      	pop	{r7}
 8002dbc:	4770      	bx	lr
	...

08002dc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b086      	sub	sp, #24
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002dc8:	4a14      	ldr	r2, [pc, #80]	@ (8002e1c <_sbrk+0x5c>)
 8002dca:	4b15      	ldr	r3, [pc, #84]	@ (8002e20 <_sbrk+0x60>)
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002dd4:	4b13      	ldr	r3, [pc, #76]	@ (8002e24 <_sbrk+0x64>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d102      	bne.n	8002de2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ddc:	4b11      	ldr	r3, [pc, #68]	@ (8002e24 <_sbrk+0x64>)
 8002dde:	4a12      	ldr	r2, [pc, #72]	@ (8002e28 <_sbrk+0x68>)
 8002de0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002de2:	4b10      	ldr	r3, [pc, #64]	@ (8002e24 <_sbrk+0x64>)
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4413      	add	r3, r2
 8002dea:	693a      	ldr	r2, [r7, #16]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d207      	bcs.n	8002e00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002df0:	f000 fe1a 	bl	8003a28 <__errno>
 8002df4:	4603      	mov	r3, r0
 8002df6:	220c      	movs	r2, #12
 8002df8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8002dfe:	e009      	b.n	8002e14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e00:	4b08      	ldr	r3, [pc, #32]	@ (8002e24 <_sbrk+0x64>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e06:	4b07      	ldr	r3, [pc, #28]	@ (8002e24 <_sbrk+0x64>)
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4413      	add	r3, r2
 8002e0e:	4a05      	ldr	r2, [pc, #20]	@ (8002e24 <_sbrk+0x64>)
 8002e10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e12:	68fb      	ldr	r3, [r7, #12]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3718      	adds	r7, #24
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	20005000 	.word	0x20005000
 8002e20:	00000400 	.word	0x00000400
 8002e24:	200005ac 	.word	0x200005ac
 8002e28:	20000700 	.word	0x20000700

08002e2c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002e2c:	480d      	ldr	r0, [pc, #52]	@ (8002e64 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002e2e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002e30:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e34:	480c      	ldr	r0, [pc, #48]	@ (8002e68 <LoopForever+0x6>)
  ldr r1, =_edata
 8002e36:	490d      	ldr	r1, [pc, #52]	@ (8002e6c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002e38:	4a0d      	ldr	r2, [pc, #52]	@ (8002e70 <LoopForever+0xe>)
  movs r3, #0
 8002e3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e3c:	e002      	b.n	8002e44 <LoopCopyDataInit>

08002e3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e42:	3304      	adds	r3, #4

08002e44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e48:	d3f9      	bcc.n	8002e3e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e74 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002e4c:	4c0a      	ldr	r4, [pc, #40]	@ (8002e78 <LoopForever+0x16>)
  movs r3, #0
 8002e4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e50:	e001      	b.n	8002e56 <LoopFillZerobss>

08002e52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e54:	3204      	adds	r2, #4

08002e56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e58:	d3fb      	bcc.n	8002e52 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002e5a:	f000 fdeb 	bl	8003a34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002e5e:	f7ff feeb 	bl	8002c38 <main>

08002e62 <LoopForever>:

LoopForever:
    b LoopForever
 8002e62:	e7fe      	b.n	8002e62 <LoopForever>
  ldr   r0, =_estack
 8002e64:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8002e68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e6c:	2000028c 	.word	0x2000028c
  ldr r2, =_sidata
 8002e70:	08005ef0 	.word	0x08005ef0
  ldr r2, =_sbss
 8002e74:	2000028c 	.word	0x2000028c
  ldr r4, =_ebss
 8002e78:	200006fc 	.word	0x200006fc

08002e7c <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e7c:	e7fe      	b.n	8002e7c <ADC1_2_IRQHandler>

08002e7e <__cvt>:
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e84:	461d      	mov	r5, r3
 8002e86:	bfbb      	ittet	lt
 8002e88:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8002e8c:	461d      	movlt	r5, r3
 8002e8e:	2300      	movge	r3, #0
 8002e90:	232d      	movlt	r3, #45	@ 0x2d
 8002e92:	b088      	sub	sp, #32
 8002e94:	4614      	mov	r4, r2
 8002e96:	bfb8      	it	lt
 8002e98:	4614      	movlt	r4, r2
 8002e9a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8002e9c:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8002e9e:	7013      	strb	r3, [r2, #0]
 8002ea0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8002ea2:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8002ea6:	f023 0820 	bic.w	r8, r3, #32
 8002eaa:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002eae:	d005      	beq.n	8002ebc <__cvt+0x3e>
 8002eb0:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8002eb4:	d100      	bne.n	8002eb8 <__cvt+0x3a>
 8002eb6:	3601      	adds	r6, #1
 8002eb8:	2302      	movs	r3, #2
 8002eba:	e000      	b.n	8002ebe <__cvt+0x40>
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	aa07      	add	r2, sp, #28
 8002ec0:	9204      	str	r2, [sp, #16]
 8002ec2:	aa06      	add	r2, sp, #24
 8002ec4:	e9cd a202 	strd	sl, r2, [sp, #8]
 8002ec8:	e9cd 3600 	strd	r3, r6, [sp]
 8002ecc:	4622      	mov	r2, r4
 8002ece:	462b      	mov	r3, r5
 8002ed0:	f000 fe6e 	bl	8003bb0 <_dtoa_r>
 8002ed4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8002ed8:	4607      	mov	r7, r0
 8002eda:	d119      	bne.n	8002f10 <__cvt+0x92>
 8002edc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8002ede:	07db      	lsls	r3, r3, #31
 8002ee0:	d50e      	bpl.n	8002f00 <__cvt+0x82>
 8002ee2:	eb00 0906 	add.w	r9, r0, r6
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	2300      	movs	r3, #0
 8002eea:	4620      	mov	r0, r4
 8002eec:	4629      	mov	r1, r5
 8002eee:	f7fd fe1f 	bl	8000b30 <__aeabi_dcmpeq>
 8002ef2:	b108      	cbz	r0, 8002ef8 <__cvt+0x7a>
 8002ef4:	f8cd 901c 	str.w	r9, [sp, #28]
 8002ef8:	2230      	movs	r2, #48	@ 0x30
 8002efa:	9b07      	ldr	r3, [sp, #28]
 8002efc:	454b      	cmp	r3, r9
 8002efe:	d31e      	bcc.n	8002f3e <__cvt+0xc0>
 8002f00:	4638      	mov	r0, r7
 8002f02:	9b07      	ldr	r3, [sp, #28]
 8002f04:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8002f06:	1bdb      	subs	r3, r3, r7
 8002f08:	6013      	str	r3, [r2, #0]
 8002f0a:	b008      	add	sp, #32
 8002f0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f10:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002f14:	eb00 0906 	add.w	r9, r0, r6
 8002f18:	d1e5      	bne.n	8002ee6 <__cvt+0x68>
 8002f1a:	7803      	ldrb	r3, [r0, #0]
 8002f1c:	2b30      	cmp	r3, #48	@ 0x30
 8002f1e:	d10a      	bne.n	8002f36 <__cvt+0xb8>
 8002f20:	2200      	movs	r2, #0
 8002f22:	2300      	movs	r3, #0
 8002f24:	4620      	mov	r0, r4
 8002f26:	4629      	mov	r1, r5
 8002f28:	f7fd fe02 	bl	8000b30 <__aeabi_dcmpeq>
 8002f2c:	b918      	cbnz	r0, 8002f36 <__cvt+0xb8>
 8002f2e:	f1c6 0601 	rsb	r6, r6, #1
 8002f32:	f8ca 6000 	str.w	r6, [sl]
 8002f36:	f8da 3000 	ldr.w	r3, [sl]
 8002f3a:	4499      	add	r9, r3
 8002f3c:	e7d3      	b.n	8002ee6 <__cvt+0x68>
 8002f3e:	1c59      	adds	r1, r3, #1
 8002f40:	9107      	str	r1, [sp, #28]
 8002f42:	701a      	strb	r2, [r3, #0]
 8002f44:	e7d9      	b.n	8002efa <__cvt+0x7c>

08002f46 <__exponent>:
 8002f46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002f48:	2900      	cmp	r1, #0
 8002f4a:	bfb6      	itet	lt
 8002f4c:	232d      	movlt	r3, #45	@ 0x2d
 8002f4e:	232b      	movge	r3, #43	@ 0x2b
 8002f50:	4249      	neglt	r1, r1
 8002f52:	2909      	cmp	r1, #9
 8002f54:	7002      	strb	r2, [r0, #0]
 8002f56:	7043      	strb	r3, [r0, #1]
 8002f58:	dd29      	ble.n	8002fae <__exponent+0x68>
 8002f5a:	f10d 0307 	add.w	r3, sp, #7
 8002f5e:	461d      	mov	r5, r3
 8002f60:	270a      	movs	r7, #10
 8002f62:	fbb1 f6f7 	udiv	r6, r1, r7
 8002f66:	461a      	mov	r2, r3
 8002f68:	fb07 1416 	mls	r4, r7, r6, r1
 8002f6c:	3430      	adds	r4, #48	@ 0x30
 8002f6e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8002f72:	460c      	mov	r4, r1
 8002f74:	2c63      	cmp	r4, #99	@ 0x63
 8002f76:	4631      	mov	r1, r6
 8002f78:	f103 33ff 	add.w	r3, r3, #4294967295
 8002f7c:	dcf1      	bgt.n	8002f62 <__exponent+0x1c>
 8002f7e:	3130      	adds	r1, #48	@ 0x30
 8002f80:	1e94      	subs	r4, r2, #2
 8002f82:	f803 1c01 	strb.w	r1, [r3, #-1]
 8002f86:	4623      	mov	r3, r4
 8002f88:	1c41      	adds	r1, r0, #1
 8002f8a:	42ab      	cmp	r3, r5
 8002f8c:	d30a      	bcc.n	8002fa4 <__exponent+0x5e>
 8002f8e:	f10d 0309 	add.w	r3, sp, #9
 8002f92:	1a9b      	subs	r3, r3, r2
 8002f94:	42ac      	cmp	r4, r5
 8002f96:	bf88      	it	hi
 8002f98:	2300      	movhi	r3, #0
 8002f9a:	3302      	adds	r3, #2
 8002f9c:	4403      	add	r3, r0
 8002f9e:	1a18      	subs	r0, r3, r0
 8002fa0:	b003      	add	sp, #12
 8002fa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fa4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8002fa8:	f801 6f01 	strb.w	r6, [r1, #1]!
 8002fac:	e7ed      	b.n	8002f8a <__exponent+0x44>
 8002fae:	2330      	movs	r3, #48	@ 0x30
 8002fb0:	3130      	adds	r1, #48	@ 0x30
 8002fb2:	7083      	strb	r3, [r0, #2]
 8002fb4:	70c1      	strb	r1, [r0, #3]
 8002fb6:	1d03      	adds	r3, r0, #4
 8002fb8:	e7f1      	b.n	8002f9e <__exponent+0x58>
	...

08002fbc <_printf_float>:
 8002fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fc0:	b091      	sub	sp, #68	@ 0x44
 8002fc2:	460c      	mov	r4, r1
 8002fc4:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8002fc8:	4616      	mov	r6, r2
 8002fca:	461f      	mov	r7, r3
 8002fcc:	4605      	mov	r5, r0
 8002fce:	f000 fce1 	bl	8003994 <_localeconv_r>
 8002fd2:	6803      	ldr	r3, [r0, #0]
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	9308      	str	r3, [sp, #32]
 8002fd8:	f7fd f8ca 	bl	8000170 <strlen>
 8002fdc:	2300      	movs	r3, #0
 8002fde:	930e      	str	r3, [sp, #56]	@ 0x38
 8002fe0:	f8d8 3000 	ldr.w	r3, [r8]
 8002fe4:	9009      	str	r0, [sp, #36]	@ 0x24
 8002fe6:	3307      	adds	r3, #7
 8002fe8:	f023 0307 	bic.w	r3, r3, #7
 8002fec:	f103 0208 	add.w	r2, r3, #8
 8002ff0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002ff4:	f8d4 b000 	ldr.w	fp, [r4]
 8002ff8:	f8c8 2000 	str.w	r2, [r8]
 8002ffc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003000:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003004:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003006:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800300a:	f04f 32ff 	mov.w	r2, #4294967295
 800300e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003012:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003016:	4b9c      	ldr	r3, [pc, #624]	@ (8003288 <_printf_float+0x2cc>)
 8003018:	f7fd fdbc 	bl	8000b94 <__aeabi_dcmpun>
 800301c:	bb70      	cbnz	r0, 800307c <_printf_float+0xc0>
 800301e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003022:	f04f 32ff 	mov.w	r2, #4294967295
 8003026:	4b98      	ldr	r3, [pc, #608]	@ (8003288 <_printf_float+0x2cc>)
 8003028:	f7fd fd96 	bl	8000b58 <__aeabi_dcmple>
 800302c:	bb30      	cbnz	r0, 800307c <_printf_float+0xc0>
 800302e:	2200      	movs	r2, #0
 8003030:	2300      	movs	r3, #0
 8003032:	4640      	mov	r0, r8
 8003034:	4649      	mov	r1, r9
 8003036:	f7fd fd85 	bl	8000b44 <__aeabi_dcmplt>
 800303a:	b110      	cbz	r0, 8003042 <_printf_float+0x86>
 800303c:	232d      	movs	r3, #45	@ 0x2d
 800303e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003042:	4a92      	ldr	r2, [pc, #584]	@ (800328c <_printf_float+0x2d0>)
 8003044:	4b92      	ldr	r3, [pc, #584]	@ (8003290 <_printf_float+0x2d4>)
 8003046:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800304a:	bf94      	ite	ls
 800304c:	4690      	movls	r8, r2
 800304e:	4698      	movhi	r8, r3
 8003050:	2303      	movs	r3, #3
 8003052:	f04f 0900 	mov.w	r9, #0
 8003056:	6123      	str	r3, [r4, #16]
 8003058:	f02b 0304 	bic.w	r3, fp, #4
 800305c:	6023      	str	r3, [r4, #0]
 800305e:	4633      	mov	r3, r6
 8003060:	4621      	mov	r1, r4
 8003062:	4628      	mov	r0, r5
 8003064:	9700      	str	r7, [sp, #0]
 8003066:	aa0f      	add	r2, sp, #60	@ 0x3c
 8003068:	f000 f9d4 	bl	8003414 <_printf_common>
 800306c:	3001      	adds	r0, #1
 800306e:	f040 8090 	bne.w	8003192 <_printf_float+0x1d6>
 8003072:	f04f 30ff 	mov.w	r0, #4294967295
 8003076:	b011      	add	sp, #68	@ 0x44
 8003078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800307c:	4642      	mov	r2, r8
 800307e:	464b      	mov	r3, r9
 8003080:	4640      	mov	r0, r8
 8003082:	4649      	mov	r1, r9
 8003084:	f7fd fd86 	bl	8000b94 <__aeabi_dcmpun>
 8003088:	b148      	cbz	r0, 800309e <_printf_float+0xe2>
 800308a:	464b      	mov	r3, r9
 800308c:	2b00      	cmp	r3, #0
 800308e:	bfb8      	it	lt
 8003090:	232d      	movlt	r3, #45	@ 0x2d
 8003092:	4a80      	ldr	r2, [pc, #512]	@ (8003294 <_printf_float+0x2d8>)
 8003094:	bfb8      	it	lt
 8003096:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800309a:	4b7f      	ldr	r3, [pc, #508]	@ (8003298 <_printf_float+0x2dc>)
 800309c:	e7d3      	b.n	8003046 <_printf_float+0x8a>
 800309e:	6863      	ldr	r3, [r4, #4]
 80030a0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80030a4:	1c5a      	adds	r2, r3, #1
 80030a6:	d13f      	bne.n	8003128 <_printf_float+0x16c>
 80030a8:	2306      	movs	r3, #6
 80030aa:	6063      	str	r3, [r4, #4]
 80030ac:	2200      	movs	r2, #0
 80030ae:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80030b2:	6023      	str	r3, [r4, #0]
 80030b4:	9206      	str	r2, [sp, #24]
 80030b6:	aa0e      	add	r2, sp, #56	@ 0x38
 80030b8:	e9cd a204 	strd	sl, r2, [sp, #16]
 80030bc:	aa0d      	add	r2, sp, #52	@ 0x34
 80030be:	9203      	str	r2, [sp, #12]
 80030c0:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80030c4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80030c8:	6863      	ldr	r3, [r4, #4]
 80030ca:	4642      	mov	r2, r8
 80030cc:	9300      	str	r3, [sp, #0]
 80030ce:	4628      	mov	r0, r5
 80030d0:	464b      	mov	r3, r9
 80030d2:	910a      	str	r1, [sp, #40]	@ 0x28
 80030d4:	f7ff fed3 	bl	8002e7e <__cvt>
 80030d8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80030da:	4680      	mov	r8, r0
 80030dc:	2947      	cmp	r1, #71	@ 0x47
 80030de:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80030e0:	d128      	bne.n	8003134 <_printf_float+0x178>
 80030e2:	1cc8      	adds	r0, r1, #3
 80030e4:	db02      	blt.n	80030ec <_printf_float+0x130>
 80030e6:	6863      	ldr	r3, [r4, #4]
 80030e8:	4299      	cmp	r1, r3
 80030ea:	dd40      	ble.n	800316e <_printf_float+0x1b2>
 80030ec:	f1aa 0a02 	sub.w	sl, sl, #2
 80030f0:	fa5f fa8a 	uxtb.w	sl, sl
 80030f4:	4652      	mov	r2, sl
 80030f6:	3901      	subs	r1, #1
 80030f8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80030fc:	910d      	str	r1, [sp, #52]	@ 0x34
 80030fe:	f7ff ff22 	bl	8002f46 <__exponent>
 8003102:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003104:	4681      	mov	r9, r0
 8003106:	1813      	adds	r3, r2, r0
 8003108:	2a01      	cmp	r2, #1
 800310a:	6123      	str	r3, [r4, #16]
 800310c:	dc02      	bgt.n	8003114 <_printf_float+0x158>
 800310e:	6822      	ldr	r2, [r4, #0]
 8003110:	07d2      	lsls	r2, r2, #31
 8003112:	d501      	bpl.n	8003118 <_printf_float+0x15c>
 8003114:	3301      	adds	r3, #1
 8003116:	6123      	str	r3, [r4, #16]
 8003118:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800311c:	2b00      	cmp	r3, #0
 800311e:	d09e      	beq.n	800305e <_printf_float+0xa2>
 8003120:	232d      	movs	r3, #45	@ 0x2d
 8003122:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003126:	e79a      	b.n	800305e <_printf_float+0xa2>
 8003128:	2947      	cmp	r1, #71	@ 0x47
 800312a:	d1bf      	bne.n	80030ac <_printf_float+0xf0>
 800312c:	2b00      	cmp	r3, #0
 800312e:	d1bd      	bne.n	80030ac <_printf_float+0xf0>
 8003130:	2301      	movs	r3, #1
 8003132:	e7ba      	b.n	80030aa <_printf_float+0xee>
 8003134:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003138:	d9dc      	bls.n	80030f4 <_printf_float+0x138>
 800313a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800313e:	d118      	bne.n	8003172 <_printf_float+0x1b6>
 8003140:	2900      	cmp	r1, #0
 8003142:	6863      	ldr	r3, [r4, #4]
 8003144:	dd0b      	ble.n	800315e <_printf_float+0x1a2>
 8003146:	6121      	str	r1, [r4, #16]
 8003148:	b913      	cbnz	r3, 8003150 <_printf_float+0x194>
 800314a:	6822      	ldr	r2, [r4, #0]
 800314c:	07d0      	lsls	r0, r2, #31
 800314e:	d502      	bpl.n	8003156 <_printf_float+0x19a>
 8003150:	3301      	adds	r3, #1
 8003152:	440b      	add	r3, r1
 8003154:	6123      	str	r3, [r4, #16]
 8003156:	f04f 0900 	mov.w	r9, #0
 800315a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800315c:	e7dc      	b.n	8003118 <_printf_float+0x15c>
 800315e:	b913      	cbnz	r3, 8003166 <_printf_float+0x1aa>
 8003160:	6822      	ldr	r2, [r4, #0]
 8003162:	07d2      	lsls	r2, r2, #31
 8003164:	d501      	bpl.n	800316a <_printf_float+0x1ae>
 8003166:	3302      	adds	r3, #2
 8003168:	e7f4      	b.n	8003154 <_printf_float+0x198>
 800316a:	2301      	movs	r3, #1
 800316c:	e7f2      	b.n	8003154 <_printf_float+0x198>
 800316e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003172:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003174:	4299      	cmp	r1, r3
 8003176:	db05      	blt.n	8003184 <_printf_float+0x1c8>
 8003178:	6823      	ldr	r3, [r4, #0]
 800317a:	6121      	str	r1, [r4, #16]
 800317c:	07d8      	lsls	r0, r3, #31
 800317e:	d5ea      	bpl.n	8003156 <_printf_float+0x19a>
 8003180:	1c4b      	adds	r3, r1, #1
 8003182:	e7e7      	b.n	8003154 <_printf_float+0x198>
 8003184:	2900      	cmp	r1, #0
 8003186:	bfcc      	ite	gt
 8003188:	2201      	movgt	r2, #1
 800318a:	f1c1 0202 	rsble	r2, r1, #2
 800318e:	4413      	add	r3, r2
 8003190:	e7e0      	b.n	8003154 <_printf_float+0x198>
 8003192:	6823      	ldr	r3, [r4, #0]
 8003194:	055a      	lsls	r2, r3, #21
 8003196:	d407      	bmi.n	80031a8 <_printf_float+0x1ec>
 8003198:	6923      	ldr	r3, [r4, #16]
 800319a:	4642      	mov	r2, r8
 800319c:	4631      	mov	r1, r6
 800319e:	4628      	mov	r0, r5
 80031a0:	47b8      	blx	r7
 80031a2:	3001      	adds	r0, #1
 80031a4:	d12b      	bne.n	80031fe <_printf_float+0x242>
 80031a6:	e764      	b.n	8003072 <_printf_float+0xb6>
 80031a8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80031ac:	f240 80dc 	bls.w	8003368 <_printf_float+0x3ac>
 80031b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80031b4:	2200      	movs	r2, #0
 80031b6:	2300      	movs	r3, #0
 80031b8:	f7fd fcba 	bl	8000b30 <__aeabi_dcmpeq>
 80031bc:	2800      	cmp	r0, #0
 80031be:	d033      	beq.n	8003228 <_printf_float+0x26c>
 80031c0:	2301      	movs	r3, #1
 80031c2:	4631      	mov	r1, r6
 80031c4:	4628      	mov	r0, r5
 80031c6:	4a35      	ldr	r2, [pc, #212]	@ (800329c <_printf_float+0x2e0>)
 80031c8:	47b8      	blx	r7
 80031ca:	3001      	adds	r0, #1
 80031cc:	f43f af51 	beq.w	8003072 <_printf_float+0xb6>
 80031d0:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80031d4:	4543      	cmp	r3, r8
 80031d6:	db02      	blt.n	80031de <_printf_float+0x222>
 80031d8:	6823      	ldr	r3, [r4, #0]
 80031da:	07d8      	lsls	r0, r3, #31
 80031dc:	d50f      	bpl.n	80031fe <_printf_float+0x242>
 80031de:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80031e2:	4631      	mov	r1, r6
 80031e4:	4628      	mov	r0, r5
 80031e6:	47b8      	blx	r7
 80031e8:	3001      	adds	r0, #1
 80031ea:	f43f af42 	beq.w	8003072 <_printf_float+0xb6>
 80031ee:	f04f 0900 	mov.w	r9, #0
 80031f2:	f108 38ff 	add.w	r8, r8, #4294967295
 80031f6:	f104 0a1a 	add.w	sl, r4, #26
 80031fa:	45c8      	cmp	r8, r9
 80031fc:	dc09      	bgt.n	8003212 <_printf_float+0x256>
 80031fe:	6823      	ldr	r3, [r4, #0]
 8003200:	079b      	lsls	r3, r3, #30
 8003202:	f100 8102 	bmi.w	800340a <_printf_float+0x44e>
 8003206:	68e0      	ldr	r0, [r4, #12]
 8003208:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800320a:	4298      	cmp	r0, r3
 800320c:	bfb8      	it	lt
 800320e:	4618      	movlt	r0, r3
 8003210:	e731      	b.n	8003076 <_printf_float+0xba>
 8003212:	2301      	movs	r3, #1
 8003214:	4652      	mov	r2, sl
 8003216:	4631      	mov	r1, r6
 8003218:	4628      	mov	r0, r5
 800321a:	47b8      	blx	r7
 800321c:	3001      	adds	r0, #1
 800321e:	f43f af28 	beq.w	8003072 <_printf_float+0xb6>
 8003222:	f109 0901 	add.w	r9, r9, #1
 8003226:	e7e8      	b.n	80031fa <_printf_float+0x23e>
 8003228:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800322a:	2b00      	cmp	r3, #0
 800322c:	dc38      	bgt.n	80032a0 <_printf_float+0x2e4>
 800322e:	2301      	movs	r3, #1
 8003230:	4631      	mov	r1, r6
 8003232:	4628      	mov	r0, r5
 8003234:	4a19      	ldr	r2, [pc, #100]	@ (800329c <_printf_float+0x2e0>)
 8003236:	47b8      	blx	r7
 8003238:	3001      	adds	r0, #1
 800323a:	f43f af1a 	beq.w	8003072 <_printf_float+0xb6>
 800323e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8003242:	ea59 0303 	orrs.w	r3, r9, r3
 8003246:	d102      	bne.n	800324e <_printf_float+0x292>
 8003248:	6823      	ldr	r3, [r4, #0]
 800324a:	07d9      	lsls	r1, r3, #31
 800324c:	d5d7      	bpl.n	80031fe <_printf_float+0x242>
 800324e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003252:	4631      	mov	r1, r6
 8003254:	4628      	mov	r0, r5
 8003256:	47b8      	blx	r7
 8003258:	3001      	adds	r0, #1
 800325a:	f43f af0a 	beq.w	8003072 <_printf_float+0xb6>
 800325e:	f04f 0a00 	mov.w	sl, #0
 8003262:	f104 0b1a 	add.w	fp, r4, #26
 8003266:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003268:	425b      	negs	r3, r3
 800326a:	4553      	cmp	r3, sl
 800326c:	dc01      	bgt.n	8003272 <_printf_float+0x2b6>
 800326e:	464b      	mov	r3, r9
 8003270:	e793      	b.n	800319a <_printf_float+0x1de>
 8003272:	2301      	movs	r3, #1
 8003274:	465a      	mov	r2, fp
 8003276:	4631      	mov	r1, r6
 8003278:	4628      	mov	r0, r5
 800327a:	47b8      	blx	r7
 800327c:	3001      	adds	r0, #1
 800327e:	f43f aef8 	beq.w	8003072 <_printf_float+0xb6>
 8003282:	f10a 0a01 	add.w	sl, sl, #1
 8003286:	e7ee      	b.n	8003266 <_printf_float+0x2aa>
 8003288:	7fefffff 	.word	0x7fefffff
 800328c:	08005b71 	.word	0x08005b71
 8003290:	08005b75 	.word	0x08005b75
 8003294:	08005b79 	.word	0x08005b79
 8003298:	08005b7d 	.word	0x08005b7d
 800329c:	08005b81 	.word	0x08005b81
 80032a0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80032a2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80032a6:	4553      	cmp	r3, sl
 80032a8:	bfa8      	it	ge
 80032aa:	4653      	movge	r3, sl
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	4699      	mov	r9, r3
 80032b0:	dc36      	bgt.n	8003320 <_printf_float+0x364>
 80032b2:	f04f 0b00 	mov.w	fp, #0
 80032b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80032ba:	f104 021a 	add.w	r2, r4, #26
 80032be:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80032c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80032c2:	eba3 0309 	sub.w	r3, r3, r9
 80032c6:	455b      	cmp	r3, fp
 80032c8:	dc31      	bgt.n	800332e <_printf_float+0x372>
 80032ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80032cc:	459a      	cmp	sl, r3
 80032ce:	dc3a      	bgt.n	8003346 <_printf_float+0x38a>
 80032d0:	6823      	ldr	r3, [r4, #0]
 80032d2:	07da      	lsls	r2, r3, #31
 80032d4:	d437      	bmi.n	8003346 <_printf_float+0x38a>
 80032d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80032d8:	ebaa 0903 	sub.w	r9, sl, r3
 80032dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80032de:	ebaa 0303 	sub.w	r3, sl, r3
 80032e2:	4599      	cmp	r9, r3
 80032e4:	bfa8      	it	ge
 80032e6:	4699      	movge	r9, r3
 80032e8:	f1b9 0f00 	cmp.w	r9, #0
 80032ec:	dc33      	bgt.n	8003356 <_printf_float+0x39a>
 80032ee:	f04f 0800 	mov.w	r8, #0
 80032f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80032f6:	f104 0b1a 	add.w	fp, r4, #26
 80032fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80032fc:	ebaa 0303 	sub.w	r3, sl, r3
 8003300:	eba3 0309 	sub.w	r3, r3, r9
 8003304:	4543      	cmp	r3, r8
 8003306:	f77f af7a 	ble.w	80031fe <_printf_float+0x242>
 800330a:	2301      	movs	r3, #1
 800330c:	465a      	mov	r2, fp
 800330e:	4631      	mov	r1, r6
 8003310:	4628      	mov	r0, r5
 8003312:	47b8      	blx	r7
 8003314:	3001      	adds	r0, #1
 8003316:	f43f aeac 	beq.w	8003072 <_printf_float+0xb6>
 800331a:	f108 0801 	add.w	r8, r8, #1
 800331e:	e7ec      	b.n	80032fa <_printf_float+0x33e>
 8003320:	4642      	mov	r2, r8
 8003322:	4631      	mov	r1, r6
 8003324:	4628      	mov	r0, r5
 8003326:	47b8      	blx	r7
 8003328:	3001      	adds	r0, #1
 800332a:	d1c2      	bne.n	80032b2 <_printf_float+0x2f6>
 800332c:	e6a1      	b.n	8003072 <_printf_float+0xb6>
 800332e:	2301      	movs	r3, #1
 8003330:	4631      	mov	r1, r6
 8003332:	4628      	mov	r0, r5
 8003334:	920a      	str	r2, [sp, #40]	@ 0x28
 8003336:	47b8      	blx	r7
 8003338:	3001      	adds	r0, #1
 800333a:	f43f ae9a 	beq.w	8003072 <_printf_float+0xb6>
 800333e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003340:	f10b 0b01 	add.w	fp, fp, #1
 8003344:	e7bb      	b.n	80032be <_printf_float+0x302>
 8003346:	4631      	mov	r1, r6
 8003348:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800334c:	4628      	mov	r0, r5
 800334e:	47b8      	blx	r7
 8003350:	3001      	adds	r0, #1
 8003352:	d1c0      	bne.n	80032d6 <_printf_float+0x31a>
 8003354:	e68d      	b.n	8003072 <_printf_float+0xb6>
 8003356:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003358:	464b      	mov	r3, r9
 800335a:	4631      	mov	r1, r6
 800335c:	4628      	mov	r0, r5
 800335e:	4442      	add	r2, r8
 8003360:	47b8      	blx	r7
 8003362:	3001      	adds	r0, #1
 8003364:	d1c3      	bne.n	80032ee <_printf_float+0x332>
 8003366:	e684      	b.n	8003072 <_printf_float+0xb6>
 8003368:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800336c:	f1ba 0f01 	cmp.w	sl, #1
 8003370:	dc01      	bgt.n	8003376 <_printf_float+0x3ba>
 8003372:	07db      	lsls	r3, r3, #31
 8003374:	d536      	bpl.n	80033e4 <_printf_float+0x428>
 8003376:	2301      	movs	r3, #1
 8003378:	4642      	mov	r2, r8
 800337a:	4631      	mov	r1, r6
 800337c:	4628      	mov	r0, r5
 800337e:	47b8      	blx	r7
 8003380:	3001      	adds	r0, #1
 8003382:	f43f ae76 	beq.w	8003072 <_printf_float+0xb6>
 8003386:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800338a:	4631      	mov	r1, r6
 800338c:	4628      	mov	r0, r5
 800338e:	47b8      	blx	r7
 8003390:	3001      	adds	r0, #1
 8003392:	f43f ae6e 	beq.w	8003072 <_printf_float+0xb6>
 8003396:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800339a:	2200      	movs	r2, #0
 800339c:	2300      	movs	r3, #0
 800339e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80033a2:	f7fd fbc5 	bl	8000b30 <__aeabi_dcmpeq>
 80033a6:	b9c0      	cbnz	r0, 80033da <_printf_float+0x41e>
 80033a8:	4653      	mov	r3, sl
 80033aa:	f108 0201 	add.w	r2, r8, #1
 80033ae:	4631      	mov	r1, r6
 80033b0:	4628      	mov	r0, r5
 80033b2:	47b8      	blx	r7
 80033b4:	3001      	adds	r0, #1
 80033b6:	d10c      	bne.n	80033d2 <_printf_float+0x416>
 80033b8:	e65b      	b.n	8003072 <_printf_float+0xb6>
 80033ba:	2301      	movs	r3, #1
 80033bc:	465a      	mov	r2, fp
 80033be:	4631      	mov	r1, r6
 80033c0:	4628      	mov	r0, r5
 80033c2:	47b8      	blx	r7
 80033c4:	3001      	adds	r0, #1
 80033c6:	f43f ae54 	beq.w	8003072 <_printf_float+0xb6>
 80033ca:	f108 0801 	add.w	r8, r8, #1
 80033ce:	45d0      	cmp	r8, sl
 80033d0:	dbf3      	blt.n	80033ba <_printf_float+0x3fe>
 80033d2:	464b      	mov	r3, r9
 80033d4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80033d8:	e6e0      	b.n	800319c <_printf_float+0x1e0>
 80033da:	f04f 0800 	mov.w	r8, #0
 80033de:	f104 0b1a 	add.w	fp, r4, #26
 80033e2:	e7f4      	b.n	80033ce <_printf_float+0x412>
 80033e4:	2301      	movs	r3, #1
 80033e6:	4642      	mov	r2, r8
 80033e8:	e7e1      	b.n	80033ae <_printf_float+0x3f2>
 80033ea:	2301      	movs	r3, #1
 80033ec:	464a      	mov	r2, r9
 80033ee:	4631      	mov	r1, r6
 80033f0:	4628      	mov	r0, r5
 80033f2:	47b8      	blx	r7
 80033f4:	3001      	adds	r0, #1
 80033f6:	f43f ae3c 	beq.w	8003072 <_printf_float+0xb6>
 80033fa:	f108 0801 	add.w	r8, r8, #1
 80033fe:	68e3      	ldr	r3, [r4, #12]
 8003400:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003402:	1a5b      	subs	r3, r3, r1
 8003404:	4543      	cmp	r3, r8
 8003406:	dcf0      	bgt.n	80033ea <_printf_float+0x42e>
 8003408:	e6fd      	b.n	8003206 <_printf_float+0x24a>
 800340a:	f04f 0800 	mov.w	r8, #0
 800340e:	f104 0919 	add.w	r9, r4, #25
 8003412:	e7f4      	b.n	80033fe <_printf_float+0x442>

08003414 <_printf_common>:
 8003414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003418:	4616      	mov	r6, r2
 800341a:	4698      	mov	r8, r3
 800341c:	688a      	ldr	r2, [r1, #8]
 800341e:	690b      	ldr	r3, [r1, #16]
 8003420:	4607      	mov	r7, r0
 8003422:	4293      	cmp	r3, r2
 8003424:	bfb8      	it	lt
 8003426:	4613      	movlt	r3, r2
 8003428:	6033      	str	r3, [r6, #0]
 800342a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800342e:	460c      	mov	r4, r1
 8003430:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003434:	b10a      	cbz	r2, 800343a <_printf_common+0x26>
 8003436:	3301      	adds	r3, #1
 8003438:	6033      	str	r3, [r6, #0]
 800343a:	6823      	ldr	r3, [r4, #0]
 800343c:	0699      	lsls	r1, r3, #26
 800343e:	bf42      	ittt	mi
 8003440:	6833      	ldrmi	r3, [r6, #0]
 8003442:	3302      	addmi	r3, #2
 8003444:	6033      	strmi	r3, [r6, #0]
 8003446:	6825      	ldr	r5, [r4, #0]
 8003448:	f015 0506 	ands.w	r5, r5, #6
 800344c:	d106      	bne.n	800345c <_printf_common+0x48>
 800344e:	f104 0a19 	add.w	sl, r4, #25
 8003452:	68e3      	ldr	r3, [r4, #12]
 8003454:	6832      	ldr	r2, [r6, #0]
 8003456:	1a9b      	subs	r3, r3, r2
 8003458:	42ab      	cmp	r3, r5
 800345a:	dc2b      	bgt.n	80034b4 <_printf_common+0xa0>
 800345c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003460:	6822      	ldr	r2, [r4, #0]
 8003462:	3b00      	subs	r3, #0
 8003464:	bf18      	it	ne
 8003466:	2301      	movne	r3, #1
 8003468:	0692      	lsls	r2, r2, #26
 800346a:	d430      	bmi.n	80034ce <_printf_common+0xba>
 800346c:	4641      	mov	r1, r8
 800346e:	4638      	mov	r0, r7
 8003470:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003474:	47c8      	blx	r9
 8003476:	3001      	adds	r0, #1
 8003478:	d023      	beq.n	80034c2 <_printf_common+0xae>
 800347a:	6823      	ldr	r3, [r4, #0]
 800347c:	6922      	ldr	r2, [r4, #16]
 800347e:	f003 0306 	and.w	r3, r3, #6
 8003482:	2b04      	cmp	r3, #4
 8003484:	bf14      	ite	ne
 8003486:	2500      	movne	r5, #0
 8003488:	6833      	ldreq	r3, [r6, #0]
 800348a:	f04f 0600 	mov.w	r6, #0
 800348e:	bf08      	it	eq
 8003490:	68e5      	ldreq	r5, [r4, #12]
 8003492:	f104 041a 	add.w	r4, r4, #26
 8003496:	bf08      	it	eq
 8003498:	1aed      	subeq	r5, r5, r3
 800349a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800349e:	bf08      	it	eq
 80034a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80034a4:	4293      	cmp	r3, r2
 80034a6:	bfc4      	itt	gt
 80034a8:	1a9b      	subgt	r3, r3, r2
 80034aa:	18ed      	addgt	r5, r5, r3
 80034ac:	42b5      	cmp	r5, r6
 80034ae:	d11a      	bne.n	80034e6 <_printf_common+0xd2>
 80034b0:	2000      	movs	r0, #0
 80034b2:	e008      	b.n	80034c6 <_printf_common+0xb2>
 80034b4:	2301      	movs	r3, #1
 80034b6:	4652      	mov	r2, sl
 80034b8:	4641      	mov	r1, r8
 80034ba:	4638      	mov	r0, r7
 80034bc:	47c8      	blx	r9
 80034be:	3001      	adds	r0, #1
 80034c0:	d103      	bne.n	80034ca <_printf_common+0xb6>
 80034c2:	f04f 30ff 	mov.w	r0, #4294967295
 80034c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034ca:	3501      	adds	r5, #1
 80034cc:	e7c1      	b.n	8003452 <_printf_common+0x3e>
 80034ce:	2030      	movs	r0, #48	@ 0x30
 80034d0:	18e1      	adds	r1, r4, r3
 80034d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80034d6:	1c5a      	adds	r2, r3, #1
 80034d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80034dc:	4422      	add	r2, r4
 80034de:	3302      	adds	r3, #2
 80034e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80034e4:	e7c2      	b.n	800346c <_printf_common+0x58>
 80034e6:	2301      	movs	r3, #1
 80034e8:	4622      	mov	r2, r4
 80034ea:	4641      	mov	r1, r8
 80034ec:	4638      	mov	r0, r7
 80034ee:	47c8      	blx	r9
 80034f0:	3001      	adds	r0, #1
 80034f2:	d0e6      	beq.n	80034c2 <_printf_common+0xae>
 80034f4:	3601      	adds	r6, #1
 80034f6:	e7d9      	b.n	80034ac <_printf_common+0x98>

080034f8 <_printf_i>:
 80034f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80034fc:	7e0f      	ldrb	r7, [r1, #24]
 80034fe:	4691      	mov	r9, r2
 8003500:	2f78      	cmp	r7, #120	@ 0x78
 8003502:	4680      	mov	r8, r0
 8003504:	460c      	mov	r4, r1
 8003506:	469a      	mov	sl, r3
 8003508:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800350a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800350e:	d807      	bhi.n	8003520 <_printf_i+0x28>
 8003510:	2f62      	cmp	r7, #98	@ 0x62
 8003512:	d80a      	bhi.n	800352a <_printf_i+0x32>
 8003514:	2f00      	cmp	r7, #0
 8003516:	f000 80d3 	beq.w	80036c0 <_printf_i+0x1c8>
 800351a:	2f58      	cmp	r7, #88	@ 0x58
 800351c:	f000 80ba 	beq.w	8003694 <_printf_i+0x19c>
 8003520:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003524:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003528:	e03a      	b.n	80035a0 <_printf_i+0xa8>
 800352a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800352e:	2b15      	cmp	r3, #21
 8003530:	d8f6      	bhi.n	8003520 <_printf_i+0x28>
 8003532:	a101      	add	r1, pc, #4	@ (adr r1, 8003538 <_printf_i+0x40>)
 8003534:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003538:	08003591 	.word	0x08003591
 800353c:	080035a5 	.word	0x080035a5
 8003540:	08003521 	.word	0x08003521
 8003544:	08003521 	.word	0x08003521
 8003548:	08003521 	.word	0x08003521
 800354c:	08003521 	.word	0x08003521
 8003550:	080035a5 	.word	0x080035a5
 8003554:	08003521 	.word	0x08003521
 8003558:	08003521 	.word	0x08003521
 800355c:	08003521 	.word	0x08003521
 8003560:	08003521 	.word	0x08003521
 8003564:	080036a7 	.word	0x080036a7
 8003568:	080035cf 	.word	0x080035cf
 800356c:	08003661 	.word	0x08003661
 8003570:	08003521 	.word	0x08003521
 8003574:	08003521 	.word	0x08003521
 8003578:	080036c9 	.word	0x080036c9
 800357c:	08003521 	.word	0x08003521
 8003580:	080035cf 	.word	0x080035cf
 8003584:	08003521 	.word	0x08003521
 8003588:	08003521 	.word	0x08003521
 800358c:	08003669 	.word	0x08003669
 8003590:	6833      	ldr	r3, [r6, #0]
 8003592:	1d1a      	adds	r2, r3, #4
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	6032      	str	r2, [r6, #0]
 8003598:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800359c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80035a0:	2301      	movs	r3, #1
 80035a2:	e09e      	b.n	80036e2 <_printf_i+0x1ea>
 80035a4:	6833      	ldr	r3, [r6, #0]
 80035a6:	6820      	ldr	r0, [r4, #0]
 80035a8:	1d19      	adds	r1, r3, #4
 80035aa:	6031      	str	r1, [r6, #0]
 80035ac:	0606      	lsls	r6, r0, #24
 80035ae:	d501      	bpl.n	80035b4 <_printf_i+0xbc>
 80035b0:	681d      	ldr	r5, [r3, #0]
 80035b2:	e003      	b.n	80035bc <_printf_i+0xc4>
 80035b4:	0645      	lsls	r5, r0, #25
 80035b6:	d5fb      	bpl.n	80035b0 <_printf_i+0xb8>
 80035b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80035bc:	2d00      	cmp	r5, #0
 80035be:	da03      	bge.n	80035c8 <_printf_i+0xd0>
 80035c0:	232d      	movs	r3, #45	@ 0x2d
 80035c2:	426d      	negs	r5, r5
 80035c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80035c8:	230a      	movs	r3, #10
 80035ca:	4859      	ldr	r0, [pc, #356]	@ (8003730 <_printf_i+0x238>)
 80035cc:	e011      	b.n	80035f2 <_printf_i+0xfa>
 80035ce:	6821      	ldr	r1, [r4, #0]
 80035d0:	6833      	ldr	r3, [r6, #0]
 80035d2:	0608      	lsls	r0, r1, #24
 80035d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80035d8:	d402      	bmi.n	80035e0 <_printf_i+0xe8>
 80035da:	0649      	lsls	r1, r1, #25
 80035dc:	bf48      	it	mi
 80035de:	b2ad      	uxthmi	r5, r5
 80035e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80035e2:	6033      	str	r3, [r6, #0]
 80035e4:	bf14      	ite	ne
 80035e6:	230a      	movne	r3, #10
 80035e8:	2308      	moveq	r3, #8
 80035ea:	4851      	ldr	r0, [pc, #324]	@ (8003730 <_printf_i+0x238>)
 80035ec:	2100      	movs	r1, #0
 80035ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80035f2:	6866      	ldr	r6, [r4, #4]
 80035f4:	2e00      	cmp	r6, #0
 80035f6:	bfa8      	it	ge
 80035f8:	6821      	ldrge	r1, [r4, #0]
 80035fa:	60a6      	str	r6, [r4, #8]
 80035fc:	bfa4      	itt	ge
 80035fe:	f021 0104 	bicge.w	r1, r1, #4
 8003602:	6021      	strge	r1, [r4, #0]
 8003604:	b90d      	cbnz	r5, 800360a <_printf_i+0x112>
 8003606:	2e00      	cmp	r6, #0
 8003608:	d04b      	beq.n	80036a2 <_printf_i+0x1aa>
 800360a:	4616      	mov	r6, r2
 800360c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003610:	fb03 5711 	mls	r7, r3, r1, r5
 8003614:	5dc7      	ldrb	r7, [r0, r7]
 8003616:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800361a:	462f      	mov	r7, r5
 800361c:	42bb      	cmp	r3, r7
 800361e:	460d      	mov	r5, r1
 8003620:	d9f4      	bls.n	800360c <_printf_i+0x114>
 8003622:	2b08      	cmp	r3, #8
 8003624:	d10b      	bne.n	800363e <_printf_i+0x146>
 8003626:	6823      	ldr	r3, [r4, #0]
 8003628:	07df      	lsls	r7, r3, #31
 800362a:	d508      	bpl.n	800363e <_printf_i+0x146>
 800362c:	6923      	ldr	r3, [r4, #16]
 800362e:	6861      	ldr	r1, [r4, #4]
 8003630:	4299      	cmp	r1, r3
 8003632:	bfde      	ittt	le
 8003634:	2330      	movle	r3, #48	@ 0x30
 8003636:	f806 3c01 	strble.w	r3, [r6, #-1]
 800363a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800363e:	1b92      	subs	r2, r2, r6
 8003640:	6122      	str	r2, [r4, #16]
 8003642:	464b      	mov	r3, r9
 8003644:	4621      	mov	r1, r4
 8003646:	4640      	mov	r0, r8
 8003648:	f8cd a000 	str.w	sl, [sp]
 800364c:	aa03      	add	r2, sp, #12
 800364e:	f7ff fee1 	bl	8003414 <_printf_common>
 8003652:	3001      	adds	r0, #1
 8003654:	d14a      	bne.n	80036ec <_printf_i+0x1f4>
 8003656:	f04f 30ff 	mov.w	r0, #4294967295
 800365a:	b004      	add	sp, #16
 800365c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003660:	6823      	ldr	r3, [r4, #0]
 8003662:	f043 0320 	orr.w	r3, r3, #32
 8003666:	6023      	str	r3, [r4, #0]
 8003668:	2778      	movs	r7, #120	@ 0x78
 800366a:	4832      	ldr	r0, [pc, #200]	@ (8003734 <_printf_i+0x23c>)
 800366c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003670:	6823      	ldr	r3, [r4, #0]
 8003672:	6831      	ldr	r1, [r6, #0]
 8003674:	061f      	lsls	r7, r3, #24
 8003676:	f851 5b04 	ldr.w	r5, [r1], #4
 800367a:	d402      	bmi.n	8003682 <_printf_i+0x18a>
 800367c:	065f      	lsls	r7, r3, #25
 800367e:	bf48      	it	mi
 8003680:	b2ad      	uxthmi	r5, r5
 8003682:	6031      	str	r1, [r6, #0]
 8003684:	07d9      	lsls	r1, r3, #31
 8003686:	bf44      	itt	mi
 8003688:	f043 0320 	orrmi.w	r3, r3, #32
 800368c:	6023      	strmi	r3, [r4, #0]
 800368e:	b11d      	cbz	r5, 8003698 <_printf_i+0x1a0>
 8003690:	2310      	movs	r3, #16
 8003692:	e7ab      	b.n	80035ec <_printf_i+0xf4>
 8003694:	4826      	ldr	r0, [pc, #152]	@ (8003730 <_printf_i+0x238>)
 8003696:	e7e9      	b.n	800366c <_printf_i+0x174>
 8003698:	6823      	ldr	r3, [r4, #0]
 800369a:	f023 0320 	bic.w	r3, r3, #32
 800369e:	6023      	str	r3, [r4, #0]
 80036a0:	e7f6      	b.n	8003690 <_printf_i+0x198>
 80036a2:	4616      	mov	r6, r2
 80036a4:	e7bd      	b.n	8003622 <_printf_i+0x12a>
 80036a6:	6833      	ldr	r3, [r6, #0]
 80036a8:	6825      	ldr	r5, [r4, #0]
 80036aa:	1d18      	adds	r0, r3, #4
 80036ac:	6961      	ldr	r1, [r4, #20]
 80036ae:	6030      	str	r0, [r6, #0]
 80036b0:	062e      	lsls	r6, r5, #24
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	d501      	bpl.n	80036ba <_printf_i+0x1c2>
 80036b6:	6019      	str	r1, [r3, #0]
 80036b8:	e002      	b.n	80036c0 <_printf_i+0x1c8>
 80036ba:	0668      	lsls	r0, r5, #25
 80036bc:	d5fb      	bpl.n	80036b6 <_printf_i+0x1be>
 80036be:	8019      	strh	r1, [r3, #0]
 80036c0:	2300      	movs	r3, #0
 80036c2:	4616      	mov	r6, r2
 80036c4:	6123      	str	r3, [r4, #16]
 80036c6:	e7bc      	b.n	8003642 <_printf_i+0x14a>
 80036c8:	6833      	ldr	r3, [r6, #0]
 80036ca:	2100      	movs	r1, #0
 80036cc:	1d1a      	adds	r2, r3, #4
 80036ce:	6032      	str	r2, [r6, #0]
 80036d0:	681e      	ldr	r6, [r3, #0]
 80036d2:	6862      	ldr	r2, [r4, #4]
 80036d4:	4630      	mov	r0, r6
 80036d6:	f000 f9d4 	bl	8003a82 <memchr>
 80036da:	b108      	cbz	r0, 80036e0 <_printf_i+0x1e8>
 80036dc:	1b80      	subs	r0, r0, r6
 80036de:	6060      	str	r0, [r4, #4]
 80036e0:	6863      	ldr	r3, [r4, #4]
 80036e2:	6123      	str	r3, [r4, #16]
 80036e4:	2300      	movs	r3, #0
 80036e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80036ea:	e7aa      	b.n	8003642 <_printf_i+0x14a>
 80036ec:	4632      	mov	r2, r6
 80036ee:	4649      	mov	r1, r9
 80036f0:	4640      	mov	r0, r8
 80036f2:	6923      	ldr	r3, [r4, #16]
 80036f4:	47d0      	blx	sl
 80036f6:	3001      	adds	r0, #1
 80036f8:	d0ad      	beq.n	8003656 <_printf_i+0x15e>
 80036fa:	6823      	ldr	r3, [r4, #0]
 80036fc:	079b      	lsls	r3, r3, #30
 80036fe:	d413      	bmi.n	8003728 <_printf_i+0x230>
 8003700:	68e0      	ldr	r0, [r4, #12]
 8003702:	9b03      	ldr	r3, [sp, #12]
 8003704:	4298      	cmp	r0, r3
 8003706:	bfb8      	it	lt
 8003708:	4618      	movlt	r0, r3
 800370a:	e7a6      	b.n	800365a <_printf_i+0x162>
 800370c:	2301      	movs	r3, #1
 800370e:	4632      	mov	r2, r6
 8003710:	4649      	mov	r1, r9
 8003712:	4640      	mov	r0, r8
 8003714:	47d0      	blx	sl
 8003716:	3001      	adds	r0, #1
 8003718:	d09d      	beq.n	8003656 <_printf_i+0x15e>
 800371a:	3501      	adds	r5, #1
 800371c:	68e3      	ldr	r3, [r4, #12]
 800371e:	9903      	ldr	r1, [sp, #12]
 8003720:	1a5b      	subs	r3, r3, r1
 8003722:	42ab      	cmp	r3, r5
 8003724:	dcf2      	bgt.n	800370c <_printf_i+0x214>
 8003726:	e7eb      	b.n	8003700 <_printf_i+0x208>
 8003728:	2500      	movs	r5, #0
 800372a:	f104 0619 	add.w	r6, r4, #25
 800372e:	e7f5      	b.n	800371c <_printf_i+0x224>
 8003730:	08005b83 	.word	0x08005b83
 8003734:	08005b94 	.word	0x08005b94

08003738 <std>:
 8003738:	2300      	movs	r3, #0
 800373a:	b510      	push	{r4, lr}
 800373c:	4604      	mov	r4, r0
 800373e:	e9c0 3300 	strd	r3, r3, [r0]
 8003742:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003746:	6083      	str	r3, [r0, #8]
 8003748:	8181      	strh	r1, [r0, #12]
 800374a:	6643      	str	r3, [r0, #100]	@ 0x64
 800374c:	81c2      	strh	r2, [r0, #14]
 800374e:	6183      	str	r3, [r0, #24]
 8003750:	4619      	mov	r1, r3
 8003752:	2208      	movs	r2, #8
 8003754:	305c      	adds	r0, #92	@ 0x5c
 8003756:	f000 f914 	bl	8003982 <memset>
 800375a:	4b0d      	ldr	r3, [pc, #52]	@ (8003790 <std+0x58>)
 800375c:	6224      	str	r4, [r4, #32]
 800375e:	6263      	str	r3, [r4, #36]	@ 0x24
 8003760:	4b0c      	ldr	r3, [pc, #48]	@ (8003794 <std+0x5c>)
 8003762:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003764:	4b0c      	ldr	r3, [pc, #48]	@ (8003798 <std+0x60>)
 8003766:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003768:	4b0c      	ldr	r3, [pc, #48]	@ (800379c <std+0x64>)
 800376a:	6323      	str	r3, [r4, #48]	@ 0x30
 800376c:	4b0c      	ldr	r3, [pc, #48]	@ (80037a0 <std+0x68>)
 800376e:	429c      	cmp	r4, r3
 8003770:	d006      	beq.n	8003780 <std+0x48>
 8003772:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003776:	4294      	cmp	r4, r2
 8003778:	d002      	beq.n	8003780 <std+0x48>
 800377a:	33d0      	adds	r3, #208	@ 0xd0
 800377c:	429c      	cmp	r4, r3
 800377e:	d105      	bne.n	800378c <std+0x54>
 8003780:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003784:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003788:	f000 b978 	b.w	8003a7c <__retarget_lock_init_recursive>
 800378c:	bd10      	pop	{r4, pc}
 800378e:	bf00      	nop
 8003790:	080038fd 	.word	0x080038fd
 8003794:	0800391f 	.word	0x0800391f
 8003798:	08003957 	.word	0x08003957
 800379c:	0800397b 	.word	0x0800397b
 80037a0:	200005b0 	.word	0x200005b0

080037a4 <stdio_exit_handler>:
 80037a4:	4a02      	ldr	r2, [pc, #8]	@ (80037b0 <stdio_exit_handler+0xc>)
 80037a6:	4903      	ldr	r1, [pc, #12]	@ (80037b4 <stdio_exit_handler+0x10>)
 80037a8:	4803      	ldr	r0, [pc, #12]	@ (80037b8 <stdio_exit_handler+0x14>)
 80037aa:	f000 b869 	b.w	8003880 <_fwalk_sglue>
 80037ae:	bf00      	nop
 80037b0:	200000c4 	.word	0x200000c4
 80037b4:	080053ed 	.word	0x080053ed
 80037b8:	200000d4 	.word	0x200000d4

080037bc <cleanup_stdio>:
 80037bc:	6841      	ldr	r1, [r0, #4]
 80037be:	4b0c      	ldr	r3, [pc, #48]	@ (80037f0 <cleanup_stdio+0x34>)
 80037c0:	b510      	push	{r4, lr}
 80037c2:	4299      	cmp	r1, r3
 80037c4:	4604      	mov	r4, r0
 80037c6:	d001      	beq.n	80037cc <cleanup_stdio+0x10>
 80037c8:	f001 fe10 	bl	80053ec <_fflush_r>
 80037cc:	68a1      	ldr	r1, [r4, #8]
 80037ce:	4b09      	ldr	r3, [pc, #36]	@ (80037f4 <cleanup_stdio+0x38>)
 80037d0:	4299      	cmp	r1, r3
 80037d2:	d002      	beq.n	80037da <cleanup_stdio+0x1e>
 80037d4:	4620      	mov	r0, r4
 80037d6:	f001 fe09 	bl	80053ec <_fflush_r>
 80037da:	68e1      	ldr	r1, [r4, #12]
 80037dc:	4b06      	ldr	r3, [pc, #24]	@ (80037f8 <cleanup_stdio+0x3c>)
 80037de:	4299      	cmp	r1, r3
 80037e0:	d004      	beq.n	80037ec <cleanup_stdio+0x30>
 80037e2:	4620      	mov	r0, r4
 80037e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037e8:	f001 be00 	b.w	80053ec <_fflush_r>
 80037ec:	bd10      	pop	{r4, pc}
 80037ee:	bf00      	nop
 80037f0:	200005b0 	.word	0x200005b0
 80037f4:	20000618 	.word	0x20000618
 80037f8:	20000680 	.word	0x20000680

080037fc <global_stdio_init.part.0>:
 80037fc:	b510      	push	{r4, lr}
 80037fe:	4b0b      	ldr	r3, [pc, #44]	@ (800382c <global_stdio_init.part.0+0x30>)
 8003800:	4c0b      	ldr	r4, [pc, #44]	@ (8003830 <global_stdio_init.part.0+0x34>)
 8003802:	4a0c      	ldr	r2, [pc, #48]	@ (8003834 <global_stdio_init.part.0+0x38>)
 8003804:	4620      	mov	r0, r4
 8003806:	601a      	str	r2, [r3, #0]
 8003808:	2104      	movs	r1, #4
 800380a:	2200      	movs	r2, #0
 800380c:	f7ff ff94 	bl	8003738 <std>
 8003810:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003814:	2201      	movs	r2, #1
 8003816:	2109      	movs	r1, #9
 8003818:	f7ff ff8e 	bl	8003738 <std>
 800381c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003820:	2202      	movs	r2, #2
 8003822:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003826:	2112      	movs	r1, #18
 8003828:	f7ff bf86 	b.w	8003738 <std>
 800382c:	200006e8 	.word	0x200006e8
 8003830:	200005b0 	.word	0x200005b0
 8003834:	080037a5 	.word	0x080037a5

08003838 <__sfp_lock_acquire>:
 8003838:	4801      	ldr	r0, [pc, #4]	@ (8003840 <__sfp_lock_acquire+0x8>)
 800383a:	f000 b920 	b.w	8003a7e <__retarget_lock_acquire_recursive>
 800383e:	bf00      	nop
 8003840:	200006f1 	.word	0x200006f1

08003844 <__sfp_lock_release>:
 8003844:	4801      	ldr	r0, [pc, #4]	@ (800384c <__sfp_lock_release+0x8>)
 8003846:	f000 b91b 	b.w	8003a80 <__retarget_lock_release_recursive>
 800384a:	bf00      	nop
 800384c:	200006f1 	.word	0x200006f1

08003850 <__sinit>:
 8003850:	b510      	push	{r4, lr}
 8003852:	4604      	mov	r4, r0
 8003854:	f7ff fff0 	bl	8003838 <__sfp_lock_acquire>
 8003858:	6a23      	ldr	r3, [r4, #32]
 800385a:	b11b      	cbz	r3, 8003864 <__sinit+0x14>
 800385c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003860:	f7ff bff0 	b.w	8003844 <__sfp_lock_release>
 8003864:	4b04      	ldr	r3, [pc, #16]	@ (8003878 <__sinit+0x28>)
 8003866:	6223      	str	r3, [r4, #32]
 8003868:	4b04      	ldr	r3, [pc, #16]	@ (800387c <__sinit+0x2c>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d1f5      	bne.n	800385c <__sinit+0xc>
 8003870:	f7ff ffc4 	bl	80037fc <global_stdio_init.part.0>
 8003874:	e7f2      	b.n	800385c <__sinit+0xc>
 8003876:	bf00      	nop
 8003878:	080037bd 	.word	0x080037bd
 800387c:	200006e8 	.word	0x200006e8

08003880 <_fwalk_sglue>:
 8003880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003884:	4607      	mov	r7, r0
 8003886:	4688      	mov	r8, r1
 8003888:	4614      	mov	r4, r2
 800388a:	2600      	movs	r6, #0
 800388c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003890:	f1b9 0901 	subs.w	r9, r9, #1
 8003894:	d505      	bpl.n	80038a2 <_fwalk_sglue+0x22>
 8003896:	6824      	ldr	r4, [r4, #0]
 8003898:	2c00      	cmp	r4, #0
 800389a:	d1f7      	bne.n	800388c <_fwalk_sglue+0xc>
 800389c:	4630      	mov	r0, r6
 800389e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80038a2:	89ab      	ldrh	r3, [r5, #12]
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d907      	bls.n	80038b8 <_fwalk_sglue+0x38>
 80038a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80038ac:	3301      	adds	r3, #1
 80038ae:	d003      	beq.n	80038b8 <_fwalk_sglue+0x38>
 80038b0:	4629      	mov	r1, r5
 80038b2:	4638      	mov	r0, r7
 80038b4:	47c0      	blx	r8
 80038b6:	4306      	orrs	r6, r0
 80038b8:	3568      	adds	r5, #104	@ 0x68
 80038ba:	e7e9      	b.n	8003890 <_fwalk_sglue+0x10>

080038bc <siprintf>:
 80038bc:	b40e      	push	{r1, r2, r3}
 80038be:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80038c2:	b500      	push	{lr}
 80038c4:	b09c      	sub	sp, #112	@ 0x70
 80038c6:	ab1d      	add	r3, sp, #116	@ 0x74
 80038c8:	9002      	str	r0, [sp, #8]
 80038ca:	9006      	str	r0, [sp, #24]
 80038cc:	9107      	str	r1, [sp, #28]
 80038ce:	9104      	str	r1, [sp, #16]
 80038d0:	4808      	ldr	r0, [pc, #32]	@ (80038f4 <siprintf+0x38>)
 80038d2:	4909      	ldr	r1, [pc, #36]	@ (80038f8 <siprintf+0x3c>)
 80038d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80038d8:	9105      	str	r1, [sp, #20]
 80038da:	6800      	ldr	r0, [r0, #0]
 80038dc:	a902      	add	r1, sp, #8
 80038de:	9301      	str	r3, [sp, #4]
 80038e0:	f001 fc08 	bl	80050f4 <_svfiprintf_r>
 80038e4:	2200      	movs	r2, #0
 80038e6:	9b02      	ldr	r3, [sp, #8]
 80038e8:	701a      	strb	r2, [r3, #0]
 80038ea:	b01c      	add	sp, #112	@ 0x70
 80038ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80038f0:	b003      	add	sp, #12
 80038f2:	4770      	bx	lr
 80038f4:	200000d0 	.word	0x200000d0
 80038f8:	ffff0208 	.word	0xffff0208

080038fc <__sread>:
 80038fc:	b510      	push	{r4, lr}
 80038fe:	460c      	mov	r4, r1
 8003900:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003904:	f000 f86c 	bl	80039e0 <_read_r>
 8003908:	2800      	cmp	r0, #0
 800390a:	bfab      	itete	ge
 800390c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800390e:	89a3      	ldrhlt	r3, [r4, #12]
 8003910:	181b      	addge	r3, r3, r0
 8003912:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003916:	bfac      	ite	ge
 8003918:	6563      	strge	r3, [r4, #84]	@ 0x54
 800391a:	81a3      	strhlt	r3, [r4, #12]
 800391c:	bd10      	pop	{r4, pc}

0800391e <__swrite>:
 800391e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003922:	461f      	mov	r7, r3
 8003924:	898b      	ldrh	r3, [r1, #12]
 8003926:	4605      	mov	r5, r0
 8003928:	05db      	lsls	r3, r3, #23
 800392a:	460c      	mov	r4, r1
 800392c:	4616      	mov	r6, r2
 800392e:	d505      	bpl.n	800393c <__swrite+0x1e>
 8003930:	2302      	movs	r3, #2
 8003932:	2200      	movs	r2, #0
 8003934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003938:	f000 f840 	bl	80039bc <_lseek_r>
 800393c:	89a3      	ldrh	r3, [r4, #12]
 800393e:	4632      	mov	r2, r6
 8003940:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003944:	81a3      	strh	r3, [r4, #12]
 8003946:	4628      	mov	r0, r5
 8003948:	463b      	mov	r3, r7
 800394a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800394e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003952:	f000 b857 	b.w	8003a04 <_write_r>

08003956 <__sseek>:
 8003956:	b510      	push	{r4, lr}
 8003958:	460c      	mov	r4, r1
 800395a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800395e:	f000 f82d 	bl	80039bc <_lseek_r>
 8003962:	1c43      	adds	r3, r0, #1
 8003964:	89a3      	ldrh	r3, [r4, #12]
 8003966:	bf15      	itete	ne
 8003968:	6560      	strne	r0, [r4, #84]	@ 0x54
 800396a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800396e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003972:	81a3      	strheq	r3, [r4, #12]
 8003974:	bf18      	it	ne
 8003976:	81a3      	strhne	r3, [r4, #12]
 8003978:	bd10      	pop	{r4, pc}

0800397a <__sclose>:
 800397a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800397e:	f000 b80d 	b.w	800399c <_close_r>

08003982 <memset>:
 8003982:	4603      	mov	r3, r0
 8003984:	4402      	add	r2, r0
 8003986:	4293      	cmp	r3, r2
 8003988:	d100      	bne.n	800398c <memset+0xa>
 800398a:	4770      	bx	lr
 800398c:	f803 1b01 	strb.w	r1, [r3], #1
 8003990:	e7f9      	b.n	8003986 <memset+0x4>
	...

08003994 <_localeconv_r>:
 8003994:	4800      	ldr	r0, [pc, #0]	@ (8003998 <_localeconv_r+0x4>)
 8003996:	4770      	bx	lr
 8003998:	20000210 	.word	0x20000210

0800399c <_close_r>:
 800399c:	b538      	push	{r3, r4, r5, lr}
 800399e:	2300      	movs	r3, #0
 80039a0:	4d05      	ldr	r5, [pc, #20]	@ (80039b8 <_close_r+0x1c>)
 80039a2:	4604      	mov	r4, r0
 80039a4:	4608      	mov	r0, r1
 80039a6:	602b      	str	r3, [r5, #0]
 80039a8:	f7ff f9d9 	bl	8002d5e <_close>
 80039ac:	1c43      	adds	r3, r0, #1
 80039ae:	d102      	bne.n	80039b6 <_close_r+0x1a>
 80039b0:	682b      	ldr	r3, [r5, #0]
 80039b2:	b103      	cbz	r3, 80039b6 <_close_r+0x1a>
 80039b4:	6023      	str	r3, [r4, #0]
 80039b6:	bd38      	pop	{r3, r4, r5, pc}
 80039b8:	200006ec 	.word	0x200006ec

080039bc <_lseek_r>:
 80039bc:	b538      	push	{r3, r4, r5, lr}
 80039be:	4604      	mov	r4, r0
 80039c0:	4608      	mov	r0, r1
 80039c2:	4611      	mov	r1, r2
 80039c4:	2200      	movs	r2, #0
 80039c6:	4d05      	ldr	r5, [pc, #20]	@ (80039dc <_lseek_r+0x20>)
 80039c8:	602a      	str	r2, [r5, #0]
 80039ca:	461a      	mov	r2, r3
 80039cc:	f7ff f9eb 	bl	8002da6 <_lseek>
 80039d0:	1c43      	adds	r3, r0, #1
 80039d2:	d102      	bne.n	80039da <_lseek_r+0x1e>
 80039d4:	682b      	ldr	r3, [r5, #0]
 80039d6:	b103      	cbz	r3, 80039da <_lseek_r+0x1e>
 80039d8:	6023      	str	r3, [r4, #0]
 80039da:	bd38      	pop	{r3, r4, r5, pc}
 80039dc:	200006ec 	.word	0x200006ec

080039e0 <_read_r>:
 80039e0:	b538      	push	{r3, r4, r5, lr}
 80039e2:	4604      	mov	r4, r0
 80039e4:	4608      	mov	r0, r1
 80039e6:	4611      	mov	r1, r2
 80039e8:	2200      	movs	r2, #0
 80039ea:	4d05      	ldr	r5, [pc, #20]	@ (8003a00 <_read_r+0x20>)
 80039ec:	602a      	str	r2, [r5, #0]
 80039ee:	461a      	mov	r2, r3
 80039f0:	f7ff f97c 	bl	8002cec <_read>
 80039f4:	1c43      	adds	r3, r0, #1
 80039f6:	d102      	bne.n	80039fe <_read_r+0x1e>
 80039f8:	682b      	ldr	r3, [r5, #0]
 80039fa:	b103      	cbz	r3, 80039fe <_read_r+0x1e>
 80039fc:	6023      	str	r3, [r4, #0]
 80039fe:	bd38      	pop	{r3, r4, r5, pc}
 8003a00:	200006ec 	.word	0x200006ec

08003a04 <_write_r>:
 8003a04:	b538      	push	{r3, r4, r5, lr}
 8003a06:	4604      	mov	r4, r0
 8003a08:	4608      	mov	r0, r1
 8003a0a:	4611      	mov	r1, r2
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	4d05      	ldr	r5, [pc, #20]	@ (8003a24 <_write_r+0x20>)
 8003a10:	602a      	str	r2, [r5, #0]
 8003a12:	461a      	mov	r2, r3
 8003a14:	f7ff f987 	bl	8002d26 <_write>
 8003a18:	1c43      	adds	r3, r0, #1
 8003a1a:	d102      	bne.n	8003a22 <_write_r+0x1e>
 8003a1c:	682b      	ldr	r3, [r5, #0]
 8003a1e:	b103      	cbz	r3, 8003a22 <_write_r+0x1e>
 8003a20:	6023      	str	r3, [r4, #0]
 8003a22:	bd38      	pop	{r3, r4, r5, pc}
 8003a24:	200006ec 	.word	0x200006ec

08003a28 <__errno>:
 8003a28:	4b01      	ldr	r3, [pc, #4]	@ (8003a30 <__errno+0x8>)
 8003a2a:	6818      	ldr	r0, [r3, #0]
 8003a2c:	4770      	bx	lr
 8003a2e:	bf00      	nop
 8003a30:	200000d0 	.word	0x200000d0

08003a34 <__libc_init_array>:
 8003a34:	b570      	push	{r4, r5, r6, lr}
 8003a36:	2600      	movs	r6, #0
 8003a38:	4d0c      	ldr	r5, [pc, #48]	@ (8003a6c <__libc_init_array+0x38>)
 8003a3a:	4c0d      	ldr	r4, [pc, #52]	@ (8003a70 <__libc_init_array+0x3c>)
 8003a3c:	1b64      	subs	r4, r4, r5
 8003a3e:	10a4      	asrs	r4, r4, #2
 8003a40:	42a6      	cmp	r6, r4
 8003a42:	d109      	bne.n	8003a58 <__libc_init_array+0x24>
 8003a44:	f002 f86e 	bl	8005b24 <_init>
 8003a48:	2600      	movs	r6, #0
 8003a4a:	4d0a      	ldr	r5, [pc, #40]	@ (8003a74 <__libc_init_array+0x40>)
 8003a4c:	4c0a      	ldr	r4, [pc, #40]	@ (8003a78 <__libc_init_array+0x44>)
 8003a4e:	1b64      	subs	r4, r4, r5
 8003a50:	10a4      	asrs	r4, r4, #2
 8003a52:	42a6      	cmp	r6, r4
 8003a54:	d105      	bne.n	8003a62 <__libc_init_array+0x2e>
 8003a56:	bd70      	pop	{r4, r5, r6, pc}
 8003a58:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a5c:	4798      	blx	r3
 8003a5e:	3601      	adds	r6, #1
 8003a60:	e7ee      	b.n	8003a40 <__libc_init_array+0xc>
 8003a62:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a66:	4798      	blx	r3
 8003a68:	3601      	adds	r6, #1
 8003a6a:	e7f2      	b.n	8003a52 <__libc_init_array+0x1e>
 8003a6c:	08005ee8 	.word	0x08005ee8
 8003a70:	08005ee8 	.word	0x08005ee8
 8003a74:	08005ee8 	.word	0x08005ee8
 8003a78:	08005eec 	.word	0x08005eec

08003a7c <__retarget_lock_init_recursive>:
 8003a7c:	4770      	bx	lr

08003a7e <__retarget_lock_acquire_recursive>:
 8003a7e:	4770      	bx	lr

08003a80 <__retarget_lock_release_recursive>:
 8003a80:	4770      	bx	lr

08003a82 <memchr>:
 8003a82:	4603      	mov	r3, r0
 8003a84:	b510      	push	{r4, lr}
 8003a86:	b2c9      	uxtb	r1, r1
 8003a88:	4402      	add	r2, r0
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	d101      	bne.n	8003a94 <memchr+0x12>
 8003a90:	2000      	movs	r0, #0
 8003a92:	e003      	b.n	8003a9c <memchr+0x1a>
 8003a94:	7804      	ldrb	r4, [r0, #0]
 8003a96:	3301      	adds	r3, #1
 8003a98:	428c      	cmp	r4, r1
 8003a9a:	d1f6      	bne.n	8003a8a <memchr+0x8>
 8003a9c:	bd10      	pop	{r4, pc}

08003a9e <quorem>:
 8003a9e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003aa2:	6903      	ldr	r3, [r0, #16]
 8003aa4:	690c      	ldr	r4, [r1, #16]
 8003aa6:	4607      	mov	r7, r0
 8003aa8:	42a3      	cmp	r3, r4
 8003aaa:	db7e      	blt.n	8003baa <quorem+0x10c>
 8003aac:	3c01      	subs	r4, #1
 8003aae:	00a3      	lsls	r3, r4, #2
 8003ab0:	f100 0514 	add.w	r5, r0, #20
 8003ab4:	f101 0814 	add.w	r8, r1, #20
 8003ab8:	9300      	str	r3, [sp, #0]
 8003aba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003abe:	9301      	str	r3, [sp, #4]
 8003ac0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003ac4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003ac8:	3301      	adds	r3, #1
 8003aca:	429a      	cmp	r2, r3
 8003acc:	fbb2 f6f3 	udiv	r6, r2, r3
 8003ad0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003ad4:	d32e      	bcc.n	8003b34 <quorem+0x96>
 8003ad6:	f04f 0a00 	mov.w	sl, #0
 8003ada:	46c4      	mov	ip, r8
 8003adc:	46ae      	mov	lr, r5
 8003ade:	46d3      	mov	fp, sl
 8003ae0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003ae4:	b298      	uxth	r0, r3
 8003ae6:	fb06 a000 	mla	r0, r6, r0, sl
 8003aea:	0c1b      	lsrs	r3, r3, #16
 8003aec:	0c02      	lsrs	r2, r0, #16
 8003aee:	fb06 2303 	mla	r3, r6, r3, r2
 8003af2:	f8de 2000 	ldr.w	r2, [lr]
 8003af6:	b280      	uxth	r0, r0
 8003af8:	b292      	uxth	r2, r2
 8003afa:	1a12      	subs	r2, r2, r0
 8003afc:	445a      	add	r2, fp
 8003afe:	f8de 0000 	ldr.w	r0, [lr]
 8003b02:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8003b0c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8003b10:	b292      	uxth	r2, r2
 8003b12:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003b16:	45e1      	cmp	r9, ip
 8003b18:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8003b1c:	f84e 2b04 	str.w	r2, [lr], #4
 8003b20:	d2de      	bcs.n	8003ae0 <quorem+0x42>
 8003b22:	9b00      	ldr	r3, [sp, #0]
 8003b24:	58eb      	ldr	r3, [r5, r3]
 8003b26:	b92b      	cbnz	r3, 8003b34 <quorem+0x96>
 8003b28:	9b01      	ldr	r3, [sp, #4]
 8003b2a:	3b04      	subs	r3, #4
 8003b2c:	429d      	cmp	r5, r3
 8003b2e:	461a      	mov	r2, r3
 8003b30:	d32f      	bcc.n	8003b92 <quorem+0xf4>
 8003b32:	613c      	str	r4, [r7, #16]
 8003b34:	4638      	mov	r0, r7
 8003b36:	f001 f979 	bl	8004e2c <__mcmp>
 8003b3a:	2800      	cmp	r0, #0
 8003b3c:	db25      	blt.n	8003b8a <quorem+0xec>
 8003b3e:	4629      	mov	r1, r5
 8003b40:	2000      	movs	r0, #0
 8003b42:	f858 2b04 	ldr.w	r2, [r8], #4
 8003b46:	f8d1 c000 	ldr.w	ip, [r1]
 8003b4a:	fa1f fe82 	uxth.w	lr, r2
 8003b4e:	fa1f f38c 	uxth.w	r3, ip
 8003b52:	eba3 030e 	sub.w	r3, r3, lr
 8003b56:	4403      	add	r3, r0
 8003b58:	0c12      	lsrs	r2, r2, #16
 8003b5a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8003b5e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8003b62:	b29b      	uxth	r3, r3
 8003b64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003b68:	45c1      	cmp	r9, r8
 8003b6a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003b6e:	f841 3b04 	str.w	r3, [r1], #4
 8003b72:	d2e6      	bcs.n	8003b42 <quorem+0xa4>
 8003b74:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003b78:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003b7c:	b922      	cbnz	r2, 8003b88 <quorem+0xea>
 8003b7e:	3b04      	subs	r3, #4
 8003b80:	429d      	cmp	r5, r3
 8003b82:	461a      	mov	r2, r3
 8003b84:	d30b      	bcc.n	8003b9e <quorem+0x100>
 8003b86:	613c      	str	r4, [r7, #16]
 8003b88:	3601      	adds	r6, #1
 8003b8a:	4630      	mov	r0, r6
 8003b8c:	b003      	add	sp, #12
 8003b8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b92:	6812      	ldr	r2, [r2, #0]
 8003b94:	3b04      	subs	r3, #4
 8003b96:	2a00      	cmp	r2, #0
 8003b98:	d1cb      	bne.n	8003b32 <quorem+0x94>
 8003b9a:	3c01      	subs	r4, #1
 8003b9c:	e7c6      	b.n	8003b2c <quorem+0x8e>
 8003b9e:	6812      	ldr	r2, [r2, #0]
 8003ba0:	3b04      	subs	r3, #4
 8003ba2:	2a00      	cmp	r2, #0
 8003ba4:	d1ef      	bne.n	8003b86 <quorem+0xe8>
 8003ba6:	3c01      	subs	r4, #1
 8003ba8:	e7ea      	b.n	8003b80 <quorem+0xe2>
 8003baa:	2000      	movs	r0, #0
 8003bac:	e7ee      	b.n	8003b8c <quorem+0xee>
	...

08003bb0 <_dtoa_r>:
 8003bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bb4:	4614      	mov	r4, r2
 8003bb6:	461d      	mov	r5, r3
 8003bb8:	69c7      	ldr	r7, [r0, #28]
 8003bba:	b097      	sub	sp, #92	@ 0x5c
 8003bbc:	4683      	mov	fp, r0
 8003bbe:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003bc2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8003bc4:	b97f      	cbnz	r7, 8003be6 <_dtoa_r+0x36>
 8003bc6:	2010      	movs	r0, #16
 8003bc8:	f000 fe02 	bl	80047d0 <malloc>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	f8cb 001c 	str.w	r0, [fp, #28]
 8003bd2:	b920      	cbnz	r0, 8003bde <_dtoa_r+0x2e>
 8003bd4:	21ef      	movs	r1, #239	@ 0xef
 8003bd6:	4ba8      	ldr	r3, [pc, #672]	@ (8003e78 <_dtoa_r+0x2c8>)
 8003bd8:	48a8      	ldr	r0, [pc, #672]	@ (8003e7c <_dtoa_r+0x2cc>)
 8003bda:	f001 fc67 	bl	80054ac <__assert_func>
 8003bde:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003be2:	6007      	str	r7, [r0, #0]
 8003be4:	60c7      	str	r7, [r0, #12]
 8003be6:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003bea:	6819      	ldr	r1, [r3, #0]
 8003bec:	b159      	cbz	r1, 8003c06 <_dtoa_r+0x56>
 8003bee:	685a      	ldr	r2, [r3, #4]
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	4093      	lsls	r3, r2
 8003bf4:	604a      	str	r2, [r1, #4]
 8003bf6:	608b      	str	r3, [r1, #8]
 8003bf8:	4658      	mov	r0, fp
 8003bfa:	f000 fedf 	bl	80049bc <_Bfree>
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003c04:	601a      	str	r2, [r3, #0]
 8003c06:	1e2b      	subs	r3, r5, #0
 8003c08:	bfaf      	iteee	ge
 8003c0a:	2300      	movge	r3, #0
 8003c0c:	2201      	movlt	r2, #1
 8003c0e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8003c12:	9303      	strlt	r3, [sp, #12]
 8003c14:	bfa8      	it	ge
 8003c16:	6033      	strge	r3, [r6, #0]
 8003c18:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8003c1c:	4b98      	ldr	r3, [pc, #608]	@ (8003e80 <_dtoa_r+0x2d0>)
 8003c1e:	bfb8      	it	lt
 8003c20:	6032      	strlt	r2, [r6, #0]
 8003c22:	ea33 0308 	bics.w	r3, r3, r8
 8003c26:	d112      	bne.n	8003c4e <_dtoa_r+0x9e>
 8003c28:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003c2c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003c2e:	6013      	str	r3, [r2, #0]
 8003c30:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8003c34:	4323      	orrs	r3, r4
 8003c36:	f000 8550 	beq.w	80046da <_dtoa_r+0xb2a>
 8003c3a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003c3c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8003e84 <_dtoa_r+0x2d4>
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	f000 8552 	beq.w	80046ea <_dtoa_r+0xb3a>
 8003c46:	f10a 0303 	add.w	r3, sl, #3
 8003c4a:	f000 bd4c 	b.w	80046e6 <_dtoa_r+0xb36>
 8003c4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003c52:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8003c56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	f7fc ff67 	bl	8000b30 <__aeabi_dcmpeq>
 8003c62:	4607      	mov	r7, r0
 8003c64:	b158      	cbz	r0, 8003c7e <_dtoa_r+0xce>
 8003c66:	2301      	movs	r3, #1
 8003c68:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003c6a:	6013      	str	r3, [r2, #0]
 8003c6c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003c6e:	b113      	cbz	r3, 8003c76 <_dtoa_r+0xc6>
 8003c70:	4b85      	ldr	r3, [pc, #532]	@ (8003e88 <_dtoa_r+0x2d8>)
 8003c72:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8003c74:	6013      	str	r3, [r2, #0]
 8003c76:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8003e8c <_dtoa_r+0x2dc>
 8003c7a:	f000 bd36 	b.w	80046ea <_dtoa_r+0xb3a>
 8003c7e:	ab14      	add	r3, sp, #80	@ 0x50
 8003c80:	9301      	str	r3, [sp, #4]
 8003c82:	ab15      	add	r3, sp, #84	@ 0x54
 8003c84:	9300      	str	r3, [sp, #0]
 8003c86:	4658      	mov	r0, fp
 8003c88:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8003c8c:	f001 f97e 	bl	8004f8c <__d2b>
 8003c90:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8003c94:	4681      	mov	r9, r0
 8003c96:	2e00      	cmp	r6, #0
 8003c98:	d077      	beq.n	8003d8a <_dtoa_r+0x1da>
 8003c9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003c9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003ca0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8003ca4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ca8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8003cac:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8003cb0:	9712      	str	r7, [sp, #72]	@ 0x48
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	4b76      	ldr	r3, [pc, #472]	@ (8003e90 <_dtoa_r+0x2e0>)
 8003cb8:	f7fc fb1a 	bl	80002f0 <__aeabi_dsub>
 8003cbc:	a368      	add	r3, pc, #416	@ (adr r3, 8003e60 <_dtoa_r+0x2b0>)
 8003cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cc2:	f7fc fccd 	bl	8000660 <__aeabi_dmul>
 8003cc6:	a368      	add	r3, pc, #416	@ (adr r3, 8003e68 <_dtoa_r+0x2b8>)
 8003cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ccc:	f7fc fb12 	bl	80002f4 <__adddf3>
 8003cd0:	4604      	mov	r4, r0
 8003cd2:	4630      	mov	r0, r6
 8003cd4:	460d      	mov	r5, r1
 8003cd6:	f7fc fc59 	bl	800058c <__aeabi_i2d>
 8003cda:	a365      	add	r3, pc, #404	@ (adr r3, 8003e70 <_dtoa_r+0x2c0>)
 8003cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ce0:	f7fc fcbe 	bl	8000660 <__aeabi_dmul>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	4620      	mov	r0, r4
 8003cea:	4629      	mov	r1, r5
 8003cec:	f7fc fb02 	bl	80002f4 <__adddf3>
 8003cf0:	4604      	mov	r4, r0
 8003cf2:	460d      	mov	r5, r1
 8003cf4:	f7fc ff64 	bl	8000bc0 <__aeabi_d2iz>
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	4607      	mov	r7, r0
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	4620      	mov	r0, r4
 8003d00:	4629      	mov	r1, r5
 8003d02:	f7fc ff1f 	bl	8000b44 <__aeabi_dcmplt>
 8003d06:	b140      	cbz	r0, 8003d1a <_dtoa_r+0x16a>
 8003d08:	4638      	mov	r0, r7
 8003d0a:	f7fc fc3f 	bl	800058c <__aeabi_i2d>
 8003d0e:	4622      	mov	r2, r4
 8003d10:	462b      	mov	r3, r5
 8003d12:	f7fc ff0d 	bl	8000b30 <__aeabi_dcmpeq>
 8003d16:	b900      	cbnz	r0, 8003d1a <_dtoa_r+0x16a>
 8003d18:	3f01      	subs	r7, #1
 8003d1a:	2f16      	cmp	r7, #22
 8003d1c:	d853      	bhi.n	8003dc6 <_dtoa_r+0x216>
 8003d1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003d22:	4b5c      	ldr	r3, [pc, #368]	@ (8003e94 <_dtoa_r+0x2e4>)
 8003d24:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d2c:	f7fc ff0a 	bl	8000b44 <__aeabi_dcmplt>
 8003d30:	2800      	cmp	r0, #0
 8003d32:	d04a      	beq.n	8003dca <_dtoa_r+0x21a>
 8003d34:	2300      	movs	r3, #0
 8003d36:	3f01      	subs	r7, #1
 8003d38:	930f      	str	r3, [sp, #60]	@ 0x3c
 8003d3a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003d3c:	1b9b      	subs	r3, r3, r6
 8003d3e:	1e5a      	subs	r2, r3, #1
 8003d40:	bf46      	itte	mi
 8003d42:	f1c3 0801 	rsbmi	r8, r3, #1
 8003d46:	2300      	movmi	r3, #0
 8003d48:	f04f 0800 	movpl.w	r8, #0
 8003d4c:	9209      	str	r2, [sp, #36]	@ 0x24
 8003d4e:	bf48      	it	mi
 8003d50:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8003d52:	2f00      	cmp	r7, #0
 8003d54:	db3b      	blt.n	8003dce <_dtoa_r+0x21e>
 8003d56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d58:	970e      	str	r7, [sp, #56]	@ 0x38
 8003d5a:	443b      	add	r3, r7
 8003d5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d5e:	2300      	movs	r3, #0
 8003d60:	930a      	str	r3, [sp, #40]	@ 0x28
 8003d62:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003d64:	2b09      	cmp	r3, #9
 8003d66:	d866      	bhi.n	8003e36 <_dtoa_r+0x286>
 8003d68:	2b05      	cmp	r3, #5
 8003d6a:	bfc4      	itt	gt
 8003d6c:	3b04      	subgt	r3, #4
 8003d6e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8003d70:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003d72:	bfc8      	it	gt
 8003d74:	2400      	movgt	r4, #0
 8003d76:	f1a3 0302 	sub.w	r3, r3, #2
 8003d7a:	bfd8      	it	le
 8003d7c:	2401      	movle	r4, #1
 8003d7e:	2b03      	cmp	r3, #3
 8003d80:	d864      	bhi.n	8003e4c <_dtoa_r+0x29c>
 8003d82:	e8df f003 	tbb	[pc, r3]
 8003d86:	382b      	.short	0x382b
 8003d88:	5636      	.short	0x5636
 8003d8a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8003d8e:	441e      	add	r6, r3
 8003d90:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8003d94:	2b20      	cmp	r3, #32
 8003d96:	bfc1      	itttt	gt
 8003d98:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8003d9c:	fa08 f803 	lslgt.w	r8, r8, r3
 8003da0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8003da4:	fa24 f303 	lsrgt.w	r3, r4, r3
 8003da8:	bfd6      	itet	le
 8003daa:	f1c3 0320 	rsble	r3, r3, #32
 8003dae:	ea48 0003 	orrgt.w	r0, r8, r3
 8003db2:	fa04 f003 	lslle.w	r0, r4, r3
 8003db6:	f7fc fbd9 	bl	800056c <__aeabi_ui2d>
 8003dba:	2201      	movs	r2, #1
 8003dbc:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8003dc0:	3e01      	subs	r6, #1
 8003dc2:	9212      	str	r2, [sp, #72]	@ 0x48
 8003dc4:	e775      	b.n	8003cb2 <_dtoa_r+0x102>
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e7b6      	b.n	8003d38 <_dtoa_r+0x188>
 8003dca:	900f      	str	r0, [sp, #60]	@ 0x3c
 8003dcc:	e7b5      	b.n	8003d3a <_dtoa_r+0x18a>
 8003dce:	427b      	negs	r3, r7
 8003dd0:	930a      	str	r3, [sp, #40]	@ 0x28
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	eba8 0807 	sub.w	r8, r8, r7
 8003dd8:	930e      	str	r3, [sp, #56]	@ 0x38
 8003dda:	e7c2      	b.n	8003d62 <_dtoa_r+0x1b2>
 8003ddc:	2300      	movs	r3, #0
 8003dde:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003de0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	dc35      	bgt.n	8003e52 <_dtoa_r+0x2a2>
 8003de6:	2301      	movs	r3, #1
 8003de8:	461a      	mov	r2, r3
 8003dea:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8003dee:	9221      	str	r2, [sp, #132]	@ 0x84
 8003df0:	e00b      	b.n	8003e0a <_dtoa_r+0x25a>
 8003df2:	2301      	movs	r3, #1
 8003df4:	e7f3      	b.n	8003dde <_dtoa_r+0x22e>
 8003df6:	2300      	movs	r3, #0
 8003df8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003dfa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003dfc:	18fb      	adds	r3, r7, r3
 8003dfe:	9308      	str	r3, [sp, #32]
 8003e00:	3301      	adds	r3, #1
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	9307      	str	r3, [sp, #28]
 8003e06:	bfb8      	it	lt
 8003e08:	2301      	movlt	r3, #1
 8003e0a:	2100      	movs	r1, #0
 8003e0c:	2204      	movs	r2, #4
 8003e0e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8003e12:	f102 0514 	add.w	r5, r2, #20
 8003e16:	429d      	cmp	r5, r3
 8003e18:	d91f      	bls.n	8003e5a <_dtoa_r+0x2aa>
 8003e1a:	6041      	str	r1, [r0, #4]
 8003e1c:	4658      	mov	r0, fp
 8003e1e:	f000 fd8d 	bl	800493c <_Balloc>
 8003e22:	4682      	mov	sl, r0
 8003e24:	2800      	cmp	r0, #0
 8003e26:	d139      	bne.n	8003e9c <_dtoa_r+0x2ec>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	f240 11af 	movw	r1, #431	@ 0x1af
 8003e2e:	4b1a      	ldr	r3, [pc, #104]	@ (8003e98 <_dtoa_r+0x2e8>)
 8003e30:	e6d2      	b.n	8003bd8 <_dtoa_r+0x28>
 8003e32:	2301      	movs	r3, #1
 8003e34:	e7e0      	b.n	8003df8 <_dtoa_r+0x248>
 8003e36:	2401      	movs	r4, #1
 8003e38:	2300      	movs	r3, #0
 8003e3a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8003e3c:	9320      	str	r3, [sp, #128]	@ 0x80
 8003e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8003e42:	2200      	movs	r2, #0
 8003e44:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8003e48:	2312      	movs	r3, #18
 8003e4a:	e7d0      	b.n	8003dee <_dtoa_r+0x23e>
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003e50:	e7f5      	b.n	8003e3e <_dtoa_r+0x28e>
 8003e52:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003e54:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8003e58:	e7d7      	b.n	8003e0a <_dtoa_r+0x25a>
 8003e5a:	3101      	adds	r1, #1
 8003e5c:	0052      	lsls	r2, r2, #1
 8003e5e:	e7d8      	b.n	8003e12 <_dtoa_r+0x262>
 8003e60:	636f4361 	.word	0x636f4361
 8003e64:	3fd287a7 	.word	0x3fd287a7
 8003e68:	8b60c8b3 	.word	0x8b60c8b3
 8003e6c:	3fc68a28 	.word	0x3fc68a28
 8003e70:	509f79fb 	.word	0x509f79fb
 8003e74:	3fd34413 	.word	0x3fd34413
 8003e78:	08005bb2 	.word	0x08005bb2
 8003e7c:	08005bc9 	.word	0x08005bc9
 8003e80:	7ff00000 	.word	0x7ff00000
 8003e84:	08005bae 	.word	0x08005bae
 8003e88:	08005b82 	.word	0x08005b82
 8003e8c:	08005b81 	.word	0x08005b81
 8003e90:	3ff80000 	.word	0x3ff80000
 8003e94:	08005cc0 	.word	0x08005cc0
 8003e98:	08005c21 	.word	0x08005c21
 8003e9c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003ea0:	6018      	str	r0, [r3, #0]
 8003ea2:	9b07      	ldr	r3, [sp, #28]
 8003ea4:	2b0e      	cmp	r3, #14
 8003ea6:	f200 80a4 	bhi.w	8003ff2 <_dtoa_r+0x442>
 8003eaa:	2c00      	cmp	r4, #0
 8003eac:	f000 80a1 	beq.w	8003ff2 <_dtoa_r+0x442>
 8003eb0:	2f00      	cmp	r7, #0
 8003eb2:	dd33      	ble.n	8003f1c <_dtoa_r+0x36c>
 8003eb4:	4b86      	ldr	r3, [pc, #536]	@ (80040d0 <_dtoa_r+0x520>)
 8003eb6:	f007 020f 	and.w	r2, r7, #15
 8003eba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003ebe:	05f8      	lsls	r0, r7, #23
 8003ec0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003ec4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003ec8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8003ecc:	d516      	bpl.n	8003efc <_dtoa_r+0x34c>
 8003ece:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003ed2:	4b80      	ldr	r3, [pc, #512]	@ (80040d4 <_dtoa_r+0x524>)
 8003ed4:	2603      	movs	r6, #3
 8003ed6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003eda:	f7fc fceb 	bl	80008b4 <__aeabi_ddiv>
 8003ede:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003ee2:	f004 040f 	and.w	r4, r4, #15
 8003ee6:	4d7b      	ldr	r5, [pc, #492]	@ (80040d4 <_dtoa_r+0x524>)
 8003ee8:	b954      	cbnz	r4, 8003f00 <_dtoa_r+0x350>
 8003eea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003eee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003ef2:	f7fc fcdf 	bl	80008b4 <__aeabi_ddiv>
 8003ef6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003efa:	e028      	b.n	8003f4e <_dtoa_r+0x39e>
 8003efc:	2602      	movs	r6, #2
 8003efe:	e7f2      	b.n	8003ee6 <_dtoa_r+0x336>
 8003f00:	07e1      	lsls	r1, r4, #31
 8003f02:	d508      	bpl.n	8003f16 <_dtoa_r+0x366>
 8003f04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003f08:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003f0c:	f7fc fba8 	bl	8000660 <__aeabi_dmul>
 8003f10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003f14:	3601      	adds	r6, #1
 8003f16:	1064      	asrs	r4, r4, #1
 8003f18:	3508      	adds	r5, #8
 8003f1a:	e7e5      	b.n	8003ee8 <_dtoa_r+0x338>
 8003f1c:	f000 80d2 	beq.w	80040c4 <_dtoa_r+0x514>
 8003f20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003f24:	427c      	negs	r4, r7
 8003f26:	4b6a      	ldr	r3, [pc, #424]	@ (80040d0 <_dtoa_r+0x520>)
 8003f28:	f004 020f 	and.w	r2, r4, #15
 8003f2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f34:	f7fc fb94 	bl	8000660 <__aeabi_dmul>
 8003f38:	2602      	movs	r6, #2
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003f40:	4d64      	ldr	r5, [pc, #400]	@ (80040d4 <_dtoa_r+0x524>)
 8003f42:	1124      	asrs	r4, r4, #4
 8003f44:	2c00      	cmp	r4, #0
 8003f46:	f040 80b2 	bne.w	80040ae <_dtoa_r+0x4fe>
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d1d3      	bne.n	8003ef6 <_dtoa_r+0x346>
 8003f4e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8003f52:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	f000 80b7 	beq.w	80040c8 <_dtoa_r+0x518>
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	4620      	mov	r0, r4
 8003f5e:	4629      	mov	r1, r5
 8003f60:	4b5d      	ldr	r3, [pc, #372]	@ (80040d8 <_dtoa_r+0x528>)
 8003f62:	f7fc fdef 	bl	8000b44 <__aeabi_dcmplt>
 8003f66:	2800      	cmp	r0, #0
 8003f68:	f000 80ae 	beq.w	80040c8 <_dtoa_r+0x518>
 8003f6c:	9b07      	ldr	r3, [sp, #28]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	f000 80aa 	beq.w	80040c8 <_dtoa_r+0x518>
 8003f74:	9b08      	ldr	r3, [sp, #32]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	dd37      	ble.n	8003fea <_dtoa_r+0x43a>
 8003f7a:	1e7b      	subs	r3, r7, #1
 8003f7c:	4620      	mov	r0, r4
 8003f7e:	9304      	str	r3, [sp, #16]
 8003f80:	2200      	movs	r2, #0
 8003f82:	4629      	mov	r1, r5
 8003f84:	4b55      	ldr	r3, [pc, #340]	@ (80040dc <_dtoa_r+0x52c>)
 8003f86:	f7fc fb6b 	bl	8000660 <__aeabi_dmul>
 8003f8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003f8e:	9c08      	ldr	r4, [sp, #32]
 8003f90:	3601      	adds	r6, #1
 8003f92:	4630      	mov	r0, r6
 8003f94:	f7fc fafa 	bl	800058c <__aeabi_i2d>
 8003f98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003f9c:	f7fc fb60 	bl	8000660 <__aeabi_dmul>
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	4b4f      	ldr	r3, [pc, #316]	@ (80040e0 <_dtoa_r+0x530>)
 8003fa4:	f7fc f9a6 	bl	80002f4 <__adddf3>
 8003fa8:	4605      	mov	r5, r0
 8003faa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8003fae:	2c00      	cmp	r4, #0
 8003fb0:	f040 809a 	bne.w	80040e8 <_dtoa_r+0x538>
 8003fb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	4b4a      	ldr	r3, [pc, #296]	@ (80040e4 <_dtoa_r+0x534>)
 8003fbc:	f7fc f998 	bl	80002f0 <__aeabi_dsub>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	460b      	mov	r3, r1
 8003fc4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003fc8:	462a      	mov	r2, r5
 8003fca:	4633      	mov	r3, r6
 8003fcc:	f7fc fdd8 	bl	8000b80 <__aeabi_dcmpgt>
 8003fd0:	2800      	cmp	r0, #0
 8003fd2:	f040 828e 	bne.w	80044f2 <_dtoa_r+0x942>
 8003fd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003fda:	462a      	mov	r2, r5
 8003fdc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8003fe0:	f7fc fdb0 	bl	8000b44 <__aeabi_dcmplt>
 8003fe4:	2800      	cmp	r0, #0
 8003fe6:	f040 8127 	bne.w	8004238 <_dtoa_r+0x688>
 8003fea:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8003fee:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8003ff2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	f2c0 8163 	blt.w	80042c0 <_dtoa_r+0x710>
 8003ffa:	2f0e      	cmp	r7, #14
 8003ffc:	f300 8160 	bgt.w	80042c0 <_dtoa_r+0x710>
 8004000:	4b33      	ldr	r3, [pc, #204]	@ (80040d0 <_dtoa_r+0x520>)
 8004002:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004006:	e9d3 3400 	ldrd	r3, r4, [r3]
 800400a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800400e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004010:	2b00      	cmp	r3, #0
 8004012:	da03      	bge.n	800401c <_dtoa_r+0x46c>
 8004014:	9b07      	ldr	r3, [sp, #28]
 8004016:	2b00      	cmp	r3, #0
 8004018:	f340 8100 	ble.w	800421c <_dtoa_r+0x66c>
 800401c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004020:	4656      	mov	r6, sl
 8004022:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004026:	4620      	mov	r0, r4
 8004028:	4629      	mov	r1, r5
 800402a:	f7fc fc43 	bl	80008b4 <__aeabi_ddiv>
 800402e:	f7fc fdc7 	bl	8000bc0 <__aeabi_d2iz>
 8004032:	4680      	mov	r8, r0
 8004034:	f7fc faaa 	bl	800058c <__aeabi_i2d>
 8004038:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800403c:	f7fc fb10 	bl	8000660 <__aeabi_dmul>
 8004040:	4602      	mov	r2, r0
 8004042:	460b      	mov	r3, r1
 8004044:	4620      	mov	r0, r4
 8004046:	4629      	mov	r1, r5
 8004048:	f7fc f952 	bl	80002f0 <__aeabi_dsub>
 800404c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004050:	9d07      	ldr	r5, [sp, #28]
 8004052:	f806 4b01 	strb.w	r4, [r6], #1
 8004056:	eba6 040a 	sub.w	r4, r6, sl
 800405a:	42a5      	cmp	r5, r4
 800405c:	4602      	mov	r2, r0
 800405e:	460b      	mov	r3, r1
 8004060:	f040 8116 	bne.w	8004290 <_dtoa_r+0x6e0>
 8004064:	f7fc f946 	bl	80002f4 <__adddf3>
 8004068:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800406c:	4604      	mov	r4, r0
 800406e:	460d      	mov	r5, r1
 8004070:	f7fc fd86 	bl	8000b80 <__aeabi_dcmpgt>
 8004074:	2800      	cmp	r0, #0
 8004076:	f040 80f8 	bne.w	800426a <_dtoa_r+0x6ba>
 800407a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800407e:	4620      	mov	r0, r4
 8004080:	4629      	mov	r1, r5
 8004082:	f7fc fd55 	bl	8000b30 <__aeabi_dcmpeq>
 8004086:	b118      	cbz	r0, 8004090 <_dtoa_r+0x4e0>
 8004088:	f018 0f01 	tst.w	r8, #1
 800408c:	f040 80ed 	bne.w	800426a <_dtoa_r+0x6ba>
 8004090:	4649      	mov	r1, r9
 8004092:	4658      	mov	r0, fp
 8004094:	f000 fc92 	bl	80049bc <_Bfree>
 8004098:	2300      	movs	r3, #0
 800409a:	7033      	strb	r3, [r6, #0]
 800409c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800409e:	3701      	adds	r7, #1
 80040a0:	601f      	str	r7, [r3, #0]
 80040a2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	f000 8320 	beq.w	80046ea <_dtoa_r+0xb3a>
 80040aa:	601e      	str	r6, [r3, #0]
 80040ac:	e31d      	b.n	80046ea <_dtoa_r+0xb3a>
 80040ae:	07e2      	lsls	r2, r4, #31
 80040b0:	d505      	bpl.n	80040be <_dtoa_r+0x50e>
 80040b2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80040b6:	f7fc fad3 	bl	8000660 <__aeabi_dmul>
 80040ba:	2301      	movs	r3, #1
 80040bc:	3601      	adds	r6, #1
 80040be:	1064      	asrs	r4, r4, #1
 80040c0:	3508      	adds	r5, #8
 80040c2:	e73f      	b.n	8003f44 <_dtoa_r+0x394>
 80040c4:	2602      	movs	r6, #2
 80040c6:	e742      	b.n	8003f4e <_dtoa_r+0x39e>
 80040c8:	9c07      	ldr	r4, [sp, #28]
 80040ca:	9704      	str	r7, [sp, #16]
 80040cc:	e761      	b.n	8003f92 <_dtoa_r+0x3e2>
 80040ce:	bf00      	nop
 80040d0:	08005cc0 	.word	0x08005cc0
 80040d4:	08005c98 	.word	0x08005c98
 80040d8:	3ff00000 	.word	0x3ff00000
 80040dc:	40240000 	.word	0x40240000
 80040e0:	401c0000 	.word	0x401c0000
 80040e4:	40140000 	.word	0x40140000
 80040e8:	4b70      	ldr	r3, [pc, #448]	@ (80042ac <_dtoa_r+0x6fc>)
 80040ea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80040ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80040f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80040f4:	4454      	add	r4, sl
 80040f6:	2900      	cmp	r1, #0
 80040f8:	d045      	beq.n	8004186 <_dtoa_r+0x5d6>
 80040fa:	2000      	movs	r0, #0
 80040fc:	496c      	ldr	r1, [pc, #432]	@ (80042b0 <_dtoa_r+0x700>)
 80040fe:	f7fc fbd9 	bl	80008b4 <__aeabi_ddiv>
 8004102:	4633      	mov	r3, r6
 8004104:	462a      	mov	r2, r5
 8004106:	f7fc f8f3 	bl	80002f0 <__aeabi_dsub>
 800410a:	4656      	mov	r6, sl
 800410c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004110:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004114:	f7fc fd54 	bl	8000bc0 <__aeabi_d2iz>
 8004118:	4605      	mov	r5, r0
 800411a:	f7fc fa37 	bl	800058c <__aeabi_i2d>
 800411e:	4602      	mov	r2, r0
 8004120:	460b      	mov	r3, r1
 8004122:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004126:	f7fc f8e3 	bl	80002f0 <__aeabi_dsub>
 800412a:	4602      	mov	r2, r0
 800412c:	460b      	mov	r3, r1
 800412e:	3530      	adds	r5, #48	@ 0x30
 8004130:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004134:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004138:	f806 5b01 	strb.w	r5, [r6], #1
 800413c:	f7fc fd02 	bl	8000b44 <__aeabi_dcmplt>
 8004140:	2800      	cmp	r0, #0
 8004142:	d163      	bne.n	800420c <_dtoa_r+0x65c>
 8004144:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004148:	2000      	movs	r0, #0
 800414a:	495a      	ldr	r1, [pc, #360]	@ (80042b4 <_dtoa_r+0x704>)
 800414c:	f7fc f8d0 	bl	80002f0 <__aeabi_dsub>
 8004150:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004154:	f7fc fcf6 	bl	8000b44 <__aeabi_dcmplt>
 8004158:	2800      	cmp	r0, #0
 800415a:	f040 8087 	bne.w	800426c <_dtoa_r+0x6bc>
 800415e:	42a6      	cmp	r6, r4
 8004160:	f43f af43 	beq.w	8003fea <_dtoa_r+0x43a>
 8004164:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004168:	2200      	movs	r2, #0
 800416a:	4b53      	ldr	r3, [pc, #332]	@ (80042b8 <_dtoa_r+0x708>)
 800416c:	f7fc fa78 	bl	8000660 <__aeabi_dmul>
 8004170:	2200      	movs	r2, #0
 8004172:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004176:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800417a:	4b4f      	ldr	r3, [pc, #316]	@ (80042b8 <_dtoa_r+0x708>)
 800417c:	f7fc fa70 	bl	8000660 <__aeabi_dmul>
 8004180:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004184:	e7c4      	b.n	8004110 <_dtoa_r+0x560>
 8004186:	4631      	mov	r1, r6
 8004188:	4628      	mov	r0, r5
 800418a:	f7fc fa69 	bl	8000660 <__aeabi_dmul>
 800418e:	4656      	mov	r6, sl
 8004190:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004194:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004196:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800419a:	f7fc fd11 	bl	8000bc0 <__aeabi_d2iz>
 800419e:	4605      	mov	r5, r0
 80041a0:	f7fc f9f4 	bl	800058c <__aeabi_i2d>
 80041a4:	4602      	mov	r2, r0
 80041a6:	460b      	mov	r3, r1
 80041a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80041ac:	f7fc f8a0 	bl	80002f0 <__aeabi_dsub>
 80041b0:	4602      	mov	r2, r0
 80041b2:	460b      	mov	r3, r1
 80041b4:	3530      	adds	r5, #48	@ 0x30
 80041b6:	f806 5b01 	strb.w	r5, [r6], #1
 80041ba:	42a6      	cmp	r6, r4
 80041bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80041c0:	f04f 0200 	mov.w	r2, #0
 80041c4:	d124      	bne.n	8004210 <_dtoa_r+0x660>
 80041c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80041ca:	4b39      	ldr	r3, [pc, #228]	@ (80042b0 <_dtoa_r+0x700>)
 80041cc:	f7fc f892 	bl	80002f4 <__adddf3>
 80041d0:	4602      	mov	r2, r0
 80041d2:	460b      	mov	r3, r1
 80041d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80041d8:	f7fc fcd2 	bl	8000b80 <__aeabi_dcmpgt>
 80041dc:	2800      	cmp	r0, #0
 80041de:	d145      	bne.n	800426c <_dtoa_r+0x6bc>
 80041e0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80041e4:	2000      	movs	r0, #0
 80041e6:	4932      	ldr	r1, [pc, #200]	@ (80042b0 <_dtoa_r+0x700>)
 80041e8:	f7fc f882 	bl	80002f0 <__aeabi_dsub>
 80041ec:	4602      	mov	r2, r0
 80041ee:	460b      	mov	r3, r1
 80041f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80041f4:	f7fc fca6 	bl	8000b44 <__aeabi_dcmplt>
 80041f8:	2800      	cmp	r0, #0
 80041fa:	f43f aef6 	beq.w	8003fea <_dtoa_r+0x43a>
 80041fe:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004200:	1e73      	subs	r3, r6, #1
 8004202:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004204:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004208:	2b30      	cmp	r3, #48	@ 0x30
 800420a:	d0f8      	beq.n	80041fe <_dtoa_r+0x64e>
 800420c:	9f04      	ldr	r7, [sp, #16]
 800420e:	e73f      	b.n	8004090 <_dtoa_r+0x4e0>
 8004210:	4b29      	ldr	r3, [pc, #164]	@ (80042b8 <_dtoa_r+0x708>)
 8004212:	f7fc fa25 	bl	8000660 <__aeabi_dmul>
 8004216:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800421a:	e7bc      	b.n	8004196 <_dtoa_r+0x5e6>
 800421c:	d10c      	bne.n	8004238 <_dtoa_r+0x688>
 800421e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004222:	2200      	movs	r2, #0
 8004224:	4b25      	ldr	r3, [pc, #148]	@ (80042bc <_dtoa_r+0x70c>)
 8004226:	f7fc fa1b 	bl	8000660 <__aeabi_dmul>
 800422a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800422e:	f7fc fc9d 	bl	8000b6c <__aeabi_dcmpge>
 8004232:	2800      	cmp	r0, #0
 8004234:	f000 815b 	beq.w	80044ee <_dtoa_r+0x93e>
 8004238:	2400      	movs	r4, #0
 800423a:	4625      	mov	r5, r4
 800423c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800423e:	4656      	mov	r6, sl
 8004240:	43db      	mvns	r3, r3
 8004242:	9304      	str	r3, [sp, #16]
 8004244:	2700      	movs	r7, #0
 8004246:	4621      	mov	r1, r4
 8004248:	4658      	mov	r0, fp
 800424a:	f000 fbb7 	bl	80049bc <_Bfree>
 800424e:	2d00      	cmp	r5, #0
 8004250:	d0dc      	beq.n	800420c <_dtoa_r+0x65c>
 8004252:	b12f      	cbz	r7, 8004260 <_dtoa_r+0x6b0>
 8004254:	42af      	cmp	r7, r5
 8004256:	d003      	beq.n	8004260 <_dtoa_r+0x6b0>
 8004258:	4639      	mov	r1, r7
 800425a:	4658      	mov	r0, fp
 800425c:	f000 fbae 	bl	80049bc <_Bfree>
 8004260:	4629      	mov	r1, r5
 8004262:	4658      	mov	r0, fp
 8004264:	f000 fbaa 	bl	80049bc <_Bfree>
 8004268:	e7d0      	b.n	800420c <_dtoa_r+0x65c>
 800426a:	9704      	str	r7, [sp, #16]
 800426c:	4633      	mov	r3, r6
 800426e:	461e      	mov	r6, r3
 8004270:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004274:	2a39      	cmp	r2, #57	@ 0x39
 8004276:	d107      	bne.n	8004288 <_dtoa_r+0x6d8>
 8004278:	459a      	cmp	sl, r3
 800427a:	d1f8      	bne.n	800426e <_dtoa_r+0x6be>
 800427c:	9a04      	ldr	r2, [sp, #16]
 800427e:	3201      	adds	r2, #1
 8004280:	9204      	str	r2, [sp, #16]
 8004282:	2230      	movs	r2, #48	@ 0x30
 8004284:	f88a 2000 	strb.w	r2, [sl]
 8004288:	781a      	ldrb	r2, [r3, #0]
 800428a:	3201      	adds	r2, #1
 800428c:	701a      	strb	r2, [r3, #0]
 800428e:	e7bd      	b.n	800420c <_dtoa_r+0x65c>
 8004290:	2200      	movs	r2, #0
 8004292:	4b09      	ldr	r3, [pc, #36]	@ (80042b8 <_dtoa_r+0x708>)
 8004294:	f7fc f9e4 	bl	8000660 <__aeabi_dmul>
 8004298:	2200      	movs	r2, #0
 800429a:	2300      	movs	r3, #0
 800429c:	4604      	mov	r4, r0
 800429e:	460d      	mov	r5, r1
 80042a0:	f7fc fc46 	bl	8000b30 <__aeabi_dcmpeq>
 80042a4:	2800      	cmp	r0, #0
 80042a6:	f43f aebc 	beq.w	8004022 <_dtoa_r+0x472>
 80042aa:	e6f1      	b.n	8004090 <_dtoa_r+0x4e0>
 80042ac:	08005cc0 	.word	0x08005cc0
 80042b0:	3fe00000 	.word	0x3fe00000
 80042b4:	3ff00000 	.word	0x3ff00000
 80042b8:	40240000 	.word	0x40240000
 80042bc:	40140000 	.word	0x40140000
 80042c0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80042c2:	2a00      	cmp	r2, #0
 80042c4:	f000 80db 	beq.w	800447e <_dtoa_r+0x8ce>
 80042c8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80042ca:	2a01      	cmp	r2, #1
 80042cc:	f300 80bf 	bgt.w	800444e <_dtoa_r+0x89e>
 80042d0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80042d2:	2a00      	cmp	r2, #0
 80042d4:	f000 80b7 	beq.w	8004446 <_dtoa_r+0x896>
 80042d8:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80042dc:	4646      	mov	r6, r8
 80042de:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80042e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80042e2:	2101      	movs	r1, #1
 80042e4:	441a      	add	r2, r3
 80042e6:	4658      	mov	r0, fp
 80042e8:	4498      	add	r8, r3
 80042ea:	9209      	str	r2, [sp, #36]	@ 0x24
 80042ec:	f000 fc1a 	bl	8004b24 <__i2b>
 80042f0:	4605      	mov	r5, r0
 80042f2:	b15e      	cbz	r6, 800430c <_dtoa_r+0x75c>
 80042f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	dd08      	ble.n	800430c <_dtoa_r+0x75c>
 80042fa:	42b3      	cmp	r3, r6
 80042fc:	bfa8      	it	ge
 80042fe:	4633      	movge	r3, r6
 8004300:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004302:	eba8 0803 	sub.w	r8, r8, r3
 8004306:	1af6      	subs	r6, r6, r3
 8004308:	1ad3      	subs	r3, r2, r3
 800430a:	9309      	str	r3, [sp, #36]	@ 0x24
 800430c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800430e:	b1f3      	cbz	r3, 800434e <_dtoa_r+0x79e>
 8004310:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004312:	2b00      	cmp	r3, #0
 8004314:	f000 80b7 	beq.w	8004486 <_dtoa_r+0x8d6>
 8004318:	b18c      	cbz	r4, 800433e <_dtoa_r+0x78e>
 800431a:	4629      	mov	r1, r5
 800431c:	4622      	mov	r2, r4
 800431e:	4658      	mov	r0, fp
 8004320:	f000 fcbe 	bl	8004ca0 <__pow5mult>
 8004324:	464a      	mov	r2, r9
 8004326:	4601      	mov	r1, r0
 8004328:	4605      	mov	r5, r0
 800432a:	4658      	mov	r0, fp
 800432c:	f000 fc10 	bl	8004b50 <__multiply>
 8004330:	4649      	mov	r1, r9
 8004332:	9004      	str	r0, [sp, #16]
 8004334:	4658      	mov	r0, fp
 8004336:	f000 fb41 	bl	80049bc <_Bfree>
 800433a:	9b04      	ldr	r3, [sp, #16]
 800433c:	4699      	mov	r9, r3
 800433e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004340:	1b1a      	subs	r2, r3, r4
 8004342:	d004      	beq.n	800434e <_dtoa_r+0x79e>
 8004344:	4649      	mov	r1, r9
 8004346:	4658      	mov	r0, fp
 8004348:	f000 fcaa 	bl	8004ca0 <__pow5mult>
 800434c:	4681      	mov	r9, r0
 800434e:	2101      	movs	r1, #1
 8004350:	4658      	mov	r0, fp
 8004352:	f000 fbe7 	bl	8004b24 <__i2b>
 8004356:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004358:	4604      	mov	r4, r0
 800435a:	2b00      	cmp	r3, #0
 800435c:	f000 81c9 	beq.w	80046f2 <_dtoa_r+0xb42>
 8004360:	461a      	mov	r2, r3
 8004362:	4601      	mov	r1, r0
 8004364:	4658      	mov	r0, fp
 8004366:	f000 fc9b 	bl	8004ca0 <__pow5mult>
 800436a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800436c:	4604      	mov	r4, r0
 800436e:	2b01      	cmp	r3, #1
 8004370:	f300 808f 	bgt.w	8004492 <_dtoa_r+0x8e2>
 8004374:	9b02      	ldr	r3, [sp, #8]
 8004376:	2b00      	cmp	r3, #0
 8004378:	f040 8087 	bne.w	800448a <_dtoa_r+0x8da>
 800437c:	9b03      	ldr	r3, [sp, #12]
 800437e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004382:	2b00      	cmp	r3, #0
 8004384:	f040 8083 	bne.w	800448e <_dtoa_r+0x8de>
 8004388:	9b03      	ldr	r3, [sp, #12]
 800438a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800438e:	0d1b      	lsrs	r3, r3, #20
 8004390:	051b      	lsls	r3, r3, #20
 8004392:	b12b      	cbz	r3, 80043a0 <_dtoa_r+0x7f0>
 8004394:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004396:	f108 0801 	add.w	r8, r8, #1
 800439a:	3301      	adds	r3, #1
 800439c:	9309      	str	r3, [sp, #36]	@ 0x24
 800439e:	2301      	movs	r3, #1
 80043a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80043a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	f000 81aa 	beq.w	80046fe <_dtoa_r+0xb4e>
 80043aa:	6923      	ldr	r3, [r4, #16]
 80043ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80043b0:	6918      	ldr	r0, [r3, #16]
 80043b2:	f000 fb6b 	bl	8004a8c <__hi0bits>
 80043b6:	f1c0 0020 	rsb	r0, r0, #32
 80043ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043bc:	4418      	add	r0, r3
 80043be:	f010 001f 	ands.w	r0, r0, #31
 80043c2:	d071      	beq.n	80044a8 <_dtoa_r+0x8f8>
 80043c4:	f1c0 0320 	rsb	r3, r0, #32
 80043c8:	2b04      	cmp	r3, #4
 80043ca:	dd65      	ble.n	8004498 <_dtoa_r+0x8e8>
 80043cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043ce:	f1c0 001c 	rsb	r0, r0, #28
 80043d2:	4403      	add	r3, r0
 80043d4:	4480      	add	r8, r0
 80043d6:	4406      	add	r6, r0
 80043d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80043da:	f1b8 0f00 	cmp.w	r8, #0
 80043de:	dd05      	ble.n	80043ec <_dtoa_r+0x83c>
 80043e0:	4649      	mov	r1, r9
 80043e2:	4642      	mov	r2, r8
 80043e4:	4658      	mov	r0, fp
 80043e6:	f000 fcb5 	bl	8004d54 <__lshift>
 80043ea:	4681      	mov	r9, r0
 80043ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	dd05      	ble.n	80043fe <_dtoa_r+0x84e>
 80043f2:	4621      	mov	r1, r4
 80043f4:	461a      	mov	r2, r3
 80043f6:	4658      	mov	r0, fp
 80043f8:	f000 fcac 	bl	8004d54 <__lshift>
 80043fc:	4604      	mov	r4, r0
 80043fe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004400:	2b00      	cmp	r3, #0
 8004402:	d053      	beq.n	80044ac <_dtoa_r+0x8fc>
 8004404:	4621      	mov	r1, r4
 8004406:	4648      	mov	r0, r9
 8004408:	f000 fd10 	bl	8004e2c <__mcmp>
 800440c:	2800      	cmp	r0, #0
 800440e:	da4d      	bge.n	80044ac <_dtoa_r+0x8fc>
 8004410:	1e7b      	subs	r3, r7, #1
 8004412:	4649      	mov	r1, r9
 8004414:	9304      	str	r3, [sp, #16]
 8004416:	220a      	movs	r2, #10
 8004418:	2300      	movs	r3, #0
 800441a:	4658      	mov	r0, fp
 800441c:	f000 faf0 	bl	8004a00 <__multadd>
 8004420:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004422:	4681      	mov	r9, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	f000 816c 	beq.w	8004702 <_dtoa_r+0xb52>
 800442a:	2300      	movs	r3, #0
 800442c:	4629      	mov	r1, r5
 800442e:	220a      	movs	r2, #10
 8004430:	4658      	mov	r0, fp
 8004432:	f000 fae5 	bl	8004a00 <__multadd>
 8004436:	9b08      	ldr	r3, [sp, #32]
 8004438:	4605      	mov	r5, r0
 800443a:	2b00      	cmp	r3, #0
 800443c:	dc61      	bgt.n	8004502 <_dtoa_r+0x952>
 800443e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004440:	2b02      	cmp	r3, #2
 8004442:	dc3b      	bgt.n	80044bc <_dtoa_r+0x90c>
 8004444:	e05d      	b.n	8004502 <_dtoa_r+0x952>
 8004446:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004448:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800444c:	e746      	b.n	80042dc <_dtoa_r+0x72c>
 800444e:	9b07      	ldr	r3, [sp, #28]
 8004450:	1e5c      	subs	r4, r3, #1
 8004452:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004454:	42a3      	cmp	r3, r4
 8004456:	bfbf      	itttt	lt
 8004458:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800445a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800445c:	1ae3      	sublt	r3, r4, r3
 800445e:	18d2      	addlt	r2, r2, r3
 8004460:	bfa8      	it	ge
 8004462:	1b1c      	subge	r4, r3, r4
 8004464:	9b07      	ldr	r3, [sp, #28]
 8004466:	bfbe      	ittt	lt
 8004468:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800446a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800446c:	2400      	movlt	r4, #0
 800446e:	2b00      	cmp	r3, #0
 8004470:	bfb5      	itete	lt
 8004472:	eba8 0603 	sublt.w	r6, r8, r3
 8004476:	4646      	movge	r6, r8
 8004478:	2300      	movlt	r3, #0
 800447a:	9b07      	ldrge	r3, [sp, #28]
 800447c:	e730      	b.n	80042e0 <_dtoa_r+0x730>
 800447e:	4646      	mov	r6, r8
 8004480:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004482:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8004484:	e735      	b.n	80042f2 <_dtoa_r+0x742>
 8004486:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004488:	e75c      	b.n	8004344 <_dtoa_r+0x794>
 800448a:	2300      	movs	r3, #0
 800448c:	e788      	b.n	80043a0 <_dtoa_r+0x7f0>
 800448e:	9b02      	ldr	r3, [sp, #8]
 8004490:	e786      	b.n	80043a0 <_dtoa_r+0x7f0>
 8004492:	2300      	movs	r3, #0
 8004494:	930a      	str	r3, [sp, #40]	@ 0x28
 8004496:	e788      	b.n	80043aa <_dtoa_r+0x7fa>
 8004498:	d09f      	beq.n	80043da <_dtoa_r+0x82a>
 800449a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800449c:	331c      	adds	r3, #28
 800449e:	441a      	add	r2, r3
 80044a0:	4498      	add	r8, r3
 80044a2:	441e      	add	r6, r3
 80044a4:	9209      	str	r2, [sp, #36]	@ 0x24
 80044a6:	e798      	b.n	80043da <_dtoa_r+0x82a>
 80044a8:	4603      	mov	r3, r0
 80044aa:	e7f6      	b.n	800449a <_dtoa_r+0x8ea>
 80044ac:	9b07      	ldr	r3, [sp, #28]
 80044ae:	9704      	str	r7, [sp, #16]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	dc20      	bgt.n	80044f6 <_dtoa_r+0x946>
 80044b4:	9308      	str	r3, [sp, #32]
 80044b6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	dd1e      	ble.n	80044fa <_dtoa_r+0x94a>
 80044bc:	9b08      	ldr	r3, [sp, #32]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	f47f aebc 	bne.w	800423c <_dtoa_r+0x68c>
 80044c4:	4621      	mov	r1, r4
 80044c6:	2205      	movs	r2, #5
 80044c8:	4658      	mov	r0, fp
 80044ca:	f000 fa99 	bl	8004a00 <__multadd>
 80044ce:	4601      	mov	r1, r0
 80044d0:	4604      	mov	r4, r0
 80044d2:	4648      	mov	r0, r9
 80044d4:	f000 fcaa 	bl	8004e2c <__mcmp>
 80044d8:	2800      	cmp	r0, #0
 80044da:	f77f aeaf 	ble.w	800423c <_dtoa_r+0x68c>
 80044de:	2331      	movs	r3, #49	@ 0x31
 80044e0:	4656      	mov	r6, sl
 80044e2:	f806 3b01 	strb.w	r3, [r6], #1
 80044e6:	9b04      	ldr	r3, [sp, #16]
 80044e8:	3301      	adds	r3, #1
 80044ea:	9304      	str	r3, [sp, #16]
 80044ec:	e6aa      	b.n	8004244 <_dtoa_r+0x694>
 80044ee:	9c07      	ldr	r4, [sp, #28]
 80044f0:	9704      	str	r7, [sp, #16]
 80044f2:	4625      	mov	r5, r4
 80044f4:	e7f3      	b.n	80044de <_dtoa_r+0x92e>
 80044f6:	9b07      	ldr	r3, [sp, #28]
 80044f8:	9308      	str	r3, [sp, #32]
 80044fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	f000 8104 	beq.w	800470a <_dtoa_r+0xb5a>
 8004502:	2e00      	cmp	r6, #0
 8004504:	dd05      	ble.n	8004512 <_dtoa_r+0x962>
 8004506:	4629      	mov	r1, r5
 8004508:	4632      	mov	r2, r6
 800450a:	4658      	mov	r0, fp
 800450c:	f000 fc22 	bl	8004d54 <__lshift>
 8004510:	4605      	mov	r5, r0
 8004512:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004514:	2b00      	cmp	r3, #0
 8004516:	d05a      	beq.n	80045ce <_dtoa_r+0xa1e>
 8004518:	4658      	mov	r0, fp
 800451a:	6869      	ldr	r1, [r5, #4]
 800451c:	f000 fa0e 	bl	800493c <_Balloc>
 8004520:	4606      	mov	r6, r0
 8004522:	b928      	cbnz	r0, 8004530 <_dtoa_r+0x980>
 8004524:	4602      	mov	r2, r0
 8004526:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800452a:	4b83      	ldr	r3, [pc, #524]	@ (8004738 <_dtoa_r+0xb88>)
 800452c:	f7ff bb54 	b.w	8003bd8 <_dtoa_r+0x28>
 8004530:	692a      	ldr	r2, [r5, #16]
 8004532:	f105 010c 	add.w	r1, r5, #12
 8004536:	3202      	adds	r2, #2
 8004538:	0092      	lsls	r2, r2, #2
 800453a:	300c      	adds	r0, #12
 800453c:	f000 ffa8 	bl	8005490 <memcpy>
 8004540:	2201      	movs	r2, #1
 8004542:	4631      	mov	r1, r6
 8004544:	4658      	mov	r0, fp
 8004546:	f000 fc05 	bl	8004d54 <__lshift>
 800454a:	462f      	mov	r7, r5
 800454c:	4605      	mov	r5, r0
 800454e:	f10a 0301 	add.w	r3, sl, #1
 8004552:	9307      	str	r3, [sp, #28]
 8004554:	9b08      	ldr	r3, [sp, #32]
 8004556:	4453      	add	r3, sl
 8004558:	930b      	str	r3, [sp, #44]	@ 0x2c
 800455a:	9b02      	ldr	r3, [sp, #8]
 800455c:	f003 0301 	and.w	r3, r3, #1
 8004560:	930a      	str	r3, [sp, #40]	@ 0x28
 8004562:	9b07      	ldr	r3, [sp, #28]
 8004564:	4621      	mov	r1, r4
 8004566:	3b01      	subs	r3, #1
 8004568:	4648      	mov	r0, r9
 800456a:	9302      	str	r3, [sp, #8]
 800456c:	f7ff fa97 	bl	8003a9e <quorem>
 8004570:	4639      	mov	r1, r7
 8004572:	9008      	str	r0, [sp, #32]
 8004574:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004578:	4648      	mov	r0, r9
 800457a:	f000 fc57 	bl	8004e2c <__mcmp>
 800457e:	462a      	mov	r2, r5
 8004580:	9009      	str	r0, [sp, #36]	@ 0x24
 8004582:	4621      	mov	r1, r4
 8004584:	4658      	mov	r0, fp
 8004586:	f000 fc6d 	bl	8004e64 <__mdiff>
 800458a:	68c2      	ldr	r2, [r0, #12]
 800458c:	4606      	mov	r6, r0
 800458e:	bb02      	cbnz	r2, 80045d2 <_dtoa_r+0xa22>
 8004590:	4601      	mov	r1, r0
 8004592:	4648      	mov	r0, r9
 8004594:	f000 fc4a 	bl	8004e2c <__mcmp>
 8004598:	4602      	mov	r2, r0
 800459a:	4631      	mov	r1, r6
 800459c:	4658      	mov	r0, fp
 800459e:	920c      	str	r2, [sp, #48]	@ 0x30
 80045a0:	f000 fa0c 	bl	80049bc <_Bfree>
 80045a4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80045a6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80045a8:	9e07      	ldr	r6, [sp, #28]
 80045aa:	ea43 0102 	orr.w	r1, r3, r2
 80045ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80045b0:	4319      	orrs	r1, r3
 80045b2:	d110      	bne.n	80045d6 <_dtoa_r+0xa26>
 80045b4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80045b8:	d029      	beq.n	800460e <_dtoa_r+0xa5e>
 80045ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045bc:	2b00      	cmp	r3, #0
 80045be:	dd02      	ble.n	80045c6 <_dtoa_r+0xa16>
 80045c0:	9b08      	ldr	r3, [sp, #32]
 80045c2:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80045c6:	9b02      	ldr	r3, [sp, #8]
 80045c8:	f883 8000 	strb.w	r8, [r3]
 80045cc:	e63b      	b.n	8004246 <_dtoa_r+0x696>
 80045ce:	4628      	mov	r0, r5
 80045d0:	e7bb      	b.n	800454a <_dtoa_r+0x99a>
 80045d2:	2201      	movs	r2, #1
 80045d4:	e7e1      	b.n	800459a <_dtoa_r+0x9ea>
 80045d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045d8:	2b00      	cmp	r3, #0
 80045da:	db04      	blt.n	80045e6 <_dtoa_r+0xa36>
 80045dc:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80045de:	430b      	orrs	r3, r1
 80045e0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80045e2:	430b      	orrs	r3, r1
 80045e4:	d120      	bne.n	8004628 <_dtoa_r+0xa78>
 80045e6:	2a00      	cmp	r2, #0
 80045e8:	dded      	ble.n	80045c6 <_dtoa_r+0xa16>
 80045ea:	4649      	mov	r1, r9
 80045ec:	2201      	movs	r2, #1
 80045ee:	4658      	mov	r0, fp
 80045f0:	f000 fbb0 	bl	8004d54 <__lshift>
 80045f4:	4621      	mov	r1, r4
 80045f6:	4681      	mov	r9, r0
 80045f8:	f000 fc18 	bl	8004e2c <__mcmp>
 80045fc:	2800      	cmp	r0, #0
 80045fe:	dc03      	bgt.n	8004608 <_dtoa_r+0xa58>
 8004600:	d1e1      	bne.n	80045c6 <_dtoa_r+0xa16>
 8004602:	f018 0f01 	tst.w	r8, #1
 8004606:	d0de      	beq.n	80045c6 <_dtoa_r+0xa16>
 8004608:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800460c:	d1d8      	bne.n	80045c0 <_dtoa_r+0xa10>
 800460e:	2339      	movs	r3, #57	@ 0x39
 8004610:	9a02      	ldr	r2, [sp, #8]
 8004612:	7013      	strb	r3, [r2, #0]
 8004614:	4633      	mov	r3, r6
 8004616:	461e      	mov	r6, r3
 8004618:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800461c:	3b01      	subs	r3, #1
 800461e:	2a39      	cmp	r2, #57	@ 0x39
 8004620:	d052      	beq.n	80046c8 <_dtoa_r+0xb18>
 8004622:	3201      	adds	r2, #1
 8004624:	701a      	strb	r2, [r3, #0]
 8004626:	e60e      	b.n	8004246 <_dtoa_r+0x696>
 8004628:	2a00      	cmp	r2, #0
 800462a:	dd07      	ble.n	800463c <_dtoa_r+0xa8c>
 800462c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004630:	d0ed      	beq.n	800460e <_dtoa_r+0xa5e>
 8004632:	9a02      	ldr	r2, [sp, #8]
 8004634:	f108 0301 	add.w	r3, r8, #1
 8004638:	7013      	strb	r3, [r2, #0]
 800463a:	e604      	b.n	8004246 <_dtoa_r+0x696>
 800463c:	9b07      	ldr	r3, [sp, #28]
 800463e:	9a07      	ldr	r2, [sp, #28]
 8004640:	f803 8c01 	strb.w	r8, [r3, #-1]
 8004644:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004646:	4293      	cmp	r3, r2
 8004648:	d028      	beq.n	800469c <_dtoa_r+0xaec>
 800464a:	4649      	mov	r1, r9
 800464c:	2300      	movs	r3, #0
 800464e:	220a      	movs	r2, #10
 8004650:	4658      	mov	r0, fp
 8004652:	f000 f9d5 	bl	8004a00 <__multadd>
 8004656:	42af      	cmp	r7, r5
 8004658:	4681      	mov	r9, r0
 800465a:	f04f 0300 	mov.w	r3, #0
 800465e:	f04f 020a 	mov.w	r2, #10
 8004662:	4639      	mov	r1, r7
 8004664:	4658      	mov	r0, fp
 8004666:	d107      	bne.n	8004678 <_dtoa_r+0xac8>
 8004668:	f000 f9ca 	bl	8004a00 <__multadd>
 800466c:	4607      	mov	r7, r0
 800466e:	4605      	mov	r5, r0
 8004670:	9b07      	ldr	r3, [sp, #28]
 8004672:	3301      	adds	r3, #1
 8004674:	9307      	str	r3, [sp, #28]
 8004676:	e774      	b.n	8004562 <_dtoa_r+0x9b2>
 8004678:	f000 f9c2 	bl	8004a00 <__multadd>
 800467c:	4629      	mov	r1, r5
 800467e:	4607      	mov	r7, r0
 8004680:	2300      	movs	r3, #0
 8004682:	220a      	movs	r2, #10
 8004684:	4658      	mov	r0, fp
 8004686:	f000 f9bb 	bl	8004a00 <__multadd>
 800468a:	4605      	mov	r5, r0
 800468c:	e7f0      	b.n	8004670 <_dtoa_r+0xac0>
 800468e:	9b08      	ldr	r3, [sp, #32]
 8004690:	2700      	movs	r7, #0
 8004692:	2b00      	cmp	r3, #0
 8004694:	bfcc      	ite	gt
 8004696:	461e      	movgt	r6, r3
 8004698:	2601      	movle	r6, #1
 800469a:	4456      	add	r6, sl
 800469c:	4649      	mov	r1, r9
 800469e:	2201      	movs	r2, #1
 80046a0:	4658      	mov	r0, fp
 80046a2:	f000 fb57 	bl	8004d54 <__lshift>
 80046a6:	4621      	mov	r1, r4
 80046a8:	4681      	mov	r9, r0
 80046aa:	f000 fbbf 	bl	8004e2c <__mcmp>
 80046ae:	2800      	cmp	r0, #0
 80046b0:	dcb0      	bgt.n	8004614 <_dtoa_r+0xa64>
 80046b2:	d102      	bne.n	80046ba <_dtoa_r+0xb0a>
 80046b4:	f018 0f01 	tst.w	r8, #1
 80046b8:	d1ac      	bne.n	8004614 <_dtoa_r+0xa64>
 80046ba:	4633      	mov	r3, r6
 80046bc:	461e      	mov	r6, r3
 80046be:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80046c2:	2a30      	cmp	r2, #48	@ 0x30
 80046c4:	d0fa      	beq.n	80046bc <_dtoa_r+0xb0c>
 80046c6:	e5be      	b.n	8004246 <_dtoa_r+0x696>
 80046c8:	459a      	cmp	sl, r3
 80046ca:	d1a4      	bne.n	8004616 <_dtoa_r+0xa66>
 80046cc:	9b04      	ldr	r3, [sp, #16]
 80046ce:	3301      	adds	r3, #1
 80046d0:	9304      	str	r3, [sp, #16]
 80046d2:	2331      	movs	r3, #49	@ 0x31
 80046d4:	f88a 3000 	strb.w	r3, [sl]
 80046d8:	e5b5      	b.n	8004246 <_dtoa_r+0x696>
 80046da:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80046dc:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800473c <_dtoa_r+0xb8c>
 80046e0:	b11b      	cbz	r3, 80046ea <_dtoa_r+0xb3a>
 80046e2:	f10a 0308 	add.w	r3, sl, #8
 80046e6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80046e8:	6013      	str	r3, [r2, #0]
 80046ea:	4650      	mov	r0, sl
 80046ec:	b017      	add	sp, #92	@ 0x5c
 80046ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046f2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	f77f ae3d 	ble.w	8004374 <_dtoa_r+0x7c4>
 80046fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80046fc:	930a      	str	r3, [sp, #40]	@ 0x28
 80046fe:	2001      	movs	r0, #1
 8004700:	e65b      	b.n	80043ba <_dtoa_r+0x80a>
 8004702:	9b08      	ldr	r3, [sp, #32]
 8004704:	2b00      	cmp	r3, #0
 8004706:	f77f aed6 	ble.w	80044b6 <_dtoa_r+0x906>
 800470a:	4656      	mov	r6, sl
 800470c:	4621      	mov	r1, r4
 800470e:	4648      	mov	r0, r9
 8004710:	f7ff f9c5 	bl	8003a9e <quorem>
 8004714:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004718:	9b08      	ldr	r3, [sp, #32]
 800471a:	f806 8b01 	strb.w	r8, [r6], #1
 800471e:	eba6 020a 	sub.w	r2, r6, sl
 8004722:	4293      	cmp	r3, r2
 8004724:	ddb3      	ble.n	800468e <_dtoa_r+0xade>
 8004726:	4649      	mov	r1, r9
 8004728:	2300      	movs	r3, #0
 800472a:	220a      	movs	r2, #10
 800472c:	4658      	mov	r0, fp
 800472e:	f000 f967 	bl	8004a00 <__multadd>
 8004732:	4681      	mov	r9, r0
 8004734:	e7ea      	b.n	800470c <_dtoa_r+0xb5c>
 8004736:	bf00      	nop
 8004738:	08005c21 	.word	0x08005c21
 800473c:	08005ba5 	.word	0x08005ba5

08004740 <_free_r>:
 8004740:	b538      	push	{r3, r4, r5, lr}
 8004742:	4605      	mov	r5, r0
 8004744:	2900      	cmp	r1, #0
 8004746:	d040      	beq.n	80047ca <_free_r+0x8a>
 8004748:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800474c:	1f0c      	subs	r4, r1, #4
 800474e:	2b00      	cmp	r3, #0
 8004750:	bfb8      	it	lt
 8004752:	18e4      	addlt	r4, r4, r3
 8004754:	f000 f8e6 	bl	8004924 <__malloc_lock>
 8004758:	4a1c      	ldr	r2, [pc, #112]	@ (80047cc <_free_r+0x8c>)
 800475a:	6813      	ldr	r3, [r2, #0]
 800475c:	b933      	cbnz	r3, 800476c <_free_r+0x2c>
 800475e:	6063      	str	r3, [r4, #4]
 8004760:	6014      	str	r4, [r2, #0]
 8004762:	4628      	mov	r0, r5
 8004764:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004768:	f000 b8e2 	b.w	8004930 <__malloc_unlock>
 800476c:	42a3      	cmp	r3, r4
 800476e:	d908      	bls.n	8004782 <_free_r+0x42>
 8004770:	6820      	ldr	r0, [r4, #0]
 8004772:	1821      	adds	r1, r4, r0
 8004774:	428b      	cmp	r3, r1
 8004776:	bf01      	itttt	eq
 8004778:	6819      	ldreq	r1, [r3, #0]
 800477a:	685b      	ldreq	r3, [r3, #4]
 800477c:	1809      	addeq	r1, r1, r0
 800477e:	6021      	streq	r1, [r4, #0]
 8004780:	e7ed      	b.n	800475e <_free_r+0x1e>
 8004782:	461a      	mov	r2, r3
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	b10b      	cbz	r3, 800478c <_free_r+0x4c>
 8004788:	42a3      	cmp	r3, r4
 800478a:	d9fa      	bls.n	8004782 <_free_r+0x42>
 800478c:	6811      	ldr	r1, [r2, #0]
 800478e:	1850      	adds	r0, r2, r1
 8004790:	42a0      	cmp	r0, r4
 8004792:	d10b      	bne.n	80047ac <_free_r+0x6c>
 8004794:	6820      	ldr	r0, [r4, #0]
 8004796:	4401      	add	r1, r0
 8004798:	1850      	adds	r0, r2, r1
 800479a:	4283      	cmp	r3, r0
 800479c:	6011      	str	r1, [r2, #0]
 800479e:	d1e0      	bne.n	8004762 <_free_r+0x22>
 80047a0:	6818      	ldr	r0, [r3, #0]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	4408      	add	r0, r1
 80047a6:	6010      	str	r0, [r2, #0]
 80047a8:	6053      	str	r3, [r2, #4]
 80047aa:	e7da      	b.n	8004762 <_free_r+0x22>
 80047ac:	d902      	bls.n	80047b4 <_free_r+0x74>
 80047ae:	230c      	movs	r3, #12
 80047b0:	602b      	str	r3, [r5, #0]
 80047b2:	e7d6      	b.n	8004762 <_free_r+0x22>
 80047b4:	6820      	ldr	r0, [r4, #0]
 80047b6:	1821      	adds	r1, r4, r0
 80047b8:	428b      	cmp	r3, r1
 80047ba:	bf01      	itttt	eq
 80047bc:	6819      	ldreq	r1, [r3, #0]
 80047be:	685b      	ldreq	r3, [r3, #4]
 80047c0:	1809      	addeq	r1, r1, r0
 80047c2:	6021      	streq	r1, [r4, #0]
 80047c4:	6063      	str	r3, [r4, #4]
 80047c6:	6054      	str	r4, [r2, #4]
 80047c8:	e7cb      	b.n	8004762 <_free_r+0x22>
 80047ca:	bd38      	pop	{r3, r4, r5, pc}
 80047cc:	200006f8 	.word	0x200006f8

080047d0 <malloc>:
 80047d0:	4b02      	ldr	r3, [pc, #8]	@ (80047dc <malloc+0xc>)
 80047d2:	4601      	mov	r1, r0
 80047d4:	6818      	ldr	r0, [r3, #0]
 80047d6:	f000 b825 	b.w	8004824 <_malloc_r>
 80047da:	bf00      	nop
 80047dc:	200000d0 	.word	0x200000d0

080047e0 <sbrk_aligned>:
 80047e0:	b570      	push	{r4, r5, r6, lr}
 80047e2:	4e0f      	ldr	r6, [pc, #60]	@ (8004820 <sbrk_aligned+0x40>)
 80047e4:	460c      	mov	r4, r1
 80047e6:	6831      	ldr	r1, [r6, #0]
 80047e8:	4605      	mov	r5, r0
 80047ea:	b911      	cbnz	r1, 80047f2 <sbrk_aligned+0x12>
 80047ec:	f000 fe40 	bl	8005470 <_sbrk_r>
 80047f0:	6030      	str	r0, [r6, #0]
 80047f2:	4621      	mov	r1, r4
 80047f4:	4628      	mov	r0, r5
 80047f6:	f000 fe3b 	bl	8005470 <_sbrk_r>
 80047fa:	1c43      	adds	r3, r0, #1
 80047fc:	d103      	bne.n	8004806 <sbrk_aligned+0x26>
 80047fe:	f04f 34ff 	mov.w	r4, #4294967295
 8004802:	4620      	mov	r0, r4
 8004804:	bd70      	pop	{r4, r5, r6, pc}
 8004806:	1cc4      	adds	r4, r0, #3
 8004808:	f024 0403 	bic.w	r4, r4, #3
 800480c:	42a0      	cmp	r0, r4
 800480e:	d0f8      	beq.n	8004802 <sbrk_aligned+0x22>
 8004810:	1a21      	subs	r1, r4, r0
 8004812:	4628      	mov	r0, r5
 8004814:	f000 fe2c 	bl	8005470 <_sbrk_r>
 8004818:	3001      	adds	r0, #1
 800481a:	d1f2      	bne.n	8004802 <sbrk_aligned+0x22>
 800481c:	e7ef      	b.n	80047fe <sbrk_aligned+0x1e>
 800481e:	bf00      	nop
 8004820:	200006f4 	.word	0x200006f4

08004824 <_malloc_r>:
 8004824:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004828:	1ccd      	adds	r5, r1, #3
 800482a:	f025 0503 	bic.w	r5, r5, #3
 800482e:	3508      	adds	r5, #8
 8004830:	2d0c      	cmp	r5, #12
 8004832:	bf38      	it	cc
 8004834:	250c      	movcc	r5, #12
 8004836:	2d00      	cmp	r5, #0
 8004838:	4606      	mov	r6, r0
 800483a:	db01      	blt.n	8004840 <_malloc_r+0x1c>
 800483c:	42a9      	cmp	r1, r5
 800483e:	d904      	bls.n	800484a <_malloc_r+0x26>
 8004840:	230c      	movs	r3, #12
 8004842:	6033      	str	r3, [r6, #0]
 8004844:	2000      	movs	r0, #0
 8004846:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800484a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004920 <_malloc_r+0xfc>
 800484e:	f000 f869 	bl	8004924 <__malloc_lock>
 8004852:	f8d8 3000 	ldr.w	r3, [r8]
 8004856:	461c      	mov	r4, r3
 8004858:	bb44      	cbnz	r4, 80048ac <_malloc_r+0x88>
 800485a:	4629      	mov	r1, r5
 800485c:	4630      	mov	r0, r6
 800485e:	f7ff ffbf 	bl	80047e0 <sbrk_aligned>
 8004862:	1c43      	adds	r3, r0, #1
 8004864:	4604      	mov	r4, r0
 8004866:	d158      	bne.n	800491a <_malloc_r+0xf6>
 8004868:	f8d8 4000 	ldr.w	r4, [r8]
 800486c:	4627      	mov	r7, r4
 800486e:	2f00      	cmp	r7, #0
 8004870:	d143      	bne.n	80048fa <_malloc_r+0xd6>
 8004872:	2c00      	cmp	r4, #0
 8004874:	d04b      	beq.n	800490e <_malloc_r+0xea>
 8004876:	6823      	ldr	r3, [r4, #0]
 8004878:	4639      	mov	r1, r7
 800487a:	4630      	mov	r0, r6
 800487c:	eb04 0903 	add.w	r9, r4, r3
 8004880:	f000 fdf6 	bl	8005470 <_sbrk_r>
 8004884:	4581      	cmp	r9, r0
 8004886:	d142      	bne.n	800490e <_malloc_r+0xea>
 8004888:	6821      	ldr	r1, [r4, #0]
 800488a:	4630      	mov	r0, r6
 800488c:	1a6d      	subs	r5, r5, r1
 800488e:	4629      	mov	r1, r5
 8004890:	f7ff ffa6 	bl	80047e0 <sbrk_aligned>
 8004894:	3001      	adds	r0, #1
 8004896:	d03a      	beq.n	800490e <_malloc_r+0xea>
 8004898:	6823      	ldr	r3, [r4, #0]
 800489a:	442b      	add	r3, r5
 800489c:	6023      	str	r3, [r4, #0]
 800489e:	f8d8 3000 	ldr.w	r3, [r8]
 80048a2:	685a      	ldr	r2, [r3, #4]
 80048a4:	bb62      	cbnz	r2, 8004900 <_malloc_r+0xdc>
 80048a6:	f8c8 7000 	str.w	r7, [r8]
 80048aa:	e00f      	b.n	80048cc <_malloc_r+0xa8>
 80048ac:	6822      	ldr	r2, [r4, #0]
 80048ae:	1b52      	subs	r2, r2, r5
 80048b0:	d420      	bmi.n	80048f4 <_malloc_r+0xd0>
 80048b2:	2a0b      	cmp	r2, #11
 80048b4:	d917      	bls.n	80048e6 <_malloc_r+0xc2>
 80048b6:	1961      	adds	r1, r4, r5
 80048b8:	42a3      	cmp	r3, r4
 80048ba:	6025      	str	r5, [r4, #0]
 80048bc:	bf18      	it	ne
 80048be:	6059      	strne	r1, [r3, #4]
 80048c0:	6863      	ldr	r3, [r4, #4]
 80048c2:	bf08      	it	eq
 80048c4:	f8c8 1000 	streq.w	r1, [r8]
 80048c8:	5162      	str	r2, [r4, r5]
 80048ca:	604b      	str	r3, [r1, #4]
 80048cc:	4630      	mov	r0, r6
 80048ce:	f000 f82f 	bl	8004930 <__malloc_unlock>
 80048d2:	f104 000b 	add.w	r0, r4, #11
 80048d6:	1d23      	adds	r3, r4, #4
 80048d8:	f020 0007 	bic.w	r0, r0, #7
 80048dc:	1ac2      	subs	r2, r0, r3
 80048de:	bf1c      	itt	ne
 80048e0:	1a1b      	subne	r3, r3, r0
 80048e2:	50a3      	strne	r3, [r4, r2]
 80048e4:	e7af      	b.n	8004846 <_malloc_r+0x22>
 80048e6:	6862      	ldr	r2, [r4, #4]
 80048e8:	42a3      	cmp	r3, r4
 80048ea:	bf0c      	ite	eq
 80048ec:	f8c8 2000 	streq.w	r2, [r8]
 80048f0:	605a      	strne	r2, [r3, #4]
 80048f2:	e7eb      	b.n	80048cc <_malloc_r+0xa8>
 80048f4:	4623      	mov	r3, r4
 80048f6:	6864      	ldr	r4, [r4, #4]
 80048f8:	e7ae      	b.n	8004858 <_malloc_r+0x34>
 80048fa:	463c      	mov	r4, r7
 80048fc:	687f      	ldr	r7, [r7, #4]
 80048fe:	e7b6      	b.n	800486e <_malloc_r+0x4a>
 8004900:	461a      	mov	r2, r3
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	42a3      	cmp	r3, r4
 8004906:	d1fb      	bne.n	8004900 <_malloc_r+0xdc>
 8004908:	2300      	movs	r3, #0
 800490a:	6053      	str	r3, [r2, #4]
 800490c:	e7de      	b.n	80048cc <_malloc_r+0xa8>
 800490e:	230c      	movs	r3, #12
 8004910:	4630      	mov	r0, r6
 8004912:	6033      	str	r3, [r6, #0]
 8004914:	f000 f80c 	bl	8004930 <__malloc_unlock>
 8004918:	e794      	b.n	8004844 <_malloc_r+0x20>
 800491a:	6005      	str	r5, [r0, #0]
 800491c:	e7d6      	b.n	80048cc <_malloc_r+0xa8>
 800491e:	bf00      	nop
 8004920:	200006f8 	.word	0x200006f8

08004924 <__malloc_lock>:
 8004924:	4801      	ldr	r0, [pc, #4]	@ (800492c <__malloc_lock+0x8>)
 8004926:	f7ff b8aa 	b.w	8003a7e <__retarget_lock_acquire_recursive>
 800492a:	bf00      	nop
 800492c:	200006f0 	.word	0x200006f0

08004930 <__malloc_unlock>:
 8004930:	4801      	ldr	r0, [pc, #4]	@ (8004938 <__malloc_unlock+0x8>)
 8004932:	f7ff b8a5 	b.w	8003a80 <__retarget_lock_release_recursive>
 8004936:	bf00      	nop
 8004938:	200006f0 	.word	0x200006f0

0800493c <_Balloc>:
 800493c:	b570      	push	{r4, r5, r6, lr}
 800493e:	69c6      	ldr	r6, [r0, #28]
 8004940:	4604      	mov	r4, r0
 8004942:	460d      	mov	r5, r1
 8004944:	b976      	cbnz	r6, 8004964 <_Balloc+0x28>
 8004946:	2010      	movs	r0, #16
 8004948:	f7ff ff42 	bl	80047d0 <malloc>
 800494c:	4602      	mov	r2, r0
 800494e:	61e0      	str	r0, [r4, #28]
 8004950:	b920      	cbnz	r0, 800495c <_Balloc+0x20>
 8004952:	216b      	movs	r1, #107	@ 0x6b
 8004954:	4b17      	ldr	r3, [pc, #92]	@ (80049b4 <_Balloc+0x78>)
 8004956:	4818      	ldr	r0, [pc, #96]	@ (80049b8 <_Balloc+0x7c>)
 8004958:	f000 fda8 	bl	80054ac <__assert_func>
 800495c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004960:	6006      	str	r6, [r0, #0]
 8004962:	60c6      	str	r6, [r0, #12]
 8004964:	69e6      	ldr	r6, [r4, #28]
 8004966:	68f3      	ldr	r3, [r6, #12]
 8004968:	b183      	cbz	r3, 800498c <_Balloc+0x50>
 800496a:	69e3      	ldr	r3, [r4, #28]
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004972:	b9b8      	cbnz	r0, 80049a4 <_Balloc+0x68>
 8004974:	2101      	movs	r1, #1
 8004976:	fa01 f605 	lsl.w	r6, r1, r5
 800497a:	1d72      	adds	r2, r6, #5
 800497c:	4620      	mov	r0, r4
 800497e:	0092      	lsls	r2, r2, #2
 8004980:	f000 fdb2 	bl	80054e8 <_calloc_r>
 8004984:	b160      	cbz	r0, 80049a0 <_Balloc+0x64>
 8004986:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800498a:	e00e      	b.n	80049aa <_Balloc+0x6e>
 800498c:	2221      	movs	r2, #33	@ 0x21
 800498e:	2104      	movs	r1, #4
 8004990:	4620      	mov	r0, r4
 8004992:	f000 fda9 	bl	80054e8 <_calloc_r>
 8004996:	69e3      	ldr	r3, [r4, #28]
 8004998:	60f0      	str	r0, [r6, #12]
 800499a:	68db      	ldr	r3, [r3, #12]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d1e4      	bne.n	800496a <_Balloc+0x2e>
 80049a0:	2000      	movs	r0, #0
 80049a2:	bd70      	pop	{r4, r5, r6, pc}
 80049a4:	6802      	ldr	r2, [r0, #0]
 80049a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80049aa:	2300      	movs	r3, #0
 80049ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80049b0:	e7f7      	b.n	80049a2 <_Balloc+0x66>
 80049b2:	bf00      	nop
 80049b4:	08005bb2 	.word	0x08005bb2
 80049b8:	08005c32 	.word	0x08005c32

080049bc <_Bfree>:
 80049bc:	b570      	push	{r4, r5, r6, lr}
 80049be:	69c6      	ldr	r6, [r0, #28]
 80049c0:	4605      	mov	r5, r0
 80049c2:	460c      	mov	r4, r1
 80049c4:	b976      	cbnz	r6, 80049e4 <_Bfree+0x28>
 80049c6:	2010      	movs	r0, #16
 80049c8:	f7ff ff02 	bl	80047d0 <malloc>
 80049cc:	4602      	mov	r2, r0
 80049ce:	61e8      	str	r0, [r5, #28]
 80049d0:	b920      	cbnz	r0, 80049dc <_Bfree+0x20>
 80049d2:	218f      	movs	r1, #143	@ 0x8f
 80049d4:	4b08      	ldr	r3, [pc, #32]	@ (80049f8 <_Bfree+0x3c>)
 80049d6:	4809      	ldr	r0, [pc, #36]	@ (80049fc <_Bfree+0x40>)
 80049d8:	f000 fd68 	bl	80054ac <__assert_func>
 80049dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80049e0:	6006      	str	r6, [r0, #0]
 80049e2:	60c6      	str	r6, [r0, #12]
 80049e4:	b13c      	cbz	r4, 80049f6 <_Bfree+0x3a>
 80049e6:	69eb      	ldr	r3, [r5, #28]
 80049e8:	6862      	ldr	r2, [r4, #4]
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80049f0:	6021      	str	r1, [r4, #0]
 80049f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80049f6:	bd70      	pop	{r4, r5, r6, pc}
 80049f8:	08005bb2 	.word	0x08005bb2
 80049fc:	08005c32 	.word	0x08005c32

08004a00 <__multadd>:
 8004a00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a04:	4607      	mov	r7, r0
 8004a06:	460c      	mov	r4, r1
 8004a08:	461e      	mov	r6, r3
 8004a0a:	2000      	movs	r0, #0
 8004a0c:	690d      	ldr	r5, [r1, #16]
 8004a0e:	f101 0c14 	add.w	ip, r1, #20
 8004a12:	f8dc 3000 	ldr.w	r3, [ip]
 8004a16:	3001      	adds	r0, #1
 8004a18:	b299      	uxth	r1, r3
 8004a1a:	fb02 6101 	mla	r1, r2, r1, r6
 8004a1e:	0c1e      	lsrs	r6, r3, #16
 8004a20:	0c0b      	lsrs	r3, r1, #16
 8004a22:	fb02 3306 	mla	r3, r2, r6, r3
 8004a26:	b289      	uxth	r1, r1
 8004a28:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004a2c:	4285      	cmp	r5, r0
 8004a2e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004a32:	f84c 1b04 	str.w	r1, [ip], #4
 8004a36:	dcec      	bgt.n	8004a12 <__multadd+0x12>
 8004a38:	b30e      	cbz	r6, 8004a7e <__multadd+0x7e>
 8004a3a:	68a3      	ldr	r3, [r4, #8]
 8004a3c:	42ab      	cmp	r3, r5
 8004a3e:	dc19      	bgt.n	8004a74 <__multadd+0x74>
 8004a40:	6861      	ldr	r1, [r4, #4]
 8004a42:	4638      	mov	r0, r7
 8004a44:	3101      	adds	r1, #1
 8004a46:	f7ff ff79 	bl	800493c <_Balloc>
 8004a4a:	4680      	mov	r8, r0
 8004a4c:	b928      	cbnz	r0, 8004a5a <__multadd+0x5a>
 8004a4e:	4602      	mov	r2, r0
 8004a50:	21ba      	movs	r1, #186	@ 0xba
 8004a52:	4b0c      	ldr	r3, [pc, #48]	@ (8004a84 <__multadd+0x84>)
 8004a54:	480c      	ldr	r0, [pc, #48]	@ (8004a88 <__multadd+0x88>)
 8004a56:	f000 fd29 	bl	80054ac <__assert_func>
 8004a5a:	6922      	ldr	r2, [r4, #16]
 8004a5c:	f104 010c 	add.w	r1, r4, #12
 8004a60:	3202      	adds	r2, #2
 8004a62:	0092      	lsls	r2, r2, #2
 8004a64:	300c      	adds	r0, #12
 8004a66:	f000 fd13 	bl	8005490 <memcpy>
 8004a6a:	4621      	mov	r1, r4
 8004a6c:	4638      	mov	r0, r7
 8004a6e:	f7ff ffa5 	bl	80049bc <_Bfree>
 8004a72:	4644      	mov	r4, r8
 8004a74:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004a78:	3501      	adds	r5, #1
 8004a7a:	615e      	str	r6, [r3, #20]
 8004a7c:	6125      	str	r5, [r4, #16]
 8004a7e:	4620      	mov	r0, r4
 8004a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a84:	08005c21 	.word	0x08005c21
 8004a88:	08005c32 	.word	0x08005c32

08004a8c <__hi0bits>:
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8004a92:	bf3a      	itte	cc
 8004a94:	0403      	lslcc	r3, r0, #16
 8004a96:	2010      	movcc	r0, #16
 8004a98:	2000      	movcs	r0, #0
 8004a9a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a9e:	bf3c      	itt	cc
 8004aa0:	021b      	lslcc	r3, r3, #8
 8004aa2:	3008      	addcc	r0, #8
 8004aa4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004aa8:	bf3c      	itt	cc
 8004aaa:	011b      	lslcc	r3, r3, #4
 8004aac:	3004      	addcc	r0, #4
 8004aae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ab2:	bf3c      	itt	cc
 8004ab4:	009b      	lslcc	r3, r3, #2
 8004ab6:	3002      	addcc	r0, #2
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	db05      	blt.n	8004ac8 <__hi0bits+0x3c>
 8004abc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8004ac0:	f100 0001 	add.w	r0, r0, #1
 8004ac4:	bf08      	it	eq
 8004ac6:	2020      	moveq	r0, #32
 8004ac8:	4770      	bx	lr

08004aca <__lo0bits>:
 8004aca:	6803      	ldr	r3, [r0, #0]
 8004acc:	4602      	mov	r2, r0
 8004ace:	f013 0007 	ands.w	r0, r3, #7
 8004ad2:	d00b      	beq.n	8004aec <__lo0bits+0x22>
 8004ad4:	07d9      	lsls	r1, r3, #31
 8004ad6:	d421      	bmi.n	8004b1c <__lo0bits+0x52>
 8004ad8:	0798      	lsls	r0, r3, #30
 8004ada:	bf49      	itett	mi
 8004adc:	085b      	lsrmi	r3, r3, #1
 8004ade:	089b      	lsrpl	r3, r3, #2
 8004ae0:	2001      	movmi	r0, #1
 8004ae2:	6013      	strmi	r3, [r2, #0]
 8004ae4:	bf5c      	itt	pl
 8004ae6:	2002      	movpl	r0, #2
 8004ae8:	6013      	strpl	r3, [r2, #0]
 8004aea:	4770      	bx	lr
 8004aec:	b299      	uxth	r1, r3
 8004aee:	b909      	cbnz	r1, 8004af4 <__lo0bits+0x2a>
 8004af0:	2010      	movs	r0, #16
 8004af2:	0c1b      	lsrs	r3, r3, #16
 8004af4:	b2d9      	uxtb	r1, r3
 8004af6:	b909      	cbnz	r1, 8004afc <__lo0bits+0x32>
 8004af8:	3008      	adds	r0, #8
 8004afa:	0a1b      	lsrs	r3, r3, #8
 8004afc:	0719      	lsls	r1, r3, #28
 8004afe:	bf04      	itt	eq
 8004b00:	091b      	lsreq	r3, r3, #4
 8004b02:	3004      	addeq	r0, #4
 8004b04:	0799      	lsls	r1, r3, #30
 8004b06:	bf04      	itt	eq
 8004b08:	089b      	lsreq	r3, r3, #2
 8004b0a:	3002      	addeq	r0, #2
 8004b0c:	07d9      	lsls	r1, r3, #31
 8004b0e:	d403      	bmi.n	8004b18 <__lo0bits+0x4e>
 8004b10:	085b      	lsrs	r3, r3, #1
 8004b12:	f100 0001 	add.w	r0, r0, #1
 8004b16:	d003      	beq.n	8004b20 <__lo0bits+0x56>
 8004b18:	6013      	str	r3, [r2, #0]
 8004b1a:	4770      	bx	lr
 8004b1c:	2000      	movs	r0, #0
 8004b1e:	4770      	bx	lr
 8004b20:	2020      	movs	r0, #32
 8004b22:	4770      	bx	lr

08004b24 <__i2b>:
 8004b24:	b510      	push	{r4, lr}
 8004b26:	460c      	mov	r4, r1
 8004b28:	2101      	movs	r1, #1
 8004b2a:	f7ff ff07 	bl	800493c <_Balloc>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	b928      	cbnz	r0, 8004b3e <__i2b+0x1a>
 8004b32:	f240 1145 	movw	r1, #325	@ 0x145
 8004b36:	4b04      	ldr	r3, [pc, #16]	@ (8004b48 <__i2b+0x24>)
 8004b38:	4804      	ldr	r0, [pc, #16]	@ (8004b4c <__i2b+0x28>)
 8004b3a:	f000 fcb7 	bl	80054ac <__assert_func>
 8004b3e:	2301      	movs	r3, #1
 8004b40:	6144      	str	r4, [r0, #20]
 8004b42:	6103      	str	r3, [r0, #16]
 8004b44:	bd10      	pop	{r4, pc}
 8004b46:	bf00      	nop
 8004b48:	08005c21 	.word	0x08005c21
 8004b4c:	08005c32 	.word	0x08005c32

08004b50 <__multiply>:
 8004b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b54:	4614      	mov	r4, r2
 8004b56:	690a      	ldr	r2, [r1, #16]
 8004b58:	6923      	ldr	r3, [r4, #16]
 8004b5a:	460f      	mov	r7, r1
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	bfa2      	ittt	ge
 8004b60:	4623      	movge	r3, r4
 8004b62:	460c      	movge	r4, r1
 8004b64:	461f      	movge	r7, r3
 8004b66:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8004b6a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8004b6e:	68a3      	ldr	r3, [r4, #8]
 8004b70:	6861      	ldr	r1, [r4, #4]
 8004b72:	eb0a 0609 	add.w	r6, sl, r9
 8004b76:	42b3      	cmp	r3, r6
 8004b78:	b085      	sub	sp, #20
 8004b7a:	bfb8      	it	lt
 8004b7c:	3101      	addlt	r1, #1
 8004b7e:	f7ff fedd 	bl	800493c <_Balloc>
 8004b82:	b930      	cbnz	r0, 8004b92 <__multiply+0x42>
 8004b84:	4602      	mov	r2, r0
 8004b86:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8004b8a:	4b43      	ldr	r3, [pc, #268]	@ (8004c98 <__multiply+0x148>)
 8004b8c:	4843      	ldr	r0, [pc, #268]	@ (8004c9c <__multiply+0x14c>)
 8004b8e:	f000 fc8d 	bl	80054ac <__assert_func>
 8004b92:	f100 0514 	add.w	r5, r0, #20
 8004b96:	462b      	mov	r3, r5
 8004b98:	2200      	movs	r2, #0
 8004b9a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004b9e:	4543      	cmp	r3, r8
 8004ba0:	d321      	bcc.n	8004be6 <__multiply+0x96>
 8004ba2:	f107 0114 	add.w	r1, r7, #20
 8004ba6:	f104 0214 	add.w	r2, r4, #20
 8004baa:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8004bae:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8004bb2:	9302      	str	r3, [sp, #8]
 8004bb4:	1b13      	subs	r3, r2, r4
 8004bb6:	3b15      	subs	r3, #21
 8004bb8:	f023 0303 	bic.w	r3, r3, #3
 8004bbc:	3304      	adds	r3, #4
 8004bbe:	f104 0715 	add.w	r7, r4, #21
 8004bc2:	42ba      	cmp	r2, r7
 8004bc4:	bf38      	it	cc
 8004bc6:	2304      	movcc	r3, #4
 8004bc8:	9301      	str	r3, [sp, #4]
 8004bca:	9b02      	ldr	r3, [sp, #8]
 8004bcc:	9103      	str	r1, [sp, #12]
 8004bce:	428b      	cmp	r3, r1
 8004bd0:	d80c      	bhi.n	8004bec <__multiply+0x9c>
 8004bd2:	2e00      	cmp	r6, #0
 8004bd4:	dd03      	ble.n	8004bde <__multiply+0x8e>
 8004bd6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d05a      	beq.n	8004c94 <__multiply+0x144>
 8004bde:	6106      	str	r6, [r0, #16]
 8004be0:	b005      	add	sp, #20
 8004be2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004be6:	f843 2b04 	str.w	r2, [r3], #4
 8004bea:	e7d8      	b.n	8004b9e <__multiply+0x4e>
 8004bec:	f8b1 a000 	ldrh.w	sl, [r1]
 8004bf0:	f1ba 0f00 	cmp.w	sl, #0
 8004bf4:	d023      	beq.n	8004c3e <__multiply+0xee>
 8004bf6:	46a9      	mov	r9, r5
 8004bf8:	f04f 0c00 	mov.w	ip, #0
 8004bfc:	f104 0e14 	add.w	lr, r4, #20
 8004c00:	f85e 7b04 	ldr.w	r7, [lr], #4
 8004c04:	f8d9 3000 	ldr.w	r3, [r9]
 8004c08:	fa1f fb87 	uxth.w	fp, r7
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	fb0a 330b 	mla	r3, sl, fp, r3
 8004c12:	4463      	add	r3, ip
 8004c14:	f8d9 c000 	ldr.w	ip, [r9]
 8004c18:	0c3f      	lsrs	r7, r7, #16
 8004c1a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8004c1e:	fb0a c707 	mla	r7, sl, r7, ip
 8004c22:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8004c2c:	4572      	cmp	r2, lr
 8004c2e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8004c32:	f849 3b04 	str.w	r3, [r9], #4
 8004c36:	d8e3      	bhi.n	8004c00 <__multiply+0xb0>
 8004c38:	9b01      	ldr	r3, [sp, #4]
 8004c3a:	f845 c003 	str.w	ip, [r5, r3]
 8004c3e:	9b03      	ldr	r3, [sp, #12]
 8004c40:	3104      	adds	r1, #4
 8004c42:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8004c46:	f1b9 0f00 	cmp.w	r9, #0
 8004c4a:	d021      	beq.n	8004c90 <__multiply+0x140>
 8004c4c:	46ae      	mov	lr, r5
 8004c4e:	f04f 0a00 	mov.w	sl, #0
 8004c52:	682b      	ldr	r3, [r5, #0]
 8004c54:	f104 0c14 	add.w	ip, r4, #20
 8004c58:	f8bc b000 	ldrh.w	fp, [ip]
 8004c5c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	fb09 770b 	mla	r7, r9, fp, r7
 8004c66:	4457      	add	r7, sl
 8004c68:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8004c6c:	f84e 3b04 	str.w	r3, [lr], #4
 8004c70:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004c74:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004c78:	f8be 3000 	ldrh.w	r3, [lr]
 8004c7c:	4562      	cmp	r2, ip
 8004c7e:	fb09 330a 	mla	r3, r9, sl, r3
 8004c82:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8004c86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004c8a:	d8e5      	bhi.n	8004c58 <__multiply+0x108>
 8004c8c:	9f01      	ldr	r7, [sp, #4]
 8004c8e:	51eb      	str	r3, [r5, r7]
 8004c90:	3504      	adds	r5, #4
 8004c92:	e79a      	b.n	8004bca <__multiply+0x7a>
 8004c94:	3e01      	subs	r6, #1
 8004c96:	e79c      	b.n	8004bd2 <__multiply+0x82>
 8004c98:	08005c21 	.word	0x08005c21
 8004c9c:	08005c32 	.word	0x08005c32

08004ca0 <__pow5mult>:
 8004ca0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ca4:	4615      	mov	r5, r2
 8004ca6:	f012 0203 	ands.w	r2, r2, #3
 8004caa:	4607      	mov	r7, r0
 8004cac:	460e      	mov	r6, r1
 8004cae:	d007      	beq.n	8004cc0 <__pow5mult+0x20>
 8004cb0:	4c25      	ldr	r4, [pc, #148]	@ (8004d48 <__pow5mult+0xa8>)
 8004cb2:	3a01      	subs	r2, #1
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004cba:	f7ff fea1 	bl	8004a00 <__multadd>
 8004cbe:	4606      	mov	r6, r0
 8004cc0:	10ad      	asrs	r5, r5, #2
 8004cc2:	d03d      	beq.n	8004d40 <__pow5mult+0xa0>
 8004cc4:	69fc      	ldr	r4, [r7, #28]
 8004cc6:	b97c      	cbnz	r4, 8004ce8 <__pow5mult+0x48>
 8004cc8:	2010      	movs	r0, #16
 8004cca:	f7ff fd81 	bl	80047d0 <malloc>
 8004cce:	4602      	mov	r2, r0
 8004cd0:	61f8      	str	r0, [r7, #28]
 8004cd2:	b928      	cbnz	r0, 8004ce0 <__pow5mult+0x40>
 8004cd4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8004cd8:	4b1c      	ldr	r3, [pc, #112]	@ (8004d4c <__pow5mult+0xac>)
 8004cda:	481d      	ldr	r0, [pc, #116]	@ (8004d50 <__pow5mult+0xb0>)
 8004cdc:	f000 fbe6 	bl	80054ac <__assert_func>
 8004ce0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004ce4:	6004      	str	r4, [r0, #0]
 8004ce6:	60c4      	str	r4, [r0, #12]
 8004ce8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8004cec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004cf0:	b94c      	cbnz	r4, 8004d06 <__pow5mult+0x66>
 8004cf2:	f240 2171 	movw	r1, #625	@ 0x271
 8004cf6:	4638      	mov	r0, r7
 8004cf8:	f7ff ff14 	bl	8004b24 <__i2b>
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	4604      	mov	r4, r0
 8004d00:	f8c8 0008 	str.w	r0, [r8, #8]
 8004d04:	6003      	str	r3, [r0, #0]
 8004d06:	f04f 0900 	mov.w	r9, #0
 8004d0a:	07eb      	lsls	r3, r5, #31
 8004d0c:	d50a      	bpl.n	8004d24 <__pow5mult+0x84>
 8004d0e:	4631      	mov	r1, r6
 8004d10:	4622      	mov	r2, r4
 8004d12:	4638      	mov	r0, r7
 8004d14:	f7ff ff1c 	bl	8004b50 <__multiply>
 8004d18:	4680      	mov	r8, r0
 8004d1a:	4631      	mov	r1, r6
 8004d1c:	4638      	mov	r0, r7
 8004d1e:	f7ff fe4d 	bl	80049bc <_Bfree>
 8004d22:	4646      	mov	r6, r8
 8004d24:	106d      	asrs	r5, r5, #1
 8004d26:	d00b      	beq.n	8004d40 <__pow5mult+0xa0>
 8004d28:	6820      	ldr	r0, [r4, #0]
 8004d2a:	b938      	cbnz	r0, 8004d3c <__pow5mult+0x9c>
 8004d2c:	4622      	mov	r2, r4
 8004d2e:	4621      	mov	r1, r4
 8004d30:	4638      	mov	r0, r7
 8004d32:	f7ff ff0d 	bl	8004b50 <__multiply>
 8004d36:	6020      	str	r0, [r4, #0]
 8004d38:	f8c0 9000 	str.w	r9, [r0]
 8004d3c:	4604      	mov	r4, r0
 8004d3e:	e7e4      	b.n	8004d0a <__pow5mult+0x6a>
 8004d40:	4630      	mov	r0, r6
 8004d42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d46:	bf00      	nop
 8004d48:	08005c8c 	.word	0x08005c8c
 8004d4c:	08005bb2 	.word	0x08005bb2
 8004d50:	08005c32 	.word	0x08005c32

08004d54 <__lshift>:
 8004d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d58:	460c      	mov	r4, r1
 8004d5a:	4607      	mov	r7, r0
 8004d5c:	4691      	mov	r9, r2
 8004d5e:	6923      	ldr	r3, [r4, #16]
 8004d60:	6849      	ldr	r1, [r1, #4]
 8004d62:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004d66:	68a3      	ldr	r3, [r4, #8]
 8004d68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004d6c:	f108 0601 	add.w	r6, r8, #1
 8004d70:	42b3      	cmp	r3, r6
 8004d72:	db0b      	blt.n	8004d8c <__lshift+0x38>
 8004d74:	4638      	mov	r0, r7
 8004d76:	f7ff fde1 	bl	800493c <_Balloc>
 8004d7a:	4605      	mov	r5, r0
 8004d7c:	b948      	cbnz	r0, 8004d92 <__lshift+0x3e>
 8004d7e:	4602      	mov	r2, r0
 8004d80:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8004d84:	4b27      	ldr	r3, [pc, #156]	@ (8004e24 <__lshift+0xd0>)
 8004d86:	4828      	ldr	r0, [pc, #160]	@ (8004e28 <__lshift+0xd4>)
 8004d88:	f000 fb90 	bl	80054ac <__assert_func>
 8004d8c:	3101      	adds	r1, #1
 8004d8e:	005b      	lsls	r3, r3, #1
 8004d90:	e7ee      	b.n	8004d70 <__lshift+0x1c>
 8004d92:	2300      	movs	r3, #0
 8004d94:	f100 0114 	add.w	r1, r0, #20
 8004d98:	f100 0210 	add.w	r2, r0, #16
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	4553      	cmp	r3, sl
 8004da0:	db33      	blt.n	8004e0a <__lshift+0xb6>
 8004da2:	6920      	ldr	r0, [r4, #16]
 8004da4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004da8:	f104 0314 	add.w	r3, r4, #20
 8004dac:	f019 091f 	ands.w	r9, r9, #31
 8004db0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004db4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004db8:	d02b      	beq.n	8004e12 <__lshift+0xbe>
 8004dba:	468a      	mov	sl, r1
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	f1c9 0e20 	rsb	lr, r9, #32
 8004dc2:	6818      	ldr	r0, [r3, #0]
 8004dc4:	fa00 f009 	lsl.w	r0, r0, r9
 8004dc8:	4310      	orrs	r0, r2
 8004dca:	f84a 0b04 	str.w	r0, [sl], #4
 8004dce:	f853 2b04 	ldr.w	r2, [r3], #4
 8004dd2:	459c      	cmp	ip, r3
 8004dd4:	fa22 f20e 	lsr.w	r2, r2, lr
 8004dd8:	d8f3      	bhi.n	8004dc2 <__lshift+0x6e>
 8004dda:	ebac 0304 	sub.w	r3, ip, r4
 8004dde:	3b15      	subs	r3, #21
 8004de0:	f023 0303 	bic.w	r3, r3, #3
 8004de4:	3304      	adds	r3, #4
 8004de6:	f104 0015 	add.w	r0, r4, #21
 8004dea:	4584      	cmp	ip, r0
 8004dec:	bf38      	it	cc
 8004dee:	2304      	movcc	r3, #4
 8004df0:	50ca      	str	r2, [r1, r3]
 8004df2:	b10a      	cbz	r2, 8004df8 <__lshift+0xa4>
 8004df4:	f108 0602 	add.w	r6, r8, #2
 8004df8:	3e01      	subs	r6, #1
 8004dfa:	4638      	mov	r0, r7
 8004dfc:	4621      	mov	r1, r4
 8004dfe:	612e      	str	r6, [r5, #16]
 8004e00:	f7ff fddc 	bl	80049bc <_Bfree>
 8004e04:	4628      	mov	r0, r5
 8004e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e0a:	f842 0f04 	str.w	r0, [r2, #4]!
 8004e0e:	3301      	adds	r3, #1
 8004e10:	e7c5      	b.n	8004d9e <__lshift+0x4a>
 8004e12:	3904      	subs	r1, #4
 8004e14:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e18:	459c      	cmp	ip, r3
 8004e1a:	f841 2f04 	str.w	r2, [r1, #4]!
 8004e1e:	d8f9      	bhi.n	8004e14 <__lshift+0xc0>
 8004e20:	e7ea      	b.n	8004df8 <__lshift+0xa4>
 8004e22:	bf00      	nop
 8004e24:	08005c21 	.word	0x08005c21
 8004e28:	08005c32 	.word	0x08005c32

08004e2c <__mcmp>:
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	690a      	ldr	r2, [r1, #16]
 8004e30:	6900      	ldr	r0, [r0, #16]
 8004e32:	b530      	push	{r4, r5, lr}
 8004e34:	1a80      	subs	r0, r0, r2
 8004e36:	d10e      	bne.n	8004e56 <__mcmp+0x2a>
 8004e38:	3314      	adds	r3, #20
 8004e3a:	3114      	adds	r1, #20
 8004e3c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004e40:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004e44:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004e48:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004e4c:	4295      	cmp	r5, r2
 8004e4e:	d003      	beq.n	8004e58 <__mcmp+0x2c>
 8004e50:	d205      	bcs.n	8004e5e <__mcmp+0x32>
 8004e52:	f04f 30ff 	mov.w	r0, #4294967295
 8004e56:	bd30      	pop	{r4, r5, pc}
 8004e58:	42a3      	cmp	r3, r4
 8004e5a:	d3f3      	bcc.n	8004e44 <__mcmp+0x18>
 8004e5c:	e7fb      	b.n	8004e56 <__mcmp+0x2a>
 8004e5e:	2001      	movs	r0, #1
 8004e60:	e7f9      	b.n	8004e56 <__mcmp+0x2a>
	...

08004e64 <__mdiff>:
 8004e64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e68:	4689      	mov	r9, r1
 8004e6a:	4606      	mov	r6, r0
 8004e6c:	4611      	mov	r1, r2
 8004e6e:	4648      	mov	r0, r9
 8004e70:	4614      	mov	r4, r2
 8004e72:	f7ff ffdb 	bl	8004e2c <__mcmp>
 8004e76:	1e05      	subs	r5, r0, #0
 8004e78:	d112      	bne.n	8004ea0 <__mdiff+0x3c>
 8004e7a:	4629      	mov	r1, r5
 8004e7c:	4630      	mov	r0, r6
 8004e7e:	f7ff fd5d 	bl	800493c <_Balloc>
 8004e82:	4602      	mov	r2, r0
 8004e84:	b928      	cbnz	r0, 8004e92 <__mdiff+0x2e>
 8004e86:	f240 2137 	movw	r1, #567	@ 0x237
 8004e8a:	4b3e      	ldr	r3, [pc, #248]	@ (8004f84 <__mdiff+0x120>)
 8004e8c:	483e      	ldr	r0, [pc, #248]	@ (8004f88 <__mdiff+0x124>)
 8004e8e:	f000 fb0d 	bl	80054ac <__assert_func>
 8004e92:	2301      	movs	r3, #1
 8004e94:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004e98:	4610      	mov	r0, r2
 8004e9a:	b003      	add	sp, #12
 8004e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ea0:	bfbc      	itt	lt
 8004ea2:	464b      	movlt	r3, r9
 8004ea4:	46a1      	movlt	r9, r4
 8004ea6:	4630      	mov	r0, r6
 8004ea8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8004eac:	bfba      	itte	lt
 8004eae:	461c      	movlt	r4, r3
 8004eb0:	2501      	movlt	r5, #1
 8004eb2:	2500      	movge	r5, #0
 8004eb4:	f7ff fd42 	bl	800493c <_Balloc>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	b918      	cbnz	r0, 8004ec4 <__mdiff+0x60>
 8004ebc:	f240 2145 	movw	r1, #581	@ 0x245
 8004ec0:	4b30      	ldr	r3, [pc, #192]	@ (8004f84 <__mdiff+0x120>)
 8004ec2:	e7e3      	b.n	8004e8c <__mdiff+0x28>
 8004ec4:	f100 0b14 	add.w	fp, r0, #20
 8004ec8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004ecc:	f109 0310 	add.w	r3, r9, #16
 8004ed0:	60c5      	str	r5, [r0, #12]
 8004ed2:	f04f 0c00 	mov.w	ip, #0
 8004ed6:	f109 0514 	add.w	r5, r9, #20
 8004eda:	46d9      	mov	r9, fp
 8004edc:	6926      	ldr	r6, [r4, #16]
 8004ede:	f104 0e14 	add.w	lr, r4, #20
 8004ee2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8004ee6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8004eea:	9301      	str	r3, [sp, #4]
 8004eec:	9b01      	ldr	r3, [sp, #4]
 8004eee:	f85e 0b04 	ldr.w	r0, [lr], #4
 8004ef2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8004ef6:	b281      	uxth	r1, r0
 8004ef8:	9301      	str	r3, [sp, #4]
 8004efa:	fa1f f38a 	uxth.w	r3, sl
 8004efe:	1a5b      	subs	r3, r3, r1
 8004f00:	0c00      	lsrs	r0, r0, #16
 8004f02:	4463      	add	r3, ip
 8004f04:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8004f08:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8004f0c:	b29b      	uxth	r3, r3
 8004f0e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8004f12:	4576      	cmp	r6, lr
 8004f14:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004f18:	f849 3b04 	str.w	r3, [r9], #4
 8004f1c:	d8e6      	bhi.n	8004eec <__mdiff+0x88>
 8004f1e:	1b33      	subs	r3, r6, r4
 8004f20:	3b15      	subs	r3, #21
 8004f22:	f023 0303 	bic.w	r3, r3, #3
 8004f26:	3415      	adds	r4, #21
 8004f28:	3304      	adds	r3, #4
 8004f2a:	42a6      	cmp	r6, r4
 8004f2c:	bf38      	it	cc
 8004f2e:	2304      	movcc	r3, #4
 8004f30:	441d      	add	r5, r3
 8004f32:	445b      	add	r3, fp
 8004f34:	461e      	mov	r6, r3
 8004f36:	462c      	mov	r4, r5
 8004f38:	4544      	cmp	r4, r8
 8004f3a:	d30e      	bcc.n	8004f5a <__mdiff+0xf6>
 8004f3c:	f108 0103 	add.w	r1, r8, #3
 8004f40:	1b49      	subs	r1, r1, r5
 8004f42:	f021 0103 	bic.w	r1, r1, #3
 8004f46:	3d03      	subs	r5, #3
 8004f48:	45a8      	cmp	r8, r5
 8004f4a:	bf38      	it	cc
 8004f4c:	2100      	movcc	r1, #0
 8004f4e:	440b      	add	r3, r1
 8004f50:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8004f54:	b199      	cbz	r1, 8004f7e <__mdiff+0x11a>
 8004f56:	6117      	str	r7, [r2, #16]
 8004f58:	e79e      	b.n	8004e98 <__mdiff+0x34>
 8004f5a:	46e6      	mov	lr, ip
 8004f5c:	f854 1b04 	ldr.w	r1, [r4], #4
 8004f60:	fa1f fc81 	uxth.w	ip, r1
 8004f64:	44f4      	add	ip, lr
 8004f66:	0c08      	lsrs	r0, r1, #16
 8004f68:	4471      	add	r1, lr
 8004f6a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8004f6e:	b289      	uxth	r1, r1
 8004f70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004f74:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004f78:	f846 1b04 	str.w	r1, [r6], #4
 8004f7c:	e7dc      	b.n	8004f38 <__mdiff+0xd4>
 8004f7e:	3f01      	subs	r7, #1
 8004f80:	e7e6      	b.n	8004f50 <__mdiff+0xec>
 8004f82:	bf00      	nop
 8004f84:	08005c21 	.word	0x08005c21
 8004f88:	08005c32 	.word	0x08005c32

08004f8c <__d2b>:
 8004f8c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8004f90:	2101      	movs	r1, #1
 8004f92:	4690      	mov	r8, r2
 8004f94:	4699      	mov	r9, r3
 8004f96:	9e08      	ldr	r6, [sp, #32]
 8004f98:	f7ff fcd0 	bl	800493c <_Balloc>
 8004f9c:	4604      	mov	r4, r0
 8004f9e:	b930      	cbnz	r0, 8004fae <__d2b+0x22>
 8004fa0:	4602      	mov	r2, r0
 8004fa2:	f240 310f 	movw	r1, #783	@ 0x30f
 8004fa6:	4b23      	ldr	r3, [pc, #140]	@ (8005034 <__d2b+0xa8>)
 8004fa8:	4823      	ldr	r0, [pc, #140]	@ (8005038 <__d2b+0xac>)
 8004faa:	f000 fa7f 	bl	80054ac <__assert_func>
 8004fae:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004fb2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004fb6:	b10d      	cbz	r5, 8004fbc <__d2b+0x30>
 8004fb8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004fbc:	9301      	str	r3, [sp, #4]
 8004fbe:	f1b8 0300 	subs.w	r3, r8, #0
 8004fc2:	d024      	beq.n	800500e <__d2b+0x82>
 8004fc4:	4668      	mov	r0, sp
 8004fc6:	9300      	str	r3, [sp, #0]
 8004fc8:	f7ff fd7f 	bl	8004aca <__lo0bits>
 8004fcc:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004fd0:	b1d8      	cbz	r0, 800500a <__d2b+0x7e>
 8004fd2:	f1c0 0320 	rsb	r3, r0, #32
 8004fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8004fda:	430b      	orrs	r3, r1
 8004fdc:	40c2      	lsrs	r2, r0
 8004fde:	6163      	str	r3, [r4, #20]
 8004fe0:	9201      	str	r2, [sp, #4]
 8004fe2:	9b01      	ldr	r3, [sp, #4]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	bf0c      	ite	eq
 8004fe8:	2201      	moveq	r2, #1
 8004fea:	2202      	movne	r2, #2
 8004fec:	61a3      	str	r3, [r4, #24]
 8004fee:	6122      	str	r2, [r4, #16]
 8004ff0:	b1ad      	cbz	r5, 800501e <__d2b+0x92>
 8004ff2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8004ff6:	4405      	add	r5, r0
 8004ff8:	6035      	str	r5, [r6, #0]
 8004ffa:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8004ffe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005000:	6018      	str	r0, [r3, #0]
 8005002:	4620      	mov	r0, r4
 8005004:	b002      	add	sp, #8
 8005006:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800500a:	6161      	str	r1, [r4, #20]
 800500c:	e7e9      	b.n	8004fe2 <__d2b+0x56>
 800500e:	a801      	add	r0, sp, #4
 8005010:	f7ff fd5b 	bl	8004aca <__lo0bits>
 8005014:	9b01      	ldr	r3, [sp, #4]
 8005016:	2201      	movs	r2, #1
 8005018:	6163      	str	r3, [r4, #20]
 800501a:	3020      	adds	r0, #32
 800501c:	e7e7      	b.n	8004fee <__d2b+0x62>
 800501e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005022:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005026:	6030      	str	r0, [r6, #0]
 8005028:	6918      	ldr	r0, [r3, #16]
 800502a:	f7ff fd2f 	bl	8004a8c <__hi0bits>
 800502e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005032:	e7e4      	b.n	8004ffe <__d2b+0x72>
 8005034:	08005c21 	.word	0x08005c21
 8005038:	08005c32 	.word	0x08005c32

0800503c <__ssputs_r>:
 800503c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005040:	461f      	mov	r7, r3
 8005042:	688e      	ldr	r6, [r1, #8]
 8005044:	4682      	mov	sl, r0
 8005046:	42be      	cmp	r6, r7
 8005048:	460c      	mov	r4, r1
 800504a:	4690      	mov	r8, r2
 800504c:	680b      	ldr	r3, [r1, #0]
 800504e:	d82d      	bhi.n	80050ac <__ssputs_r+0x70>
 8005050:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005054:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005058:	d026      	beq.n	80050a8 <__ssputs_r+0x6c>
 800505a:	6965      	ldr	r5, [r4, #20]
 800505c:	6909      	ldr	r1, [r1, #16]
 800505e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005062:	eba3 0901 	sub.w	r9, r3, r1
 8005066:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800506a:	1c7b      	adds	r3, r7, #1
 800506c:	444b      	add	r3, r9
 800506e:	106d      	asrs	r5, r5, #1
 8005070:	429d      	cmp	r5, r3
 8005072:	bf38      	it	cc
 8005074:	461d      	movcc	r5, r3
 8005076:	0553      	lsls	r3, r2, #21
 8005078:	d527      	bpl.n	80050ca <__ssputs_r+0x8e>
 800507a:	4629      	mov	r1, r5
 800507c:	f7ff fbd2 	bl	8004824 <_malloc_r>
 8005080:	4606      	mov	r6, r0
 8005082:	b360      	cbz	r0, 80050de <__ssputs_r+0xa2>
 8005084:	464a      	mov	r2, r9
 8005086:	6921      	ldr	r1, [r4, #16]
 8005088:	f000 fa02 	bl	8005490 <memcpy>
 800508c:	89a3      	ldrh	r3, [r4, #12]
 800508e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005092:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005096:	81a3      	strh	r3, [r4, #12]
 8005098:	6126      	str	r6, [r4, #16]
 800509a:	444e      	add	r6, r9
 800509c:	6026      	str	r6, [r4, #0]
 800509e:	463e      	mov	r6, r7
 80050a0:	6165      	str	r5, [r4, #20]
 80050a2:	eba5 0509 	sub.w	r5, r5, r9
 80050a6:	60a5      	str	r5, [r4, #8]
 80050a8:	42be      	cmp	r6, r7
 80050aa:	d900      	bls.n	80050ae <__ssputs_r+0x72>
 80050ac:	463e      	mov	r6, r7
 80050ae:	4632      	mov	r2, r6
 80050b0:	4641      	mov	r1, r8
 80050b2:	6820      	ldr	r0, [r4, #0]
 80050b4:	f000 f9c2 	bl	800543c <memmove>
 80050b8:	2000      	movs	r0, #0
 80050ba:	68a3      	ldr	r3, [r4, #8]
 80050bc:	1b9b      	subs	r3, r3, r6
 80050be:	60a3      	str	r3, [r4, #8]
 80050c0:	6823      	ldr	r3, [r4, #0]
 80050c2:	4433      	add	r3, r6
 80050c4:	6023      	str	r3, [r4, #0]
 80050c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050ca:	462a      	mov	r2, r5
 80050cc:	f000 fa32 	bl	8005534 <_realloc_r>
 80050d0:	4606      	mov	r6, r0
 80050d2:	2800      	cmp	r0, #0
 80050d4:	d1e0      	bne.n	8005098 <__ssputs_r+0x5c>
 80050d6:	4650      	mov	r0, sl
 80050d8:	6921      	ldr	r1, [r4, #16]
 80050da:	f7ff fb31 	bl	8004740 <_free_r>
 80050de:	230c      	movs	r3, #12
 80050e0:	f8ca 3000 	str.w	r3, [sl]
 80050e4:	89a3      	ldrh	r3, [r4, #12]
 80050e6:	f04f 30ff 	mov.w	r0, #4294967295
 80050ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80050ee:	81a3      	strh	r3, [r4, #12]
 80050f0:	e7e9      	b.n	80050c6 <__ssputs_r+0x8a>
	...

080050f4 <_svfiprintf_r>:
 80050f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050f8:	4698      	mov	r8, r3
 80050fa:	898b      	ldrh	r3, [r1, #12]
 80050fc:	4607      	mov	r7, r0
 80050fe:	061b      	lsls	r3, r3, #24
 8005100:	460d      	mov	r5, r1
 8005102:	4614      	mov	r4, r2
 8005104:	b09d      	sub	sp, #116	@ 0x74
 8005106:	d510      	bpl.n	800512a <_svfiprintf_r+0x36>
 8005108:	690b      	ldr	r3, [r1, #16]
 800510a:	b973      	cbnz	r3, 800512a <_svfiprintf_r+0x36>
 800510c:	2140      	movs	r1, #64	@ 0x40
 800510e:	f7ff fb89 	bl	8004824 <_malloc_r>
 8005112:	6028      	str	r0, [r5, #0]
 8005114:	6128      	str	r0, [r5, #16]
 8005116:	b930      	cbnz	r0, 8005126 <_svfiprintf_r+0x32>
 8005118:	230c      	movs	r3, #12
 800511a:	603b      	str	r3, [r7, #0]
 800511c:	f04f 30ff 	mov.w	r0, #4294967295
 8005120:	b01d      	add	sp, #116	@ 0x74
 8005122:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005126:	2340      	movs	r3, #64	@ 0x40
 8005128:	616b      	str	r3, [r5, #20]
 800512a:	2300      	movs	r3, #0
 800512c:	9309      	str	r3, [sp, #36]	@ 0x24
 800512e:	2320      	movs	r3, #32
 8005130:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005134:	2330      	movs	r3, #48	@ 0x30
 8005136:	f04f 0901 	mov.w	r9, #1
 800513a:	f8cd 800c 	str.w	r8, [sp, #12]
 800513e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80052d8 <_svfiprintf_r+0x1e4>
 8005142:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005146:	4623      	mov	r3, r4
 8005148:	469a      	mov	sl, r3
 800514a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800514e:	b10a      	cbz	r2, 8005154 <_svfiprintf_r+0x60>
 8005150:	2a25      	cmp	r2, #37	@ 0x25
 8005152:	d1f9      	bne.n	8005148 <_svfiprintf_r+0x54>
 8005154:	ebba 0b04 	subs.w	fp, sl, r4
 8005158:	d00b      	beq.n	8005172 <_svfiprintf_r+0x7e>
 800515a:	465b      	mov	r3, fp
 800515c:	4622      	mov	r2, r4
 800515e:	4629      	mov	r1, r5
 8005160:	4638      	mov	r0, r7
 8005162:	f7ff ff6b 	bl	800503c <__ssputs_r>
 8005166:	3001      	adds	r0, #1
 8005168:	f000 80a7 	beq.w	80052ba <_svfiprintf_r+0x1c6>
 800516c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800516e:	445a      	add	r2, fp
 8005170:	9209      	str	r2, [sp, #36]	@ 0x24
 8005172:	f89a 3000 	ldrb.w	r3, [sl]
 8005176:	2b00      	cmp	r3, #0
 8005178:	f000 809f 	beq.w	80052ba <_svfiprintf_r+0x1c6>
 800517c:	2300      	movs	r3, #0
 800517e:	f04f 32ff 	mov.w	r2, #4294967295
 8005182:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005186:	f10a 0a01 	add.w	sl, sl, #1
 800518a:	9304      	str	r3, [sp, #16]
 800518c:	9307      	str	r3, [sp, #28]
 800518e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005192:	931a      	str	r3, [sp, #104]	@ 0x68
 8005194:	4654      	mov	r4, sl
 8005196:	2205      	movs	r2, #5
 8005198:	f814 1b01 	ldrb.w	r1, [r4], #1
 800519c:	484e      	ldr	r0, [pc, #312]	@ (80052d8 <_svfiprintf_r+0x1e4>)
 800519e:	f7fe fc70 	bl	8003a82 <memchr>
 80051a2:	9a04      	ldr	r2, [sp, #16]
 80051a4:	b9d8      	cbnz	r0, 80051de <_svfiprintf_r+0xea>
 80051a6:	06d0      	lsls	r0, r2, #27
 80051a8:	bf44      	itt	mi
 80051aa:	2320      	movmi	r3, #32
 80051ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80051b0:	0711      	lsls	r1, r2, #28
 80051b2:	bf44      	itt	mi
 80051b4:	232b      	movmi	r3, #43	@ 0x2b
 80051b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80051ba:	f89a 3000 	ldrb.w	r3, [sl]
 80051be:	2b2a      	cmp	r3, #42	@ 0x2a
 80051c0:	d015      	beq.n	80051ee <_svfiprintf_r+0xfa>
 80051c2:	4654      	mov	r4, sl
 80051c4:	2000      	movs	r0, #0
 80051c6:	f04f 0c0a 	mov.w	ip, #10
 80051ca:	9a07      	ldr	r2, [sp, #28]
 80051cc:	4621      	mov	r1, r4
 80051ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80051d2:	3b30      	subs	r3, #48	@ 0x30
 80051d4:	2b09      	cmp	r3, #9
 80051d6:	d94b      	bls.n	8005270 <_svfiprintf_r+0x17c>
 80051d8:	b1b0      	cbz	r0, 8005208 <_svfiprintf_r+0x114>
 80051da:	9207      	str	r2, [sp, #28]
 80051dc:	e014      	b.n	8005208 <_svfiprintf_r+0x114>
 80051de:	eba0 0308 	sub.w	r3, r0, r8
 80051e2:	fa09 f303 	lsl.w	r3, r9, r3
 80051e6:	4313      	orrs	r3, r2
 80051e8:	46a2      	mov	sl, r4
 80051ea:	9304      	str	r3, [sp, #16]
 80051ec:	e7d2      	b.n	8005194 <_svfiprintf_r+0xa0>
 80051ee:	9b03      	ldr	r3, [sp, #12]
 80051f0:	1d19      	adds	r1, r3, #4
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	9103      	str	r1, [sp, #12]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	bfbb      	ittet	lt
 80051fa:	425b      	neglt	r3, r3
 80051fc:	f042 0202 	orrlt.w	r2, r2, #2
 8005200:	9307      	strge	r3, [sp, #28]
 8005202:	9307      	strlt	r3, [sp, #28]
 8005204:	bfb8      	it	lt
 8005206:	9204      	strlt	r2, [sp, #16]
 8005208:	7823      	ldrb	r3, [r4, #0]
 800520a:	2b2e      	cmp	r3, #46	@ 0x2e
 800520c:	d10a      	bne.n	8005224 <_svfiprintf_r+0x130>
 800520e:	7863      	ldrb	r3, [r4, #1]
 8005210:	2b2a      	cmp	r3, #42	@ 0x2a
 8005212:	d132      	bne.n	800527a <_svfiprintf_r+0x186>
 8005214:	9b03      	ldr	r3, [sp, #12]
 8005216:	3402      	adds	r4, #2
 8005218:	1d1a      	adds	r2, r3, #4
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	9203      	str	r2, [sp, #12]
 800521e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005222:	9305      	str	r3, [sp, #20]
 8005224:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80052dc <_svfiprintf_r+0x1e8>
 8005228:	2203      	movs	r2, #3
 800522a:	4650      	mov	r0, sl
 800522c:	7821      	ldrb	r1, [r4, #0]
 800522e:	f7fe fc28 	bl	8003a82 <memchr>
 8005232:	b138      	cbz	r0, 8005244 <_svfiprintf_r+0x150>
 8005234:	2240      	movs	r2, #64	@ 0x40
 8005236:	9b04      	ldr	r3, [sp, #16]
 8005238:	eba0 000a 	sub.w	r0, r0, sl
 800523c:	4082      	lsls	r2, r0
 800523e:	4313      	orrs	r3, r2
 8005240:	3401      	adds	r4, #1
 8005242:	9304      	str	r3, [sp, #16]
 8005244:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005248:	2206      	movs	r2, #6
 800524a:	4825      	ldr	r0, [pc, #148]	@ (80052e0 <_svfiprintf_r+0x1ec>)
 800524c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005250:	f7fe fc17 	bl	8003a82 <memchr>
 8005254:	2800      	cmp	r0, #0
 8005256:	d036      	beq.n	80052c6 <_svfiprintf_r+0x1d2>
 8005258:	4b22      	ldr	r3, [pc, #136]	@ (80052e4 <_svfiprintf_r+0x1f0>)
 800525a:	bb1b      	cbnz	r3, 80052a4 <_svfiprintf_r+0x1b0>
 800525c:	9b03      	ldr	r3, [sp, #12]
 800525e:	3307      	adds	r3, #7
 8005260:	f023 0307 	bic.w	r3, r3, #7
 8005264:	3308      	adds	r3, #8
 8005266:	9303      	str	r3, [sp, #12]
 8005268:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800526a:	4433      	add	r3, r6
 800526c:	9309      	str	r3, [sp, #36]	@ 0x24
 800526e:	e76a      	b.n	8005146 <_svfiprintf_r+0x52>
 8005270:	460c      	mov	r4, r1
 8005272:	2001      	movs	r0, #1
 8005274:	fb0c 3202 	mla	r2, ip, r2, r3
 8005278:	e7a8      	b.n	80051cc <_svfiprintf_r+0xd8>
 800527a:	2300      	movs	r3, #0
 800527c:	f04f 0c0a 	mov.w	ip, #10
 8005280:	4619      	mov	r1, r3
 8005282:	3401      	adds	r4, #1
 8005284:	9305      	str	r3, [sp, #20]
 8005286:	4620      	mov	r0, r4
 8005288:	f810 2b01 	ldrb.w	r2, [r0], #1
 800528c:	3a30      	subs	r2, #48	@ 0x30
 800528e:	2a09      	cmp	r2, #9
 8005290:	d903      	bls.n	800529a <_svfiprintf_r+0x1a6>
 8005292:	2b00      	cmp	r3, #0
 8005294:	d0c6      	beq.n	8005224 <_svfiprintf_r+0x130>
 8005296:	9105      	str	r1, [sp, #20]
 8005298:	e7c4      	b.n	8005224 <_svfiprintf_r+0x130>
 800529a:	4604      	mov	r4, r0
 800529c:	2301      	movs	r3, #1
 800529e:	fb0c 2101 	mla	r1, ip, r1, r2
 80052a2:	e7f0      	b.n	8005286 <_svfiprintf_r+0x192>
 80052a4:	ab03      	add	r3, sp, #12
 80052a6:	9300      	str	r3, [sp, #0]
 80052a8:	462a      	mov	r2, r5
 80052aa:	4638      	mov	r0, r7
 80052ac:	4b0e      	ldr	r3, [pc, #56]	@ (80052e8 <_svfiprintf_r+0x1f4>)
 80052ae:	a904      	add	r1, sp, #16
 80052b0:	f7fd fe84 	bl	8002fbc <_printf_float>
 80052b4:	1c42      	adds	r2, r0, #1
 80052b6:	4606      	mov	r6, r0
 80052b8:	d1d6      	bne.n	8005268 <_svfiprintf_r+0x174>
 80052ba:	89ab      	ldrh	r3, [r5, #12]
 80052bc:	065b      	lsls	r3, r3, #25
 80052be:	f53f af2d 	bmi.w	800511c <_svfiprintf_r+0x28>
 80052c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80052c4:	e72c      	b.n	8005120 <_svfiprintf_r+0x2c>
 80052c6:	ab03      	add	r3, sp, #12
 80052c8:	9300      	str	r3, [sp, #0]
 80052ca:	462a      	mov	r2, r5
 80052cc:	4638      	mov	r0, r7
 80052ce:	4b06      	ldr	r3, [pc, #24]	@ (80052e8 <_svfiprintf_r+0x1f4>)
 80052d0:	a904      	add	r1, sp, #16
 80052d2:	f7fe f911 	bl	80034f8 <_printf_i>
 80052d6:	e7ed      	b.n	80052b4 <_svfiprintf_r+0x1c0>
 80052d8:	08005d88 	.word	0x08005d88
 80052dc:	08005d8e 	.word	0x08005d8e
 80052e0:	08005d92 	.word	0x08005d92
 80052e4:	08002fbd 	.word	0x08002fbd
 80052e8:	0800503d 	.word	0x0800503d

080052ec <__sflush_r>:
 80052ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80052f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052f2:	0716      	lsls	r6, r2, #28
 80052f4:	4605      	mov	r5, r0
 80052f6:	460c      	mov	r4, r1
 80052f8:	d454      	bmi.n	80053a4 <__sflush_r+0xb8>
 80052fa:	684b      	ldr	r3, [r1, #4]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	dc02      	bgt.n	8005306 <__sflush_r+0x1a>
 8005300:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005302:	2b00      	cmp	r3, #0
 8005304:	dd48      	ble.n	8005398 <__sflush_r+0xac>
 8005306:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005308:	2e00      	cmp	r6, #0
 800530a:	d045      	beq.n	8005398 <__sflush_r+0xac>
 800530c:	2300      	movs	r3, #0
 800530e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005312:	682f      	ldr	r7, [r5, #0]
 8005314:	6a21      	ldr	r1, [r4, #32]
 8005316:	602b      	str	r3, [r5, #0]
 8005318:	d030      	beq.n	800537c <__sflush_r+0x90>
 800531a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800531c:	89a3      	ldrh	r3, [r4, #12]
 800531e:	0759      	lsls	r1, r3, #29
 8005320:	d505      	bpl.n	800532e <__sflush_r+0x42>
 8005322:	6863      	ldr	r3, [r4, #4]
 8005324:	1ad2      	subs	r2, r2, r3
 8005326:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005328:	b10b      	cbz	r3, 800532e <__sflush_r+0x42>
 800532a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800532c:	1ad2      	subs	r2, r2, r3
 800532e:	2300      	movs	r3, #0
 8005330:	4628      	mov	r0, r5
 8005332:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005334:	6a21      	ldr	r1, [r4, #32]
 8005336:	47b0      	blx	r6
 8005338:	1c43      	adds	r3, r0, #1
 800533a:	89a3      	ldrh	r3, [r4, #12]
 800533c:	d106      	bne.n	800534c <__sflush_r+0x60>
 800533e:	6829      	ldr	r1, [r5, #0]
 8005340:	291d      	cmp	r1, #29
 8005342:	d82b      	bhi.n	800539c <__sflush_r+0xb0>
 8005344:	4a28      	ldr	r2, [pc, #160]	@ (80053e8 <__sflush_r+0xfc>)
 8005346:	410a      	asrs	r2, r1
 8005348:	07d6      	lsls	r6, r2, #31
 800534a:	d427      	bmi.n	800539c <__sflush_r+0xb0>
 800534c:	2200      	movs	r2, #0
 800534e:	6062      	str	r2, [r4, #4]
 8005350:	6922      	ldr	r2, [r4, #16]
 8005352:	04d9      	lsls	r1, r3, #19
 8005354:	6022      	str	r2, [r4, #0]
 8005356:	d504      	bpl.n	8005362 <__sflush_r+0x76>
 8005358:	1c42      	adds	r2, r0, #1
 800535a:	d101      	bne.n	8005360 <__sflush_r+0x74>
 800535c:	682b      	ldr	r3, [r5, #0]
 800535e:	b903      	cbnz	r3, 8005362 <__sflush_r+0x76>
 8005360:	6560      	str	r0, [r4, #84]	@ 0x54
 8005362:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005364:	602f      	str	r7, [r5, #0]
 8005366:	b1b9      	cbz	r1, 8005398 <__sflush_r+0xac>
 8005368:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800536c:	4299      	cmp	r1, r3
 800536e:	d002      	beq.n	8005376 <__sflush_r+0x8a>
 8005370:	4628      	mov	r0, r5
 8005372:	f7ff f9e5 	bl	8004740 <_free_r>
 8005376:	2300      	movs	r3, #0
 8005378:	6363      	str	r3, [r4, #52]	@ 0x34
 800537a:	e00d      	b.n	8005398 <__sflush_r+0xac>
 800537c:	2301      	movs	r3, #1
 800537e:	4628      	mov	r0, r5
 8005380:	47b0      	blx	r6
 8005382:	4602      	mov	r2, r0
 8005384:	1c50      	adds	r0, r2, #1
 8005386:	d1c9      	bne.n	800531c <__sflush_r+0x30>
 8005388:	682b      	ldr	r3, [r5, #0]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d0c6      	beq.n	800531c <__sflush_r+0x30>
 800538e:	2b1d      	cmp	r3, #29
 8005390:	d001      	beq.n	8005396 <__sflush_r+0xaa>
 8005392:	2b16      	cmp	r3, #22
 8005394:	d11d      	bne.n	80053d2 <__sflush_r+0xe6>
 8005396:	602f      	str	r7, [r5, #0]
 8005398:	2000      	movs	r0, #0
 800539a:	e021      	b.n	80053e0 <__sflush_r+0xf4>
 800539c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80053a0:	b21b      	sxth	r3, r3
 80053a2:	e01a      	b.n	80053da <__sflush_r+0xee>
 80053a4:	690f      	ldr	r7, [r1, #16]
 80053a6:	2f00      	cmp	r7, #0
 80053a8:	d0f6      	beq.n	8005398 <__sflush_r+0xac>
 80053aa:	0793      	lsls	r3, r2, #30
 80053ac:	bf18      	it	ne
 80053ae:	2300      	movne	r3, #0
 80053b0:	680e      	ldr	r6, [r1, #0]
 80053b2:	bf08      	it	eq
 80053b4:	694b      	ldreq	r3, [r1, #20]
 80053b6:	1bf6      	subs	r6, r6, r7
 80053b8:	600f      	str	r7, [r1, #0]
 80053ba:	608b      	str	r3, [r1, #8]
 80053bc:	2e00      	cmp	r6, #0
 80053be:	ddeb      	ble.n	8005398 <__sflush_r+0xac>
 80053c0:	4633      	mov	r3, r6
 80053c2:	463a      	mov	r2, r7
 80053c4:	4628      	mov	r0, r5
 80053c6:	6a21      	ldr	r1, [r4, #32]
 80053c8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80053cc:	47e0      	blx	ip
 80053ce:	2800      	cmp	r0, #0
 80053d0:	dc07      	bgt.n	80053e2 <__sflush_r+0xf6>
 80053d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80053da:	f04f 30ff 	mov.w	r0, #4294967295
 80053de:	81a3      	strh	r3, [r4, #12]
 80053e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053e2:	4407      	add	r7, r0
 80053e4:	1a36      	subs	r6, r6, r0
 80053e6:	e7e9      	b.n	80053bc <__sflush_r+0xd0>
 80053e8:	dfbffffe 	.word	0xdfbffffe

080053ec <_fflush_r>:
 80053ec:	b538      	push	{r3, r4, r5, lr}
 80053ee:	690b      	ldr	r3, [r1, #16]
 80053f0:	4605      	mov	r5, r0
 80053f2:	460c      	mov	r4, r1
 80053f4:	b913      	cbnz	r3, 80053fc <_fflush_r+0x10>
 80053f6:	2500      	movs	r5, #0
 80053f8:	4628      	mov	r0, r5
 80053fa:	bd38      	pop	{r3, r4, r5, pc}
 80053fc:	b118      	cbz	r0, 8005406 <_fflush_r+0x1a>
 80053fe:	6a03      	ldr	r3, [r0, #32]
 8005400:	b90b      	cbnz	r3, 8005406 <_fflush_r+0x1a>
 8005402:	f7fe fa25 	bl	8003850 <__sinit>
 8005406:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d0f3      	beq.n	80053f6 <_fflush_r+0xa>
 800540e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005410:	07d0      	lsls	r0, r2, #31
 8005412:	d404      	bmi.n	800541e <_fflush_r+0x32>
 8005414:	0599      	lsls	r1, r3, #22
 8005416:	d402      	bmi.n	800541e <_fflush_r+0x32>
 8005418:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800541a:	f7fe fb30 	bl	8003a7e <__retarget_lock_acquire_recursive>
 800541e:	4628      	mov	r0, r5
 8005420:	4621      	mov	r1, r4
 8005422:	f7ff ff63 	bl	80052ec <__sflush_r>
 8005426:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005428:	4605      	mov	r5, r0
 800542a:	07da      	lsls	r2, r3, #31
 800542c:	d4e4      	bmi.n	80053f8 <_fflush_r+0xc>
 800542e:	89a3      	ldrh	r3, [r4, #12]
 8005430:	059b      	lsls	r3, r3, #22
 8005432:	d4e1      	bmi.n	80053f8 <_fflush_r+0xc>
 8005434:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005436:	f7fe fb23 	bl	8003a80 <__retarget_lock_release_recursive>
 800543a:	e7dd      	b.n	80053f8 <_fflush_r+0xc>

0800543c <memmove>:
 800543c:	4288      	cmp	r0, r1
 800543e:	b510      	push	{r4, lr}
 8005440:	eb01 0402 	add.w	r4, r1, r2
 8005444:	d902      	bls.n	800544c <memmove+0x10>
 8005446:	4284      	cmp	r4, r0
 8005448:	4623      	mov	r3, r4
 800544a:	d807      	bhi.n	800545c <memmove+0x20>
 800544c:	1e43      	subs	r3, r0, #1
 800544e:	42a1      	cmp	r1, r4
 8005450:	d008      	beq.n	8005464 <memmove+0x28>
 8005452:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005456:	f803 2f01 	strb.w	r2, [r3, #1]!
 800545a:	e7f8      	b.n	800544e <memmove+0x12>
 800545c:	4601      	mov	r1, r0
 800545e:	4402      	add	r2, r0
 8005460:	428a      	cmp	r2, r1
 8005462:	d100      	bne.n	8005466 <memmove+0x2a>
 8005464:	bd10      	pop	{r4, pc}
 8005466:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800546a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800546e:	e7f7      	b.n	8005460 <memmove+0x24>

08005470 <_sbrk_r>:
 8005470:	b538      	push	{r3, r4, r5, lr}
 8005472:	2300      	movs	r3, #0
 8005474:	4d05      	ldr	r5, [pc, #20]	@ (800548c <_sbrk_r+0x1c>)
 8005476:	4604      	mov	r4, r0
 8005478:	4608      	mov	r0, r1
 800547a:	602b      	str	r3, [r5, #0]
 800547c:	f7fd fca0 	bl	8002dc0 <_sbrk>
 8005480:	1c43      	adds	r3, r0, #1
 8005482:	d102      	bne.n	800548a <_sbrk_r+0x1a>
 8005484:	682b      	ldr	r3, [r5, #0]
 8005486:	b103      	cbz	r3, 800548a <_sbrk_r+0x1a>
 8005488:	6023      	str	r3, [r4, #0]
 800548a:	bd38      	pop	{r3, r4, r5, pc}
 800548c:	200006ec 	.word	0x200006ec

08005490 <memcpy>:
 8005490:	440a      	add	r2, r1
 8005492:	4291      	cmp	r1, r2
 8005494:	f100 33ff 	add.w	r3, r0, #4294967295
 8005498:	d100      	bne.n	800549c <memcpy+0xc>
 800549a:	4770      	bx	lr
 800549c:	b510      	push	{r4, lr}
 800549e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80054a2:	4291      	cmp	r1, r2
 80054a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80054a8:	d1f9      	bne.n	800549e <memcpy+0xe>
 80054aa:	bd10      	pop	{r4, pc}

080054ac <__assert_func>:
 80054ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80054ae:	4614      	mov	r4, r2
 80054b0:	461a      	mov	r2, r3
 80054b2:	4b09      	ldr	r3, [pc, #36]	@ (80054d8 <__assert_func+0x2c>)
 80054b4:	4605      	mov	r5, r0
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	68d8      	ldr	r0, [r3, #12]
 80054ba:	b954      	cbnz	r4, 80054d2 <__assert_func+0x26>
 80054bc:	4b07      	ldr	r3, [pc, #28]	@ (80054dc <__assert_func+0x30>)
 80054be:	461c      	mov	r4, r3
 80054c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80054c4:	9100      	str	r1, [sp, #0]
 80054c6:	462b      	mov	r3, r5
 80054c8:	4905      	ldr	r1, [pc, #20]	@ (80054e0 <__assert_func+0x34>)
 80054ca:	f000 f86f 	bl	80055ac <fiprintf>
 80054ce:	f000 f87f 	bl	80055d0 <abort>
 80054d2:	4b04      	ldr	r3, [pc, #16]	@ (80054e4 <__assert_func+0x38>)
 80054d4:	e7f4      	b.n	80054c0 <__assert_func+0x14>
 80054d6:	bf00      	nop
 80054d8:	200000d0 	.word	0x200000d0
 80054dc:	08005dde 	.word	0x08005dde
 80054e0:	08005db0 	.word	0x08005db0
 80054e4:	08005da3 	.word	0x08005da3

080054e8 <_calloc_r>:
 80054e8:	b570      	push	{r4, r5, r6, lr}
 80054ea:	fba1 5402 	umull	r5, r4, r1, r2
 80054ee:	b93c      	cbnz	r4, 8005500 <_calloc_r+0x18>
 80054f0:	4629      	mov	r1, r5
 80054f2:	f7ff f997 	bl	8004824 <_malloc_r>
 80054f6:	4606      	mov	r6, r0
 80054f8:	b928      	cbnz	r0, 8005506 <_calloc_r+0x1e>
 80054fa:	2600      	movs	r6, #0
 80054fc:	4630      	mov	r0, r6
 80054fe:	bd70      	pop	{r4, r5, r6, pc}
 8005500:	220c      	movs	r2, #12
 8005502:	6002      	str	r2, [r0, #0]
 8005504:	e7f9      	b.n	80054fa <_calloc_r+0x12>
 8005506:	462a      	mov	r2, r5
 8005508:	4621      	mov	r1, r4
 800550a:	f7fe fa3a 	bl	8003982 <memset>
 800550e:	e7f5      	b.n	80054fc <_calloc_r+0x14>

08005510 <__ascii_mbtowc>:
 8005510:	b082      	sub	sp, #8
 8005512:	b901      	cbnz	r1, 8005516 <__ascii_mbtowc+0x6>
 8005514:	a901      	add	r1, sp, #4
 8005516:	b142      	cbz	r2, 800552a <__ascii_mbtowc+0x1a>
 8005518:	b14b      	cbz	r3, 800552e <__ascii_mbtowc+0x1e>
 800551a:	7813      	ldrb	r3, [r2, #0]
 800551c:	600b      	str	r3, [r1, #0]
 800551e:	7812      	ldrb	r2, [r2, #0]
 8005520:	1e10      	subs	r0, r2, #0
 8005522:	bf18      	it	ne
 8005524:	2001      	movne	r0, #1
 8005526:	b002      	add	sp, #8
 8005528:	4770      	bx	lr
 800552a:	4610      	mov	r0, r2
 800552c:	e7fb      	b.n	8005526 <__ascii_mbtowc+0x16>
 800552e:	f06f 0001 	mvn.w	r0, #1
 8005532:	e7f8      	b.n	8005526 <__ascii_mbtowc+0x16>

08005534 <_realloc_r>:
 8005534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005538:	4680      	mov	r8, r0
 800553a:	4615      	mov	r5, r2
 800553c:	460c      	mov	r4, r1
 800553e:	b921      	cbnz	r1, 800554a <_realloc_r+0x16>
 8005540:	4611      	mov	r1, r2
 8005542:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005546:	f7ff b96d 	b.w	8004824 <_malloc_r>
 800554a:	b92a      	cbnz	r2, 8005558 <_realloc_r+0x24>
 800554c:	f7ff f8f8 	bl	8004740 <_free_r>
 8005550:	2400      	movs	r4, #0
 8005552:	4620      	mov	r0, r4
 8005554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005558:	f000 f841 	bl	80055de <_malloc_usable_size_r>
 800555c:	4285      	cmp	r5, r0
 800555e:	4606      	mov	r6, r0
 8005560:	d802      	bhi.n	8005568 <_realloc_r+0x34>
 8005562:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005566:	d8f4      	bhi.n	8005552 <_realloc_r+0x1e>
 8005568:	4629      	mov	r1, r5
 800556a:	4640      	mov	r0, r8
 800556c:	f7ff f95a 	bl	8004824 <_malloc_r>
 8005570:	4607      	mov	r7, r0
 8005572:	2800      	cmp	r0, #0
 8005574:	d0ec      	beq.n	8005550 <_realloc_r+0x1c>
 8005576:	42b5      	cmp	r5, r6
 8005578:	462a      	mov	r2, r5
 800557a:	4621      	mov	r1, r4
 800557c:	bf28      	it	cs
 800557e:	4632      	movcs	r2, r6
 8005580:	f7ff ff86 	bl	8005490 <memcpy>
 8005584:	4621      	mov	r1, r4
 8005586:	4640      	mov	r0, r8
 8005588:	f7ff f8da 	bl	8004740 <_free_r>
 800558c:	463c      	mov	r4, r7
 800558e:	e7e0      	b.n	8005552 <_realloc_r+0x1e>

08005590 <__ascii_wctomb>:
 8005590:	4603      	mov	r3, r0
 8005592:	4608      	mov	r0, r1
 8005594:	b141      	cbz	r1, 80055a8 <__ascii_wctomb+0x18>
 8005596:	2aff      	cmp	r2, #255	@ 0xff
 8005598:	d904      	bls.n	80055a4 <__ascii_wctomb+0x14>
 800559a:	228a      	movs	r2, #138	@ 0x8a
 800559c:	f04f 30ff 	mov.w	r0, #4294967295
 80055a0:	601a      	str	r2, [r3, #0]
 80055a2:	4770      	bx	lr
 80055a4:	2001      	movs	r0, #1
 80055a6:	700a      	strb	r2, [r1, #0]
 80055a8:	4770      	bx	lr
	...

080055ac <fiprintf>:
 80055ac:	b40e      	push	{r1, r2, r3}
 80055ae:	b503      	push	{r0, r1, lr}
 80055b0:	4601      	mov	r1, r0
 80055b2:	ab03      	add	r3, sp, #12
 80055b4:	4805      	ldr	r0, [pc, #20]	@ (80055cc <fiprintf+0x20>)
 80055b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80055ba:	6800      	ldr	r0, [r0, #0]
 80055bc:	9301      	str	r3, [sp, #4]
 80055be:	f000 f83d 	bl	800563c <_vfiprintf_r>
 80055c2:	b002      	add	sp, #8
 80055c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80055c8:	b003      	add	sp, #12
 80055ca:	4770      	bx	lr
 80055cc:	200000d0 	.word	0x200000d0

080055d0 <abort>:
 80055d0:	2006      	movs	r0, #6
 80055d2:	b508      	push	{r3, lr}
 80055d4:	f000 fa06 	bl	80059e4 <raise>
 80055d8:	2001      	movs	r0, #1
 80055da:	f7fd fb7c 	bl	8002cd6 <_exit>

080055de <_malloc_usable_size_r>:
 80055de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055e2:	1f18      	subs	r0, r3, #4
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	bfbc      	itt	lt
 80055e8:	580b      	ldrlt	r3, [r1, r0]
 80055ea:	18c0      	addlt	r0, r0, r3
 80055ec:	4770      	bx	lr

080055ee <__sfputc_r>:
 80055ee:	6893      	ldr	r3, [r2, #8]
 80055f0:	b410      	push	{r4}
 80055f2:	3b01      	subs	r3, #1
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	6093      	str	r3, [r2, #8]
 80055f8:	da07      	bge.n	800560a <__sfputc_r+0x1c>
 80055fa:	6994      	ldr	r4, [r2, #24]
 80055fc:	42a3      	cmp	r3, r4
 80055fe:	db01      	blt.n	8005604 <__sfputc_r+0x16>
 8005600:	290a      	cmp	r1, #10
 8005602:	d102      	bne.n	800560a <__sfputc_r+0x1c>
 8005604:	bc10      	pop	{r4}
 8005606:	f000 b931 	b.w	800586c <__swbuf_r>
 800560a:	6813      	ldr	r3, [r2, #0]
 800560c:	1c58      	adds	r0, r3, #1
 800560e:	6010      	str	r0, [r2, #0]
 8005610:	7019      	strb	r1, [r3, #0]
 8005612:	4608      	mov	r0, r1
 8005614:	bc10      	pop	{r4}
 8005616:	4770      	bx	lr

08005618 <__sfputs_r>:
 8005618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800561a:	4606      	mov	r6, r0
 800561c:	460f      	mov	r7, r1
 800561e:	4614      	mov	r4, r2
 8005620:	18d5      	adds	r5, r2, r3
 8005622:	42ac      	cmp	r4, r5
 8005624:	d101      	bne.n	800562a <__sfputs_r+0x12>
 8005626:	2000      	movs	r0, #0
 8005628:	e007      	b.n	800563a <__sfputs_r+0x22>
 800562a:	463a      	mov	r2, r7
 800562c:	4630      	mov	r0, r6
 800562e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005632:	f7ff ffdc 	bl	80055ee <__sfputc_r>
 8005636:	1c43      	adds	r3, r0, #1
 8005638:	d1f3      	bne.n	8005622 <__sfputs_r+0xa>
 800563a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800563c <_vfiprintf_r>:
 800563c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005640:	460d      	mov	r5, r1
 8005642:	4614      	mov	r4, r2
 8005644:	4698      	mov	r8, r3
 8005646:	4606      	mov	r6, r0
 8005648:	b09d      	sub	sp, #116	@ 0x74
 800564a:	b118      	cbz	r0, 8005654 <_vfiprintf_r+0x18>
 800564c:	6a03      	ldr	r3, [r0, #32]
 800564e:	b90b      	cbnz	r3, 8005654 <_vfiprintf_r+0x18>
 8005650:	f7fe f8fe 	bl	8003850 <__sinit>
 8005654:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005656:	07d9      	lsls	r1, r3, #31
 8005658:	d405      	bmi.n	8005666 <_vfiprintf_r+0x2a>
 800565a:	89ab      	ldrh	r3, [r5, #12]
 800565c:	059a      	lsls	r2, r3, #22
 800565e:	d402      	bmi.n	8005666 <_vfiprintf_r+0x2a>
 8005660:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005662:	f7fe fa0c 	bl	8003a7e <__retarget_lock_acquire_recursive>
 8005666:	89ab      	ldrh	r3, [r5, #12]
 8005668:	071b      	lsls	r3, r3, #28
 800566a:	d501      	bpl.n	8005670 <_vfiprintf_r+0x34>
 800566c:	692b      	ldr	r3, [r5, #16]
 800566e:	b99b      	cbnz	r3, 8005698 <_vfiprintf_r+0x5c>
 8005670:	4629      	mov	r1, r5
 8005672:	4630      	mov	r0, r6
 8005674:	f000 f938 	bl	80058e8 <__swsetup_r>
 8005678:	b170      	cbz	r0, 8005698 <_vfiprintf_r+0x5c>
 800567a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800567c:	07dc      	lsls	r4, r3, #31
 800567e:	d504      	bpl.n	800568a <_vfiprintf_r+0x4e>
 8005680:	f04f 30ff 	mov.w	r0, #4294967295
 8005684:	b01d      	add	sp, #116	@ 0x74
 8005686:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800568a:	89ab      	ldrh	r3, [r5, #12]
 800568c:	0598      	lsls	r0, r3, #22
 800568e:	d4f7      	bmi.n	8005680 <_vfiprintf_r+0x44>
 8005690:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005692:	f7fe f9f5 	bl	8003a80 <__retarget_lock_release_recursive>
 8005696:	e7f3      	b.n	8005680 <_vfiprintf_r+0x44>
 8005698:	2300      	movs	r3, #0
 800569a:	9309      	str	r3, [sp, #36]	@ 0x24
 800569c:	2320      	movs	r3, #32
 800569e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80056a2:	2330      	movs	r3, #48	@ 0x30
 80056a4:	f04f 0901 	mov.w	r9, #1
 80056a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80056ac:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8005858 <_vfiprintf_r+0x21c>
 80056b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80056b4:	4623      	mov	r3, r4
 80056b6:	469a      	mov	sl, r3
 80056b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056bc:	b10a      	cbz	r2, 80056c2 <_vfiprintf_r+0x86>
 80056be:	2a25      	cmp	r2, #37	@ 0x25
 80056c0:	d1f9      	bne.n	80056b6 <_vfiprintf_r+0x7a>
 80056c2:	ebba 0b04 	subs.w	fp, sl, r4
 80056c6:	d00b      	beq.n	80056e0 <_vfiprintf_r+0xa4>
 80056c8:	465b      	mov	r3, fp
 80056ca:	4622      	mov	r2, r4
 80056cc:	4629      	mov	r1, r5
 80056ce:	4630      	mov	r0, r6
 80056d0:	f7ff ffa2 	bl	8005618 <__sfputs_r>
 80056d4:	3001      	adds	r0, #1
 80056d6:	f000 80a7 	beq.w	8005828 <_vfiprintf_r+0x1ec>
 80056da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80056dc:	445a      	add	r2, fp
 80056de:	9209      	str	r2, [sp, #36]	@ 0x24
 80056e0:	f89a 3000 	ldrb.w	r3, [sl]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	f000 809f 	beq.w	8005828 <_vfiprintf_r+0x1ec>
 80056ea:	2300      	movs	r3, #0
 80056ec:	f04f 32ff 	mov.w	r2, #4294967295
 80056f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80056f4:	f10a 0a01 	add.w	sl, sl, #1
 80056f8:	9304      	str	r3, [sp, #16]
 80056fa:	9307      	str	r3, [sp, #28]
 80056fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005700:	931a      	str	r3, [sp, #104]	@ 0x68
 8005702:	4654      	mov	r4, sl
 8005704:	2205      	movs	r2, #5
 8005706:	f814 1b01 	ldrb.w	r1, [r4], #1
 800570a:	4853      	ldr	r0, [pc, #332]	@ (8005858 <_vfiprintf_r+0x21c>)
 800570c:	f7fe f9b9 	bl	8003a82 <memchr>
 8005710:	9a04      	ldr	r2, [sp, #16]
 8005712:	b9d8      	cbnz	r0, 800574c <_vfiprintf_r+0x110>
 8005714:	06d1      	lsls	r1, r2, #27
 8005716:	bf44      	itt	mi
 8005718:	2320      	movmi	r3, #32
 800571a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800571e:	0713      	lsls	r3, r2, #28
 8005720:	bf44      	itt	mi
 8005722:	232b      	movmi	r3, #43	@ 0x2b
 8005724:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005728:	f89a 3000 	ldrb.w	r3, [sl]
 800572c:	2b2a      	cmp	r3, #42	@ 0x2a
 800572e:	d015      	beq.n	800575c <_vfiprintf_r+0x120>
 8005730:	4654      	mov	r4, sl
 8005732:	2000      	movs	r0, #0
 8005734:	f04f 0c0a 	mov.w	ip, #10
 8005738:	9a07      	ldr	r2, [sp, #28]
 800573a:	4621      	mov	r1, r4
 800573c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005740:	3b30      	subs	r3, #48	@ 0x30
 8005742:	2b09      	cmp	r3, #9
 8005744:	d94b      	bls.n	80057de <_vfiprintf_r+0x1a2>
 8005746:	b1b0      	cbz	r0, 8005776 <_vfiprintf_r+0x13a>
 8005748:	9207      	str	r2, [sp, #28]
 800574a:	e014      	b.n	8005776 <_vfiprintf_r+0x13a>
 800574c:	eba0 0308 	sub.w	r3, r0, r8
 8005750:	fa09 f303 	lsl.w	r3, r9, r3
 8005754:	4313      	orrs	r3, r2
 8005756:	46a2      	mov	sl, r4
 8005758:	9304      	str	r3, [sp, #16]
 800575a:	e7d2      	b.n	8005702 <_vfiprintf_r+0xc6>
 800575c:	9b03      	ldr	r3, [sp, #12]
 800575e:	1d19      	adds	r1, r3, #4
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	9103      	str	r1, [sp, #12]
 8005764:	2b00      	cmp	r3, #0
 8005766:	bfbb      	ittet	lt
 8005768:	425b      	neglt	r3, r3
 800576a:	f042 0202 	orrlt.w	r2, r2, #2
 800576e:	9307      	strge	r3, [sp, #28]
 8005770:	9307      	strlt	r3, [sp, #28]
 8005772:	bfb8      	it	lt
 8005774:	9204      	strlt	r2, [sp, #16]
 8005776:	7823      	ldrb	r3, [r4, #0]
 8005778:	2b2e      	cmp	r3, #46	@ 0x2e
 800577a:	d10a      	bne.n	8005792 <_vfiprintf_r+0x156>
 800577c:	7863      	ldrb	r3, [r4, #1]
 800577e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005780:	d132      	bne.n	80057e8 <_vfiprintf_r+0x1ac>
 8005782:	9b03      	ldr	r3, [sp, #12]
 8005784:	3402      	adds	r4, #2
 8005786:	1d1a      	adds	r2, r3, #4
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	9203      	str	r2, [sp, #12]
 800578c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005790:	9305      	str	r3, [sp, #20]
 8005792:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800585c <_vfiprintf_r+0x220>
 8005796:	2203      	movs	r2, #3
 8005798:	4650      	mov	r0, sl
 800579a:	7821      	ldrb	r1, [r4, #0]
 800579c:	f7fe f971 	bl	8003a82 <memchr>
 80057a0:	b138      	cbz	r0, 80057b2 <_vfiprintf_r+0x176>
 80057a2:	2240      	movs	r2, #64	@ 0x40
 80057a4:	9b04      	ldr	r3, [sp, #16]
 80057a6:	eba0 000a 	sub.w	r0, r0, sl
 80057aa:	4082      	lsls	r2, r0
 80057ac:	4313      	orrs	r3, r2
 80057ae:	3401      	adds	r4, #1
 80057b0:	9304      	str	r3, [sp, #16]
 80057b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057b6:	2206      	movs	r2, #6
 80057b8:	4829      	ldr	r0, [pc, #164]	@ (8005860 <_vfiprintf_r+0x224>)
 80057ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80057be:	f7fe f960 	bl	8003a82 <memchr>
 80057c2:	2800      	cmp	r0, #0
 80057c4:	d03f      	beq.n	8005846 <_vfiprintf_r+0x20a>
 80057c6:	4b27      	ldr	r3, [pc, #156]	@ (8005864 <_vfiprintf_r+0x228>)
 80057c8:	bb1b      	cbnz	r3, 8005812 <_vfiprintf_r+0x1d6>
 80057ca:	9b03      	ldr	r3, [sp, #12]
 80057cc:	3307      	adds	r3, #7
 80057ce:	f023 0307 	bic.w	r3, r3, #7
 80057d2:	3308      	adds	r3, #8
 80057d4:	9303      	str	r3, [sp, #12]
 80057d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057d8:	443b      	add	r3, r7
 80057da:	9309      	str	r3, [sp, #36]	@ 0x24
 80057dc:	e76a      	b.n	80056b4 <_vfiprintf_r+0x78>
 80057de:	460c      	mov	r4, r1
 80057e0:	2001      	movs	r0, #1
 80057e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80057e6:	e7a8      	b.n	800573a <_vfiprintf_r+0xfe>
 80057e8:	2300      	movs	r3, #0
 80057ea:	f04f 0c0a 	mov.w	ip, #10
 80057ee:	4619      	mov	r1, r3
 80057f0:	3401      	adds	r4, #1
 80057f2:	9305      	str	r3, [sp, #20]
 80057f4:	4620      	mov	r0, r4
 80057f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80057fa:	3a30      	subs	r2, #48	@ 0x30
 80057fc:	2a09      	cmp	r2, #9
 80057fe:	d903      	bls.n	8005808 <_vfiprintf_r+0x1cc>
 8005800:	2b00      	cmp	r3, #0
 8005802:	d0c6      	beq.n	8005792 <_vfiprintf_r+0x156>
 8005804:	9105      	str	r1, [sp, #20]
 8005806:	e7c4      	b.n	8005792 <_vfiprintf_r+0x156>
 8005808:	4604      	mov	r4, r0
 800580a:	2301      	movs	r3, #1
 800580c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005810:	e7f0      	b.n	80057f4 <_vfiprintf_r+0x1b8>
 8005812:	ab03      	add	r3, sp, #12
 8005814:	9300      	str	r3, [sp, #0]
 8005816:	462a      	mov	r2, r5
 8005818:	4630      	mov	r0, r6
 800581a:	4b13      	ldr	r3, [pc, #76]	@ (8005868 <_vfiprintf_r+0x22c>)
 800581c:	a904      	add	r1, sp, #16
 800581e:	f7fd fbcd 	bl	8002fbc <_printf_float>
 8005822:	4607      	mov	r7, r0
 8005824:	1c78      	adds	r0, r7, #1
 8005826:	d1d6      	bne.n	80057d6 <_vfiprintf_r+0x19a>
 8005828:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800582a:	07d9      	lsls	r1, r3, #31
 800582c:	d405      	bmi.n	800583a <_vfiprintf_r+0x1fe>
 800582e:	89ab      	ldrh	r3, [r5, #12]
 8005830:	059a      	lsls	r2, r3, #22
 8005832:	d402      	bmi.n	800583a <_vfiprintf_r+0x1fe>
 8005834:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005836:	f7fe f923 	bl	8003a80 <__retarget_lock_release_recursive>
 800583a:	89ab      	ldrh	r3, [r5, #12]
 800583c:	065b      	lsls	r3, r3, #25
 800583e:	f53f af1f 	bmi.w	8005680 <_vfiprintf_r+0x44>
 8005842:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005844:	e71e      	b.n	8005684 <_vfiprintf_r+0x48>
 8005846:	ab03      	add	r3, sp, #12
 8005848:	9300      	str	r3, [sp, #0]
 800584a:	462a      	mov	r2, r5
 800584c:	4630      	mov	r0, r6
 800584e:	4b06      	ldr	r3, [pc, #24]	@ (8005868 <_vfiprintf_r+0x22c>)
 8005850:	a904      	add	r1, sp, #16
 8005852:	f7fd fe51 	bl	80034f8 <_printf_i>
 8005856:	e7e4      	b.n	8005822 <_vfiprintf_r+0x1e6>
 8005858:	08005d88 	.word	0x08005d88
 800585c:	08005d8e 	.word	0x08005d8e
 8005860:	08005d92 	.word	0x08005d92
 8005864:	08002fbd 	.word	0x08002fbd
 8005868:	08005619 	.word	0x08005619

0800586c <__swbuf_r>:
 800586c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800586e:	460e      	mov	r6, r1
 8005870:	4614      	mov	r4, r2
 8005872:	4605      	mov	r5, r0
 8005874:	b118      	cbz	r0, 800587e <__swbuf_r+0x12>
 8005876:	6a03      	ldr	r3, [r0, #32]
 8005878:	b90b      	cbnz	r3, 800587e <__swbuf_r+0x12>
 800587a:	f7fd ffe9 	bl	8003850 <__sinit>
 800587e:	69a3      	ldr	r3, [r4, #24]
 8005880:	60a3      	str	r3, [r4, #8]
 8005882:	89a3      	ldrh	r3, [r4, #12]
 8005884:	071a      	lsls	r2, r3, #28
 8005886:	d501      	bpl.n	800588c <__swbuf_r+0x20>
 8005888:	6923      	ldr	r3, [r4, #16]
 800588a:	b943      	cbnz	r3, 800589e <__swbuf_r+0x32>
 800588c:	4621      	mov	r1, r4
 800588e:	4628      	mov	r0, r5
 8005890:	f000 f82a 	bl	80058e8 <__swsetup_r>
 8005894:	b118      	cbz	r0, 800589e <__swbuf_r+0x32>
 8005896:	f04f 37ff 	mov.w	r7, #4294967295
 800589a:	4638      	mov	r0, r7
 800589c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800589e:	6823      	ldr	r3, [r4, #0]
 80058a0:	6922      	ldr	r2, [r4, #16]
 80058a2:	b2f6      	uxtb	r6, r6
 80058a4:	1a98      	subs	r0, r3, r2
 80058a6:	6963      	ldr	r3, [r4, #20]
 80058a8:	4637      	mov	r7, r6
 80058aa:	4283      	cmp	r3, r0
 80058ac:	dc05      	bgt.n	80058ba <__swbuf_r+0x4e>
 80058ae:	4621      	mov	r1, r4
 80058b0:	4628      	mov	r0, r5
 80058b2:	f7ff fd9b 	bl	80053ec <_fflush_r>
 80058b6:	2800      	cmp	r0, #0
 80058b8:	d1ed      	bne.n	8005896 <__swbuf_r+0x2a>
 80058ba:	68a3      	ldr	r3, [r4, #8]
 80058bc:	3b01      	subs	r3, #1
 80058be:	60a3      	str	r3, [r4, #8]
 80058c0:	6823      	ldr	r3, [r4, #0]
 80058c2:	1c5a      	adds	r2, r3, #1
 80058c4:	6022      	str	r2, [r4, #0]
 80058c6:	701e      	strb	r6, [r3, #0]
 80058c8:	6962      	ldr	r2, [r4, #20]
 80058ca:	1c43      	adds	r3, r0, #1
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d004      	beq.n	80058da <__swbuf_r+0x6e>
 80058d0:	89a3      	ldrh	r3, [r4, #12]
 80058d2:	07db      	lsls	r3, r3, #31
 80058d4:	d5e1      	bpl.n	800589a <__swbuf_r+0x2e>
 80058d6:	2e0a      	cmp	r6, #10
 80058d8:	d1df      	bne.n	800589a <__swbuf_r+0x2e>
 80058da:	4621      	mov	r1, r4
 80058dc:	4628      	mov	r0, r5
 80058de:	f7ff fd85 	bl	80053ec <_fflush_r>
 80058e2:	2800      	cmp	r0, #0
 80058e4:	d0d9      	beq.n	800589a <__swbuf_r+0x2e>
 80058e6:	e7d6      	b.n	8005896 <__swbuf_r+0x2a>

080058e8 <__swsetup_r>:
 80058e8:	b538      	push	{r3, r4, r5, lr}
 80058ea:	4b29      	ldr	r3, [pc, #164]	@ (8005990 <__swsetup_r+0xa8>)
 80058ec:	4605      	mov	r5, r0
 80058ee:	6818      	ldr	r0, [r3, #0]
 80058f0:	460c      	mov	r4, r1
 80058f2:	b118      	cbz	r0, 80058fc <__swsetup_r+0x14>
 80058f4:	6a03      	ldr	r3, [r0, #32]
 80058f6:	b90b      	cbnz	r3, 80058fc <__swsetup_r+0x14>
 80058f8:	f7fd ffaa 	bl	8003850 <__sinit>
 80058fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005900:	0719      	lsls	r1, r3, #28
 8005902:	d422      	bmi.n	800594a <__swsetup_r+0x62>
 8005904:	06da      	lsls	r2, r3, #27
 8005906:	d407      	bmi.n	8005918 <__swsetup_r+0x30>
 8005908:	2209      	movs	r2, #9
 800590a:	602a      	str	r2, [r5, #0]
 800590c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005910:	f04f 30ff 	mov.w	r0, #4294967295
 8005914:	81a3      	strh	r3, [r4, #12]
 8005916:	e033      	b.n	8005980 <__swsetup_r+0x98>
 8005918:	0758      	lsls	r0, r3, #29
 800591a:	d512      	bpl.n	8005942 <__swsetup_r+0x5a>
 800591c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800591e:	b141      	cbz	r1, 8005932 <__swsetup_r+0x4a>
 8005920:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005924:	4299      	cmp	r1, r3
 8005926:	d002      	beq.n	800592e <__swsetup_r+0x46>
 8005928:	4628      	mov	r0, r5
 800592a:	f7fe ff09 	bl	8004740 <_free_r>
 800592e:	2300      	movs	r3, #0
 8005930:	6363      	str	r3, [r4, #52]	@ 0x34
 8005932:	89a3      	ldrh	r3, [r4, #12]
 8005934:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005938:	81a3      	strh	r3, [r4, #12]
 800593a:	2300      	movs	r3, #0
 800593c:	6063      	str	r3, [r4, #4]
 800593e:	6923      	ldr	r3, [r4, #16]
 8005940:	6023      	str	r3, [r4, #0]
 8005942:	89a3      	ldrh	r3, [r4, #12]
 8005944:	f043 0308 	orr.w	r3, r3, #8
 8005948:	81a3      	strh	r3, [r4, #12]
 800594a:	6923      	ldr	r3, [r4, #16]
 800594c:	b94b      	cbnz	r3, 8005962 <__swsetup_r+0x7a>
 800594e:	89a3      	ldrh	r3, [r4, #12]
 8005950:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005954:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005958:	d003      	beq.n	8005962 <__swsetup_r+0x7a>
 800595a:	4621      	mov	r1, r4
 800595c:	4628      	mov	r0, r5
 800595e:	f000 f882 	bl	8005a66 <__smakebuf_r>
 8005962:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005966:	f013 0201 	ands.w	r2, r3, #1
 800596a:	d00a      	beq.n	8005982 <__swsetup_r+0x9a>
 800596c:	2200      	movs	r2, #0
 800596e:	60a2      	str	r2, [r4, #8]
 8005970:	6962      	ldr	r2, [r4, #20]
 8005972:	4252      	negs	r2, r2
 8005974:	61a2      	str	r2, [r4, #24]
 8005976:	6922      	ldr	r2, [r4, #16]
 8005978:	b942      	cbnz	r2, 800598c <__swsetup_r+0xa4>
 800597a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800597e:	d1c5      	bne.n	800590c <__swsetup_r+0x24>
 8005980:	bd38      	pop	{r3, r4, r5, pc}
 8005982:	0799      	lsls	r1, r3, #30
 8005984:	bf58      	it	pl
 8005986:	6962      	ldrpl	r2, [r4, #20]
 8005988:	60a2      	str	r2, [r4, #8]
 800598a:	e7f4      	b.n	8005976 <__swsetup_r+0x8e>
 800598c:	2000      	movs	r0, #0
 800598e:	e7f7      	b.n	8005980 <__swsetup_r+0x98>
 8005990:	200000d0 	.word	0x200000d0

08005994 <_raise_r>:
 8005994:	291f      	cmp	r1, #31
 8005996:	b538      	push	{r3, r4, r5, lr}
 8005998:	4605      	mov	r5, r0
 800599a:	460c      	mov	r4, r1
 800599c:	d904      	bls.n	80059a8 <_raise_r+0x14>
 800599e:	2316      	movs	r3, #22
 80059a0:	6003      	str	r3, [r0, #0]
 80059a2:	f04f 30ff 	mov.w	r0, #4294967295
 80059a6:	bd38      	pop	{r3, r4, r5, pc}
 80059a8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80059aa:	b112      	cbz	r2, 80059b2 <_raise_r+0x1e>
 80059ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80059b0:	b94b      	cbnz	r3, 80059c6 <_raise_r+0x32>
 80059b2:	4628      	mov	r0, r5
 80059b4:	f000 f830 	bl	8005a18 <_getpid_r>
 80059b8:	4622      	mov	r2, r4
 80059ba:	4601      	mov	r1, r0
 80059bc:	4628      	mov	r0, r5
 80059be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80059c2:	f000 b817 	b.w	80059f4 <_kill_r>
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	d00a      	beq.n	80059e0 <_raise_r+0x4c>
 80059ca:	1c59      	adds	r1, r3, #1
 80059cc:	d103      	bne.n	80059d6 <_raise_r+0x42>
 80059ce:	2316      	movs	r3, #22
 80059d0:	6003      	str	r3, [r0, #0]
 80059d2:	2001      	movs	r0, #1
 80059d4:	e7e7      	b.n	80059a6 <_raise_r+0x12>
 80059d6:	2100      	movs	r1, #0
 80059d8:	4620      	mov	r0, r4
 80059da:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80059de:	4798      	blx	r3
 80059e0:	2000      	movs	r0, #0
 80059e2:	e7e0      	b.n	80059a6 <_raise_r+0x12>

080059e4 <raise>:
 80059e4:	4b02      	ldr	r3, [pc, #8]	@ (80059f0 <raise+0xc>)
 80059e6:	4601      	mov	r1, r0
 80059e8:	6818      	ldr	r0, [r3, #0]
 80059ea:	f7ff bfd3 	b.w	8005994 <_raise_r>
 80059ee:	bf00      	nop
 80059f0:	200000d0 	.word	0x200000d0

080059f4 <_kill_r>:
 80059f4:	b538      	push	{r3, r4, r5, lr}
 80059f6:	2300      	movs	r3, #0
 80059f8:	4d06      	ldr	r5, [pc, #24]	@ (8005a14 <_kill_r+0x20>)
 80059fa:	4604      	mov	r4, r0
 80059fc:	4608      	mov	r0, r1
 80059fe:	4611      	mov	r1, r2
 8005a00:	602b      	str	r3, [r5, #0]
 8005a02:	f7fd f958 	bl	8002cb6 <_kill>
 8005a06:	1c43      	adds	r3, r0, #1
 8005a08:	d102      	bne.n	8005a10 <_kill_r+0x1c>
 8005a0a:	682b      	ldr	r3, [r5, #0]
 8005a0c:	b103      	cbz	r3, 8005a10 <_kill_r+0x1c>
 8005a0e:	6023      	str	r3, [r4, #0]
 8005a10:	bd38      	pop	{r3, r4, r5, pc}
 8005a12:	bf00      	nop
 8005a14:	200006ec 	.word	0x200006ec

08005a18 <_getpid_r>:
 8005a18:	f7fd b946 	b.w	8002ca8 <_getpid>

08005a1c <__swhatbuf_r>:
 8005a1c:	b570      	push	{r4, r5, r6, lr}
 8005a1e:	460c      	mov	r4, r1
 8005a20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a24:	4615      	mov	r5, r2
 8005a26:	2900      	cmp	r1, #0
 8005a28:	461e      	mov	r6, r3
 8005a2a:	b096      	sub	sp, #88	@ 0x58
 8005a2c:	da0c      	bge.n	8005a48 <__swhatbuf_r+0x2c>
 8005a2e:	89a3      	ldrh	r3, [r4, #12]
 8005a30:	2100      	movs	r1, #0
 8005a32:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005a36:	bf14      	ite	ne
 8005a38:	2340      	movne	r3, #64	@ 0x40
 8005a3a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005a3e:	2000      	movs	r0, #0
 8005a40:	6031      	str	r1, [r6, #0]
 8005a42:	602b      	str	r3, [r5, #0]
 8005a44:	b016      	add	sp, #88	@ 0x58
 8005a46:	bd70      	pop	{r4, r5, r6, pc}
 8005a48:	466a      	mov	r2, sp
 8005a4a:	f000 f849 	bl	8005ae0 <_fstat_r>
 8005a4e:	2800      	cmp	r0, #0
 8005a50:	dbed      	blt.n	8005a2e <__swhatbuf_r+0x12>
 8005a52:	9901      	ldr	r1, [sp, #4]
 8005a54:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005a58:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005a5c:	4259      	negs	r1, r3
 8005a5e:	4159      	adcs	r1, r3
 8005a60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005a64:	e7eb      	b.n	8005a3e <__swhatbuf_r+0x22>

08005a66 <__smakebuf_r>:
 8005a66:	898b      	ldrh	r3, [r1, #12]
 8005a68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a6a:	079d      	lsls	r5, r3, #30
 8005a6c:	4606      	mov	r6, r0
 8005a6e:	460c      	mov	r4, r1
 8005a70:	d507      	bpl.n	8005a82 <__smakebuf_r+0x1c>
 8005a72:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005a76:	6023      	str	r3, [r4, #0]
 8005a78:	6123      	str	r3, [r4, #16]
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	6163      	str	r3, [r4, #20]
 8005a7e:	b003      	add	sp, #12
 8005a80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a82:	466a      	mov	r2, sp
 8005a84:	ab01      	add	r3, sp, #4
 8005a86:	f7ff ffc9 	bl	8005a1c <__swhatbuf_r>
 8005a8a:	9f00      	ldr	r7, [sp, #0]
 8005a8c:	4605      	mov	r5, r0
 8005a8e:	4639      	mov	r1, r7
 8005a90:	4630      	mov	r0, r6
 8005a92:	f7fe fec7 	bl	8004824 <_malloc_r>
 8005a96:	b948      	cbnz	r0, 8005aac <__smakebuf_r+0x46>
 8005a98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a9c:	059a      	lsls	r2, r3, #22
 8005a9e:	d4ee      	bmi.n	8005a7e <__smakebuf_r+0x18>
 8005aa0:	f023 0303 	bic.w	r3, r3, #3
 8005aa4:	f043 0302 	orr.w	r3, r3, #2
 8005aa8:	81a3      	strh	r3, [r4, #12]
 8005aaa:	e7e2      	b.n	8005a72 <__smakebuf_r+0xc>
 8005aac:	89a3      	ldrh	r3, [r4, #12]
 8005aae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005ab2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ab6:	81a3      	strh	r3, [r4, #12]
 8005ab8:	9b01      	ldr	r3, [sp, #4]
 8005aba:	6020      	str	r0, [r4, #0]
 8005abc:	b15b      	cbz	r3, 8005ad6 <__smakebuf_r+0x70>
 8005abe:	4630      	mov	r0, r6
 8005ac0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ac4:	f000 f81e 	bl	8005b04 <_isatty_r>
 8005ac8:	b128      	cbz	r0, 8005ad6 <__smakebuf_r+0x70>
 8005aca:	89a3      	ldrh	r3, [r4, #12]
 8005acc:	f023 0303 	bic.w	r3, r3, #3
 8005ad0:	f043 0301 	orr.w	r3, r3, #1
 8005ad4:	81a3      	strh	r3, [r4, #12]
 8005ad6:	89a3      	ldrh	r3, [r4, #12]
 8005ad8:	431d      	orrs	r5, r3
 8005ada:	81a5      	strh	r5, [r4, #12]
 8005adc:	e7cf      	b.n	8005a7e <__smakebuf_r+0x18>
	...

08005ae0 <_fstat_r>:
 8005ae0:	b538      	push	{r3, r4, r5, lr}
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	4d06      	ldr	r5, [pc, #24]	@ (8005b00 <_fstat_r+0x20>)
 8005ae6:	4604      	mov	r4, r0
 8005ae8:	4608      	mov	r0, r1
 8005aea:	4611      	mov	r1, r2
 8005aec:	602b      	str	r3, [r5, #0]
 8005aee:	f7fd f941 	bl	8002d74 <_fstat>
 8005af2:	1c43      	adds	r3, r0, #1
 8005af4:	d102      	bne.n	8005afc <_fstat_r+0x1c>
 8005af6:	682b      	ldr	r3, [r5, #0]
 8005af8:	b103      	cbz	r3, 8005afc <_fstat_r+0x1c>
 8005afa:	6023      	str	r3, [r4, #0]
 8005afc:	bd38      	pop	{r3, r4, r5, pc}
 8005afe:	bf00      	nop
 8005b00:	200006ec 	.word	0x200006ec

08005b04 <_isatty_r>:
 8005b04:	b538      	push	{r3, r4, r5, lr}
 8005b06:	2300      	movs	r3, #0
 8005b08:	4d05      	ldr	r5, [pc, #20]	@ (8005b20 <_isatty_r+0x1c>)
 8005b0a:	4604      	mov	r4, r0
 8005b0c:	4608      	mov	r0, r1
 8005b0e:	602b      	str	r3, [r5, #0]
 8005b10:	f7fd f93f 	bl	8002d92 <_isatty>
 8005b14:	1c43      	adds	r3, r0, #1
 8005b16:	d102      	bne.n	8005b1e <_isatty_r+0x1a>
 8005b18:	682b      	ldr	r3, [r5, #0]
 8005b1a:	b103      	cbz	r3, 8005b1e <_isatty_r+0x1a>
 8005b1c:	6023      	str	r3, [r4, #0]
 8005b1e:	bd38      	pop	{r3, r4, r5, pc}
 8005b20:	200006ec 	.word	0x200006ec

08005b24 <_init>:
 8005b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b26:	bf00      	nop
 8005b28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b2a:	bc08      	pop	{r3}
 8005b2c:	469e      	mov	lr, r3
 8005b2e:	4770      	bx	lr

08005b30 <_fini>:
 8005b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b32:	bf00      	nop
 8005b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b36:	bc08      	pop	{r3}
 8005b38:	469e      	mov	lr, r3
 8005b3a:	4770      	bx	lr
