abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/alu4.blif
abc command print_stats
[1;37malu4                          :[0m i/o =   14/    8  lat =    0  nd =  1114  edge =   2789  area =2798.00  delay =12.70  lev = 11
--------------- round 1 ---------------
seed = 3480842097
maxLevel = 2
n688 is replaced by n305 with estimated error 0
error = 0
area = 2793
delay = 12.7
#gates = 1114
output circuit appNtk/alu4_1_0_2793_12.7.blif
time = 40081202 us
--------------- round 2 ---------------
seed = 354383069
maxLevel = 2
n900 is replaced by n1129 with estimated error 0
error = 0
area = 2789
delay = 12.7
#gates = 1112
output circuit appNtk/alu4_2_0_2789_12.7.blif
time = 78425609 us
--------------- round 3 ---------------
seed = 288967904
maxLevel = 2
n441 is replaced by n1115 with estimated error 0
error = 0
area = 2786
delay = 12.7
#gates = 1111
output circuit appNtk/alu4_3_0_2786_12.7.blif
time = 116555095 us
--------------- round 4 ---------------
seed = 1841685177
maxLevel = 2
n202 is replaced by n851 with estimated error 0.00025
error = 0.00025
area = 2783
delay = 12.7
#gates = 1110
output circuit appNtk/alu4_4_0.00025_2783_12.7.blif
time = 154254462 us
--------------- round 5 ---------------
seed = 2671911630
maxLevel = 2
n487 is replaced by one with estimated error 0.00046
error = 0.00046
area = 2780
delay = 12.7
#gates = 1109
output circuit appNtk/alu4_5_0.00046_2780_12.7.blif
time = 194075084 us
--------------- round 6 ---------------
seed = 3347473954
maxLevel = 2
n569 is replaced by n979 with estimated error 0.00039
error = 0.00039
area = 2777
delay = 12.7
#gates = 1108
output circuit appNtk/alu4_6_0.00039_2777_12.7.blif
time = 232106635 us
--------------- round 7 ---------------
seed = 2147021891
maxLevel = 2
n928 is replaced by one with estimated error 0.0003
error = 0.00036
area = 2773
delay = 12.7
#gates = 1107
output circuit appNtk/alu4_7_0.00036_2773_12.7.blif
time = 267585890 us
--------------- round 8 ---------------
seed = 2209593570
maxLevel = 2
n504 is replaced by one with estimated error 0.00048
error = 0.00048
area = 2767
delay = 12.7
#gates = 1105
output circuit appNtk/alu4_8_0.00048_2767_12.7.blif
time = 302290936 us
--------------- round 9 ---------------
seed = 2841803580
maxLevel = 2
n635 is replaced by one with estimated error 0.00064
error = 0.00064
area = 2763
delay = 12.7
#gates = 1104
output circuit appNtk/alu4_9_0.00064_2763_12.7.blif
time = 328062918 us
--------------- round 10 ---------------
seed = 1151156414
maxLevel = 2
n316 is replaced by one with estimated error 0.00062
error = 0.00062
area = 2760
delay = 12.7
#gates = 1103
output circuit appNtk/alu4_10_0.00062_2760_12.7.blif
time = 344821611 us
--------------- round 11 ---------------
seed = 3432679978
maxLevel = 2
n409 is replaced by n770 with estimated error 0.00063
error = 0.00063
area = 2757
delay = 12.7
#gates = 1102
output circuit appNtk/alu4_11_0.00063_2757_12.7.blif
time = 357537998 us
--------------- round 12 ---------------
seed = 2077594625
maxLevel = 2
n1106 is replaced by n1059 with estimated error 0.00058
error = 0.00058
area = 2754
delay = 12.7
#gates = 1101
output circuit appNtk/alu4_12_0.00058_2754_12.7.blif
time = 370459393 us
--------------- round 13 ---------------
seed = 3084768014
maxLevel = 2
n505 is replaced by one with estimated error 0.00059
error = 0.00059
area = 2751
delay = 12.7
#gates = 1100
output circuit appNtk/alu4_13_0.00059_2751_12.7.blif
time = 383436910 us
--------------- round 14 ---------------
seed = 2719886566
maxLevel = 2
n736 is replaced by n118 with estimated error 0.0019
error = 0.0019
area = 2749
delay = 12.7
#gates = 1099
output circuit appNtk/alu4_14_0.0019_2749_12.7.blif
time = 396441645 us
--------------- round 15 ---------------
seed = 2958534701
maxLevel = 2
n721 is replaced by n394 with inverter with estimated error 0.00205
error = 0.00205
area = 2744
delay = 12.7
#gates = 1098
output circuit appNtk/alu4_15_0.00205_2744_12.7.blif
time = 409365131 us
--------------- round 16 ---------------
seed = 2231151259
maxLevel = 2
n691 is replaced by n168 with estimated error 0.00204
error = 0.00204
area = 2742
delay = 12.7
#gates = 1097
output circuit appNtk/alu4_16_0.00204_2742_12.7.blif
time = 422213860 us
--------------- round 17 ---------------
seed = 1632958746
maxLevel = 2
n284 is replaced by one with estimated error 0.00208
error = 0.00217
area = 2738
delay = 12.7
#gates = 1096
output circuit appNtk/alu4_17_0.00217_2738_12.7.blif
time = 435077732 us
--------------- round 18 ---------------
seed = 3333171320
maxLevel = 2
n778 is replaced by one with estimated error 0.00211
error = 0.00211
area = 2735
delay = 12.7
#gates = 1095
output circuit appNtk/alu4_18_0.00211_2735_12.7.blif
time = 447857555 us
--------------- round 19 ---------------
seed = 2310151865
maxLevel = 2
n507 is replaced by n1077 with estimated error 0.00201
error = 0.00201
area = 2726
delay = 12.7
#gates = 1091
output circuit appNtk/alu4_19_0.00201_2726_12.7.blif
time = 460586030 us
--------------- round 20 ---------------
seed = 3742714202
maxLevel = 2
n472 is replaced by one with estimated error 0.00202
error = 0.00202
area = 2722
delay = 12.7
#gates = 1090
output circuit appNtk/alu4_20_0.00202_2722_12.7.blif
time = 473113332 us
--------------- round 21 ---------------
seed = 2882994401
maxLevel = 2
n285 is replaced by zero with estimated error 0.00232
error = 0.00232
area = 2720
delay = 12.7
#gates = 1089
output circuit appNtk/alu4_21_0.00232_2720_12.7.blif
time = 485708032 us
--------------- round 22 ---------------
seed = 842188578
maxLevel = 2
n325 is replaced by n286 with estimated error 0.00216
error = 0.00216
area = 2718
delay = 12.7
#gates = 1088
output circuit appNtk/alu4_22_0.00216_2718_12.7.blif
time = 498158839 us
--------------- round 23 ---------------
seed = 2693021341
maxLevel = 2
n108 is replaced by n39 with estimated error 0.00212
error = 0.00212
area = 2716
delay = 12.7
#gates = 1087
output circuit appNtk/alu4_23_0.00212_2716_12.7.blif
time = 510730482 us
--------------- round 24 ---------------
seed = 2914890838
maxLevel = 2
n362 is replaced by n422 with estimated error 0.00226
error = 0.00226
area = 2713
delay = 12.7
#gates = 1086
output circuit appNtk/alu4_24_0.00226_2713_12.7.blif
time = 523255650 us
--------------- round 25 ---------------
seed = 1337845610
maxLevel = 2
n967 is replaced by n345 with estimated error 0.00243
error = 0.00243
area = 2711
delay = 12.7
#gates = 1085
output circuit appNtk/alu4_25_0.00243_2711_12.7.blif
time = 535494970 us
--------------- round 26 ---------------
seed = 1671525758
maxLevel = 2
n1084 is replaced by one with estimated error 0.00241
error = 0.00241
area = 2709
delay = 12.7
#gates = 1084
output circuit appNtk/alu4_26_0.00241_2709_12.7.blif
time = 547782248 us
--------------- round 27 ---------------
seed = 159237805
maxLevel = 2
n401 is replaced by n550 with estimated error 0.00281
error = 0.00281
area = 2707
delay = 12.7
#gates = 1083
output circuit appNtk/alu4_27_0.00281_2707_12.7.blif
time = 560289477 us
--------------- round 28 ---------------
seed = 2927295587
maxLevel = 2
n378 is replaced by zero with estimated error 0.00324
error = 0.00335
area = 2703
delay = 12.7
#gates = 1081
output circuit appNtk/alu4_28_0.00335_2703_12.7.blif
time = 572896474 us
--------------- round 29 ---------------
seed = 740254746
maxLevel = 2
n404 is replaced by one with estimated error 0.00303
error = 0.00303
area = 2694
delay = 12.7
#gates = 1078
output circuit appNtk/alu4_29_0.00303_2694_12.7.blif
time = 585121456 us
--------------- round 30 ---------------
seed = 1611750153
maxLevel = 2
n550 is replaced by one with estimated error 0.0032
error = 0.00317
area = 2692
delay = 12.7
#gates = 1077
output circuit appNtk/alu4_30_0.00317_2692_12.7.blif
time = 597223394 us
--------------- round 31 ---------------
seed = 666759077
maxLevel = 2
n398 is replaced by zero with estimated error 0.00317
error = 0.00317
area = 2689
delay = 12.7
#gates = 1076
output circuit appNtk/alu4_31_0.00317_2689_12.7.blif
time = 608977812 us
--------------- round 32 ---------------
seed = 886779033
maxLevel = 2
n1024 is replaced by zero with estimated error 0.0035
error = 0.0037
area = 2687
delay = 12.7
#gates = 1075
output circuit appNtk/alu4_32_0.0037_2687_12.7.blif
time = 620682208 us
--------------- round 33 ---------------
seed = 1228719726
maxLevel = 2
n1050 is replaced by one with estimated error 0.00348
error = 0.00367
area = 2685
delay = 12.7
#gates = 1074
output circuit appNtk/alu4_33_0.00367_2685_12.7.blif
time = 632334720 us
--------------- round 34 ---------------
seed = 1954029832
maxLevel = 2
n633 is replaced by one with estimated error 0.00345
error = 0.00345
area = 2682
delay = 12.7
#gates = 1073
output circuit appNtk/alu4_34_0.00345_2682_12.7.blif
time = 644015409 us
--------------- round 35 ---------------
seed = 3504432320
maxLevel = 2
n937 is replaced by n241 with estimated error 0.00484
error = 0.00484
area = 2679
delay = 12.7
#gates = 1072
output circuit appNtk/alu4_35_0.00484_2679_12.7.blif
time = 655721480 us
--------------- round 36 ---------------
seed = 4078834499
maxLevel = 2
n1052 is replaced by zero with estimated error 0.00489
error = 0.00501
area = 2671
delay = 12.7
#gates = 1069
output circuit appNtk/alu4_36_0.00501_2671_12.7.blif
time = 667361796 us
--------------- round 37 ---------------
seed = 3887493439
maxLevel = 2
n994 is replaced by n675 with estimated error 0.00435
error = 0.00435
area = 2670
delay = 12.7
#gates = 1068
output circuit appNtk/alu4_37_0.00435_2670_12.7.blif
time = 678896061 us
--------------- round 38 ---------------
seed = 3736316064
maxLevel = 2
n993 is replaced by n850 with estimated error 0.00515
error = 0.00515
area = 2667
delay = 12.7
#gates = 1066
output circuit appNtk/alu4_38_0.00515_2667_12.7.blif
time = 690400026 us
--------------- round 39 ---------------
seed = 2184759770
maxLevel = 2
n1005 is replaced by zero with estimated error 0.00525
error = 0.00525
area = 2661
delay = 12.7
#gates = 1064
output circuit appNtk/alu4_39_0.00525_2661_12.7.blif
time = 701698122 us
--------------- round 40 ---------------
seed = 3240239470
maxLevel = 2
n995 is replaced by one with estimated error 0.00494
error = 0.00494
area = 2658
delay = 12.7
#gates = 1063
output circuit appNtk/alu4_40_0.00494_2658_12.7.blif
time = 712966514 us
--------------- round 41 ---------------
seed = 1537513760
maxLevel = 2
n1077 is replaced by one with estimated error 0.00515
error = 0.00515
area = 2655
delay = 12.7
#gates = 1062
output circuit appNtk/alu4_41_0.00515_2655_12.7.blif
time = 724175149 us
--------------- round 42 ---------------
seed = 2351223919
maxLevel = 2
n1025 is replaced by n954 with estimated error 0.00526
error = 0.00526
area = 2651
delay = 12.7
#gates = 1061
output circuit appNtk/alu4_42_0.00526_2651_12.7.blif
time = 735378999 us
--------------- round 43 ---------------
seed = 1266944913
maxLevel = 2
n1023 is replaced by n798 with estimated error 0.0055
error = 0.0055
area = 2648
delay = 12.7
#gates = 1059
output circuit appNtk/alu4_43_0.0055_2648_12.7.blif
time = 746567700 us
--------------- round 44 ---------------
seed = 4085754141
maxLevel = 2
n572 is replaced by n1129 with estimated error 0.00541
error = 0.00541
area = 2646
delay = 12.7
#gates = 1058
output circuit appNtk/alu4_44_0.00541_2646_12.7.blif
time = 757707340 us
--------------- round 45 ---------------
seed = 3170943953
maxLevel = 2
n798 is replaced by n913 with estimated error 0.00594
error = 0.00594
area = 2640
delay = 12.7
#gates = 1056
output circuit appNtk/alu4_45_0.00594_2640_12.7.blif
time = 768850185 us
--------------- round 46 ---------------
seed = 2242506862
maxLevel = 2
n1055 is replaced by n770 with estimated error 0.0059
error = 0.0059
area = 2629
delay = 12.7
#gates = 1052
output circuit appNtk/alu4_46_0.0059_2629_12.7.blif
time = 779931016 us
--------------- round 47 ---------------
seed = 1793948304
maxLevel = 2
n469 is replaced by one with estimated error 0.00587
error = 0.00587
area = 2621
delay = 12.7
#gates = 1049
output circuit appNtk/alu4_47_0.00587_2621_12.7.blif
time = 790923127 us
--------------- round 48 ---------------
seed = 3970995397
maxLevel = 2
n1018 is replaced by n258 with estimated error 0.00575
error = 0.00575
area = 2619
delay = 12.7
#gates = 1048
output circuit appNtk/alu4_48_0.00575_2619_12.7.blif
time = 801850909 us
--------------- round 49 ---------------
seed = 2754462558
maxLevel = 2
n465 is replaced by one with estimated error 0.00539
error = 0.00539
area = 2612
delay = 12.7
#gates = 1045
output circuit appNtk/alu4_49_0.00539_2612_12.7.blif
time = 812744257 us
--------------- round 50 ---------------
seed = 3889311634
maxLevel = 2
n300 is replaced by n67 with estimated error 0.0058
error = 0.0058
area = 2609
delay = 12.7
#gates = 1044
output circuit appNtk/alu4_50_0.0058_2609_12.7.blif
time = 823571947 us
--------------- round 51 ---------------
seed = 1261454453
maxLevel = 2
n939 is replaced by n622 with inverter with estimated error 0.00572
error = 0.00572
area = 2606
delay = 12.7
#gates = 1044
output circuit appNtk/alu4_51_0.00572_2606_12.7.blif
time = 834366004 us
--------------- round 52 ---------------
seed = 2003959597
maxLevel = 2
n1026 is replaced by one with estimated error 0.00554
error = 0.00554
area = 2603
delay = 12.7
#gates = 1043
output circuit appNtk/alu4_52_0.00554_2603_12.7.blif
time = 845160373 us
--------------- round 53 ---------------
seed = 408001771
maxLevel = 2
n1070 is replaced by one with estimated error 0.00628
error = 0.00628
area = 2600
delay = 12.7
#gates = 1042
output circuit appNtk/alu4_53_0.00628_2600_12.7.blif
time = 855916809 us
--------------- round 54 ---------------
seed = 3865619927
maxLevel = 2
n568 is replaced by one with estimated error 0.00626
error = 0.00626
area = 2597
delay = 12.7
#gates = 1041
output circuit appNtk/alu4_54_0.00626_2597_12.7.blif
time = 866652566 us
--------------- round 55 ---------------
seed = 1704810334
maxLevel = 2
n474 is replaced by one with estimated error 0.00625
error = 0.00625
area = 2594
delay = 12.7
#gates = 1040
output circuit appNtk/alu4_55_0.00625_2594_12.7.blif
time = 877286971 us
--------------- round 56 ---------------
seed = 527355586
maxLevel = 2
n631 is replaced by one with estimated error 0.00578
error = 0.00578
area = 2591
delay = 12.7
#gates = 1038
output circuit appNtk/alu4_56_0.00578_2591_12.7.blif
time = 887807111 us
--------------- round 57 ---------------
seed = 1424372715
maxLevel = 2
n379 is replaced by one with estimated error 0.006
error = 0.006
area = 2589
delay = 12.7
#gates = 1037
output circuit appNtk/alu4_57_0.006_2589_12.7.blif
time = 898302949 us
--------------- round 58 ---------------
seed = 908505604
maxLevel = 2
n779 is replaced by zero with estimated error 0.00591
error = 0.00591
area = 2587
delay = 12.7
#gates = 1036
output circuit appNtk/alu4_58_0.00591_2587_12.7.blif
time = 908773329 us
--------------- round 59 ---------------
seed = 2448534008
maxLevel = 2
n588 is replaced by n327 with estimated error 0.00559
error = 0.00559
area = 2585
delay = 12.7
#gates = 1035
output circuit appNtk/alu4_59_0.00559_2585_12.7.blif
time = 919226454 us
--------------- round 60 ---------------
seed = 1497420378
maxLevel = 2
n1027 is replaced by one with estimated error 0.00594
error = 0.00594
area = 2583
delay = 12.7
#gates = 1034
output circuit appNtk/alu4_60_0.00594_2583_12.7.blif
time = 929675422 us
--------------- round 61 ---------------
seed = 395194622
maxLevel = 2
n659 is replaced by n611 with estimated error 0.00619
error = 0.00619
area = 2581
delay = 12.7
#gates = 1033
output circuit appNtk/alu4_61_0.00619_2581_12.7.blif
time = 940086633 us
--------------- round 62 ---------------
seed = 3498836723
maxLevel = 2
n292 is replaced by n574 with estimated error 0.00615
error = 0.00615
area = 2579
delay = 12.7
#gates = 1032
output circuit appNtk/alu4_62_0.00615_2579_12.7.blif
time = 950482528 us
--------------- round 63 ---------------
seed = 140284026
maxLevel = 2
n547 is replaced by one with estimated error 0.00579
error = 0.00579
area = 2577
delay = 12.7
#gates = 1031
output circuit appNtk/alu4_63_0.00579_2577_12.7.blif
time = 960867949 us
--------------- round 64 ---------------
seed = 3619202028
maxLevel = 2
n799 is replaced by n797 with estimated error 0.00586
error = 0.00586
area = 2576
delay = 12.7
#gates = 1030
output circuit appNtk/alu4_64_0.00586_2576_12.7.blif
time = 971221129 us
--------------- round 65 ---------------
seed = 1528267335
maxLevel = 2
n361 is replaced by n336 with estimated error 0.00587
error = 0.00587
area = 2575
delay = 12.7
#gates = 1029
output circuit appNtk/alu4_65_0.00587_2575_12.7.blif
time = 981556950 us
--------------- round 66 ---------------
seed = 1918676192
maxLevel = 2
n840 is replaced by n195 with estimated error 0.00638
error = 0.00638
area = 2574
delay = 12.7
#gates = 1028
output circuit appNtk/alu4_66_0.00638_2574_12.7.blif
time = 991869598 us
--------------- round 67 ---------------
seed = 2311072839
maxLevel = 2
n931 is replaced by n929 with estimated error 0.00677
error = 0.00677
area = 2568
delay = 12.7
#gates = 1025
output circuit appNtk/alu4_67_0.00677_2568_12.7.blif
time = 1002223728 us
--------------- round 68 ---------------
seed = 2040865751
maxLevel = 2
n950 is replaced by one with estimated error 0.00568
error = 0.00568
area = 2566
delay = 12.7
#gates = 1024
output circuit appNtk/alu4_68_0.00568_2566_12.7.blif
time = 1012575880 us
--------------- round 69 ---------------
seed = 2091211807
maxLevel = 2
n629 is replaced by one with estimated error 0.00599
error = 0.00599
area = 2563
delay = 12.7
#gates = 1023
output circuit appNtk/alu4_69_0.00599_2563_12.7.blif
time = 1022881366 us
--------------- round 70 ---------------
seed = 2412535109
maxLevel = 2
n334 is replaced by n408 with estimated error 0.00634
error = 0.00634
area = 2562
delay = 12.7
#gates = 1022
output circuit appNtk/alu4_70_0.00634_2562_12.7.blif
time = 1033165306 us
--------------- round 71 ---------------
seed = 1112475919
maxLevel = 2
n559 is replaced by one with estimated error 0.00622
error = 0.00622
area = 2558
delay = 12.7
#gates = 1021
output circuit appNtk/alu4_71_0.00622_2558_12.7.blif
time = 1043457091 us
--------------- round 72 ---------------
seed = 1306297251
maxLevel = 2
n839 is replaced by n771 with estimated error 0.00626
error = 0.00626
area = 2555
delay = 12.7
#gates = 1020
output circuit appNtk/alu4_72_0.00626_2555_12.7.blif
time = 1053734259 us
--------------- round 73 ---------------
seed = 632018797
maxLevel = 2
n489 is replaced by one with estimated error 0.00657
error = 0.00657
area = 2546
delay = 12.7
#gates = 1017
output circuit appNtk/alu4_73_0.00657_2546_12.7.blif
time = 1063964696 us
--------------- round 74 ---------------
seed = 731801719
maxLevel = 2
n1130 is replaced by zero with estimated error 0.00639
error = 0.00639
area = 2544
delay = 12.7
#gates = 1016
output circuit appNtk/alu4_74_0.00639_2544_12.7.blif
time = 1074126639 us
--------------- round 75 ---------------
seed = 4190603925
maxLevel = 2
n301 is replaced by one with estimated error 0.00646
error = 0.00824
area = 2541
delay = 12.7
#gates = 1015
output circuit appNtk/alu4_75_0.00824_2541_12.7.blif
time = 1084278168 us
--------------- round 76 ---------------
seed = 4097888586
maxLevel = 2
n501 is replaced by one with estimated error 0.00837
error = 0.00837
area = 2523
delay = 12.7
#gates = 1009
output circuit appNtk/alu4_76_0.00837_2523_12.7.blif
time = 1094387508 us
--------------- round 77 ---------------
seed = 2046134619
maxLevel = 2
n1129 is replaced by n705 with estimated error 0.00835
error = 0.00835
area = 2518
delay = 12.7
#gates = 1007
output circuit appNtk/alu4_77_0.00835_2518_12.7.blif
time = 1104386962 us
--------------- round 78 ---------------
seed = 3614223808
maxLevel = 2
n901 is replaced by one with estimated error 0.0083
error = 0.0083
area = 2509
delay = 12.7
#gates = 1004
output circuit appNtk/alu4_78_0.0083_2509_12.7.blif
time = 1114338685 us
--------------- round 79 ---------------
seed = 2143754574
maxLevel = 2
n1083 is replaced by zero with estimated error 0.00831
error = 0.00831
area = 2496
delay = 12.7
#gates = 1000
output circuit appNtk/alu4_79_0.00831_2496_12.7.blif
time = 1124228422 us
--------------- round 80 ---------------
seed = 3589497182
maxLevel = 2
n303 is replaced by one with estimated error 0.00843
error = 0.00843
area = 2493
delay = 12.7
#gates = 999
output circuit appNtk/alu4_80_0.00843_2493_12.7.blif
time = 1134035726 us
--------------- round 81 ---------------
seed = 2584241526
maxLevel = 2
n947 is replaced by one with estimated error 0.0087
error = 0.0087
area = 2491
delay = 12.7
#gates = 998
output circuit appNtk/alu4_81_0.0087_2491_12.7.blif
time = 1143817947 us
--------------- round 82 ---------------
seed = 4143374532
maxLevel = 2
n302 is replaced by zero with estimated error 0.00815
error = 0.00815
area = 2490
delay = 12.7
#gates = 997
output circuit appNtk/alu4_82_0.00815_2490_12.7.blif
time = 1153586731 us
--------------- round 83 ---------------
seed = 3349615311
maxLevel = 2
n952 is replaced by one with estimated error 0.00833
error = 0.00833
area = 2482
delay = 12.7
#gates = 994
output circuit appNtk/alu4_83_0.00833_2482_12.7.blif
time = 1163359085 us
--------------- round 84 ---------------
seed = 214839231
maxLevel = 2
n476 is replaced by one with estimated error 0.0086
error = 0.0086
area = 2472
delay = 12.7
#gates = 991
output circuit appNtk/alu4_84_0.0086_2472_12.7.blif
time = 1173079743 us
--------------- round 85 ---------------
seed = 3132383762
maxLevel = 2
n957 is replaced by one with estimated error 0.00841
error = 0.00841
area = 2459
delay = 12.7
#gates = 986
output circuit appNtk/alu4_85_0.00841_2459_12.7.blif
time = 1182723462 us
--------------- round 86 ---------------
seed = 4085739768
maxLevel = 2
n552 is replaced by one with estimated error 0.00884
error = 0.00884
area = 2453
delay = 12.7
#gates = 984
output circuit appNtk/alu4_86_0.00884_2453_12.7.blif
time = 1192279703 us
--------------- round 87 ---------------
seed = 4261259111
maxLevel = 2
n443 is replaced by n79 with estimated error 0.00997
error = 0.00997
area = 2451
delay = 12.7
#gates = 983
output circuit appNtk/alu4_87_0.00997_2451_12.7.blif
time = 1201795171 us
--------------- round 88 ---------------
seed = 149887963
maxLevel = 2
n1058 is replaced by n134 with estimated error 0.01012
error = 0.01012
area = 2449
delay = 12.7
#gates = 982
output circuit appNtk/alu4_88_0.01012_2449_12.7.blif
time = 1211299045 us
--------------- round 89 ---------------
seed = 656351525
maxLevel = 2
n515 is replaced by n992 with estimated error 0.01078
error = 0.01078
area = 2434
delay = 12.7
#gates = 977
output circuit appNtk/alu4_89_0.01078_2434_12.7.blif
time = 1220780431 us
--------------- round 90 ---------------
seed = 1873713992
maxLevel = 2
n561 is replaced by n944 with inverter with estimated error 0.00973
error = 0.00973
area = 2428
delay = 12.7
#gates = 976
output circuit appNtk/alu4_90_0.00973_2428_12.7.blif
time = 1230167254 us
--------------- round 91 ---------------
seed = 2450518266
maxLevel = 2
n299 is replaced by n349 with estimated error 0.01018
error = 0.01018
area = 2426
delay = 12.7
#gates = 975
output circuit appNtk/alu4_91_0.01018_2426_12.7.blif
time = 1239535081 us
--------------- round 92 ---------------
seed = 195856348
maxLevel = 2
n1141 is replaced by n135 with estimated error 0.00968
error = 0.00968
area = 2425
delay = 12.7
#gates = 974
output circuit appNtk/alu4_92_0.00968_2425_12.7.blif
time = 1248880708 us
--------------- round 93 ---------------
seed = 122362998
maxLevel = 2
n562 is replaced by one with estimated error 0.01045
error = 0.01045
area = 2423
delay = 12.7
#gates = 973
output circuit appNtk/alu4_93_0.01045_2423_12.7.blif
time = 1258216255 us
--------------- round 94 ---------------
seed = 2308997019
maxLevel = 2
n466 is replaced by n913 with estimated error 0.01081
error = 0.01081
area = 2422
delay = 12.7
#gates = 972
output circuit appNtk/alu4_94_0.01081_2422_12.7.blif
time = 1267531843 us
--------------- round 95 ---------------
seed = 255538220
maxLevel = 2
n999 is replaced by n997 with estimated error 0.00933
error = 0.00933
area = 2409
delay = 12.7
#gates = 967
output circuit appNtk/alu4_95_0.00933_2409_12.7.blif
time = 1276838749 us
--------------- round 96 ---------------
seed = 2262036986
maxLevel = 2
n447 is replaced by one with estimated error 0.00955
error = 0.00955
area = 2399
delay = 12.7
#gates = 962
output circuit appNtk/alu4_96_0.00955_2399_12.7.blif
time = 1286046666 us
--------------- round 97 ---------------
seed = 3275387926
maxLevel = 2
n936 is replaced by zero with estimated error 0.00934
error = 0.01904
area = 2396
delay = 12.7
#gates = 961
output circuit appNtk/alu4_97_0.01904_2396_12.7.blif
time = 1295188530 us
--------------- round 98 ---------------
seed = 2211785935
maxLevel = 2
n1090 is replaced by n531 with estimated error 0.01972
error = 0.01972
area = 2373
delay = 12.7
#gates = 954
output circuit appNtk/alu4_98_0.01972_2373_12.7.blif
time = 1304278418 us
--------------- round 99 ---------------
seed = 3444644430
maxLevel = 2
n1060 is replaced by n822 with estimated error 0.01965
error = 0.01965
area = 2371
delay = 12.7
#gates = 953
output circuit appNtk/alu4_99_0.01965_2371_12.7.blif
time = 1313227492 us
--------------- round 100 ---------------
seed = 3592455444
maxLevel = 2
n531 is replaced by n974 with estimated error 0.01931
error = 0.01931
area = 2366
delay = 12.7
#gates = 951
output circuit appNtk/alu4_100_0.01931_2366_12.7.blif
time = 1322180591 us
--------------- round 101 ---------------
seed = 4033697271
maxLevel = 2
n762 is replaced by n974 with estimated error 0.01944
error = 0.01944
area = 2363
delay = 12.7
#gates = 950
output circuit appNtk/alu4_101_0.01944_2363_12.7.blif
time = 1331068409 us
--------------- round 102 ---------------
seed = 801963416
maxLevel = 2
n972 is replaced by one with estimated error 0.01946
error = 0.01668
area = 2359
delay = 12.7
#gates = 949
output circuit appNtk/alu4_102_0.01668_2359_12.7.blif
time = 1339937199 us
--------------- round 103 ---------------
seed = 391301053
maxLevel = 2
n311 is replaced by n1097 with estimated error 0.01871
error = 0.01871
area = 2358
delay = 12.7
#gates = 948
output circuit appNtk/alu4_103_0.01871_2358_12.7.blif
time = 1348791351 us
--------------- round 104 ---------------
seed = 4250353737
maxLevel = 2
n589 is replaced by n59 with estimated error 0.01727
error = 0.01727
area = 2355
delay = 12.7
#gates = 947
output circuit appNtk/alu4_104_0.01727_2355_12.7.blif
time = 1357631486 us
--------------- round 105 ---------------
seed = 861706778
maxLevel = 2
n1127 is replaced by n886 with estimated error 0.01828
error = 0.01828
area = 2350
delay = 12.7
#gates = 945
output circuit appNtk/alu4_105_0.01828_2350_12.7.blif
time = 1366445129 us
--------------- round 106 ---------------
seed = 2361796145
maxLevel = 2
n265 is replaced by n156 with estimated error 0.01796
error = 0.01796
area = 2337
delay = 12.7
#gates = 940
output circuit appNtk/alu4_106_0.01796_2337_12.7.blif
time = 1375234292 us
--------------- round 107 ---------------
seed = 1156851632
maxLevel = 2
n1131 is replaced by n834 with estimated error 0.01823
error = 0.01823
area = 2333
delay = 12.7
#gates = 939
output circuit appNtk/alu4_107_0.01823_2333_12.7.blif
time = 1383919865 us
--------------- round 108 ---------------
seed = 3171421611
maxLevel = 2
n613 is replaced by n160 with estimated error 0.01782
error = 0.01782
area = 2331
delay = 12.7
#gates = 938
output circuit appNtk/alu4_108_0.01782_2331_12.7.blif
time = 1392587079 us
--------------- round 109 ---------------
seed = 1990527827
maxLevel = 2
n318 is replaced by n741 with inverter with estimated error 0.01801
error = 0.01801
area = 2324
delay = 12.7
#gates = 936
output circuit appNtk/alu4_109_0.01801_2324_12.7.blif
time = 1401240242 us
--------------- round 110 ---------------
seed = 3514337197
maxLevel = 2
n741 is replaced by zero with estimated error 0.01858
error = 0.01858
area = 2318
delay = 12.7
#gates = 934
output circuit appNtk/alu4_110_0.01858_2318_12.7.blif
time = 1409850124 us
--------------- round 111 ---------------
seed = 3263429046
maxLevel = 2
n590 is replaced by n834 with estimated error 0.01863
error = 0.01863
area = 2315
delay = 12.7
#gates = 933
output circuit appNtk/alu4_111_0.01863_2315_12.7.blif
time = 1418400859 us
--------------- round 112 ---------------
seed = 83744571
maxLevel = 2
n833 is replaced by zero with estimated error 0.01805
error = 0.01793
area = 2313
delay = 12.7
#gates = 932
output circuit appNtk/alu4_112_0.01793_2313_12.7.blif
time = 1426942949 us
--------------- round 113 ---------------
seed = 2363023925
maxLevel = 2
n308 is replaced by n298 with estimated error 0.0178
error = 0.0178
area = 2307
delay = 12.7
#gates = 929
output circuit appNtk/alu4_113_0.0178_2307_12.7.blif
time = 1435456508 us
--------------- round 114 ---------------
seed = 2784040634
maxLevel = 2
n1113 is replaced by zero with estimated error 0.01862
error = 0.01862
area = 2302
delay = 12.7
#gates = 927
output circuit appNtk/alu4_114_0.01862_2302_12.7.blif
time = 1443892824 us
--------------- round 115 ---------------
seed = 1803558580
maxLevel = 2
n1059 is replaced by n83 with estimated error 0.01944
error = 0.01944
area = 2299
delay = 12.7
#gates = 926
output circuit appNtk/alu4_115_0.01944_2299_12.7.blif
time = 1452302411 us
--------------- round 116 ---------------
seed = 3729450780
maxLevel = 2
n1109 is replaced by n864 with estimated error 0.01962
error = 0.01962
area = 2293
delay = 12.7
#gates = 923
output circuit appNtk/alu4_116_0.01962_2293_12.7.blif
time = 1460705877 us
--------------- round 117 ---------------
seed = 2017751838
maxLevel = 2
n440 is replaced by n437 with inverter with estimated error 0.01984
error = 0.01984
area = 2292
delay = 12.7
#gates = 923
output circuit appNtk/alu4_117_0.01984_2292_12.7.blif
time = 1469039566 us
--------------- round 118 ---------------
seed = 2977988684
maxLevel = 2
n346 is replaced by n344 with estimated error 0.02045
error = 0.02045
area = 2290
delay = 12.7
#gates = 922
output circuit appNtk/alu4_118_0.02045_2290_12.7.blif
time = 1477371744 us
--------------- round 119 ---------------
seed = 3358538244
maxLevel = 2
n449 is replaced by n906 with estimated error 0.02074
error = 0.02074
area = 2284
delay = 12.7
#gates = 919
output circuit appNtk/alu4_119_0.02074_2284_12.7.blif
time = 1485695904 us
--------------- round 120 ---------------
seed = 2153958955
maxLevel = 2
n310 is replaced by zero with estimated error 0.02027
error = 0.0299
area = 2281
delay = 12.7
#gates = 918
output circuit appNtk/alu4_120_0.0299_2281_12.7.blif
time = 1493962457 us
--------------- round 121 ---------------
seed = 1790933172
maxLevel = 2
n592 is replaced by n889 with inverter with estimated error 0.0297
error = 0.0297
area = 2278
delay = 12.7
#gates = 918
output circuit appNtk/alu4_121_0.0297_2278_12.7.blif
time = 1502168163 us
--------------- round 122 ---------------
seed = 2135614105
maxLevel = 2
n343 is replaced by n97 with estimated error 0.02968
error = 0.02968
area = 2276
delay = 12.7
#gates = 917
output circuit appNtk/alu4_122_0.02968_2276_12.7.blif
time = 1510374306 us
--------------- round 123 ---------------
seed = 1748167935
maxLevel = 2
n348 is replaced by n707 with inverter with estimated error 0.02974
error = 0.02974
area = 2261
delay = 12.7
#gates = 912
output circuit appNtk/alu4_123_0.02974_2261_12.7.blif
time = 1518558395 us
--------------- round 124 ---------------
seed = 3322214817
maxLevel = 2
n889 is replaced by n428 with estimated error 0.02987
error = 0.02987
area = 2257
delay = 12.7
#gates = 911
output circuit appNtk/alu4_124_0.02987_2257_12.7.blif
time = 1526657175 us
--------------- round 125 ---------------
seed = 961751136
maxLevel = 2
n895 is replaced by n992 with inverter with estimated error 0.02981
error = 0.02981
area = 2238
delay = 12.7
#gates = 904
output circuit appNtk/alu4_125_0.02981_2238_12.7.blif
time = 1534729829 us
--------------- round 126 ---------------
seed = 1284517380
maxLevel = 2
n908 is replaced by n1013 with estimated error 0.02984
error = 0.02984
area = 2224
delay = 12.7
#gates = 898
output circuit appNtk/alu4_126_0.02984_2224_12.7.blif
time = 1542679686 us
--------------- round 127 ---------------
seed = 3964961468
maxLevel = 2
n1013 is replaced by n842 with estimated error 0.02942
error = 0.02942
area = 2219
delay = 12.7
#gates = 896
output circuit appNtk/alu4_127_0.02942_2219_12.7.blif
time = 1550508697 us
--------------- round 128 ---------------
seed = 4048201892
maxLevel = 2
n707 is replaced by n873 with estimated error 0.02933
error = 0.02933
area = 2217
delay = 12.7
#gates = 895
output circuit appNtk/alu4_128_0.02933_2217_12.7.blif
time = 1558309255 us
--------------- round 129 ---------------
seed = 3702357028
maxLevel = 2
n917 is replaced by n345 with estimated error 0.02859
error = 0.02859
area = 2214
delay = 12.7
#gates = 893
output circuit appNtk/alu4_129_0.02859_2214_12.7.blif
time = 1566088045 us
--------------- round 130 ---------------
seed = 2451568528
maxLevel = 2
n915 is replaced by n512 with estimated error 0.02775
error = 0.02775
area = 2209
delay = 12.7
#gates = 891
output circuit appNtk/alu4_130_0.02775_2209_12.7.blif
time = 1573880888 us
--------------- round 131 ---------------
seed = 3899524607
maxLevel = 2
n632 is replaced by n636 with estimated error 0.02775
error = 0.02775
area = 2202
delay = 12.7
#gates = 888
output circuit appNtk/alu4_131_0.02775_2202_12.7.blif
time = 1581623319 us
--------------- round 132 ---------------
seed = 1378545659
maxLevel = 2
n434 is replaced by n92 with estimated error 0.02777
error = 0.02777
area = 2199
delay = 12.7
#gates = 887
output circuit appNtk/alu4_132_0.02777_2199_12.7.blif
time = 1589308399 us
--------------- round 133 ---------------
seed = 3893123617
maxLevel = 2
n906 is replaced by one with estimated error 0.0287
error = 0.0287
area = 2195
delay = 12.7
#gates = 886
output circuit appNtk/alu4_133_0.0287_2195_12.7.blif
time = 1596970824 us
--------------- round 134 ---------------
seed = 3079172667
maxLevel = 2
n516 is replaced by n797 with estimated error 0.02953
error = 0.02953
area = 2192
delay = 12.7
#gates = 885
output circuit appNtk/alu4_134_0.02953_2192_12.7.blif
time = 1604611704 us
--------------- round 135 ---------------
seed = 1468768560
maxLevel = 2
n1145 is replaced by n1007 with estimated error 0.02909
error = 0.02909
area = 2191
delay = 12.7
#gates = 884
output circuit appNtk/alu4_135_0.02909_2191_12.7.blif
time = 1612243980 us
--------------- round 136 ---------------
seed = 2700664789
maxLevel = 2
n517 is replaced by n1097 with estimated error 0.02719
error = 0.02719
area = 2188
delay = 12.7
#gates = 883
output circuit appNtk/alu4_136_0.02719_2188_12.7.blif
time = 1619859620 us
--------------- round 137 ---------------
seed = 4104402918
maxLevel = 2
n940 is replaced by n734 with estimated error 0.02749
error = 0.02749
area = 2184
delay = 12.7
#gates = 882
output circuit appNtk/alu4_137_0.02749_2184_12.7.blif
time = 1627463167 us
--------------- round 138 ---------------
seed = 3575057084
maxLevel = 2
n848 is replaced by n873 with estimated error 0.02774
error = 0.02774
area = 2182
delay = 12.7
#gates = 881
output circuit appNtk/alu4_138_0.02774_2182_12.7.blif
time = 1635042578 us
--------------- round 139 ---------------
seed = 2015135825
maxLevel = 2
n90 is replaced by zero with estimated error 0.02683
error = 0.02683
area = 2176
delay = 12.7
#gates = 879
output circuit appNtk/alu4_139_0.02683_2176_12.7.blif
time = 1642621682 us
--------------- round 140 ---------------
seed = 1132764158
maxLevel = 2
n1009 is replaced by n852 with estimated error 0.02757
error = 0.02757
area = 2173
delay = 12.7
#gates = 878
output circuit appNtk/alu4_140_0.02757_2173_12.7.blif
time = 1650150626 us
--------------- round 141 ---------------
seed = 2302908387
maxLevel = 2
n876 is replaced by n849 with estimated error 0.02755
error = 0.02755
area = 2169
delay = 12.7
#gates = 877
output circuit appNtk/alu4_141_0.02755_2169_12.7.blif
time = 1657664541 us
--------------- round 142 ---------------
seed = 668077124
maxLevel = 2
n1035 is replaced by zero with estimated error 0.02637
error = 0.0273
area = 2165
delay = 12.7
#gates = 875
output circuit appNtk/alu4_142_0.0273_2165_12.7.blif
time = 1665164074 us
--------------- round 143 ---------------
seed = 2581437492
maxLevel = 2
n89 is replaced by one with estimated error 0.02842
error = 0.02859
area = 2161
delay = 12.7
#gates = 874
output circuit appNtk/alu4_143_0.02859_2161_12.7.blif
time = 1672630504 us
--------------- round 144 ---------------
seed = 243090776
maxLevel = 2
n1063 is replaced by one with estimated error 0.02868
error = 0.02868
area = 2156
delay = 12.7
#gates = 872
output circuit appNtk/alu4_144_0.02868_2156_12.7.blif
time = 1680056352 us
--------------- round 145 ---------------
seed = 3164591898
maxLevel = 2
n886 is replaced by one with estimated error 0.0289
error = 0.0289
area = 2153
delay = 12.7
#gates = 871
output circuit appNtk/alu4_145_0.0289_2153_12.7.blif
time = 1687467981 us
--------------- round 146 ---------------
seed = 1712937642
maxLevel = 2
n992 is replaced by one with estimated error 0.02818
error = 0.02818
area = 2150
delay = 12.7
#gates = 870
output circuit appNtk/alu4_146_0.02818_2150_12.7.blif
time = 1694864898 us
--------------- round 147 ---------------
seed = 2020859667
maxLevel = 2
n841 is replaced by n1076 with estimated error 0.02873
error = 0.02873
area = 2148
delay = 12.7
#gates = 869
output circuit appNtk/alu4_147_0.02873_2148_12.7.blif
time = 1702239048 us
--------------- round 148 ---------------
seed = 243392182
maxLevel = 2
n922 is replaced by n1114 with estimated error 0.02941
error = 0.02941
area = 2144
delay = 12.7
#gates = 868
output circuit appNtk/alu4_148_0.02941_2144_12.7.blif
time = 1709589459 us
--------------- round 149 ---------------
seed = 1883699729
maxLevel = 2
n1076 is replaced by n873 with estimated error 0.02867
error = 0.02867
area = 2142
delay = 12.7
#gates = 867
output circuit appNtk/alu4_149_0.02867_2142_12.7.blif
time = 1716928933 us
--------------- round 150 ---------------
seed = 1698938072
maxLevel = 2
n991 is replaced by n602 with estimated error 0.02877
error = 0.02877
area = 2139
delay = 12.7
#gates = 865
output circuit appNtk/alu4_150_0.02877_2139_12.7.blif
time = 1724243013 us
--------------- round 151 ---------------
seed = 1422452588
maxLevel = 2
n883 is replaced by one with estimated error 0.02895
error = 0.02895
area = 2135
delay = 12.7
#gates = 864
output circuit appNtk/alu4_151_0.02895_2135_12.7.blif
time = 1731531518 us
--------------- round 152 ---------------
seed = 633643521
maxLevel = 2
n834 is replaced by one with estimated error 0.02857
error = 0.02857
area = 2132
delay = 12.7
#gates = 862
output circuit appNtk/alu4_152_0.02857_2132_12.7.blif
time = 1738815462 us
--------------- round 153 ---------------
seed = 3249974004
maxLevel = 2
n579 is replaced by n266 with estimated error 0.02973
error = 0.02973
area = 2130
delay = 12.7
#gates = 861
output circuit appNtk/alu4_153_0.02973_2130_12.7.blif
time = 1746060906 us
--------------- round 154 ---------------
seed = 3190670644
maxLevel = 2
exceed error bound
