# MiniLitex - Litex BaseSoC

This test features a Mini Litex design with a VexRiscv CPU in the minimal variant.
The firmware is compiled into the bitstream and the ROM and SRAM memories are instantiated and initialized on the FPGA (no DDR RAM controller).

