#-----------------------------------------------------------
# Vivado v2020.3 (64-bit)
# SW Build 3173277 on Wed Apr  7 05:07:49 MDT 2021
# IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
# Start of session at: Tue Jul 13 23:59:12 2021
# Process ID: 16400
# Current directory: C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15552 C:\Users\viannais\Desktop\UERGS\32-bitMips-master_original8-20210707T012033Z-001 _bkp\32-bitMips-master_original8\32-bitMips-master\miTo.xpr
# Log file: C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/vivado.log
# Journal file: C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1105.652 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvc1802-viva1596-1LHP-i-L
Top: miTo
INFO: [Device 21-403] Loading part xcvc1802-viva1596-1LHP-i-L
WARNING: [Device 21-713] Unknown Tile Type, SLL, given for group, SLL
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1960.570 ; gain = 269.539
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2567.996 ; gain = 876.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2589.813 ; gain = 898.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2589.813 ; gain = 898.781
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 2589.813 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2779.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 3178.012 ; gain = 1486.980
15 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:01 . Memory (MB): peak = 3178.273 ; gain = 2072.621
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3803.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testebenchc_behav -key {Behavioral:sim_2:Functional:testebenchc} -tclbatch {testebenchc.tcl} -view {{C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/testebench_behav2.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.3.0
Time resolution is 1 ps
open_wave_config {C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/testebench_behav2.wcfg}
WARNING: Simulation object /testebenchc/miTo_i/data_path_i/ula_out32d was not found in the design.
WARNING: Simulation object /testebenchc/miTo_i/data_path_i/ula_out32b was not found in the design.
WARNING: Simulation object /testebenchc/miTo_i/data_path_i/ula_out32a was not found in the design.
source testebenchc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3803.832 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testebenchc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 3803.832 ; gain = 0.000
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3803.832 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3803.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3803.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3803.832 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 3803.832 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 3872.449 ; gain = 68.617
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4529.555 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4529.555 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4529.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4529.555 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 4529.555 ; gain = 0.000
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4529.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 4529.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 4529.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 4529.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 4529.555 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 4615.281 ; gain = 85.727
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 5065.387 ; gain = 3.816
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 5065.387 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 5065.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 5065.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 5065.387 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 5065.387 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 5065.387 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 5133.363 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 5133.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 5133.363 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 5144.898 ; gain = 11.535
save_wave_config {C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/testebench_behav2.wcfg}
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5146.602 ; gain = 0.449
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 5146.602 ; gain = 0.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 5146.602 ; gain = 0.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 5146.602 ; gain = 0.449
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.227 . Memory (MB): peak = 5155.031 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 5155.031 ; gain = 8.879
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 5396.441 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5396.441 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 5396.441 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 5408.055 ; gain = 11.613
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5423.121 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 5423.121 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 5428.762 ; gain = 5.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 5428.762 ; gain = 5.641
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.196 . Memory (MB): peak = 5437.219 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 5554.039 ; gain = 130.918
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 5879.676 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 5879.676 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav

****** Webtalk v2020.3 (64-bit)
  **** SW Build 3173277 on Wed Apr  7 05:07:49 MDT 2021
  **** IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 -notrace
couldn't read file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 14 01:16:04 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5879.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5879.676 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 5879.676 ; gain = 5.578
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5895.516 ; gain = 15.840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 5896.434 ; gain = 16.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 5904.055 ; gain = 24.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 5904.055 ; gain = 24.379
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 5912.504 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 5912.504 ; gain = 32.828
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 6073.488 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 6073.488 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 6073.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 6073.488 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 6073.488 ; gain = 5.766
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6092.215 ; gain = 10.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 6092.215 ; gain = 10.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 6102.406 ; gain = 20.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 6102.406 ; gain = 20.996
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 6110.988 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 6206.270 ; gain = 124.859
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 6524.227 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 6536.719 ; gain = 12.492
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6542.477 ; gain = 5.758
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 6543.395 ; gain = 6.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 6552.680 ; gain = 15.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 6552.680 ; gain = 15.961
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 6561.063 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 6561.063 ; gain = 24.344
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 6748.242 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 6760.152 ; gain = 11.910
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6772.992 ; gain = 10.918
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 6773.910 ; gain = 11.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 6782.410 ; gain = 20.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 6782.410 ; gain = 20.336
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 6790.867 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 6790.867 ; gain = 28.793
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 6969.191 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 6969.191 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 6983.059 ; gain = 13.867
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6991.645 ; gain = 8.586
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 6992.641 ; gain = 9.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 7001.742 ; gain = 18.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 7001.742 ; gain = 18.684
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 7010.129 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 7056.391 ; gain = 73.332
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 7393.773 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 7393.773 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 7405.207 ; gain = 11.434
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7416.977 ; gain = 10.434
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 7417.809 ; gain = 11.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 7426.277 ; gain = 19.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 7426.277 ; gain = 19.734
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.193 . Memory (MB): peak = 7434.656 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 7434.656 ; gain = 28.113
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 7615.504 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 7615.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 7615.504 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 7615.504 ; gain = 0.000
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7639.367 ; gain = 10.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 7645.047 ; gain = 16.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 7662.828 ; gain = 33.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 7662.828 ; gain = 33.855
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.187 . Memory (MB): peak = 7671.211 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 7671.211 ; gain = 42.238
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 7813.871 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 7813.871 ; gain = 0.000
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7834.031 ; gain = 20.160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 7840.289 ; gain = 26.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 7858.066 ; gain = 44.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 7858.066 ; gain = 44.195
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 7866.449 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 7912.406 ; gain = 98.535
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 8200.766 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 8200.766 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 8212.258 ; gain = 11.492
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8239.477 ; gain = 1.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'estado_anterior' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
ERROR: [Synth 8-549] port width mismatch for port 'fonte_pc': port width = 2, actual width = 1 [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/mito_pkg.vhd:26]
ERROR: [Synth 8-285] failed synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 8239.477 ; gain = 1.422
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 8239.477 ; gain = 1.422
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8239.914 ; gain = 0.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'estado_anterior' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 8242.824 ; gain = 3.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 8260.605 ; gain = 21.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 8260.605 ; gain = 21.129
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.191 . Memory (MB): peak = 8268.992 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 8268.992 ; gain = 29.516
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/mito_pkg.vhd" into library mito
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'miTo'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 8469.449 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 8469.449 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 8469.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 8469.449 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 8470.090 ; gain = 0.641
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8484.980 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 8497.156 ; gain = 12.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 8514.992 ; gain = 30.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 8514.992 ; gain = 30.012
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 8523.324 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 8559.012 ; gain = 74.031
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 8844.371 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 8844.371 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 8844.371 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 8849.141 ; gain = 4.770
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8862.473 ; gain = 13.332
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 8880.492 ; gain = 31.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 8898.281 ; gain = 49.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 8898.281 ; gain = 49.141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 8906.660 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 8909.148 ; gain = 60.008
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 9196.047 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 9196.047 ; gain = 3.508
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 9196.453 ; gain = 0.406
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9216.059 ; gain = 10.289
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 9241.992 ; gain = 36.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 9259.781 ; gain = 54.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 9259.781 ; gain = 54.012
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 9268.168 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 9268.168 ; gain = 62.398
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 9381.418 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 9381.418 ; gain = 0.000
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9405.859 ; gain = 11.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 9429.543 ; gain = 34.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 9447.324 ; gain = 52.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 9447.324 ; gain = 52.590
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 9455.715 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 9455.715 ; gain = 60.980
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 9659.391 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 9659.391 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 9659.391 ; gain = 3.574
refresh_design
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9680.477 ; gain = 2.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miTo' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'control_unit_i' of component 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:42]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
WARNING: [Synth 8-614] signal 'ula_flag_zero' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:17' bound to instance 'data_path_i' of component 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
WARNING: [Synth 8-614] signal 'ula_entrada_a' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_entrada_b' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'auxiliar_ula' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out32' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out64' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
WARNING: [Synth 8-614] signal 'ula_out' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'data_path' (2#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/data_path.vhd:38]
INFO: [Synth 8-3491] module 'memory' declared at 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:17' bound to instance 'memory_i' of component 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:80]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
WARNING: [Synth 8-614] signal 'entrada_memoria' is read in the process but is not in the sensitivity list [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory' (3#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'miTo' (4#1) [C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/miTo.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 9709.121 ; gain = 31.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 9726.910 ; gain = 49.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 9726.910 ; gain = 49.422
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 9735.293 ; gain = 0.000
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 9735.293 ; gain = 57.805
relaunch_sim
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testebenchc' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testebenchc_vlog.prj"
"xvhdl --incr --relax -prj testebenchc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.srcs/sources_1/new/memory.vhd" into library mito
INFO: [VRFC 10-3107] analyzing entity 'memory'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 10006.914 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 10006.914 ; gain = 0.000
Command: launch_simulation -simset sim_2 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/viannais/Desktop/UERGS/32-bitMips-master_original8-20210707T012033Z-001 _bkp/32-bitMips-master_original8/32-bitMips-master/miTo.sim/sim_2/behav/xsim'
"xelab -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 6b16120a2d824e05bcce677717a8d6fd --incr --debug typical --relax --mt 2 -L mito -L oi -L unisims_ver -L secureip --snapshot testebenchc_behav oi.testebenchc oi.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package mito.mito_pkg
Compiling module oi.glbl
Compiling architecture rtl of entity mito.control_unit [control_unit_default]
Compiling architecture rtl of entity mito.data_path [data_path_default]
Compiling architecture rtl of entity mito.memory [memory_default]
Compiling architecture rtl of entity mito.miTo [mito_default]
Compiling architecture behavioral of entity oi.testebenchc
Built simulation snapshot testebenchc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 10006.914 ; gain = 0.000
Vivado Simulator v2020.3.0
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 10006.914 ; gain = 0.000
