Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: profir.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "profir.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "profir"
Output Format                      : NGC
Target Device                      : xc7a200t-1-ffg1156

---- Source Options
Top Module Name                    : profir
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : No
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/jorgep/OneDrive/Faculdade/Mestrado/PSD/labs/project2/impl/statefir.v" into library work
Parsing module <statefir>.
Analyzing Verilog file "/home/jorgep/OneDrive/Faculdade/Mestrado/PSD/labs/project2/impl/filterbank.v" into library work
Parsing module <profir>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <profir>.

Elaborating module <statefir>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <profir>.
    Related source file is "/home/jorgep/OneDrive/Faculdade/Mestrado/PSD/labs/project2/impl/filterbank.v".
WARNING:Xst:647 - Input <coeff1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <coeff2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <coeff3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <coeff4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <coeff5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <coeff6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <coeff7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <profir> synthesized.

Synthesizing Unit <statefir>.
    Related source file is "/home/jorgep/OneDrive/Faculdade/Mestrado/PSD/labs/project2/impl/statefir.v".
        INIT = 3'b000
        START = 3'b001
        SET1 = 3'b100
        SET2 = 3'b110
        RUN = 3'b010
        LOAD = 3'b011
        STOP = 3'b101
    Found 3-bit register for signal <state>.
    Found 16-bit register for signal <sampleA>.
    Found 16-bit register for signal <sampleB>.
    Found 34-bit register for signal <aux_calcA>.
    Found 34-bit register for signal <aux_calcB>.
    Found 7-bit register for signal <countAddress>.
    Found 16-bit register for signal <output_buffer>.
    Found 42-bit register for signal <calc_output>.
    Found 2048-bit register for signal <n0043[2047:0]>.
    Found 3-bit register for signal <nextState>.
    Found 8-bit adder for signal <n0052> created at line 41.
    Found 42-bit adder for signal <n0080> created at line 112.
    Found 42-bit adder for signal <calc_output[41]_aux_calcB[33]_add_17_OUT> created at line 112.
    Found 7-bit adder for signal <countAddress[6]_GND_2_o_add_20_OUT> created at line 117.
    Found 16x18-bit multiplier for signal <sampleA[15]_coeff[17]_MuLt_14_OUT> created at line 106.
    Found 16x18-bit multiplier for signal <sampleB[15]_coeff[35]_MuLt_15_OUT> created at line 107.
    Found 16-bit 128-to-1 multiplexer for signal <muxOutA> created at line 40.
    Found 16-bit 128-to-1 multiplexer for signal <muxOutB> created at line 41.
    Found 7-bit comparator lessequal for signal <n0007> created at line 58
    Summary:
	inferred   2 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred 2219 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <statefir> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 18x16-bit multiplier                                  : 2
# Adders/Subtractors                                   : 4
 42-bit adder                                          : 2
 7-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 10
 16-bit register                                       : 3
 2048-bit register                                     : 1
 3-bit register                                        : 2
 34-bit register                                       : 2
 42-bit register                                       : 1
 7-bit register                                        : 1
# Comparators                                          : 1
 7-bit comparator lessequal                            : 1
# Multiplexers                                         : 14
 16-bit 128-to-1 multiplexer                           : 2
 16-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 7
 42-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <statefir>.
	Multiplier <Mmult_sampleB[15]_coeff[35]_MuLt_15_OUT> in block <statefir> and adder/subtractor <Madd_calc_output[41]_aux_calcB[33]_add_17_OUT> in block <statefir> are combined into a MAC<Maddsub_sampleB[15]_coeff[35]_MuLt_15_OUT>.
	The following registers are also absorbed by the MAC: <aux_calcB> in block <statefir>.
	Multiplier <Mmult_sampleA[15]_coeff[17]_MuLt_14_OUT> in block <statefir> and adder/subtractor <Madd_n0080> in block <statefir> are combined into a MAC<Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT>.
	The following registers are also absorbed by the MAC: <aux_calcA> in block <statefir>, <calc_output> in block <statefir>.
Unit <statefir> synthesized (advanced).
WARNING:Xst:2677 - Node <calc_output_0> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_1> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_2> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_3> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_4> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_5> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_6> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_7> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_8> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_9> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_10> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_11> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_12> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_13> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_14> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_15> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_32> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_33> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_34> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_35> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_36> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_37> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_38> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_39> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_40> of sequential type is unconnected in block <statefir>.
WARNING:Xst:2677 - Node <calc_output_41> of sequential type is unconnected in block <statefir>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 2
 18x16-to-42-bit MAC                                   : 2
# Adders/Subtractors                                   : 2
 7-bit adder                                           : 2
# Registers                                            : 2125
 Flip-Flops                                            : 2125
# Comparators                                          : 1
 7-bit comparator lessequal                            : 1
# Multiplexers                                         : 44
 1-bit 128-to-1 multiplexer                            : 32
 16-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 7
 42-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <profir> ...

Optimizing unit <statefir> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block profir, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2093
 Flip-Flops                                            : 2093

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : profir.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2803
#      GND                         : 1
#      LUT2                        : 45
#      LUT3                        : 2069
#      LUT4                        : 5
#      LUT5                        : 5
#      LUT6                        : 677
#      VCC                         : 1
# FlipFlops/Latches                : 2093
#      FD                          : 3
#      FDE                         : 2087
#      FDE_1                       : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 76
#      IBUF                        : 54
#      OBUF                        : 22
# DSPs                             : 2
#      DSP48E1                     : 2

Device utilization summary:
---------------------------

Selected Device : 7a200tffg1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:            2093  out of  269200     0%  
 Number of Slice LUTs:                 2801  out of  134600     2%  
    Number used as Logic:              2801  out of  134600     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2801
   Number with an unused Flip Flop:     708  out of   2801    25%  
   Number with an unused LUT:             0  out of   2801     0%  
   Number of fully used LUT-FF pairs:  2093  out of   2801    74%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                         441
 Number of bonded IOBs:                  77  out of    500    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      2  out of    740     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 2095  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.268ns (Maximum Frequency: 189.823MHz)
   Minimum input arrival time before clock: 2.438ns
   Maximum output required time after clock: 1.133ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 5.268ns (frequency: 189.823MHz)
  Total number of paths / destination ports: 15783 / 4280
-------------------------------------------------------------------------
Delay:               2.634ns (Levels of Logic = 2)
  Source:            fir0/nextState_1 (FF)
  Destination:       fir0/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT (DSP)
  Source Clock:      clock falling
  Destination Clock: clock rising

  Data Path: fir0/nextState_1 to fir0/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           29   0.484   0.573  fir0/nextState_1 (fir0/nextState_1)
     LUT2:I1->O           44   0.124   0.691  fir0/Mmux_nextState[2]_GND_2_o_mux_13_OUT21 (fir0/nextState[2]_GND_2_o_mux_13_OUT<1>)
     LUT2:I0->O            2   0.124   0.405  fir0/Mmux__n0134181 (fir0/_n0146<11>)
     DSP48E1:C31               0.233          fir0/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT
    ----------------------------------------
    Total                      2.634ns (0.965ns logic, 1.669ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 6247 / 4262
-------------------------------------------------------------------------
Offset:              2.438ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       fir0/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT (DSP)
  Destination Clock: clock rising

  Data Path: reset to fir0/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2079   0.001   0.860  reset_IBUF (reset_IBUF)
     LUT2:I0->O           44   0.124   0.691  fir0/Mmux_nextState[2]_GND_2_o_mux_13_OUT21 (fir0/nextState[2]_GND_2_o_mux_13_OUT<1>)
     LUT2:I0->O            2   0.124   0.405  fir0/Mmux__n0134181 (fir0/_n0146<11>)
     DSP48E1:C31               0.233          fir0/Maddsub_sampleA[15]_coeff[17]_MuLt_14_OUT
    ----------------------------------------
    Total                      2.438ns (0.482ns logic, 1.956ns route)
                                       (19.8% logic, 80.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              1.133ns (Levels of Logic = 1)
  Source:            fir0/countAddress_1 (FF)
  Destination:       coeffaddress<1> (PAD)
  Source Clock:      clock rising

  Data Path: fir0/countAddress_1 to coeffaddress<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            519   0.478   0.655  fir0/countAddress_1 (fir0/countAddress_1)
     OBUF:I->O                 0.000          coeffaddress_1_OBUF (coeffaddress<1>)
    ----------------------------------------
    Total                      1.133ns (0.478ns logic, 0.655ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    5.146|    7.152|    2.544|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.71 secs
 
--> 


Total memory usage is 518580 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    0 (   0 filtered)

