verilog xil_defaultlib  \
"../../../../Lab4_2_vertify.gen/sources_1/ip/RAM_B/sim/RAM_B.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
