library ieee;
use ieee.std_logic_1164.all;

entity mux_2x1 is port(
	b:in std_logic_vector(2 downto 0);
	sel:in std_logic;
	salida_b:out std_logic_vector(2 downto 0)
);
end entity mux_2x1;

architecture arq_mux_2x1 of mux_2x1 is
	begin
		with sel select
			salida_b<=b when '0',not(b) when '1';
	end architecture arq_mux_2x1: