<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>EDPCSR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">EDPCSR, External Debug Program Counter Sample Register</h1><p>The EDPCSR characteristics are:</p><h2>Purpose</h2>
          <p>Holds a sampled instruction address value.</p>
        <p>This 
        register
       is part of the Debug registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Off</th><th>DLK</th><th>OSLK</th><th>SLK</th><th>Default</th></tr><tr><td>Error</td><td>Error</td><td>Error</td><td>RO</td><td>RO</td></tr></table><h2>Configuration</h2><p>EDPCSR is in the Core power domain.
      </p>
          <p>Fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values. These apply only on a Cold reset. The register is not affected by a Warm reset and is not affected by an External debug reset.</p>
        
          <p>Implemented only if the <span class="arm-defined-word">OPTIONAL</span> PC Sample-based Profiling Extension is implemented.</p>
        <h2>Attributes</h2>
          <p>If <span class="xref">ARMv8.1-VHE</span> is implemented, the format of this register differs depending on the value of <a href="ext-edscr.html">EDSCR</a>.SC2.</p>
        <h2>Field descriptions</h2><p>The EDPCSR bit assignments are:</p><h3>When ARMv8.1-VHE is not implemented:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#ARMv8.1-VHEisnotimplemented_">PC Sample high word, EDPCSRhi</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#ARMv8.1-VHEisnotimplemented_">PC Sample low word</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><h4 id="ARMv8.1-VHEisnotimplemented_PCSamplehighword,EDPCSRhi">
                Bits [63:32]
              </h4>
              <p>PC Sample high word, EDPCSRhi. If <a href="ext-edvidsr.html">EDVIDSR</a>.HV == 0 then this field is RAZ, otherwise bits [63:32] of the sampled instruction address value. The translation regime that EDPCSR samples is determined by <a href="ext-edvidsr.html">EDVIDSR</a>.{NS,E2,E3}.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="ARMv8.1-VHEisnotimplemented_PCSamplelowword">
                Bits [31:0]
              </h4>
              <p>PC Sample low word. EDPCSRlo, bits[31:0] of the sampled instruction address value. The translation regime that EDPCSR samples is determined by <a href="ext-edvidsr.html">EDVIDSR</a>.{NS,E2,E3}.</p>
            
              <ul>
                <li>
                  For a read of EDPCSR[31:0] from the memory-mapped interface, if EDLSR.SLK == 1, meaning the <span class="arm-defined-word">OPTIONAL</span> Software Lock is locked, then the access has no side-effects.
                </li>
                <li>
                  In any other cases, EDPCSR[31:0] has the side-effect of indirectly writing to EDPCSRhi, <a href="ext-edcidsr.html">EDCIDSR</a>, and <a href="ext-edvidsr.html">EDVIDSR</a>:<ul><li>If the PE is in Debug state, or PC Sample-based profiling is prohibited, EDPCSRlo reads as <span class="hexnumber">0xFFFFFFFF</span>, and EDPCSRhi, <a href="ext-edcidsr.html">EDCIDSR</a>, and <a href="ext-edvidsr.html">EDVIDSR</a> become <span class="arm-defined-word">UNKNOWN</span>.</li><li>If the PE is in Reset state, the sampled value is <span class="arm-defined-word">UNKNOWN</span> and EDPCSRhi, <a href="ext-edcidsr.html">EDCIDSR</a>, and <a href="ext-edvidsr.html">EDVIDSR</a> become <span class="arm-defined-word">UNKNOWN</span>.</li><li>If no instruction has been retired since the PE left Reset state, Debug state, or a state where Non-invasive debug is not permitted, the sampled value is <span class="arm-defined-word">UNKNOWN</span>, and EDPCSRhi, <a href="ext-edcidsr.html">EDCIDSR</a>, and <a href="ext-edvidsr.html">EDVIDSR</a> become <span class="arm-defined-word">UNKNOWN</span>.</li></ul>
                </li>
              </ul>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h3>When ARMv8.1-VHE is implemented and EDSCR.SC2 == 0:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#ARMv8.1-VHEisimplementedandEDSCR.SC20_">PC Sample high word, EDPCSRhi</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#ARMv8.1-VHEisimplementedandEDSCR.SC20_">PC Sample low word</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><h4 id="ARMv8.1-VHEisimplementedandEDSCR.SC20_PCSamplehighword,EDPCSRhi">
                Bits [63:32]
              </h4>
              <p>PC Sample high word, EDPCSRhi. If <a href="ext-edvidsr.html">EDVIDSR</a>.HV == 0 then this field is RAZ, otherwise bits [63:32] of the sampled instruction address value. The translation regime that EDPCSR samples is determined by <a href="ext-edvidsr.html">EDVIDSR</a>.{NS,E2,E3}.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="ARMv8.1-VHEisimplementedandEDSCR.SC20_PCSamplelowword">
                Bits [31:0]
              </h4>
              <p>PC Sample low word. EDPCSRlo, bits[31:0] of the sampled instruction address value. The translation regime that EDPCSR samples is determined by <a href="ext-edvidsr.html">EDVIDSR</a>.{NS,E2,E3}.</p>
            
              <ul>
                <li>
                  For a read of EDPCSR[31:0] from the memory-mapped interface, if EDLSR.SLK == 1, meaning the <span class="arm-defined-word">OPTIONAL</span> Software Lock is locked, then the access has no side-effects.
                </li>
                <li>
                  In any other cases, EDPCSR[31:0] has the side-effect of indirectly writing to EDPCSRhi, <a href="ext-edcidsr.html">EDCIDSR</a>, and <a href="ext-edvidsr.html">EDVIDSR</a>:<ul><li>If the PE is in Debug state, or PC Sample-based profiling is prohibited, EDPCSRlo reads as <span class="hexnumber">0xFFFFFFFF</span>, and EDPCSRhi, <a href="ext-edcidsr.html">EDCIDSR</a>, and <a href="ext-edvidsr.html">EDVIDSR</a> become <span class="arm-defined-word">UNKNOWN</span>.</li><li>If the PE is in Reset state, the sampled value is <span class="arm-defined-word">UNKNOWN</span> and EDPCSRhi, <a href="ext-edcidsr.html">EDCIDSR</a>, and <a href="ext-edvidsr.html">EDVIDSR</a> become <span class="arm-defined-word">UNKNOWN</span>.</li><li>If no instruction has been retired since the PE left Reset state, Debug state, or a state where Non-invasive debug is not permitted, the sampled value is <span class="arm-defined-word">UNKNOWN</span>, and EDPCSRhi, <a href="ext-edcidsr.html">EDCIDSR</a>, and <a href="ext-edvidsr.html">EDVIDSR</a> become <span class="arm-defined-word">UNKNOWN</span>.</li></ul>
                </li>
              </ul>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h3>When ARMv8.1-VHE is implemented and EDSCR.SC2 == 1:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#ARMv8.1-VHEisimplementedandEDSCR.SC21_NS">NS</a></td><td class="lr" colspan="2"><a href="#ARMv8.1-VHEisimplementedandEDSCR.SC21_EL">EL</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="24"><a href="#ARMv8.1-VHEisimplementedandEDSCR.SC21_">PC Sample high word, EDPCSRhi</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#ARMv8.1-VHEisimplementedandEDSCR.SC21_">PC Sample low word</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><h4 id="ARMv8.1-VHEisimplementedandEDSCR.SC21_NS">NS, bit [63]
              </h4>
              <p>Non-secure state sample. Indicates the Security state that is associated with the most recent EDPCSR sample or, when it is read as a single atomic 64-bit read, the current EDPCSR sample. The translation regime that EDPCSR samples is determined by EDPCSR.{NS,EL}.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="ARMv8.1-VHEisimplementedandEDSCR.SC21_EL">EL, bits [62:61]
                  </h4>
              <p>Exception level status sample. Indicates the Exception level that is associated with the most recent EDPCSR sample or, when it is read as a single atomic 64-bit read, the current EDPCSR sample. The translation regime that EDPCSR samples is determined by EDPCSR.{NS,EL}.</p>
            <table class="valuetable"><tr><th>EL</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Sample is from EL0.</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Sample is from EL1.</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Sample is from EL2.</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Sample is from EL3.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="ARMv8.1-VHEisimplementedandEDSCR.SC21_0">
                Bits [60:56]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="ARMv8.1-VHEisimplementedandEDSCR.SC21_PCSamplehighword,EDPCSRhi">
                Bits [55:32]
              </h4>
              <p>PC Sample high word, EDPCSRhi. Bits [55:32] of the sampled instruction address value. The translation regime that EDPCSR samples is determined by EDPCSR.{NS,EL}.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="ARMv8.1-VHEisimplementedandEDSCR.SC21_PCSamplelowword">
                Bits [31:0]
              </h4>
              <p>PC Sample low word. EDPCSRlo, bits[31:0] of the sampled instruction address value. The translation regime that EDPCSR samples is determined by <a href="ext-edvidsr.html">EDVIDSR</a>.{NS,E2,E3}.</p>
            
              <ul>
                <li>
                  For a read of EDPCSR[31:0] from the memory-mapped interface, if EDLSR.SLK == 1, meaning the <span class="arm-defined-word">OPTIONAL</span> Software Lock is locked, then the access has no side-effects.
                </li>
                <li>
                  In any other cases, EDPCSR[31:0] has the side-effect of indirectly writing to EDPCSRhi, <a href="ext-edcidsr.html">EDCIDSR</a>, and <a href="ext-edvidsr.html">EDVIDSR</a>:<ul><li>If the PE is in Debug state, or PC Sample-based profiling is prohibited, EDPCSRlo reads as <span class="hexnumber">0xFFFFFFFF</span>, and EDPCSRhi, <a href="ext-edcidsr.html">EDCIDSR</a>, and <a href="ext-edvidsr.html">EDVIDSR</a> become <span class="arm-defined-word">UNKNOWN</span>.</li><li>If the PE is in Reset state, the sampled value is <span class="arm-defined-word">UNKNOWN</span> and EDPCSRhi, <a href="ext-edcidsr.html">EDCIDSR</a>, and <a href="ext-edvidsr.html">EDVIDSR</a> become <span class="arm-defined-word">UNKNOWN</span>.</li><li>If no instruction has been retired since the PE left Reset state, Debug state, or a state where Non-invasive debug is not permitted, the sampled value is <span class="arm-defined-word">UNKNOWN</span>, and EDPCSRhi, <a href="ext-edcidsr.html">EDCIDSR</a>, and <a href="ext-edvidsr.html">EDVIDSR</a> become <span class="arm-defined-word">UNKNOWN</span>.</li></ul>
                </li>
              </ul>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h2>Accessing the EDPCSR</h2><p>EDPCSR[31:0]
       can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>Debug</td><td>
          <span class="hexnumber">0x0A0</span>
        </td></tr></table><p>EDPCSR[63:32]
       can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>Debug</td><td>
          <span class="hexnumber">0x0AC</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
