<!DOCTYPE html> <html><head>
		<title>Verilog</title>
		<base href="../">
		<meta id="root-path" root-path="../">
		<meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes, minimum-scale=1.0, maximum-scale=5.0">
		<meta charset="UTF-8">
		<meta name="description" content="study - Verilog">
		<meta property="og:title" content="Verilog">
		<meta property="og:description" content="study - Verilog">
		<meta property="og:type" content="website">
		<meta property="og:url" content="verilog/verilog.html">
		<meta property="og:image" content="verilog\module\img\dff_module.png">
		<meta property="og:site_name" content="study">
		<script async="" id="webpage-script" src="lib/scripts/webpage.js" onload="this.onload=null;this.setAttribute(&quot;loaded&quot;, &quot;true&quot;)"></script><script type="module" async="" id="graph-view-script" src="lib/scripts/graph-view.js"></script><script async="" id="graph-wasm-script" src="lib/scripts/graph-wasm.js" onload="this.onload=null;this.setAttribute(&quot;loaded&quot;, &quot;true&quot;)"></script><script async="" id="graph-render-worker-script" src="lib/scripts/graph-render-worker.js" onload="this.onload=null;this.setAttribute(&quot;loaded&quot;, &quot;true&quot;)"></script><script async="" id="tinycolor-script" src="lib/scripts/tinycolor.js" onload="this.onload=null;this.setAttribute(&quot;loaded&quot;, &quot;true&quot;)"></script><script async="" id="pixi-script" src="lib/scripts/pixi.js" onload="this.onload=null;this.setAttribute(&quot;loaded&quot;, &quot;true&quot;)"></script><script async="" id="minisearch-script" src="lib/scripts/minisearch.js" onload="this.onload=null;this.setAttribute(&quot;loaded&quot;, &quot;true&quot;)"></script><link rel="icon" href="lib/media/favicon.png"><script async="" id="graph-data-script" src="lib/scripts/graph-data.js" onload="this.onload=null;this.setAttribute(&quot;loaded&quot;, &quot;true&quot;)"></script><style>body{--line-width:40em;--line-width-adaptive:40em;--file-line-width:40em;--sidebar-width:min(20em, 80vw);--collapse-arrow-size:11px;--tree-horizontal-spacing:0.6em;--tree-vertical-spacing:0.6em;--sidebar-margin:12px}.sidebar{height:100%;min-width:calc(var(--sidebar-width) + var(--divider-width-hover));max-width:calc(var(--sidebar-width) + var(--divider-width-hover));font-size:14px;z-index:10;position:relative;overflow:hidden;transition:min-width ease-in-out,max-width ease-in-out;transition-duration:.2s;contain:size}.sidebar-left{left:0}.sidebar-right{right:0}.sidebar.is-collapsed{min-width:0;max-width:0}body.floating-sidebars .sidebar{position:absolute}.sidebar-content{height:100%;min-width:calc(var(--sidebar-width) - var(--divider-width-hover));top:0;padding:var(--sidebar-margin);padding-top:4em;line-height:var(--line-height-tight);background-color:var(--background-secondary);transition:background-color,border-right,border-left,box-shadow;transition-duration:var(--color-fade-speed);transition-timing-function:ease-in-out;position:absolute;display:flex;flex-direction:column}.sidebar:not(.is-collapsed) .sidebar-content{min-width:calc(max(100%,var(--sidebar-width)) - 3px);max-width:calc(max(100%,var(--sidebar-width)) - 3px)}.sidebar-left .sidebar-content{left:0;border-top-right-radius:var(--radius-l);border-bottom-right-radius:var(--radius-l)}.sidebar-right .sidebar-content{right:0;border-top-left-radius:var(--radius-l);border-bottom-left-radius:var(--radius-l)}.sidebar:has(.sidebar-content:empty):has(.topbar-content:empty){display:none}.sidebar-topbar{height:2em;width:var(--sidebar-width);top:var(--sidebar-margin);padding-inline:var(--sidebar-margin);z-index:1;position:fixed;display:flex;align-items:center;transition:width ease-in-out;transition-duration:inherit}.sidebar.is-collapsed .sidebar-topbar{width:calc(2.3em + var(--sidebar-margin) * 2)}.sidebar .sidebar-topbar.is-collapsed{width:0}.sidebar-left .sidebar-topbar{left:0}.sidebar-right .sidebar-topbar{right:0}.topbar-content{overflow:hidden;overflow:clip;width:100%;height:100%;display:flex;align-items:center;transition:inherit}.sidebar.is-collapsed .topbar-content{width:0;transition:inherit}.clickable-icon.sidebar-collapse-icon{background-color:transparent;color:var(--icon-color-focused);padding:0!important;margin:0!important;height:100%!important;width:2.3em!important;margin-inline:0.14em!important;position:absolute}.sidebar-left .clickable-icon.sidebar-collapse-icon{transform:rotateY(180deg);right:var(--sidebar-margin)}.sidebar-right .clickable-icon.sidebar-collapse-icon{transform:rotateY(180deg);left:var(--sidebar-margin)}.clickable-icon.sidebar-collapse-icon svg.svg-icon{width:100%;height:100%}.sidebar-section-header{margin:0 0 1em 0;text-transform:uppercase;letter-spacing:.06em;font-weight:600}body{transition:background-color var(--color-fade-speed) ease-in-out}.webpage-container{display:flex;flex-direction:row;height:100%;width:100%;align-items:stretch;justify-content:center}.document-container{opacity:1;flex-basis:100%;max-width:100%;width:100%;height:100%;display:flex;flex-direction:column;align-items:center;transition:opacity .2s ease-in-out;contain:inline-size}.hide{opacity:0;transition:opacity .2s ease-in-out}.document-container>.markdown-preview-view{margin:var(--sidebar-margin);margin-bottom:0;width:100%;width:-webkit-fill-available;width:-moz-available;width:fill-available;background-color:var(--background-primary);transition:background-color var(--color-fade-speed) ease-in-out;border-top-right-radius:var(--window-radius,var(--radius-m));border-top-left-radius:var(--window-radius,var(--radius-m));overflow-x:hidden!important;overflow-y:auto!important;display:flex!important;flex-direction:column!important;align-items:center!important;contain:inline-size}.document-container>.markdown-preview-view>.markdown-preview-sizer{padding-bottom:80vh!important;width:100%!important;max-width:var(--line-width)!important;flex-basis:var(--line-width)!important;transition:background-color var(--color-fade-speed) ease-in-out;contain:inline-size}.markdown-rendered img:not([width]),.view-content img:not([width]){max-width:100%;outline:0}.document-container>.view-content.embed{display:flex;padding:1em;height:100%;width:100%;align-items:center;justify-content:center}.document-container>.view-content.embed>*{max-width:100%;max-height:100%;object-fit:contain}:has(> :is(.math,table)){overflow-x:auto!important}.document-container>.view-content{overflow-x:auto;contain:content;padding:0;margin:0;height:100%}.scroll-highlight{position:absolute;width:100%;height:100%;pointer-events:none;z-index:1000;background-color:hsla(var(--color-accent-hsl),.25);opacity:0;padding:1em;inset:50%;translate:-50% -50%;border-radius:var(--radius-s)}</style><script defer="">async function loadIncludes(){if("file:"!=location.protocol){let e=document.querySelectorAll("include");for(let t=0;t<e.length;t++){let o=e[t],l=o.getAttribute("src");try{const e=await fetch(l);if(!e.ok){console.log("Could not include file: "+l),o?.remove();continue}let t=await e.text(),n=document.createRange().createContextualFragment(t),i=Array.from(n.children);for(let e of i)e.classList.add("hide"),e.style.transition="opacity 0.5s ease-in-out",setTimeout((()=>{e.classList.remove("hide")}),10);o.before(n),o.remove(),console.log("Included file: "+l)}catch(e){o?.remove(),console.log("Could not include file: "+l,e);continue}}}else{if(document.querySelectorAll("include").length>0){var e=document.createElement("div");e.id="error",e.textContent="Web server exports must be hosted on an http / web server to be viewed correctly.",e.style.position="fixed",e.style.top="50%",e.style.left="50%",e.style.transform="translate(-50%, -50%)",e.style.fontSize="1.5em",e.style.fontWeight="bold",e.style.textAlign="center",document.body.appendChild(e),document.querySelector(".document-container")?.classList.remove("hide")}}}document.addEventListener("DOMContentLoaded",(()=>{loadIncludes()}));let isFileProtocol="file:"==location.protocol;function waitLoadScripts(e,t){let o=e.map((e=>document.getElementById(e+"-script"))),l=0;!function e(){let n=o[l];l++,n&&"true"!=n.getAttribute("loaded")||l<o.length&&e(),l<o.length?n.addEventListener("load",e):t()}()}</script><link rel="stylesheet" href="lib/styles/obsidian.css"><link rel="stylesheet" href="lib/styles/theme.css"><link rel="preload" href="lib/styles/global-variable-styles.css" as="style" onload="this.onload=null;this.rel='stylesheet'"><noscript><link rel="stylesheet" href="lib/styles/global-variable-styles.css"></noscript><link rel="preload" href="lib/styles/main-styles.css" as="style" onload="this.onload=null;this.rel='stylesheet'"><noscript><link rel="stylesheet" href="lib/styles/main-styles.css"></noscript></head><body class="publish css-settings-manager theme-light show-inline-title show-ribbon"><script defer="">let theme=localStorage.getItem("theme")||(window.matchMedia("(prefers-color-scheme: dark)").matches?"dark":"light");"dark"==theme?(document.body.classList.add("theme-dark"),document.body.classList.remove("theme-light")):(document.body.classList.add("theme-light"),document.body.classList.remove("theme-dark")),window.innerWidth<480?document.body.classList.add("is-phone"):window.innerWidth<768?document.body.classList.add("is-tablet"):window.innerWidth<1024?document.body.classList.add("is-small-screen"):document.body.classList.add("is-large-screen")</script><div class="webpage-container workspace"><div class="sidebar-left sidebar"><div class="sidebar-handle"></div><div class="sidebar-topbar"><div class="topbar-content"><label class="theme-toggle-container" for="theme_toggle"><input class="theme-toggle-input" type="checkbox" id="theme_toggle"><div class="toggle-background"></div></label></div><div class="clickable-icon sidebar-collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="100%" height="100%" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="3" stroke-linecap="round" stroke-linejoin="round" class="svg-icon"><path d="M21 3H3C1.89543 3 1 3.89543 1 5V19C1 20.1046 1.89543 21 3 21H21C22.1046 21 23 20.1046 23 19V5C23 3.89543 22.1046 3 21 3Z"></path><path d="M10 4V20"></path><path d="M4 7H7"></path><path d="M4 10H7"></path><path d="M4 13H7"></path></svg></div></div><div class="sidebar-content"><div class="search-input-container"><input enterkeyhint="search" type="search" spellcheck="false" placeholder="Search..."><div class="search-input-clear-button" aria-label="Clear search"></div></div><include src="lib/html/file-tree.html"></include></div><script defer="">let ls = document.querySelector(".sidebar-left"); ls.classList.add("is-collapsed"); if (window.innerWidth > 768) ls.classList.remove("is-collapsed"); ls.style.setProperty("--sidebar-width", localStorage.getItem("sidebar-left-width"));</script></div><div class="document-container markdown-reading-view hide"><div class="view-content"><style id="MJX-CHTML-styles">mjx-c.mjx-c3B::before { padding: 0.43em 0.278em 0.194em 0px; content: ";"; }
mjx-c.mjx-c226A::before { padding: 0.568em 1em 0.067em 0px; content: "≪"; }
mjx-c.mjx-c1D467.TEX-I::before { padding: 0.442em 0.465em 0.011em 0px; content: "z"; }
mjx-c.mjx-c1D444.TEX-I::before { padding: 0.704em 0.791em 0.194em 0px; content: "Q"; }
mjx-c.mjx-c2308::before { padding: 0.75em 0.444em 0.25em 0px; content: "⌈"; }
mjx-c.mjx-c2309::before { padding: 0.75em 0.444em 0.25em 0px; content: "⌉"; }
mjx-munder { display: inline-block; text-align: left; }
mjx-over { text-align: left; }
mjx-munder:not([limits="false"]) { display: inline-table; }
mjx-munder > mjx-row { text-align: left; }
mjx-under { padding-bottom: 0.1em; }
mjx-stretchy-h.mjx-c23DF mjx-beg mjx-c::before { content: ""; padding: 0.32em 0px 0.2em; }
mjx-stretchy-h.mjx-c23DF mjx-ext mjx-c::before { content: ""; padding: 0.32em 0px 0.2em; }
mjx-stretchy-h.mjx-c23DF mjx-end mjx-c::before { content: ""; padding: 0.32em 0px 0.2em; }
mjx-stretchy-h.mjx-c23DF mjx-mid mjx-c::before { content: ""; padding: 0.32em 0px 0.2em; }
mjx-stretchy-h.mjx-c23DF > mjx-ext { width: 50%; }
mjx-c.mjx-c22EF::before { padding: 0.31em 1.172em 0px 0px; content: "⋯"; }
mjx-c.mjx-c2026::before { padding: 0.12em 1.172em 0px 0px; content: "…"; }
mjx-c.mjx-c4F::before { padding: 0.705em 0.778em 0.022em 0px; content: "O"; }
mjx-c.mjx-c52::before { padding: 0.683em 0.736em 0.022em 0px; content: "R"; }
mjx-c.mjx-c2295::before { padding: 0.583em 0.778em 0.083em 0px; content: "⊕"; }
mjx-mtable { display: inline-block; text-align: center; vertical-align: 0.25em; position: relative; box-sizing: border-box; border-spacing: 0px; border-collapse: collapse; }
mjx-mstyle[size="s"] mjx-mtable { vertical-align: 0.354em; }
mjx-labels { position: absolute; left: 0px; top: 0px; }
mjx-table { display: inline-block; vertical-align: -0.5ex; box-sizing: border-box; }
mjx-table > mjx-itable { vertical-align: middle; text-align: left; box-sizing: border-box; }
mjx-labels > mjx-itable { position: absolute; top: 0px; }
mjx-mtable[justify="left"] { text-align: left; }
mjx-mtable[justify="right"] { text-align: right; }
mjx-mtable[justify="left"][side="left"] { padding-right: 0px !important; }
mjx-mtable[justify="left"][side="right"] { padding-left: 0px !important; }
mjx-mtable[justify="right"][side="left"] { padding-right: 0px !important; }
mjx-mtable[justify="right"][side="right"] { padding-left: 0px !important; }
mjx-mtable[align] { vertical-align: baseline; }
mjx-mtable[align="top"] > mjx-table { vertical-align: top; }
mjx-mtable[align="bottom"] > mjx-table { vertical-align: bottom; }
mjx-mtable[side="right"] mjx-labels { min-width: 100%; }
mjx-mtr { display: table-row; text-align: left; }
mjx-mtr[rowalign="top"] > mjx-mtd { vertical-align: top; }
mjx-mtr[rowalign="center"] > mjx-mtd { vertical-align: middle; }
mjx-mtr[rowalign="bottom"] > mjx-mtd { vertical-align: bottom; }
mjx-mtr[rowalign="baseline"] > mjx-mtd { vertical-align: baseline; }
mjx-mtr[rowalign="axis"] > mjx-mtd { vertical-align: 0.25em; }
mjx-mtd { display: table-cell; text-align: center; padding: 0.215em 0.4em; }
mjx-mtd:first-child { padding-left: 0px; }
mjx-mtd:last-child { padding-right: 0px; }
mjx-mtable > * > mjx-itable > :first-child > mjx-mtd { padding-top: 0px; }
mjx-mtable > * > mjx-itable > :last-child > mjx-mtd { padding-bottom: 0px; }
mjx-tstrut { display: inline-block; height: 1em; vertical-align: -0.25em; }
mjx-labels[align="left"] > mjx-mtr > mjx-mtd { text-align: left; }
mjx-labels[align="right"] > mjx-mtr > mjx-mtd { text-align: right; }
mjx-mtd[extra] { padding: 0px; }
mjx-mtd[rowalign="top"] { vertical-align: top; }
mjx-mtd[rowalign="center"] { vertical-align: middle; }
mjx-mtd[rowalign="bottom"] { vertical-align: bottom; }
mjx-mtd[rowalign="baseline"] { vertical-align: baseline; }
mjx-mtd[rowalign="axis"] { vertical-align: 0.25em; }
mjx-c.mjx-c4D::before { padding: 0.683em 0.917em 0px 0px; content: "M"; }
mjx-c.mjx-c49::before { padding: 0.683em 0.361em 0px 0px; content: "I"; }
mjx-c.mjx-c78::before { padding: 0.431em 0.528em 0px 0px; content: "x"; }
mjx-c.mjx-c42::before { padding: 0.683em 0.708em 0px 0px; content: "B"; }
mjx-c.mjx-c2211.TEX-S2::before { padding: 0.95em 1.444em 0.45em 0px; content: "∑"; }
mjx-c.mjx-c2211.TEX-S1::before { padding: 0.75em 1.056em 0.25em 0px; content: "∑"; }
mjx-c.mjx-c1D440.TEX-I::before { padding: 0.683em 1.051em 0px 0px; content: "M"; }
mjx-c.mjx-c220F.TEX-S2::before { padding: 0.95em 1.278em 0.45em 0px; content: "∏"; }
mjx-c.mjx-c220F.TEX-S1::before { padding: 0.75em 0.944em 0.25em 0px; content: "∏"; }
mjx-c.mjx-c1D43A.TEX-I::before { padding: 0.705em 0.786em 0.022em 0px; content: "G"; }
mjx-c.mjx-c1D44D.TEX-I::before { padding: 0.683em 0.723em 0px 0px; content: "Z"; }
mjx-mover { display: inline-block; text-align: left; }
mjx-mover:not([limits="false"]) { padding-top: 0.1em; }
mjx-mover:not([limits="false"]) > * { display: block; text-align: left; }
.mjx-stretched mjx-c.mjx-c2013::before { content: "–"; }
mjx-stretchy-h.mjx-c2013 mjx-ext mjx-c::before { content: "–"; padding: 0.285em 0px 0px; }
mjx-c.mjx-cAF::before { padding: 0.59em 0.5em 0px 0px; content: "¯"; }
mjx-c.mjx-c2192::before { padding: 0.511em 1em 0.011em 0px; content: "→"; }
mjx-c.mjx-c5F::before { padding: 0px 0.5em 0.062em 0px; content: "_"; }
mjx-c.mjx-c1D44C.TEX-I::before { padding: 0.683em 0.763em 0px 0px; content: "Y"; }
mjx-c.mjx-c2032::before { padding: 0.56em 0.275em 0px 0px; content: "′"; }
mjx-c.mjx-c4C::before { padding: 0.683em 0.625em 0px 0px; content: "L"; }
mjx-c.mjx-c1D44B.TEX-I::before { padding: 0.683em 0.852em 0px 0px; content: "X"; }
mjx-c.mjx-c44::before { padding: 0.683em 0.764em 0px 0px; content: "D"; }
mjx-c.mjx-c6B::before { padding: 0.694em 0.528em 0px 0px; content: "k"; }
mjx-c.mjx-c3A::before { padding: 0.43em 0.278em 0px 0px; content: ":"; }
mjx-c.mjx-c1D43F.TEX-I::before { padding: 0.683em 0.681em 0px 0px; content: "L"; }
mjx-c.mjx-c1D448.TEX-I::before { padding: 0.683em 0.767em 0.022em 0px; content: "U"; }
mjx-c.mjx-c70::before { padding: 0.442em 0.556em 0.194em 0px; content: "p"; }
mjx-c.mjx-c53::before { padding: 0.705em 0.556em 0.022em 0px; content: "S"; }
mjx-c.mjx-c64::before { padding: 0.694em 0.556em 0.011em 0px; content: "d"; }
mjx-c.mjx-c77::before { padding: 0.431em 0.722em 0.011em 0px; content: "w"; }
mjx-c.mjx-c55::before { padding: 0.683em 0.75em 0.022em 0px; content: "U"; }
mjx-c.mjx-c41::before { padding: 0.716em 0.75em 0px 0px; content: "A"; }
mjx-c.mjx-c4E::before { padding: 0.683em 0.75em 0px 0px; content: "N"; }
mjx-c.mjx-c75::before { padding: 0.442em 0.556em 0.011em 0px; content: "u"; }
mjx-c.mjx-c76::before { padding: 0.431em 0.528em 0.011em 0px; content: "v"; }
mjx-c.mjx-c54::before { padding: 0.677em 0.722em 0px 0px; content: "T"; }
mjx-c.mjx-c1D70B.TEX-I::before { padding: 0.431em 0.57em 0.011em 0px; content: "π"; }
mjx-c.mjx-cF7::before { padding: 0.537em 0.778em 0.036em 0px; content: "÷"; }
mjx-c.mjx-c3F::before { padding: 0.705em 0.472em 0px 0px; content: "?"; }
mjx-c.mjx-c1D443.TEX-I::before { padding: 0.683em 0.751em 0px 0px; content: "P"; }
mjx-c.mjx-c210E.TEX-I::before { padding: 0.694em 0.576em 0.011em 0px; content: "h"; }
mjx-c.mjx-c24::before { padding: 0.75em 0.5em 0.056em 0px; content: "$"; }
mjx-c.mjx-c25::before { padding: 0.75em 0.833em 0.056em 0px; content: "%"; }
mjx-c.mjx-c1D464.TEX-I::before { padding: 0.443em 0.716em 0.011em 0px; content: "w"; }
mjx-c.mjx-c1D43B.TEX-I::before { padding: 0.683em 0.888em 0px 0px; content: "H"; }
mjx-c.mjx-c2217::before { padding: 0.465em 0.5em 0px 0px; content: "∗"; }
mjx-mspace { display: inline-block; text-align: left; }
mjx-c.mjx-c27F9::before { padding: 0.525em 1.638em 0.024em 0px; content: "⟹"; }
mjx-c.mjx-c2126::before { padding: 0.704em 0.722em 0px 0px; content: "Ω"; }
mjx-c.mjx-c2013::before { padding: 0.285em 0.5em 0px 0px; content: "–"; }
mjx-c.mjx-c2C::before { padding: 0.121em 0.278em 0.194em 0px; content: ","; }
mjx-c.mjx-c1D6FF.TEX-I::before { padding: 0.717em 0.444em 0.01em 0px; content: "δ"; }
mjx-c.mjx-c1D44F.TEX-I::before { padding: 0.694em 0.429em 0.011em 0px; content: "b"; }
mjx-c.mjx-c2061::before { padding: 0px; content: ""; }
mjx-c.mjx-c36::before { padding: 0.666em 0.5em 0.022em 0px; content: "6"; }
mjx-c.mjx-c1D43E.TEX-I::before { padding: 0.683em 0.889em 0px 0px; content: "K"; }
mjx-c.mjx-c1D44A.TEX-I::before { padding: 0.683em 1.048em 0.022em 0px; content: "W"; }
mjx-c.mjx-c1D436.TEX-I::before { padding: 0.705em 0.76em 0.022em 0px; content: "C"; }
mjx-c.mjx-c1D457.TEX-I::before { padding: 0.661em 0.412em 0.204em 0px; content: "j"; }
mjx-c.mjx-c28.TEX-S3::before { padding: 1.45em 0.736em 0.949em 0px; content: "("; }
mjx-c.mjx-c29.TEX-S3::before { padding: 1.45em 0.736em 0.949em 0px; content: ")"; }
mjx-c.mjx-c1D446.TEX-I::before { padding: 0.705em 0.645em 0.022em 0px; content: "S"; }
mjx-c.mjx-c5B::before { padding: 0.75em 0.278em 0.25em 0px; content: "["; }
mjx-c.mjx-c5D::before { padding: 0.75em 0.278em 0.25em 0px; content: "]"; }
mjx-c.mjx-c2264::before { padding: 0.636em 0.778em 0.138em 0px; content: "≤"; }
mjx-c.mjx-c39::before { padding: 0.666em 0.5em 0.022em 0px; content: "9"; }
mjx-c.mjx-c1D439.TEX-I::before { padding: 0.68em 0.749em 0px 0px; content: "F"; }
mjx-c.mjx-c1D453.TEX-I::before { padding: 0.705em 0.55em 0.205em 0px; content: "f"; }
mjx-msubsup { display: inline-block; text-align: left; }
mjx-script { display: inline-block; padding-right: 0.05em; padding-left: 0.033em; }
mjx-script > mjx-spacer { display: block; }
mjx-c.mjx-c22C5::before { padding: 0.31em 0.278em 0px 0px; content: "⋅"; }
mjx-c.mjx-c1D441.TEX-I::before { padding: 0.683em 0.888em 0px 0px; content: "N"; }
mjx-c.mjx-c1D437.TEX-I::before { padding: 0.683em 0.828em 0px 0px; content: "D"; }
mjx-c.mjx-c6A::before { padding: 0.669em 0.306em 0.205em 0px; content: "j"; }
mjx-c.mjx-c221A.TEX-S1::before { padding: 0.85em 1.02em 0.35em 0px; content: "√"; }
mjx-c.mjx-c1D454.TEX-I::before { padding: 0.442em 0.477em 0.205em 0px; content: "g"; }
mjx-c.mjx-c1D458.TEX-I::before { padding: 0.694em 0.521em 0.011em 0px; content: "k"; }
mjx-c.mjx-c2E::before { padding: 0.12em 0.278em 0px 0px; content: "."; }
mjx-c.mjx-c37::before { padding: 0.676em 0.5em 0.022em 0px; content: "7"; }
mjx-c.mjx-c226B::before { padding: 0.567em 1em 0.067em 0px; content: "≫"; }
mjx-c.mjx-c221A.TEX-S2::before { padding: 1.15em 1.02em 0.65em 0px; content: "√"; }
mjx-c.mjx-c43::before { padding: 0.705em 0.722em 0.021em 0px; content: "C"; }
mjx-c.mjx-c1D70C.TEX-I::before { padding: 0.442em 0.517em 0.216em 0px; content: "ρ"; }
mjx-c.mjx-c1D445.TEX-I::before { padding: 0.683em 0.759em 0.021em 0px; content: "R"; }
mjx-c.mjx-cD7::before { padding: 0.491em 0.778em 0px 0px; content: "×"; }
mjx-mrow { display: inline-block; text-align: left; }
mjx-c.mjx-c1D449.TEX-I::before { padding: 0.683em 0.769em 0.022em 0px; content: "V"; }
mjx-c.mjx-c1D465.TEX-I::before { padding: 0.442em 0.572em 0.011em 0px; content: "x"; }
mjx-c.mjx-c1D442.TEX-I::before { padding: 0.704em 0.763em 0.022em 0px; content: "O"; }
mjx-c.mjx-c1D43D.TEX-I::before { padding: 0.683em 0.633em 0.022em 0px; content: "J"; }
mjx-c.mjx-c1D43C.TEX-I::before { padding: 0.683em 0.504em 0px 0px; content: "I"; }
mjx-c.mjx-cA0::before { padding: 0px 0.25em 0px 0px; content: " "; }
mjx-c.mjx-c56::before { padding: 0.683em 0.75em 0.022em 0px; content: "V"; }
mjx-c.mjx-c2D::before { padding: 0.252em 0.333em 0px 0px; content: "-"; }
mjx-c.mjx-c2248::before { padding: 0.483em 0.778em 0px 0px; content: "≈"; }
mjx-c.mjx-c1D45C.TEX-I::before { padding: 0.441em 0.485em 0.011em 0px; content: "o"; }
mjx-c.mjx-c1D459.TEX-I::before { padding: 0.694em 0.298em 0.011em 0px; content: "l"; }
mjx-c.mjx-c1D456.TEX-I::before { padding: 0.661em 0.345em 0.011em 0px; content: "i"; }
mjx-c.mjx-c1D45A.TEX-I::before { padding: 0.442em 0.878em 0.011em 0px; content: "m"; }
mjx-c.mjx-c1D462.TEX-I::before { padding: 0.442em 0.572em 0.011em 0px; content: "u"; }
mjx-c.mjx-c1D45F.TEX-I::before { padding: 0.442em 0.451em 0.011em 0px; content: "r"; }
mjx-c.mjx-c1D466.TEX-I::before { padding: 0.442em 0.49em 0.205em 0px; content: "y"; }
mjx-c.mjx-c2B::before { padding: 0.583em 0.778em 0.082em 0px; content: "+"; }
mjx-c.mjx-c1D450.TEX-I::before { padding: 0.442em 0.433em 0.011em 0px; content: "c"; }
mjx-c.mjx-c1D452.TEX-I::before { padding: 0.442em 0.466em 0.011em 0px; content: "e"; }
mjx-c.mjx-c1D447.TEX-I::before { padding: 0.677em 0.704em 0px 0px; content: "T"; }
mjx-mfrac { display: inline-block; text-align: left; }
mjx-frac { display: inline-block; vertical-align: 0.17em; padding: 0px 0.22em; }
mjx-frac[type="d"] { vertical-align: 0.04em; }
mjx-frac[delims] { padding: 0px 0.1em; }
mjx-frac[atop] { padding: 0px 0.12em; }
mjx-frac[atop][delims] { padding: 0px; }
mjx-dtable { display: inline-table; width: 100%; }
mjx-dtable > * { font-size: 2000%; }
mjx-dbox { display: block; font-size: 5%; }
mjx-num { display: block; text-align: center; }
mjx-den { display: block; text-align: center; }
mjx-mfrac[bevelled] > mjx-num { display: inline-block; }
mjx-mfrac[bevelled] > mjx-den { display: inline-block; }
mjx-den[align="right"], mjx-num[align="right"] { text-align: right; }
mjx-den[align="left"], mjx-num[align="left"] { text-align: left; }
mjx-nstrut { display: inline-block; height: 0.054em; width: 0px; vertical-align: -0.054em; }
mjx-nstrut[type="d"] { height: 0.217em; vertical-align: -0.217em; }
mjx-dstrut { display: inline-block; height: 0.505em; width: 0px; }
mjx-dstrut[type="d"] { height: 0.726em; }
mjx-line { display: block; box-sizing: border-box; min-height: 1px; height: 0.06em; border-top: 0.06em solid; margin: 0.06em -0.1em; overflow: hidden; }
mjx-line[type="d"] { margin: 0.18em -0.1em; }
mjx-c.mjx-c35::before { padding: 0.666em 0.5em 0.022em 0px; content: "5"; }
mjx-c.mjx-c38::before { padding: 0.666em 0.5em 0.022em 0px; content: "8"; }
mjx-msup { display: inline-block; text-align: left; }
mjx-mn { display: inline-block; text-align: left; }
mjx-texatom { display: inline-block; text-align: left; }
mjx-msqrt { display: inline-block; text-align: left; }
mjx-root { display: inline-block; white-space: nowrap; }
mjx-surd { display: inline-block; vertical-align: top; }
mjx-sqrt { display: inline-block; padding-top: 0.07em; }
mjx-sqrt > mjx-box { border-top: 0.07em solid; }
mjx-sqrt.mjx-tall > mjx-box { padding-left: 0.3em; margin-left: -0.3em; }
mjx-c.mjx-c1D438.TEX-I::before { padding: 0.68em 0.764em 0px 0px; content: "E"; }
mjx-c.mjx-c3C::before { padding: 0.54em 0.778em 0.04em 0px; content: "<"; }
mjx-c.mjx-c31::before { padding: 0.666em 0.5em 0px 0px; content: "1"; }
mjx-c.mjx-c30::before { padding: 0.666em 0.5em 0.022em 0px; content: "0"; }
mjx-c.mjx-c33::before { padding: 0.665em 0.5em 0.022em 0px; content: "3"; }
mjx-c.mjx-c1D463.TEX-I::before { padding: 0.443em 0.485em 0.011em 0px; content: "v"; }
mjx-c.mjx-c1D451.TEX-I::before { padding: 0.694em 0.52em 0.01em 0px; content: "d"; }
mjx-c.mjx-c34::before { padding: 0.677em 0.5em 0px 0px; content: "4"; }
mjx-c.mjx-c221D::before { padding: 0.442em 0.778em 0.011em 0px; content: "∝"; }
mjx-c.mjx-c2212::before { padding: 0.583em 0.778em 0.082em 0px; content: "−"; }
mjx-c.mjx-c2F::before { padding: 0.75em 0.5em 0.25em 0px; content: "/"; }
mjx-c.mjx-c32::before { padding: 0.666em 0.5em 0px 0px; content: "2"; }
mjx-c.mjx-c1D434.TEX-I::before { padding: 0.716em 0.75em 0px 0px; content: "A"; }
mjx-c.mjx-c221A::before { padding: 0.8em 0.853em 0.2em 0px; content: "√"; }
mjx-c.mjx-c3E::before { padding: 0.54em 0.778em 0.04em 0px; content: ">"; }
mjx-c.mjx-c1D435.TEX-I::before { padding: 0.683em 0.759em 0px 0px; content: "B"; }
mjx-c.mjx-c1D460.TEX-I::before { padding: 0.442em 0.469em 0.01em 0px; content: "s"; }
mjx-c.mjx-c1D44E.TEX-I::before { padding: 0.441em 0.529em 0.01em 0px; content: "a"; }
mjx-c.mjx-c1D461.TEX-I::before { padding: 0.626em 0.361em 0.011em 0px; content: "t"; }
mjx-container[jax="CHTML"] { line-height: 0; }
mjx-container [space="1"] { margin-left: 0.111em; }
mjx-container [space="2"] { margin-left: 0.167em; }
mjx-container [space="3"] { margin-left: 0.222em; }
mjx-container [space="4"] { margin-left: 0.278em; }
mjx-container [space="5"] { margin-left: 0.333em; }
mjx-container [rspace="1"] { margin-right: 0.111em; }
mjx-container [rspace="2"] { margin-right: 0.167em; }
mjx-container [rspace="3"] { margin-right: 0.222em; }
mjx-container [rspace="4"] { margin-right: 0.278em; }
mjx-container [rspace="5"] { margin-right: 0.333em; }
mjx-container [size="s"] { font-size: 70.7%; }
mjx-container [size="ss"] { font-size: 50%; }
mjx-container [size="Tn"] { font-size: 60%; }
mjx-container [size="sm"] { font-size: 85%; }
mjx-container [size="lg"] { font-size: 120%; }
mjx-container [size="Lg"] { font-size: 144%; }
mjx-container [size="LG"] { font-size: 173%; }
mjx-container [size="hg"] { font-size: 207%; }
mjx-container [size="HG"] { font-size: 249%; }
mjx-container [width="full"] { width: 100%; }
mjx-box { display: inline-block; }
mjx-block { display: block; }
mjx-itable { display: inline-table; }
mjx-row { display: table-row; }
mjx-row > * { display: table-cell; }
mjx-mtext { display: inline-block; text-align: left; }
mjx-mstyle { display: inline-block; }
mjx-merror { display: inline-block; color: red; background-color: yellow; }
mjx-mphantom { visibility: hidden; }
mjx-assistive-mml { top: 0px; left: 0px; clip: rect(1px, 1px, 1px, 1px); user-select: none; position: absolute !important; padding: 1px 0px 0px !important; border: 0px !important; display: block !important; width: auto !important; overflow: hidden !important; }
mjx-assistive-mml[display="block"] { width: 100% !important; }
mjx-math { display: inline-block; text-align: left; line-height: 0; text-indent: 0px; font-style: normal; font-weight: normal; font-size: 100%; font-size-adjust: none; letter-spacing: normal; border-collapse: collapse; overflow-wrap: normal; word-spacing: normal; white-space: nowrap; direction: ltr; padding: 1px 0px; }
mjx-container[jax="CHTML"][display="true"] { display: block; text-align: center; margin: 1em 0px; }
mjx-container[jax="CHTML"][display="true"][width="full"] { display: flex; }
mjx-container[jax="CHTML"][display="true"] mjx-math { padding: 0px; }
mjx-container[jax="CHTML"][justify="left"] { text-align: left; }
mjx-container[jax="CHTML"][justify="right"] { text-align: right; }
mjx-mi { display: inline-block; text-align: left; }
mjx-c { display: inline-block; }
mjx-utext { display: inline-block; padding: 0.75em 0px 0.2em; }
mjx-mo { display: inline-block; text-align: left; }
mjx-stretchy-h { display: inline-table; width: 100%; }
mjx-stretchy-h > * { display: table-cell; width: 0px; }
mjx-stretchy-h > * > mjx-c { display: inline-block; transform: scaleX(1); }
mjx-stretchy-h > * > mjx-c::before { display: inline-block; width: initial; }
mjx-stretchy-h > mjx-ext { overflow: clip visible; width: 100%; }
mjx-stretchy-h > mjx-ext > mjx-c::before { transform: scaleX(500); }
mjx-stretchy-h > mjx-ext > mjx-c { width: 0px; }
mjx-stretchy-h > mjx-beg > mjx-c { margin-right: -0.1em; }
mjx-stretchy-h > mjx-end > mjx-c { margin-left: -0.1em; }
mjx-stretchy-v { display: inline-block; }
mjx-stretchy-v > * { display: block; }
mjx-stretchy-v > mjx-beg { height: 0px; }
mjx-stretchy-v > mjx-end > mjx-c { display: block; }
mjx-stretchy-v > * > mjx-c { transform: scaleY(1); transform-origin: left center; overflow: hidden; }
mjx-stretchy-v > mjx-ext { display: block; height: 100%; box-sizing: border-box; border: 0px solid transparent; overflow: visible clip; }
mjx-stretchy-v > mjx-ext > mjx-c::before { width: initial; box-sizing: border-box; }
mjx-stretchy-v > mjx-ext > mjx-c { transform: scaleY(500) translateY(0.075em); overflow: visible; }
mjx-mark { display: inline-block; height: 0px; }
mjx-msub { display: inline-block; text-align: left; }
mjx-c::before { display: block; width: 0px; }
.MJX-TEX { font-family: MJXZERO, MJXTEX; }
.TEX-B { font-family: MJXZERO, MJXTEX-B; }
.TEX-I { font-family: MJXZERO, MJXTEX-I; }
.TEX-MI { font-family: MJXZERO, MJXTEX-MI; }
.TEX-BI { font-family: MJXZERO, MJXTEX-BI; }
.TEX-S1 { font-family: MJXZERO, MJXTEX-S1; }
.TEX-S2 { font-family: MJXZERO, MJXTEX-S2; }
.TEX-S3 { font-family: MJXZERO, MJXTEX-S3; }
.TEX-S4 { font-family: MJXZERO, MJXTEX-S4; }
.TEX-A { font-family: MJXZERO, MJXTEX-A; }
.TEX-C { font-family: MJXZERO, MJXTEX-C; }
.TEX-CB { font-family: MJXZERO, MJXTEX-CB; }
.TEX-FR { font-family: MJXZERO, MJXTEX-FR; }
.TEX-FRB { font-family: MJXZERO, MJXTEX-FRB; }
.TEX-SS { font-family: MJXZERO, MJXTEX-SS; }
.TEX-SSB { font-family: MJXZERO, MJXTEX-SSB; }
.TEX-SSI { font-family: MJXZERO, MJXTEX-SSI; }
.TEX-SC { font-family: MJXZERO, MJXTEX-SC; }
.TEX-T { font-family: MJXZERO, MJXTEX-T; }
.TEX-V { font-family: MJXZERO, MJXTEX-V; }
.TEX-VB { font-family: MJXZERO, MJXTEX-VB; }
mjx-stretchy-v mjx-c, mjx-stretchy-h mjx-c { font-family: MJXZERO, MJXTEX-S1, MJXTEX-S4, MJXTEX, MJXTEX-A !important; }
@font-face { font-family: MJXZERO; src: url("lib/fonts/mathjax_zero.woff") format("woff"); }
@font-face { font-family: MJXTEX; src: url("lib/fonts/mathjax_main-regular.woff") format("woff"); }
@font-face { font-family: MJXTEX-B; src: url("lib/fonts/mathjax_main-bold.woff") format("woff"); }
@font-face { font-family: MJXTEX-I; src: url("lib/fonts/mathjax_math-italic.woff") format("woff"); }
@font-face { font-family: MJXTEX-MI; src: url("lib/fonts/mathjax_main-italic.woff") format("woff"); }
@font-face { font-family: MJXTEX-BI; src: url("lib/fonts/mathjax_math-bolditalic.woff") format("woff"); }
@font-face { font-family: MJXTEX-S1; src: url("lib/fonts/mathjax_size1-regular.woff") format("woff"); }
@font-face { font-family: MJXTEX-S2; src: url("lib/fonts/mathjax_size2-regular.woff") format("woff"); }
@font-face { font-family: MJXTEX-S3; src: url("lib/fonts/mathjax_size3-regular.woff") format("woff"); }
@font-face { font-family: MJXTEX-S4; src: url("lib/fonts/mathjax_size4-regular.woff") format("woff"); }
@font-face { font-family: MJXTEX-A; src: url("lib/fonts/mathjax_ams-regular.woff") format("woff"); }
@font-face { font-family: MJXTEX-C; src: url("lib/fonts/mathjax_calligraphic-regular.woff") format("woff"); }
@font-face { font-family: MJXTEX-CB; src: url("lib/fonts/mathjax_calligraphic-bold.woff") format("woff"); }
@font-face { font-family: MJXTEX-FR; src: url("lib/fonts/mathjax_fraktur-regular.woff") format("woff"); }
@font-face { font-family: MJXTEX-FRB; src: url("lib/fonts/mathjax_fraktur-bold.woff") format("woff"); }
@font-face { font-family: MJXTEX-SS; src: url("lib/fonts/mathjax_sansserif-regular.woff") format("woff"); }
@font-face { font-family: MJXTEX-SSB; src: url("lib/fonts/mathjax_sansserif-bold.woff") format("woff"); }
@font-face { font-family: MJXTEX-SSI; src: url("lib/fonts/mathjax_sansserif-italic.woff") format("woff"); }
@font-face { font-family: MJXTEX-SC; src: url("lib/fonts/mathjax_script-regular.woff") format("woff"); }
@font-face { font-family: MJXTEX-T; src: url("lib/fonts/mathjax_typewriter-regular.woff") format("woff"); }
@font-face { font-family: MJXTEX-V; src: url("lib/fonts/mathjax_vector-regular.woff") format("woff"); }
@font-face { font-family: MJXTEX-VB; src: url("lib/fonts/mathjax_vector-bold.woff") format("woff"); }
mjx-c.mjx-c1D70E.TEX-I::before { padding: 0.431em 0.571em 0.011em 0px; content: "σ"; }
mjx-c.mjx-c3D::before { padding: 0.583em 0.778em 0.082em 0px; content: "="; }
mjx-c.mjx-c28::before { padding: 0.75em 0.389em 0.25em 0px; content: "("; }
mjx-c.mjx-c63::before { padding: 0.448em 0.444em 0.011em 0px; content: "c"; }
mjx-c.mjx-c68::before { padding: 0.694em 0.556em 0px 0px; content: "h"; }
mjx-c.mjx-c61::before { padding: 0.448em 0.5em 0.011em 0px; content: "a"; }
mjx-c.mjx-c72::before { padding: 0.442em 0.392em 0px 0px; content: "r"; }
mjx-c.mjx-c67::before { padding: 0.453em 0.5em 0.206em 0px; content: "g"; }
mjx-c.mjx-c65::before { padding: 0.448em 0.444em 0.011em 0px; content: "e"; }
mjx-c.mjx-c29::before { padding: 0.75em 0.389em 0.25em 0px; content: ")"; }
mjx-c.mjx-cD7::before { padding: 0.491em 0.778em 0px 0px; content: "×"; }
mjx-c.mjx-c6F::before { padding: 0.448em 0.5em 0.01em 0px; content: "o"; }
mjx-c.mjx-c6E::before { padding: 0.442em 0.556em 0px 0px; content: "n"; }
mjx-c.mjx-c74::before { padding: 0.615em 0.389em 0.01em 0px; content: "t"; }
mjx-c.mjx-c69::before { padding: 0.669em 0.278em 0px 0px; content: "i"; }
mjx-c.mjx-c20::before { padding: 0px 0.25em 0px 0px; content: " "; }
mjx-c.mjx-c66::before { padding: 0.705em 0.372em 0px 0px; content: "f"; }
mjx-c.mjx-c73::before { padding: 0.448em 0.394em 0.011em 0px; content: "s"; }
mjx-c.mjx-c6D::before { padding: 0.442em 0.833em 0px 0px; content: "m"; }
mjx-c.mjx-c62::before { padding: 0.694em 0.556em 0.011em 0px; content: "b"; }
mjx-c.mjx-c6C::before { padding: 0.694em 0.278em 0px 0px; content: "l"; }
mjx-c.mjx-c79::before { padding: 0.431em 0.528em 0.204em 0px; content: "y"; }
mjx-c.mjx-c1D45E.TEX-I::before { padding: 0.442em 0.46em 0.194em 0px; content: "q"; }
mjx-c.mjx-c1D45B.TEX-I::before { padding: 0.442em 0.6em 0.011em 0px; content: "n"; }
mjx-c.mjx-c1D707.TEX-I::before { padding: 0.442em 0.603em 0.216em 0px; content: "μ"; }
mjx-c.mjx-c1D45D.TEX-I::before { padding: 0.442em 0.503em 0.194em 0px; content: "p"; }
</style><div class="canvas-wrapper node-insert-event" tabindex="-1" data-ignore-swipe="true" data-disable-font-size-relative-to-zoom="false" data-hide-background-grid-when-in-readonly="true" data-collapsible-groups-feature-enabled="true" data-collapsed-group-preview-on-drag="true" data-allow-floating-edge-creation="false" style="--zoom-multiplier: 1;"><svg class="canvas-background"><pattern id="fc67d2bd5d967c58" patternUnits="userSpaceOnUse" x="385" y="0" width="20" height="20"><circle cx="0.7" cy="0.7" r="0.7"></circle></pattern><rect x="0" y="0" width="100%" height="100%" fill="url(#fc67d2bd5d967c58)"></rect></svg><div class="canvas-card-menu" style="z-index: 31;"><div class="canvas-card-menu-button mod-draggable" aria-label="Drag to add card" data-tooltip-position="top"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-sticky-note"><path d="M16 3H5a2 2 0 0 0-2 2v14a2 2 0 0 0 2 2h14a2 2 0 0 0 2-2V8Z"></path><path d="M15 3v4a2 2 0 0 0 2 2h4"></path></svg></div><div class="canvas-card-menu-button mod-draggable" aria-label="Drag to add note from vault" data-tooltip-position="top"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-file-text"><path d="M15 2H6a2 2 0 0 0-2 2v16a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2V7Z"></path><path d="M14 2v4a2 2 0 0 0 2 2h4"></path><path d="M10 9H8"></path><path d="M16 13H8"></path><path d="M16 17H8"></path></svg></div><div class="canvas-card-menu-button mod-draggable" aria-label="Drag to add media from vault" data-tooltip-position="top"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-file-image"><path d="M15 2H6a2 2 0 0 0-2 2v16a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2V7Z"></path><path d="M14 2v4a2 2 0 0 0 2 2h4"></path><circle cx="10" cy="12" r="2"></circle><path d="m20 17-1.296-1.296a2.41 2.41 0 0 0-3.408 0L9 22"></path></svg></div><div id="new-slide" class="canvas-card-menu-button mod-draggable" aria-label="Drag to add slide" data-tooltip-position="top"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-gallery-vertical"><path d="M3 2h18"></path><rect x="3" y="6" width="18" height="12" rx="2"></rect><path d="M3 22h18"></path></svg></div><div id="create-group" class="canvas-card-menu-button mod-draggable" aria-label="Drag to add group" data-tooltip-position="top"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-group"><path d="M3 7V5c0-1.1.9-2 2-2h2"></path><path d="M17 3h2c1.1 0 2 .9 2 2v2"></path><path d="M21 17v2c0 1.1-.9 2-2 2h-2"></path><path d="M7 21H5c-1.1 0-2-.9-2-2v-2"></path><rect x="7" y="7" width="7" height="5" rx="1"></rect><rect x="10" y="12" width="7" height="5" rx="1"></rect></svg></div></div><div class="canvas-controls" style="z-index: 31;"><div class="canvas-control-group"><div class="canvas-control-item" aria-label="Canvas settings" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-settings"><path d="M12.22 2h-.44a2 2 0 0 0-2 2v.18a2 2 0 0 1-1 1.73l-.43.25a2 2 0 0 1-2 0l-.15-.08a2 2 0 0 0-2.73.73l-.22.38a2 2 0 0 0 .73 2.73l.15.1a2 2 0 0 1 1 1.72v.51a2 2 0 0 1-1 1.74l-.15.09a2 2 0 0 0-.73 2.73l.22.38a2 2 0 0 0 2.73.73l.15-.08a2 2 0 0 1 2 0l.43.25a2 2 0 0 1 1 1.73V20a2 2 0 0 0 2 2h.44a2 2 0 0 0 2-2v-.18a2 2 0 0 1 1-1.73l.43-.25a2 2 0 0 1 2 0l.15.08a2 2 0 0 0 2.73-.73l.22-.39a2 2 0 0 0-.73-2.73l-.15-.08a2 2 0 0 1-1-1.74v-.5a2 2 0 0 1 1-1.74l.15-.09a2 2 0 0 0 .73-2.73l-.22-.38a2 2 0 0 0-2.73-.73l-.15.08a2 2 0 0 1-2 0l-.43-.25a2 2 0 0 1-1-1.73V4a2 2 0 0 0-2-2z"></path><circle cx="12" cy="12" r="3"></circle></svg></div><div id="properties-button" class="canvas-control-item" aria-label="Properties" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-info"><circle cx="12" cy="12" r="10"></circle><path d="M12 16v-4"></path><path d="M12 8h.01"></path></svg></div></div><div class="canvas-control-group"><div class="canvas-control-item" aria-label="Zoom in" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-plus"><path d="M5 12h14"></path><path d="M12 5v14"></path></svg></div><div class="canvas-control-item" aria-label="Reset zoom" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-rotate-cw"><path d="M21 12a9 9 0 1 1-9-9c2.52 0 4.93 1 6.74 2.74L21 8"></path><path d="M21 3v5h-5"></path></svg></div><div class="canvas-control-item" aria-label="Zoom to fit
(Shift + 1)" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-maximize"><path d="M8 3H5a2 2 0 0 0-2 2v3"></path><path d="M21 8V5a2 2 0 0 0-2-2h-3"></path><path d="M3 16v3a2 2 0 0 0 2 2h3"></path><path d="M16 21h3a2 2 0 0 0 2-2v-3"></path></svg></div><div class="canvas-control-item" aria-label="Zoom out" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus"><path d="M5 12h14"></path></svg></div></div><div class="canvas-control-group"><div class="canvas-control-item is-disabled" aria-label="Undo" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-undo-2"><path d="M9 14 4 9l5-5"></path><path d="M4 9h10.5a5.5 5.5 0 0 1 5.5 5.5a5.5 5.5 0 0 1-5.5 5.5H11"></path></svg></div><div class="canvas-control-item is-disabled" aria-label="Redo" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-redo-2"><path d="m15 14 5-5-5-5"></path><path d="M20 9H9.5A5.5 5.5 0 0 0 4 14.5A5.5 5.5 0 0 0 9.5 20H13"></path></svg></div></div><div class="canvas-control-group"><div class="canvas-control-item" aria-label="Canvas help" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-help-circle"><circle cx="12" cy="12" r="10"></circle><path d="M9.09 9a3 3 0 0 1 5.83 1c0 2-3 3-3 3"></path><path d="M12 17h.01"></path></svg></div></div></div><div class="canvas" style="transform: translate(385px, 0px) scale(1) translate(0px, 0px);"><svg class="canvas-edges"><g><path class="canvas-interaction-path" d="M1240 20 L1240 27 M1240,27 C1240,97 1240,3 1240,73"></path><path class="canvas-display-path" d="M1240 20 L1240 27 M1240,27 C1240,97 1240,3 1240,73"></path></g><g><path class="canvas-interaction-path" d="M1240 480 L1240 487 M1240,487 C1240,557 1240,483 1240,553"></path><path class="canvas-display-path" d="M1240 480 L1240 487 M1240,487 C1240,557 1240,483 1240,553"></path></g><g><path class="canvas-interaction-path" d="M1240 960 L1240 967 M1240,967 C1240,1037 1240,963 1240,1033"></path><path class="canvas-display-path" d="M1240 960 L1240 967 M1240,967 C1240,1037 1240,963 1240,1033"></path></g><g><path class="canvas-interaction-path" d="M1240 1440 L1240 1447 M1240,1447 C1240,1517 1240,1443 1240,1513"></path><path class="canvas-display-path" d="M1240 1440 L1240 1447 M1240,1447 C1240,1517 1240,1443 1240,1513"></path></g><g><path class="canvas-interaction-path" d="M1240 1920 L1240 1927 M1240,1927 C1240,1997 1240,1923 1240,1993"></path><path class="canvas-display-path" d="M1240 1920 L1240 1927 M1240,1927 C1240,1997 1240,1923 1240,1993"></path></g><g><path class="canvas-interaction-path" d="M440 3440 L440 3447 M440,3447 C440,3517 440,3443 440,3513"></path><path class="canvas-display-path" d="M440 3440 L440 3447 M440,3447 C440,3517 440,3443 440,3513"></path></g><g><path class="canvas-interaction-path" d="M440 3920 L440 3927 M440,3927 C440,3997 440,3923 440,3993"></path><path class="canvas-display-path" d="M440 3920 L440 3927 M440,3927 C440,3997 440,3923 440,3993"></path></g><g><path class="canvas-interaction-path" d="M440 4400 L440 4407 M440,4407 C440,4477 440,4403 440,4473"></path><path class="canvas-display-path" d="M440 4400 L440 4407 M440,4407 C440,4477 440,4403 440,4473"></path></g><g><path class="canvas-interaction-path" d="M440 4880 L440 4887 M440,4887 C440,4957 440,4903 440,4973"></path><path class="canvas-display-path" d="M440 4880 L440 4887 M440,4887 C440,4957 440,4903 440,4973"></path></g><g><path class="canvas-interaction-path" d="M440 5380 L440 5387 M440,5387 C440,5457 440,5403 440,5473"></path><path class="canvas-display-path" d="M440 5380 L440 5387 M440,5387 C440,5457 440,5403 440,5473"></path></g><g><path class="canvas-interaction-path" d="M440 5880 L440 5887 M440,5887 C440,5957 440,5903 440,5973"></path><path class="canvas-display-path" d="M440 5880 L440 5887 M440,5887 C440,5957 440,5903 440,5973"></path></g><g><path class="canvas-interaction-path" d="M-1020 600 L-1020 607 M-1020,607 C-1020,677 -1020,643 -1020,713"></path><path class="canvas-display-path" d="M-1020 600 L-1020 607 M-1020,607 C-1020,677 -1020,643 -1020,713"></path></g><g><path class="canvas-interaction-path" d="M-1020 120 L-1020 127 M-1020,127 C-1020,197 -1020,123 -1020,193"></path><path class="canvas-display-path" d="M-1020 120 L-1020 127 M-1020,127 C-1020,197 -1020,123 -1020,193"></path></g><g><path class="canvas-interaction-path" d="M-1020 1160 L-1020 1167 M-1020,1167 C-1020,1317 -1020,1723 -1020,1873"></path><path class="canvas-display-path" d="M-1020 1160 L-1020 1167 M-1020,1167 C-1020,1317 -1020,1723 -1020,1873"></path></g><g><path class="canvas-interaction-path" d="M-1220 400 L-1227 400 M-1227,400 C-1297,400 -1223,400 -1293,400"></path><path class="canvas-display-path" d="M-1220 400 L-1227 400 M-1227,400 C-1297,400 -1223,400 -1293,400"></path></g><g><path class="canvas-interaction-path" d="M-1020 1160 L-1020 1167 M-1020,1167 C-1020,1317 -1500,1283 -1500,1433"></path><path class="canvas-display-path" d="M-1020 1160 L-1020 1167 M-1020,1167 C-1020,1317 -1500,1283 -1500,1433"></path></g><g><path class="canvas-interaction-path" d="M-1020 2280 L-1020 2287 M-1020,2287 C-1020,2357 -1020,2303 -1020,2373"></path><path class="canvas-display-path" d="M-1020 2280 L-1020 2287 M-1020,2287 C-1020,2357 -1020,2303 -1020,2373"></path></g><g><path class="canvas-interaction-path" d="M-1020 2820 L-1020 2827 M-1020,2827 C-1020,2930 -1020,2930 -1020,3033"></path><path class="canvas-display-path" d="M-1020 2820 L-1020 2827 M-1020,2827 C-1020,2930 -1020,2930 -1020,3033"></path></g><g><path class="canvas-interaction-path" d="M-1020 3480 L-1020 3487 M-1020,3487 C-1020,3580 -1020,3580 -1020,3673"></path><path class="canvas-display-path" d="M-1020 3480 L-1020 3487 M-1020,3487 C-1020,3580 -1020,3580 -1020,3673"></path></g></svg><svg class="canvas-edges"><g><g style="transform: translate(1240px, 80px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(1240px, 560px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(1240px, 1040px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(1240px, 1520px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(1240px, 2000px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(440px, 3520px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(440px, 4000px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(440px, 4480px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(440px, 4980px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(440px, 5480px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(440px, 5980px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1020px, 720px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1020px, 200px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1020px, 1880px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1300px, 400px) rotate(270deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1500px, 1440px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1020px, 2380px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1020px, 3040px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1020px, 3680px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g></svg><div class="canvas-node canvas-node-group" data-border="dashed" style="z-index: -4492800; transform: translate(-1740px, -300px); width: 1440px; height: 3120px; --canvas-node-width: 1440px; --canvas-node-height: 3120px;"><div class="canvas-node-container"><div class="canvas-node-content"></div></div><div class="canvas-group-label" spellcheck="false">Data Types &amp; Operations</div><span class="collapse-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus-circle"><circle cx="12" cy="12" r="10"></circle><path d="M8 12h8"></path></svg></span></div><div class="canvas-node canvas-node-group" style="z-index: -774400; transform: translate(-1900px, 3680px); width: 1760px; height: 440px; --canvas-node-width: 1760px; --canvas-node-height: 440px;"><div class="canvas-node-container"><div class="canvas-node-content"></div></div><div class="canvas-group-label" spellcheck="false">Untitled group</div><span class="collapse-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus-circle"><circle cx="12" cy="12" r="10"></circle><path d="M8 12h8"></path></svg></span></div><div class="canvas-node canvas-node-group" style="z-index: -616000; transform: translate(-1720px, 720px); width: 1400px; height: 440px; --canvas-node-width: 1400px; --canvas-node-height: 440px;"><div class="canvas-node-container"><div class="canvas-node-content"></div></div><div class="canvas-group-label" spellcheck="false">Untitled group</div><span class="collapse-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus-circle"><circle cx="12" cy="12" r="10"></circle><path d="M8 12h8"></path></svg></span></div><div class="canvas-node canvas-node-group" style="z-index: -387200; transform: translate(-1460px, 3040px); width: 880px; height: 440px; --canvas-node-width: 880px; --canvas-node-height: 440px;"><div class="canvas-node-container"><div class="canvas-node-content"></div></div><div class="canvas-group-label" spellcheck="false">Modules</div><span class="collapse-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus-circle"><circle cx="12" cy="12" r="10"></circle><path d="M8 12h8"></path></svg></span></div><div class="canvas-node" style="z-index: 2; transform: translate(-1700px, 200px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-p"><p dir="auto">The <code>$display</code>, <code>$write</code>, and <code>$sprintf</code> functions utilize format specifiers to control the output of variables.</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Format Specifier</th>
<th dir="ltr">Type Example</th>
<th dir="ltr">Description/Output Example</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><code>%b</code></td>
<td dir="ltr"><code>int</code>, <code>reg</code>, <code>bit</code></td>
<td dir="ltr">Binary (e.g., <code>$display("%b", a);</code> → 1010)</td>
</tr>
<tr>
<td dir="ltr"><code>%d</code></td>
<td dir="ltr"><code>int</code>, <code>shortint</code></td>
<td dir="ltr">Decimal (e.g., <code>$display("%d", a);</code> → 42)</td>
</tr>
<tr>
<td dir="ltr"><code>%h</code></td>
<td dir="ltr"><code>int</code>, <code>logic</code></td>
<td dir="ltr">Hexadecimal (e.g., <code>$display("%h", a);</code> → A)</td>
</tr>
<tr>
<td dir="ltr"><code>%o</code></td>
<td dir="ltr"><code>int</code>, <code>reg</code></td>
<td dir="ltr">Octal (e.g., <code>$display("%o", a);</code> → 12)</td>
</tr>
<tr>
<td dir="ltr"><code>%c</code></td>
<td dir="ltr"><code>char</code> (SV)</td>
<td dir="ltr">Character (e.g., <code>$display("%c", 'A');</code> → A)</td>
</tr>
<tr>
<td dir="ltr"><code>%s</code></td>
<td dir="ltr"><code>string</code> (SV)</td>
<td dir="ltr">String (e.g., <code>$display("%s", "Hello");</code>)</td>
</tr>
<tr>
<td dir="ltr"><code>%t</code></td>
<td dir="ltr"><code>$time</code></td>
<td dir="ltr">Time (e.g., <code>$display("%t", $time);</code>)</td>
</tr>
<tr>
<td dir="ltr"><code>%v</code></td>
<td dir="ltr">Any type</td>
<td dir="ltr">Variable value (no format conversion)</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Note:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Integer types</strong> (<code>int</code>, <code>shortint</code>, <code>longint</code>, <code>byte</code>, <code>integer</code>) are commonly used with <code>%d</code>, <code>%h</code>, <code>%b</code>, and <code>%o</code>.</li>
<li data-line="1" dir="auto"><code>%v</code> displays the value as-is, without base conversion.</li>
<li data-line="2" dir="auto"><code>%0d</code>, <code>%0h</code>, etc., suppress leading zeros.</li>
</ul></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">Format specifier</div></div><div class="canvas-node" style="z-index: 3; transform: translate(-1440px, 3060px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-p"><p dir="auto">A <code>module</code> is a block of Verilog code that implements a certain functionality. <strong>Modules</strong> can be embedded within other <strong>modules</strong>, and a higher-level <strong>module</strong> can communicate with its lower-level <strong>modules</strong> using their input and output <strong>ports</strong>.</p></div><div class="el-h2 heading-wrapper"><h2 data-heading="What is a Module?" dir="auto" class="heading" id="What_is_a_Module?"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>What is a Module?</h2><div class="heading-children"><div class="el-p"><p dir="auto">A <strong>module</strong> should be enclosed within <code>module</code> and <code>endmodule</code> keywords. The name of the <strong>module</strong> should be given right after the <code>module</code> keyword, and an optional list of <strong>ports</strong> may be declared as well. Note that <strong>ports</strong> declared in the list of port declarations cannot be redeclared within the body of the <strong>module</strong>.</p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Module Declaration" dir="auto" class="heading" id="Module_Declaration"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Module Declaration</h2><div class="heading-children"><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token operator">&lt;</span>name<span class="token operator">&gt;</span> <span class="token punctuation">(</span><span class="token punctuation">[</span>port_list<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
	<span class="token comment">// Contents of the module</span>
<span class="token keyword">endmodule</span>

<span class="token comment">// A module can have an empty portlist</span>
<span class="token keyword">module</span> name<span class="token punctuation">;</span>
	<span class="token comment">// Contents of the module</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Module Contents" dir="auto" class="heading" id="Module_Contents"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Module Contents</h2><div class="heading-children"><div class="el-p"><p dir="auto">All variable declarations, dataflow statements, functions or tasks, and lower <strong>module</strong> instances, if any, must be defined within the <code>module</code> and <code>endmodule</code> keywords. There can be multiple <strong>modules</strong> with different names in the same file and can be defined in any order.</p></div></div></div><div class="el-h1 heading-wrapper"><h1 data-heading="Module Examples and Applications" dir="auto" class="heading" id="Module_Examples_and_Applications">Module Examples and Applications</h1><div class="heading-children"><div class="el-h2 heading-wrapper"><h2 data-heading="D Flip-Flop (DFF) Module Example" dir="auto" class="heading" id="D_Flip-Flop_(DFF)_Module_Example"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>D Flip-Flop (DFF) Module Example</h2><div class="heading-children"><div class="el-p"><p dir="auto"><span alt="dff_module.png" src="dff_module.png" class="internal-embed media-embed image-embed is-loaded"><img alt="dff_module.png" src="verilog/module/img/dff_module.png"></span></p></div><div class="el-p"><p dir="auto">The <strong>module</strong> <code>dff</code> represents a <strong>D flip flop</strong> which has three input <strong>ports</strong> (<code>d</code>, <code>clk</code>, <code>rstn</code>) and one output <strong>port</strong> (<code>q</code>). Contents of the <strong>module</strong> describe how a <strong>D flip flop</strong> should behave for different combinations of inputs. Here, input <code>d</code> is always assigned to output <code>q</code> at the positive edge of <code>clk</code> if <code>rstn</code> is high because it is an active low reset.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Module called "dff" has 3 inputs and 1 output port</span>
<span class="token keyword">module</span> dff <span class="token punctuation">(</span> 	<span class="token keyword">input</span> d<span class="token punctuation">,</span> clk<span class="token punctuation">,</span> rstn<span class="token punctuation">,</span> <span class="token keyword">output</span> <span class="token keyword">reg</span>	q<span class="token punctuation">)</span><span class="token punctuation">;</span>

	<span class="token comment">// Contents of the module</span>
	<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
		<span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rstn<span class="token punctuation">)</span>
			q <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
		<span class="token keyword">else</span>
			q <span class="token operator">&lt;=</span> d<span class="token punctuation">;</span>
	<span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">This <strong>module</strong> will be converted into the following digital circuit during <strong>synthesis</strong>.</p></div><div class="el-p"><p dir="auto"><span alt="dff_sync_reset_schematic.png" src="dff_sync_reset_schematic.png" class="internal-embed media-embed image-embed is-loaded"><img alt="dff_sync_reset_schematic.png" src="verilog/module/img/dff_sync_reset_schematic.png"></span></p></div><div class="el-p"><p dir="auto">Note that you cannot have any code written outside a <code>module</code>!</p></div><div class="el-p"><p dir="auto">A <strong>module</strong> represents a <strong>design unit</strong> that implements certain behavioral characteristics and will get converted into a digital circuit during <strong>synthesis</strong>. Any combination of inputs can be given to the <strong>module</strong>, and it will provide a corresponding output. This allows the same <strong>module</strong> to be reused to form bigger <strong>modules</strong> that implement more complex hardware.</p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Hierarchical Design (GPU Engine Example)" dir="auto" class="heading" id="Hierarchical_Design_(GPU_Engine_Example)"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Hierarchical Design (GPU Engine Example)</h2><div class="heading-children"><div class="el-p"><p dir="auto">Instead of building up from smaller blocks to form bigger design blocks, the reverse can also be done. Consider the breakdown of a simple <strong>GPU engine</strong> into smaller components such that each can be represented as a <strong>module</strong> that implements a specific feature. The <strong>GPU engine</strong> shown below can be divided into five different <strong>sub-blocks</strong> where each performs a specific functionality. The bus interface unit gets data from outside into the <strong>design</strong>, which gets processed by another unit to extract instructions. Other units down the line process data provided by the previous unit.</p></div><div class="el-p"><p dir="auto"><span alt="gpu_modules2.png" src="gpu_modules2.png" class="internal-embed media-embed image-embed is-loaded"><img alt="gpu_modules2.png" src="verilog/module/img/gpu_modules2.png"></span></p></div><div class="el-p"><p dir="auto">Each <strong>sub-block</strong> can be represented as a <code>module</code> with a certain set of input and output signals for communication with other <strong>modules</strong>, and each <strong>sub-block</strong> can be further divided into more finer blocks as required.</p></div></div></div></div></div><div class="el-h1 heading-wrapper"><h1 data-heading="Module Hierarchy" dir="auto" class="heading" id="Module_Hierarchy">Module Hierarchy</h1><div class="heading-children"><div class="el-h2 heading-wrapper"><h2 data-heading="Top-Level Modules" dir="auto" class="heading" id="Top-Level_Modules"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Top-Level Modules</h2><div class="heading-children"><div class="el-p"><p dir="auto">A <strong>top-level module</strong> is one which contains all other <strong>modules</strong>. A <strong>top-level module</strong> is not instantiated within any other <strong>module</strong>.</p></div><div class="el-p"><p dir="auto">For example, design <strong>modules</strong> are normally instantiated within <strong>top-level testbench modules</strong> so that <strong>simulation</strong> can be run by providing input stimulus. But, the <strong>testbench</strong> is not instantiated within any other <strong>module</strong> because it is a block that encapsulates everything else and hence is the <strong>top-level module</strong>.</p></div><div class="el-p"><p dir="auto">The <strong>design</strong> code shown below has a <strong>top-level module</strong> called <code>design</code>. This is because it contains all other <strong>sub-modules</strong> required to make the <strong>design</strong> complete. The <strong>sub-modules</strong> can have more nested <strong>sub-modules</strong> like <code>mod3</code> inside <code>mod1</code> and <code>mod4</code> inside <code>mod2</code>. Anyhow, all these are included into the <strong>top-level module</strong> when <code>mod1</code> and <code>mod2</code> are instantiated. So this makes the <strong>design</strong> complete and is the <strong>top-level module</strong> for the <strong>design</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">//---------------------------------</span>
<span class="token comment">//  Design code</span>
<span class="token comment">//---------------------------------</span>
<span class="token keyword">module</span> mod3 <span class="token punctuation">(</span> <span class="token punctuation">[</span>port_list<span class="token punctuation">]</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>
	<span class="token keyword">reg</span> c<span class="token punctuation">;</span>
	<span class="token comment">// Design code</span>
<span class="token keyword">endmodule</span>

<span class="token keyword">module</span> mod4 <span class="token punctuation">(</span> <span class="token punctuation">[</span>port_list<span class="token punctuation">]</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>
	<span class="token keyword">wire</span> a<span class="token punctuation">;</span>
	<span class="token comment">// Design code</span>
<span class="token keyword">endmodule</span>

<span class="token keyword">module</span> mod1 <span class="token punctuation">(</span> <span class="token punctuation">[</span>port_list<span class="token punctuation">]</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>	 	<span class="token comment">// This module called "mod1" contains two instances</span>
	<span class="token keyword">wire</span> 	y<span class="token punctuation">;</span>

	mod3 	mod_inst1 <span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token punctuation">)</span><span class="token punctuation">;</span> 	 		<span class="token comment">// First instance is of module called "mod3" with name "mod_inst1"</span>
	mod3 	mod_inst2 <span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>	 		<span class="token comment">// Second instance is also of module "mod3" with name "mod_inst2"</span>
<span class="token keyword">endmodule</span>

<span class="token keyword">module</span> mod2 <span class="token punctuation">(</span> <span class="token punctuation">[</span>port_list<span class="token punctuation">]</span> <span class="token punctuation">)</span><span class="token punctuation">;</span> 		<span class="token comment">// This module called "mod2" contains two instances</span>
	mod4 	mod_inst1 <span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>			<span class="token comment">// First instance is of module called "mod4" with name "mod_inst1"</span>
	mod4 	mod_inst2 <span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>			<span class="token comment">// Second instance is also of module "mod4" with name "mod_inst2"</span>
<span class="token keyword">endmodule</span>

<span class="token comment">// Top-level module</span>
<span class="token keyword">module</span> <span class="token keyword">design</span> <span class="token punctuation">(</span> <span class="token punctuation">[</span>port_list<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span> 		<span class="token comment">// From design perspective, this is the top-level module</span>
	<span class="token keyword">wire</span> 	_net<span class="token punctuation">;</span>
	mod1 	mod_inst1 	<span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token punctuation">)</span><span class="token punctuation">;</span> 			<span class="token comment">// since it contains all other modules and sub-modules</span>
	mod2 	mod_inst2 	<span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">The <strong>testbench</strong> <strong>module</strong> contains stimulus to check functionality of the <strong>design</strong> and is primarily used for <strong>functional verification</strong> using <strong>simulation</strong> tools. Hence, the <strong>design</strong> is instantiated and called <code>d0</code> inside the <strong>testbench</strong> <strong>module</strong>. From a simulator perspective, <strong>testbench</strong> is the <strong>top-level module</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">//-----------------------------------------------------------</span>
<span class="token comment">// Testbench code</span>
<span class="token comment">// From simulation perspective, this is the top-level module</span>
<span class="token comment">// because 'design' is instantiated within this module</span>
<span class="token comment">//-----------------------------------------------------------</span>
<span class="token keyword">module</span> testbench<span class="token punctuation">;</span>
	<span class="token keyword">design</span> d0 <span class="token punctuation">(</span> <span class="token punctuation">[</span>port_list_connections<span class="token punctuation">]</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>

	<span class="token comment">// Rest of the testbench code</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Design Hierarchy and Hierarchical Naming" dir="auto" class="heading" id="Design_Hierarchy_and_Hierarchical_Naming"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Design Hierarchy and Hierarchical Naming</h2><div class="heading-children"><div class="el-p"><p dir="auto">A <strong>hierarchical structure</strong> is formed when <strong>modules</strong> can be instantiated inside one another, and hence the <strong>top-level module</strong> is called the <strong>root</strong>. Since each lower <strong>module</strong> instantiation within a given <strong>module</strong> is required to have different identifier names, there will not be any ambiguity in accessing signals. A <strong>hierarchical name</strong> is constructed by a list of these identifiers separated by dots <code>.</code> for each level of the <strong>hierarchy</strong>. Any signal can be accessed within any <strong>module</strong> using the <strong>hierarchical path</strong> to that particular signal.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Take the example shown above in top level modules</span>
<span class="token keyword">design</span><span class="token punctuation">.</span>mod_inst1 					<span class="token comment">// Access to module instance mod_inst1</span>
<span class="token keyword">design</span><span class="token punctuation">.</span>mod_inst1<span class="token punctuation">.</span>y 					<span class="token comment">// Access signal "y" inside mod_inst1</span>
<span class="token keyword">design</span><span class="token punctuation">.</span>mod_inst2<span class="token punctuation">.</span>mod_inst2<span class="token punctuation">.</span>a		<span class="token comment">// Access signal "a" within mod4 module</span>

testbench<span class="token punctuation">.</span>d0<span class="token punctuation">.</span>_net<span class="token punctuation">;</span> 					<span class="token comment">// Top level signal _net within design modu</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">Modules</div></div><div class="canvas-node" style="z-index: 4; transform: translate(-1000px, 3060px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-p"><p dir="auto">Verilog ports are interfaces enabling communication between modules and the external world. They serve as input/output pins of digital designs, allowing modules to receive data from other modules or external sources and send output data to other modules or external devices. Ports provide a means for modules to interact with the external environment while concealing internal design implementation details.</p></div><div class="el-h2 heading-wrapper"><h2 data-heading="Types of Verilog Ports" dir="auto" class="heading" id="Types_of_Verilog_Ports"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Types of Verilog Ports</h2><div class="heading-children"><div class="el-p"><p dir="auto">Verilog supports three primary port types:</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Port Type</th>
<th dir="ltr">Keyword</th>
<th dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>Input</strong></td>
<td dir="ltr"><code>input</code></td>
<td dir="ltr">Receives signals from other modules or external sources</td>
</tr>
<tr>
<td dir="ltr"><strong>Output</strong></td>
<td dir="ltr"><code>output</code></td>
<td dir="ltr">Sends signals to other modules or external devices</td>
</tr>
<tr>
<td dir="ltr"><strong>Inout</strong></td>
<td dir="ltr"><code>inout</code></td>
<td dir="ltr">Bidirectional port for sending and receiving signals</td>
</tr>
</tbody>
</table></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Port Declaration Components" dir="auto" class="heading" id="Port_Declaration_Components"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Port Declaration Components</h2><div class="heading-children"><div class="el-p"><p dir="auto">Each port comprises three components:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Port Direction</strong>: Specifies whether the port is input, output, or inout.</li>
<li data-line="1" dir="auto"><strong>Port Data Type</strong> (optional): Defines the data type.</li>
<li data-line="2" dir="auto"><strong>Port Signal Name</strong>: Identifier for the port.</li>
</ul></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Port Declaration Syntax" dir="auto" class="heading" id="Port_Declaration_Syntax"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Port Declaration Syntax</h2><div class="heading-children"><div class="el-p"><p dir="auto">The general syntax for declaring ports is:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Input Port</strong>: <code>input [net_type] [range] list_of_names;</code></li>
<li data-line="1" dir="auto"><strong>Output Port</strong>: <code>output [net_type] [range] list_of_names;</code></li>
<li data-line="2" dir="auto"><strong>Inout Port</strong>: <code>inout [net_type] [range] list_of_names;</code></li>
</ul></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Port Declaration Styles" dir="auto" class="heading" id="Port_Declaration_Styles"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Port Declaration Styles</h2><div class="heading-children"><div class="el-p"><p dir="auto">Verilog supports two styles for port declarations:</p></div><div class="el-p"><p dir="auto"><strong>ANSI Style</strong> (newer method):</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">correct_ansi</span><span class="token punctuation">(</span><span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> <span class="token keyword">output</span> c<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// Port declarations are complete in the port list</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Non-ANSI Style</strong> (traditional method):</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">correct_non_ansi</span><span class="token punctuation">(</span>a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">)</span><span class="token punctuation">;</span> 
<span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
<span class="token keyword">output</span> c<span class="token punctuation">;</span> <span class="token comment">// Port declarations are inside the module body</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Port Data Types and Default Behavior" dir="auto" class="heading" id="Port_Data_Types_and_Default_Behavior"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Port Data Types and Default Behavior</h2><div class="heading-children"><div class="el-p"><p dir="auto">By default, all ports are treated as <code>wire</code> types unless explicitly declared otherwise. You can specify different data types:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">example</span><span class="token punctuation">(</span>     <span class="token keyword">input</span> <span class="token keyword">wire</span> clk<span class="token punctuation">,</span>   <span class="token comment">// Explicitly wire (default)    </span>
					<span class="token keyword">input</span> en<span class="token punctuation">,</span>    <span class="token comment">// Implicitly wire    </span>
					<span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data<span class="token punctuation">,</span>   <span class="token comment">// Register type output   </span>
					<span class="token keyword">inout</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> bus         <span class="token comment">// Bidirectional bus</span>
											 <span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Important Restrictions:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Not all data types can be used as ports.</li>
<li data-line="1" dir="auto"><code>real</code> and <code>event</code> cannot be used with ports.</li>
<li data-line="2" dir="auto">Input ports can only have net data types.</li>
</ul></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Port Declaration Rules" dir="auto" class="heading" id="Port_Declaration_Rules"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Port Declaration Rules</h2><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Complete vs Partial Declaration</strong>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Complete Declaration</strong>: If a port includes a net or variable type, it cannot be redeclared within the module.</li>
<li data-line="1" dir="auto"><strong>Partial Declaration</strong>: If a port's type is unspecified in the port list, it can be declared again using <code>wire</code> or <code>reg</code> inside the module body.</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Key Rules</strong>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">In ANSI style, ports declared in the port list cannot be redeclared inside the module.</li>
<li data-line="1" dir="auto">In Non-ANSI style, all ports must be declared within the module body.</li>
<li data-line="2" dir="auto">ANSI and Non-ANSI styles cannot be mixed in the same module.</li>
<li data-line="3" dir="auto">The first port in ANSI style must have a direction, type, or data type.</li>
</ul></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Signed and Unsigned Ports" dir="auto" class="heading" id="Signed_and_Unsigned_Ports"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Signed and Unsigned Ports</h2><div class="heading-children"><div class="el-p"><p dir="auto">Ports can be explicitly declared as signed or unsigned:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">input</span> <span class="token keyword">unsigned</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> gain<span class="token punctuation">;</span>    <span class="token comment">// Unsigned 4-bit input</span>
<span class="token keyword">input</span> <span class="token keyword">signed</span> <span class="token punctuation">[</span><span class="token number">6</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> offset<span class="token punctuation">;</span>    <span class="token comment">// Signed 7-bit input (two's complement)</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Port Connection in Verilog" dir="auto" class="heading" id="Port_Connection_in_Verilog"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Port Connection in Verilog</h2><div class="heading-children"><div class="el-p"><p dir="auto">Port connection is the mechanism by which modules communicate with each other in Verilog. When instantiating modules, you need to connect the ports of the instantiated module to signals in the parent module.</p></div><div class="el-h3 heading-wrapper"><h3 data-heading="Port Connection Methods" dir="auto" class="heading" id="Port_Connection_Methods"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Port Connection Methods</h3><div class="heading-children"><div class="el-p"><p dir="auto">Verilog provides two primary methods for connecting ports during module instantiation:</p></div><div class="el-h4 heading-wrapper"><h4 data-heading="Positional Connection (Ordered List)" dir="auto" class="heading" id="Positional_Connection_(Ordered_List)"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Positional Connection (Ordered List)</h4><div class="heading-children"><div class="el-p"><p dir="auto">In this method, signals are connected in the same order as ports are declared in the module definition. This is the most intuitive method for beginners.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Module definition</span>
<span class="token keyword">module</span> <span class="token function">fulladd4</span><span class="token punctuation">(</span>sum<span class="token punctuation">,</span> c_out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c_in<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sum<span class="token punctuation">;</span>
    <span class="token keyword">output</span> c_out<span class="token punctuation">;</span>
    <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
    <span class="token keyword">input</span> c_in<span class="token punctuation">;</span>
    <span class="token comment">// module internals </span>
<span class="token keyword">endmodule</span>

<span class="token comment">// Instantiation using positional connection</span>
fulladd4 <span class="token function">fa1</span><span class="token punctuation">(</span>SUM<span class="token punctuation">,</span> C_OUT<span class="token punctuation">,</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C_IN<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">The external signals must appear in exactly the same order as the ports in the module definition.</p></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Named Connection (By Port Name)" dir="auto" class="heading" id="Named_Connection_(By_Port_Name)"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Named Connection (By Port Name)</h4><div class="heading-children"><div class="el-p"><p dir="auto">This method connects external signals to ports by specifying the port names rather than relying on position. This is more practical for large designs with many ports.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Named connection - order doesn't matter</span>
fulladd4 <span class="token function">fa1</span><span class="token punctuation">(</span>
    <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>SUM<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">c_out</span><span class="token punctuation">(</span>C_OUT<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>A<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>B<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">c_in</span><span class="token punctuation">(</span>C_IN<span class="token punctuation">)</span> 
<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">You can specify port connections in any order as long as the port name correctly matches the external signal.</p></div></div></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Port Connection Rules" dir="auto" class="heading" id="Port_Connection_Rules"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Port Connection Rules</h3><div class="heading-children"><div class="el-p"><p dir="auto">Verilog has specific rules governing how different data types can be connected between modules:</p></div><div class="el-h4 heading-wrapper"><h4 data-heading="Input Port Rules" dir="auto" class="heading" id="Input_Port_Rules"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Input Port Rules</h4><div class="heading-children"><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Internally</strong>: Input ports must always be of <code>net</code> type.</li>
<li data-line="1" dir="auto"><strong>Externally</strong>: Input ports can be connected to either <code>reg</code> or <code>net</code> type variables.</li>
</ul></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Output Port Rules" dir="auto" class="heading" id="Output_Port_Rules"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Output Port Rules</h4><div class="heading-children"><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Internally</strong>: Output ports can be of <code>reg</code> or <code>net</code> type.</li>
<li data-line="1" dir="auto"><strong>Externally</strong>: Output ports must always be connected to <code>net</code> type (cannot connect to <code>reg</code>).</li>
</ul></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Inout Port Rules" dir="auto" class="heading" id="Inout_Port_Rules"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Inout Port Rules</h4><div class="heading-children"><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Internally</strong>: Inout ports must always be of <code>net</code> type.</li>
<li data-line="1" dir="auto"><strong>Externally</strong>: Inout ports must always be connected to <code>net</code> type.</li>
</ul></div></div></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Why These Connection Rules Exist" dir="auto" class="heading" id="Why_These_Connection_Rules_Exist"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Why These Connection Rules Exist</h3><div class="heading-children"><div class="el-p"><p dir="auto">The connection rules exist because of how Verilog handles assignments:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Net types</strong> are used for continuous assignments using <code>assign</code> statements or port connections.</li>
<li data-line="1" dir="auto"><strong>Reg types</strong> are used in <code>always</code> blocks with sensitivity lists.</li>
<li data-line="2" dir="auto">When connecting ports, it's essentially a continuous assignment, which requires the target to be a <code>net</code>. </li>
</ul></div><div class="el-p"><p dir="auto">A <code>net</code> type simply wires two things together, while a <code>reg</code> type is used to store data based on inputs.</p></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Width Matching and Unconnected Ports" dir="auto" class="heading" id="Width_Matching_and_Unconnected_Ports"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Width Matching and Unconnected Ports</h3><div class="heading-children"><div class="el-h4 heading-wrapper"><h4 data-heading="Width Matching" dir="auto" class="heading" id="Width_Matching"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Width Matching</h4><div class="heading-children"><div class="el-p"><p dir="auto">Verilog allows connecting signals of different widths but typically issues a warning when widths don't match.</p></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Unconnected Ports" dir="auto" class="heading" id="Unconnected_Ports"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Unconnected Ports</h4><div class="heading-children"><div class="el-p"><p dir="auto">Verilog allows ports to remain unconnected, which is useful for debugging purposes or unused outputs:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Leaving a port unconnected</span>
module_instance <span class="token function">inst1</span><span class="token punctuation">(</span>
    <span class="token punctuation">.</span><span class="token function">clk</span><span class="token punctuation">(</span>clock<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">data_in</span><span class="token punctuation">(</span>input_data<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">data_out</span><span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">,</span>  <span class="token comment">// Unconnected output</span>
    <span class="token punctuation">.</span><span class="token function">enable</span><span class="token punctuation">(</span>en<span class="token punctuation">)</span> 
<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Practical Example" dir="auto" class="heading" id="Practical_Example"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Practical Example</h3><div class="heading-children"><div class="el-p"><p dir="auto">Here's an example showing proper port connection between modules:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">top_module</span><span class="token punctuation">(</span>
    <span class="token keyword">input</span> clk<span class="token punctuation">,</span>
    <span class="token keyword">input</span> reset_n<span class="token punctuation">,</span>
    <span class="token keyword">input</span> insignal1<span class="token punctuation">,</span>
    <span class="token keyword">input</span> insignal2<span class="token punctuation">,</span>
    <span class="token keyword">output</span> outsignal1<span class="token punctuation">,</span>
    <span class="token keyword">output</span> outsignal2 
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">wire</span> connection_wire<span class="token punctuation">;</span>  <span class="token comment">// Internal wire for module-to-module connection</span>

first_module <span class="token function">fm1</span><span class="token punctuation">(</span>
    <span class="token punctuation">.</span><span class="token function">clk</span><span class="token punctuation">(</span>clk<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">reset_n</span><span class="token punctuation">(</span>reset_n<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">in1</span><span class="token punctuation">(</span>insignal1<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">out1</span><span class="token punctuation">(</span>outsignal1<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">out2</span><span class="token punctuation">(</span>connection_wire<span class="token punctuation">)</span> <span class="token comment">// Connected to second module </span>
<span class="token punctuation">)</span><span class="token punctuation">;</span>
second_module <span class="token function">sm1</span><span class="token punctuation">(</span>
    <span class="token punctuation">.</span><span class="token function">clk</span><span class="token punctuation">(</span>clk<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">reset_n</span><span class="token punctuation">(</span>reset_n<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">in1</span><span class="token punctuation">(</span>insignal2<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">in2</span><span class="token punctuation">(</span>connection_wire<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token comment">// Receives from first module</span>
    <span class="token punctuation">.</span><span class="token function">out1</span><span class="token punctuation">(</span>outsignal2<span class="token punctuation">)</span> 
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="SystemVerilog Simplification" dir="auto" class="heading" id="SystemVerilog_Simplification"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>SystemVerilog Simplification</h3><div class="heading-children"><div class="el-p"><p dir="auto">In SystemVerilog, the <code>logic</code> type can be used in both cases, simplifying the connection rules and eliminating many of the restrictions present in traditional Verilog. Understanding these port connection rules and methods is essential for creating modular, hierarchical designs in Verilog where multiple modules work together to implement complex digital systems.</p></div></div></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">Port</div></div><div class="canvas-node" style="z-index: 5; transform: translate(-1880px, 3700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-p"><p dir="auto">Signals of type <strong>wire</strong> or a similar <strong>wire</strong>-like <strong>data type</strong> requires the <strong>continuous assignment</strong> of a value. For example, consider an electrical <strong>wire</strong> used to connect pieces on a breadboard. As long as the <strong><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mo class="mjx-n"><mjx-c class="mjx-c2B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c35"></mjx-c></mjx-mn><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D449 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></strong> battery is applied to one end of the <strong>wire</strong>, the component connected to the other end of the <strong>wire</strong> will get the required voltage.</p></div><div class="el-p"><p dir="auto">In <strong>Verilog</strong>, this concept is realized by the <strong>assign statement</strong> where any <strong>wire</strong> or other similar <strong>wire</strong>-like <strong>data-types</strong> can be driven continuously with a value. The value can either be a constant or an <strong>expression</strong> comprising of a group of signals.</p></div><div class="el-h2 heading-wrapper"><h2 data-heading="Syntax of `assign` Statement" dir="auto" class="heading" id="Syntax_of_`assign`_Statement"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Syntax of <code>assign</code> Statement</h2><div class="heading-children"><div class="el-p"><p dir="auto">The assignment syntax starts with the keyword <code>assign</code> followed by the signal name which can be either a single signal or a <strong>concatenation</strong> of different signal <strong>nets</strong>. The <strong>drive strength</strong> and <strong>delay</strong> are optional and are mostly used for <strong>dataflow modeling</strong> than <strong>synthesizing</strong> into real hardware. The <strong>expression</strong> or signal on the <strong>right hand side (RHS)</strong> is evaluated and assigned to the <strong>net</strong> or <strong>expression</strong> of <strong>nets</strong> on the <strong>left hand side (LHS)</strong>.</p></div><div class="el-p"><p dir="auto"><code>assign &lt;net_expression&gt; = [drive_strength] [delay] &lt;expression of different signals or constant value&gt;</code></p></div><div class="el-p"><p dir="auto"><strong>Delay values</strong> are useful for specifying delays for <strong>gates</strong> and are used to model <strong>timing behavior</strong> in real hardware because the value dictates when the <strong>net</strong> should be assigned with the evaluated value.</p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Rules for `assign` Statement" dir="auto" class="heading" id="Rules_for_`assign`_Statement"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Rules for <code>assign</code> Statement</h2><div class="heading-children"><div class="el-p"><p dir="auto">There are some rules that need to be followed when using an <strong>assign statement</strong>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>LHS</strong> should always be a <strong>scalar</strong> or <strong>vector net</strong> or a <strong>concatenation</strong> of <strong>scalar</strong> or <strong>vector nets</strong> and never a <strong>scalar</strong> or <strong>vector register</strong>.</li>
<li data-line="1" dir="auto"><strong>RHS</strong> can contain <strong>scalar</strong> or <strong>vector registers</strong> and <strong>function calls</strong>.</li>
<li data-line="2" dir="auto">Whenever any operand on the <strong>RHS</strong> changes in value, <strong>LHS</strong> will be updated with the new value.</li>
<li data-line="3" dir="auto"><strong>assign statements</strong> are also called <strong>continuous assignments</strong> and are always active.</li>
</ul></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Examples of `assign` Statement Usage" dir="auto" class="heading" id="Examples_of_`assign`_Statement_Usage"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Examples of <code>assign</code> Statement Usage</h2><div class="heading-children"><div class="el-p"><p dir="auto">In the following example, a <strong>net</strong> called <code>out</code> is driven continuously by an <strong>expression</strong> of signals. <code>i1</code> and <code>i2</code> with the <strong>logical AND</strong> (<code>&amp;</code>) form the <strong>expression</strong>.</p></div><div class="el-p"><p dir="auto">If the <strong>wires</strong> are instead converted into <strong>ports</strong> and <strong>synthesized</strong>, we will get an <strong>RTL schematic</strong> like the one shown below after <strong>synthesis</strong>.</p></div><div class="el-p"><p dir="auto"><strong>Continuous assignment statements</strong> can be used to represent <strong>combinational gates</strong> in <strong>Verilog</strong>.</p></div><div class="el-h3 heading-wrapper"><h3 data-heading="Verilog Module Example with `assign`" dir="auto" class="heading" id="Verilog_Module_Example_with_`assign`"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Verilog Module Example with <code>assign</code></h3><div class="heading-children"><div class="el-p"><p dir="auto">The module shown below takes two inputs and uses an <strong>assign statement</strong> to drive the output <code>z</code> using <strong>part-select</strong> and multiple <strong>bit concatenations</strong>. Treat each case as the only code in the module, else many <strong>assign statements</strong> on the same signal will definitely make the output become <strong>X</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> xyz <span class="token punctuation">(</span><span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> x<span class="token punctuation">,</span>		<span class="token comment">// x is a 4-bit vector net</span>
			<span class="token keyword">input</span> y<span class="token punctuation">,</span> 		<span class="token comment">// y is a scalar net (1-bit)</span>
			<span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">4</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> z <span class="token punctuation">)</span><span class="token punctuation">;</span> 	<span class="token comment">// z is a 5-bit vector net</span>

<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">;</span>
<span class="token keyword">wire</span> b<span class="token punctuation">;</span>

<span class="token comment">// Assume one of the following assignments are chosen in real design</span>
<span class="token comment">// If x='hC and y='h1 let us see the value of z</span>

<span class="token comment">// Case #1: 4-bits of x and 1 bit of y is concatenated to get a 5-bit net</span>
<span class="token comment">// and is assigned to the 5-bit nets of z. So value of z='b11001 or z='h19</span>
<span class="token keyword">assign</span> z <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>

<span class="token comment">// Case #2: 4-bits of x and 1 bit of y is concatenated to get a 5-bit net</span>
<span class="token comment">// and is assigned to selected 3-bits of net z. Remaining 2 bits of z remains</span>
<span class="token comment">// undriven and will be high-imp. So value of z='bZ001Z</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>

<span class="token comment">// Case #3: The same statement is used but now bit4 of z is driven with a constant</span>
<span class="token comment">// value of 1. Now z = 'b1001Z because only bit0 remains undriven</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">4</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>

<span class="token comment">// Case #4: Assume bit3 is driven instead, but now there are two drivers for bit3,</span>
<span class="token comment">// and both are driving the same value of 0. So there should be no contention and</span>
<span class="token comment">// value of z = 'bZ001Z</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>

<span class="token comment">// Case #5: Assume bit3 is instead driven with value 1, so now there are two drivers</span>
<span class="token comment">// with different values, where the first line is driven with the value of X which</span>
<span class="token comment">// at the time is 0 and the second assignment where it is driven with value 1, so</span>
<span class="token comment">// now it becomes unknown which will win. So z='bZX01Z</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>

<span class="token comment">// Case #6: Partial selection of operands on RHS is also possible and say only 2-bits</span>
<span class="token comment">// are chosen from x, then z = 'b00001 because z[4:3] will be driven with 0</span>
<span class="token keyword">assign</span> z <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>

<span class="token comment">// Case #7: Say we explicitly assign only 3-bits of z and leave remaining unconnected</span>
<span class="token comment">// then z = 'bZZ001</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>

<span class="token comment">// Case #8: Same variable can be used multiple times as well and z = 'b00111</span>
<span class="token comment">// 3{y} is the same as {y, y, y}</span>
<span class="token keyword">assign</span> z <span class="token operator">=</span> <span class="token operator">{</span><span class="token number">3</span><span class="token operator">{</span>y<span class="token operator">}}</span><span class="token punctuation">;</span>

<span class="token comment">// Case #9: LHS can also be concatenated: a is 2-bit vector and b is scalar</span>
<span class="token comment">// RHS is evaluated to 11001 and LHS is 3-bit wide so first 3 bits from LSB of RHS</span>
<span class="token comment">// will be assigned to LHS. So a = 'b00 and b ='b1</span>
<span class="token keyword">assign</span> <span class="token operator">{</span>a<span class="token punctuation">,</span> b<span class="token operator">}</span> <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>

<span class="token comment">// Case #10: If we reverse order on LHS keeping RHS same, we get a = 'b01 and b='b0</span>
<span class="token keyword">assign</span> <span class="token operator">{</span>a<span class="token punctuation">,</span> b<span class="token operator">}</span> <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>

<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="`reg` vs `wire` with `assign`" dir="auto" class="heading" id="`reg`_vs_`wire`_with_`assign`"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><code>reg</code> vs <code>wire</code> with <code>assign</code></h2><div class="heading-children"><div class="el-p"><p dir="auto">It is illegal to drive or assign <strong>reg type variables</strong> with an <strong>assign statement</strong>. This is because a <strong>reg variable</strong> is capable of storing data and does not require to be driven continuously. <strong>reg signals</strong> can only be driven in <strong>procedural blocks</strong> like <code>initial</code> and <code>always</code>.</p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Explicit vs. Implicit Assignment" dir="auto" class="heading" id="Explicit_vs._Implicit_Assignment"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Explicit vs. Implicit Assignment</h2><div class="heading-children"><div class="el-p"><p dir="auto">When an <strong>assign statement</strong> is used to assign the given <strong>net</strong> with some value, it is called <strong>explicit assignment</strong>. <strong>Verilog</strong> also allows an assignment to be done when the <strong>net</strong> is declared and is called <strong>implicit assignment</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">;</span>
<span class="token keyword">assign</span> a <span class="token operator">=</span> x <span class="token operator">&amp;</span> y<span class="token punctuation">;</span> 			<span class="token comment">// Explicit assignment</span>

<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a <span class="token operator">=</span> x <span class="token operator">&amp;</span> y<span class="token punctuation">;</span> 	<span class="token comment">// Implicit assignment</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="`assign` Statement for Combinational Logic" dir="auto" class="heading" id="`assign`_Statement_for_Combinational_Logic"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><code>assign</code> Statement for Combinational Logic</h2><div class="heading-children"><div class="el-p"><p dir="auto">Consider the following <strong>digital circuit</strong> made from <strong>combinational gates</strong> and the corresponding <strong>Verilog</strong> code.</p></div><div class="el-p"><p dir="auto"><strong>Combinational logic</strong> requires the inputs to be continuously driven to maintain the output unlike <strong>sequential elements</strong> like <strong>flip-flops</strong> where the value is captured and stored at the edge of a <strong>clock</strong>. So an <strong>assign statement</strong> fits the purpose well because the output <code>o</code> is updated whenever any of the inputs on the <strong>right hand side</strong> change.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// This module takes four inputs and performs a boolean</span>
<span class="token comment">// operation and assigns output to o. The combinational</span>
<span class="token comment">// logic is realized using assign statement.</span>

<span class="token keyword">module</span> combo <span class="token punctuation">(</span>	<span class="token keyword">input</span> 	a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span>
								<span class="token keyword">output</span>  o<span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token keyword">assign</span> o <span class="token operator">=</span> <span class="token operator">~</span><span class="token punctuation">(</span><span class="token punctuation">(</span>a <span class="token operator">&amp;</span> b<span class="token punctuation">)</span> <span class="token operator">|</span> c <span class="token operator">^</span> d<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">After <strong>design elaboration</strong> and <strong>synthesis</strong>, we do get to see a <strong>combinational circuit</strong> that would behave the same way as modeled by the <strong>assign statement</strong>.</p></div><div class="el-p"><p dir="auto">See that the signal <code>o</code> becomes <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> whenever the <strong>combinational expression</strong> on the <strong>RHS</strong> becomes true. Similarly <code>o</code> becomes <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span> when <strong>RHS</strong> is false. Output <code>o</code> is <strong>X</strong> from <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45B TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D460 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> to <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45B TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D460 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> because inputs are <strong>X</strong> during the same time.</p></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">assign</div></div><div class="canvas-node" style="z-index: 6; transform: translate(-1700px, 1440px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-p"><p dir="auto">Here's a breakdown of the differences, with explanations and examples.  Remember, the core of the issue lies in how simulators <em>implement</em> these structures.</p></div><div class="el-h3 heading-wrapper"><h3 data-heading="1. What are Vectors and Arrays?" dir="auto" class="heading" id="1._What_are_Vectors_and_Arrays?"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>1. What are Vectors and Arrays?</h3><div class="heading-children"><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Vector:</strong>  A fixed-size sequence of bits, declared with a specific size.  Think of it as a straight line of bits.</li>
<li data-line="1" dir="auto"><strong>Array:</strong> A collection of elements, where each element can potentially be different. Think of it as a row of containers.</li>
</ul></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="2. Comparing Vectors and Arrays - Key Differences" dir="auto" class="heading" id="2._Comparing_Vectors_and_Arrays_-_Key_Differences"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>2. Comparing Vectors and Arrays - Key Differences</h3><div class="heading-children"><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Feature</th>
<th dir="ltr">Vector</th>
<th dir="ltr">Array</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>Definition</strong></td>
<td dir="ltr">Fixed-size, contiguous sequence of bits</td>
<td dir="ltr">Collection of elements</td>
</tr>
<tr>
<td dir="ltr"><strong>Declaration Style</strong></td>
<td dir="ltr"><code>reg [7:0] a;</code> or <code>reg[7] a;</code>  (Size before/after name)</td>
<td dir="ltr"><code>reg [7:0] memory [0:1025];</code> (Size <em>after</em> the name)</td>
</tr>
<tr>
<td dir="ltr"><strong>Data Type</strong></td>
<td dir="ltr">Can be <code>wire</code> or <code>reg</code></td>
<td dir="ltr">Can be <code>reg</code>, <code>wire</code>, or integers</td>
</tr>
<tr>
<td dir="ltr"><strong>Size</strong></td>
<td dir="ltr">Fixed and explicit</td>
<td dir="ltr">Can be dynamic or defined by a range</td>
</tr>
<tr>
<td dir="ltr"><strong>Analogy</strong></td>
<td dir="ltr">A straight rope with a specific length</td>
<td dir="ltr">A row of boxes, each potentially different</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Example:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>reg [3:0] a;</code>  (A 4-bit vector)</li>
<li data-line="1" dir="auto"><code>reg [7:0] data [10:15];</code> (An array of 6 (15-10+1) 8-bit registers)</li>
</ul></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="3. The &quot;Memory Waste&quot; Issue: A Deeper Look" dir="auto" class="heading" id="3._The_&quot;Memory_Waste&quot;_Issue:_A_Deeper_Look"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>3. The "Memory Waste" Issue: A Deeper Look</h3><div class="heading-children"><div class="el-p"><p dir="auto">The declaration itself isn't inherently wasteful. The problem is the simulator's implementation.</p></div><div class="el-p"><p dir="auto"><strong>What's Really Happening?</strong></p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Aspect</th>
<th dir="ltr">Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>Word Alignment</strong></td>
<td dir="ltr">Simulators often allocate memory in "words" (typically 32 bits). Even if you only use a few bits, a full word is reserved.  This is a consequence of how memory is organized at a lower level.</td>
</tr>
<tr>
<td dir="ltr"><strong><code>reg</code> Data Type Overhead</strong></td>
<td dir="ltr"><code>reg</code> can hold four states: 0, 1, X (unknown), and Z (high impedance).  The simulator needs extra bits to represent these states, adding to the memory footprint.</td>
</tr>
<tr>
<td dir="ltr"><strong><code>bit</code> Data Type</strong></td>
<td dir="ltr"><code>bit</code> only represents 0 or 1, so the simulator doesn't need to store extra state information.</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Illustrative Example: <code>reg [3:0] mem[0:3];</code></strong></p></div><div class="el-p"><p dir="auto">Let's break down the approximate memory usage:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>4 Elements:</strong> The array has 4 elements.</li>
<li data-line="1" dir="auto"><strong>4 Bits per Element:</strong> Each element is 4 bits wide.</li>
<li data-line="2" dir="auto"><strong>Word Size:</strong>  The simulator uses 32 bits (1 word) to store each element.</li>
<li data-line="3" dir="auto"><strong>Total Storage:</strong>  4 elements * 32 bits/element = 128 bits.</li>
<li data-line="4" dir="auto"><strong>Usable Data:</strong> 4 elements * 4 bits/element = 16 bits.</li>
<li data-line="5" dir="auto"><strong>Wasted Memory (Word Alignment):</strong> 128 bits - 16 bits = 112 bits.</li>
<li data-line="6" dir="auto"><strong><code>reg</code> Overhead:</strong> 4 bits/element <em> 2 overhead bits/bit </em> 4 elements = 32 bits.</li>
<li data-line="7" dir="auto"><strong>Total Approximate Waste:</strong> 112 + 32 = 144 bits.</li>
</ul></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="4. Reducing Memory Waste: Strategies" dir="auto" class="heading" id="4._Reducing_Memory_Waste:_Strategies"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>4. Reducing Memory Waste: Strategies</h3><div class="heading-children"><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Strategy</th>
<th dir="ltr">Description</th>
<th dir="ltr">Example</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>Use Packed Arrays (When Possible)</strong></td>
<td dir="ltr">Combine elements into a larger register.  This avoids the overhead of individual storage allocations.</td>
<td dir="ltr"><code>reg [15:0] packed_data;</code>  (A single 16-bit register)</td>
</tr>
<tr>
<td dir="ltr"><strong>Use <code>bit</code> instead of <code>reg</code></strong></td>
<td dir="ltr">Reduces the overhead associated with the extra states (X and Z) that <code>reg</code> needs to track.</td>
<td dir="ltr"><code>bit [3:0] my_bit_array[0:3];</code></td>
</tr>
<tr>
<td dir="ltr"><strong>Careful Declaration</strong></td>
<td dir="ltr">Analyze your data needs and declare data types and sizes to match the required storage.</td>
<td dir="ltr">Avoid unnecessarily large data types when smaller types are sufficient.</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Important Note:</strong> The memory waste figures are <em>estimates</em> and can vary depending on the specific simulator being used. The underlying principles remain the same.</p></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">Memory Waste</div></div><div class="canvas-node" style="z-index: 7; transform: translate(-1700px, 740px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-p"><p dir="auto">An <strong>array</strong> declaration of a net or variable can be either scalar or vector. Any number of dimensions can be created by specifying an address range after the identifier name and is called a <strong>multi-dimensional array</strong>. Arrays are allowed in Verilog for <code>reg</code>, <code>wire</code>, <code>integer</code>, and <code>real</code> data types.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">reg</span>        y1 <span class="token punctuation">[</span><span class="token number">11</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>        <span class="token comment">// y is an scalar reg array of depth=12, each 1-bit wide</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">7</span><span class="token punctuation">]</span> y2 <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>         <span class="token comment">// y is an 8-bit vector net with a depth of 4</span>
<span class="token keyword">reg</span>  <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> y3 <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">;</span>    <span class="token comment">// y is a 2D array rows=2,cols=4 each 8-bit wide</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">An <strong>index</strong> for every dimension has to be specified to access a particular element of an array and can be an expression of other variables. An array can be formed for any of the different data-types supported in Verilog.</p></div><div class="el-p"><p dir="auto">Note that a <strong>memory</strong> of <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45B TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> 1-bit <code>reg</code> is not the same as an <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45B TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span>-bit <strong>vector reg</strong>.</p></div><div class="el-h2 heading-wrapper"><h2 data-heading="Declaration and Access" dir="auto" class="heading" id="Declaration_and_Access"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Declaration and Access</h2><div class="heading-children"><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded">y1 <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> 						<span class="token comment">// Illegal - All elements can't be assigned in a single go</span>

y2<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">8'ha2</span><span class="token punctuation">;</span> 			<span class="token comment">// Assign 0xa2 to index=0</span>
y2<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">8'h1c</span><span class="token punctuation">;</span> 			<span class="token comment">// Assign 0x1c to index=2</span>
y3<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">8'hdd</span><span class="token punctuation">;</span> 	<span class="token comment">// Assign 0xdd to rows=1 cols=2</span>
y3<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">8'haa</span><span class="token punctuation">;</span> 	<span class="token comment">// Assign 0xaa to rows=0 cols=0</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3 heading-wrapper"><h3 data-heading="Example" dir="auto" class="heading" id="Example"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Example</h3><div class="heading-children"><div class="el-p"><p dir="auto">The code shown below simply shows how different arrays can be modeled, assigned, and accessed. <code>mem1</code> is an 8-bit vector, <code>mem2</code> is an 8-bit array with a depth of 4 (specified by the range <code>[0:3]</code>), and <code>mem3</code> is a 16-bit vector 2D array with 4 rows and 2 columns. These variables are assigned different values and printed.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> des <span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>  mem1<span class="token punctuation">;</span> 							<span class="token comment">// reg vector 8-bit wide</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>  mem2 <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">;</span> 				<span class="token comment">// 8-bit wide vector array with depth=4</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> mem3 <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">;</span> 	<span class="token comment">// 16-bit wide vector 2D array with rows=4,cols=2</span>

  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token keyword">int</span> i<span class="token punctuation">;</span>

    mem1 <span class="token operator">=</span> <span class="token number">8'ha9</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"mem1 = 0x%0h"</span><span class="token punctuation">,</span> mem1<span class="token punctuation">)</span><span class="token punctuation">;</span>

    mem2<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">8'haa</span><span class="token punctuation">;</span>
    mem2<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">8'hbb</span><span class="token punctuation">;</span>
    mem2<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">8'hcc</span><span class="token punctuation">;</span>
    mem2<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">8'hdd</span><span class="token punctuation">;</span>
    <span class="token function">for</span><span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">4</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i<span class="token operator">+</span><span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
      <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"mem2[%0d] = 0x%0h"</span><span class="token punctuation">,</span> i<span class="token punctuation">,</span> mem2<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>

    <span class="token function">for</span><span class="token punctuation">(</span><span class="token keyword">int</span> i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">4</span><span class="token punctuation">;</span> i <span class="token operator">+=</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
      <span class="token function">for</span><span class="token punctuation">(</span><span class="token keyword">int</span> j <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> j <span class="token operator">&lt;</span> <span class="token number">2</span><span class="token punctuation">;</span> j <span class="token operator">+=</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        mem3<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">[</span>j<span class="token punctuation">]</span> <span class="token operator">=</span> i <span class="token operator">+</span> j<span class="token punctuation">;</span>
        <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"mem3[%0d][%0d] = 0x%0h"</span><span class="token punctuation">,</span> i<span class="token punctuation">,</span> j<span class="token punctuation">,</span> mem3<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">[</span>j<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
      <span class="token keyword">end</span>
    <span class="token keyword">end</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Simulation Log" dir="auto" class="heading" id="Simulation_Log"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Simulation Log</h3><div class="heading-children"><div class="el-pre"><pre><code data-line="0">ncsim&gt; run
mem1 = 0xa9
mem2[0] = 0xaa
mem2[1] = 0xbb
mem2[2] = 0xcc
mem2[3] = 0xdd
mem3[0][0] = 0x0
mem3[0][1] = 0x1
mem3[1][0] = 0x1
mem3[1][1] = 0x2
mem3[2][0] = 0x2
mem3[2][1] = 0x3
mem3[3][0] = 0x3
mem3[3][1] = 0x4
ncsim: *W,RNQUIE: Simulation is complete.
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Memories" dir="auto" class="heading" id="Memories"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Memories</h2><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Memories</strong> are <strong>digital storage elements</strong> that help store data and information in digital circuits. <strong>RAMs</strong> and <strong>ROMs</strong> are good examples of such <strong>memory</strong> elements.</p></div><div class="el-h3 heading-wrapper"><h3 data-heading="Modeling Memories" dir="auto" class="heading" id="Modeling_Memories"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Modeling Memories</h3><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Storage elements</strong> can be modeled using <strong>one-dimensional arrays</strong> of type <code>reg</code> and is called a <strong>memory</strong>. Each element in the <strong>memory</strong> may represent a <strong>word</strong> and is referenced using a single <strong>array index</strong>.</p></div><div class="el-p"><p dir="auto"><span alt="memory.png" src="memory.png" class="internal-embed media-embed image-embed is-loaded"><img alt="memory.png" src="verilog/img/memory.png"></span></p></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Verilog Vectors vs. Memory Arrays" dir="auto" class="heading" id="Verilog_Vectors_vs._Memory_Arrays"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Verilog Vectors vs. Memory Arrays</h3><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Verilog vectors</strong> are declared using a <strong>size range</strong> on the left side of the variable name and these get realized into <strong>flops</strong> that match the size of the variable. In the code shown below, the design module accepts clock, reset, and some control signals to read and write into the block.</p></div><div class="el-h4 heading-wrapper"><h4 data-heading="Single Register Example" dir="auto" class="heading" id="Single_Register_Example"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Single Register Example</h4><div class="heading-children"><div class="el-p"><p dir="auto">It contains a 16-bit <strong>storage element</strong> called <strong>register</strong> which simply gets updated during writes and returns the current value during reads. The <strong>register</strong> is written when <code>sel</code> and <code>wr</code> are high on the same clock edge. It returns the current data when <code>sel</code> is high and <code>wr</code> is low.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> des <span class="token punctuation">(</span>    <span class="token keyword">input</span>           clk<span class="token punctuation">,</span>
                <span class="token keyword">input</span>           rstn<span class="token punctuation">,</span>
                <span class="token keyword">input</span>           wr<span class="token punctuation">,</span>
                <span class="token keyword">input</span>           sel<span class="token punctuation">,</span>
                <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>    wdata<span class="token punctuation">,</span>
                <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>   rdata
                <span class="token punctuation">)</span><span class="token punctuation">;</span>

	<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> register<span class="token punctuation">;</span>

	<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rstn<span class="token punctuation">)</span>
    	register <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span> <span class="token keyword">begin</span>
    	<span class="token keyword">if</span> <span class="token punctuation">(</span>sel <span class="token operator">&amp;</span> wr<span class="token punctuation">)</span>
      	register <span class="token operator">&lt;=</span> wdata<span class="token punctuation">;</span>
    	<span class="token keyword">else</span>
      	register <span class="token operator">&lt;=</span> register<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
	<span class="token keyword">end</span>

	<span class="token keyword">assign</span> rdata <span class="token operator">=</span> <span class="token punctuation">(</span>sel <span class="token operator">&amp;</span> <span class="token operator">~</span>wr<span class="token punctuation">)</span> <span class="token operator">?</span> register <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">The hardware schematic shows that a 16-bit <strong>flop</strong> is updated when control logic for writes are active and the current value is returned when control logic is configured for reads.</p></div><div class="el-p"><p dir="auto"><span alt="verilog_arrays_register_schematic.png" src="verilog_arrays_register_schematic.png" class="internal-embed media-embed image-embed is-loaded"><img alt="verilog_arrays_register_schematic.png" src="verilog/img/verilog_arrays_register_schematic.png"></span></p></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Register Array Example" dir="auto" class="heading" id="Register_Array_Example"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Register Array Example</h4><div class="heading-children"><div class="el-p"><p dir="auto">In this example, <strong>register</strong> is an <strong>array</strong> that has four locations with each having a width of 16-bits. The design module accepts an additional input signal which is called <strong>addr</strong> to access a particular <strong>index</strong> in the <strong>array</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> des <span class="token punctuation">(</span>    <span class="token keyword">input</span>           clk<span class="token punctuation">,</span>
                <span class="token keyword">input</span>           rstn<span class="token punctuation">,</span>
                <span class="token keyword">input</span>  <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>    addr<span class="token punctuation">,</span>
                <span class="token keyword">input</span>           wr<span class="token punctuation">,</span>
                <span class="token keyword">input</span>           sel<span class="token punctuation">,</span>
                <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>    wdata<span class="token punctuation">,</span>
                <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>   rdata<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> register <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
<span class="token keyword">integer</span> i<span class="token punctuation">;</span>

<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rstn<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">4</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i<span class="token operator">+</span><span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
            register<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">end</span>
    <span class="token keyword">end</span> <span class="token keyword">else</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>sel <span class="token operator">&amp;</span> wr<span class="token punctuation">)</span>
            register<span class="token punctuation">[</span>addr<span class="token punctuation">]</span> <span class="token operator">&lt;=</span> wdata<span class="token punctuation">;</span>
        <span class="token keyword">else</span>
            register<span class="token punctuation">[</span>addr<span class="token punctuation">]</span> <span class="token operator">&lt;=</span> register<span class="token punctuation">[</span>addr<span class="token punctuation">]</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">end</span>

<span class="token keyword">assign</span> rdata <span class="token operator">=</span> <span class="token punctuation">(</span>sel <span class="token operator">&amp;</span> <span class="token operator">~</span>wr<span class="token punctuation">)</span> <span class="token operator">?</span> register<span class="token punctuation">[</span>addr<span class="token punctuation">]</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">It can be seen in the hardware schematic that each <strong>index</strong> of the <strong>array</strong> is a 16-bit <strong>flop</strong> and the input <strong>address</strong> is used to access a particular set of <strong>flops</strong>.</p></div><div class="el-p"><p dir="auto"><span alt="verilog_array_schematic.png" src="verilog_array_schematic.png" class="internal-embed media-embed image-embed is-loaded"><img alt="verilog_array_schematic.png" src="verilog/img/verilog_array_schematic.png"></span></p></div><div class="el-div"><div data-callout-metadata="" data-callout-fold="" data-callout="question" class="callout"><div class="callout-title" dir="auto"><div class="callout-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-help-circle"><circle cx="12" cy="12" r="10"></circle><path d="M9.09 9a3 3 0 0 1 5.83 1c0 2-3 3-3 3"></path><path d="M12 17h.01"></path></svg></div><div class="callout-title-inner">What is the difference between Array and Vector</div></div><div class="callout-content">
<div data-callout-metadata="" data-callout-fold="-" data-callout="success" class="callout is-collapsible is-collapsed"><div class="callout-title" dir="auto"><div class="callout-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-check"><path d="M20 6 9 17l-5-5"></path></svg></div><div class="callout-title-inner">Answer</div><div class="callout-fold is-collapsed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-chevron-down"><path d="m6 9 6 6 6-6"></path></svg></div></div><div class="callout-content" style="display: none;">
<span style="display: block; margin-block-start: var(--p-spacing); margin-block-end: var(--p-spacing);"><span alt="Memory Waste" src="Memory Waste" class="internal-embed markdown-embed inline-embed is-loaded"><div class="embed-title markdown-embed-title">Memory Waste</div><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer markdown-preview-section" style="padding-bottom: 0px; min-height: 1240px;"><div class="markdown-preview-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="mod-header mod-ui"><div class="inline-title" contenteditable="true" spellcheck="true" autocapitalize="on" tabindex="-1" enterkeyhint="done">Memory Waste</div></div><div class="el-p"><p dir="auto">Here's a breakdown of the differences, with explanations and examples.  Remember, the core of the issue lies in how simulators <em>implement</em> these structures.</p></div><div class="el-h3 heading-wrapper"><h3 data-heading="1. What are Vectors and Arrays?" dir="auto" class="heading" id="1._What_are_Vectors_and_Arrays?"><span class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></span>1. What are Vectors and Arrays?</h3><div class="heading-children"><div class="el-ul"><ul class="has-list-bullet">
<li data-line="0" dir="auto"><span class="list-bullet"></span><strong>Vector:</strong>  A fixed-size sequence of bits, declared with a specific size.  Think of it as a straight line of bits.</li>
<li data-line="1" dir="auto"><span class="list-bullet"></span><strong>Array:</strong> A collection of elements, where each element can potentially be different. Think of it as a row of containers.</li>
</ul></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="2. Comparing Vectors and Arrays - Key Differences" dir="auto" class="heading" id="2._Comparing_Vectors_and_Arrays_-_Key_Differences"><span class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></span>2. Comparing Vectors and Arrays - Key Differences</h3><div class="heading-children"><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Feature</th>
<th dir="ltr">Vector</th>
<th dir="ltr">Array</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>Definition</strong></td>
<td dir="ltr">Fixed-size, contiguous sequence of bits</td>
<td dir="ltr">Collection of elements</td>
</tr>
<tr>
<td dir="ltr"><strong>Declaration Style</strong></td>
<td dir="ltr"><code>reg [7:0] a;</code> or <code>reg[7] a;</code>  (Size before/after name)</td>
<td dir="ltr"><code>reg [7:0] memory [0:1025];</code> (Size <em>after</em> the name)</td>
</tr>
<tr>
<td dir="ltr"><strong>Data Type</strong></td>
<td dir="ltr">Can be <code>wire</code> or <code>reg</code></td>
<td dir="ltr">Can be <code>reg</code>, <code>wire</code>, or integers</td>
</tr>
<tr>
<td dir="ltr"><strong>Size</strong></td>
<td dir="ltr">Fixed and explicit</td>
<td dir="ltr">Can be dynamic or defined by a range</td>
</tr>
<tr>
<td dir="ltr"><strong>Analogy</strong></td>
<td dir="ltr">A straight rope with a specific length</td>
<td dir="ltr">A row of boxes, each potentially different</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Example:</strong></p></div><div class="el-ul"><ul class="has-list-bullet">
<li data-line="0" dir="auto"><span class="list-bullet"></span><code>reg [3:0] a;</code>  (A 4-bit vector)</li>
<li data-line="1" dir="auto"><span class="list-bullet"></span><code>reg [7:0] data [10:15];</code> (An array of 6 (15-10+1) 8-bit registers)</li>
</ul></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="3. The &quot;Memory Waste&quot; Issue: A Deeper Look" dir="auto" class="heading" id="3._The_&quot;Memory_Waste&quot;_Issue:_A_Deeper_Look"><span class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></span>3. The "Memory Waste" Issue: A Deeper Look</h3><div class="heading-children"><div class="el-p"><p dir="auto">The declaration itself isn't inherently wasteful. The problem is the simulator's implementation.</p></div><div class="el-p"><p dir="auto"><strong>What's Really Happening?</strong></p></div><div></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div><div class="markdown-embed-link" aria-label="Open link"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-link"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></div></span></span>
</div></div>
</div></div></div></div></div></div></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">Arrays in Verilog</div></div><div class="canvas-node" style="z-index: 8; transform: translate(-1220px, 1880px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-p"><p dir="auto">In <strong>Verilog</strong>, the <strong>strength</strong> of driving a net refers to the relative power or capability of a driver to influence the value of a net.</p></div><div class="el-h2 heading-wrapper"><h2 data-heading="Types of Strengths" dir="auto" class="heading" id="Types_of_Strengths"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Types of Strengths</h2><div class="heading-children"><div class="el-p"><p dir="auto">Two types of <strong>strengths</strong> can be specified in a net declaration:</p></div><div class="el-h3 heading-wrapper"><h3 data-heading="Charge Strength" dir="auto" class="heading" id="Charge_Strength"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Charge Strength</h3><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Charge strength</strong> is specifically used with <strong><code>trireg</code></strong> nets to model charge storage. It indicates the relative size of the capacitance associated with the net indicated by either <strong><code>small</code></strong>, <strong><code>medium</code></strong>, or <strong><code>large</code></strong>.</p></div><div class="el-p"><p dir="auto">This strength determines how quickly a charge can decay on the net when it is not actively driven, allowing for more accurate simulation of real-world behavior in circuits that involve capacitive elements. The default charge strength of a <strong><code>trireg</code></strong> net is <strong><code>medium</code></strong>.</p></div><div class="el-p"><p dir="auto">The simulation time for charge decay should be defined in the delay specification for the <strong><code>trireg</code></strong> net.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">trireg</span>                          a_net<span class="token punctuation">;</span>    <span class="token comment">// strength medium by default</span>
<span class="token keyword">trireg</span>   <span class="token punctuation">(</span><span class="token keyword">medium</span><span class="token punctuation">)</span> #<span class="token punctuation">(</span><span class="token number">0</span><span class="token punctuation">,</span> <span class="token number">0</span><span class="token punctuation">,</span> <span class="token number">100</span><span class="token punctuation">)</span>  cap1<span class="token punctuation">;</span>     <span class="token comment">// strength medium, charge decay time of 100 time units</span>
<span class="token keyword">trireg</span>   <span class="token punctuation">(</span><span class="token keyword">large</span><span class="token punctuation">)</span>  <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>         cap2<span class="token punctuation">;</span>     <span class="token comment">// strength large, no decay time</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Drive Strength" dir="auto" class="heading" id="Drive_Strength"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Drive Strength</h3><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Drive strength</strong> refers to the capability of a driver to influence the value of a net. It indicates how strongly a signal is driven on the output terminals of a gate or net.</p></div><div class="el-p"><p dir="auto"><strong>Drive strength</strong> is crucial in resolving conflicts when multiple drivers attempt to control a net. The net will take on the value from the strongest driver, and if there are conflicting values from drivers of the same strength, the result will be unknown (x).</p></div><div class="el-p"><p dir="auto">When using the <strong><code>assign</code></strong> statement, you can specify the driving strength explicitly. The syntax for this is:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">assign</span>  <span class="token punctuation">(</span>strength1<span class="token punctuation">,</span> strength0<span class="token punctuation">)</span> net <span class="token operator">=</span> expression<span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong><code>strength1</code></strong>: The strength when the net is driven to logic <strong><code>1</code></strong>.</li>
<li data-line="1" dir="auto"><strong><code>strength0</code></strong>: The strength when the net is driven to logic <strong><code>0</code></strong>.</li>
</ul></div><div class="el-p"><p dir="auto">If no strengths are specified, the default drive strength is typically <strong><code>strong</code></strong>, which means that the net will take on the value from a strong driver if multiple drivers are present.</p></div><div class="el-p"><p dir="auto">If multiple drivers with different strengths attempt to drive a net, the net will take on the value of the strongest driver. If two or more drivers have the same strength but different values, the result will be unknown (x).</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> out<span class="token punctuation">;</span>

<span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">strong1</span><span class="token punctuation">,</span> <span class="token keyword">weak0</span><span class="token punctuation">)</span> out <span class="token operator">=</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">;</span> <span class="token comment">// Drives 'out' with strong1 when true</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">In this example, if <code>a &amp; b</code> evaluates to <strong><code>1</code></strong>, <code>out</code> will be driven with a strong signal; if it evaluates to <strong><code>0</code></strong>, it will be driven weakly.</p></div></div></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Specific Drive Strengths" dir="auto" class="heading" id="Specific_Drive_Strengths"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Specific Drive Strengths</h2><div class="heading-children"><div class="el-h3 heading-wrapper"><h3 data-heading="`supply0` and `supply1`" dir="auto" class="heading" id="`supply0`_and_`supply1`"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><code>supply0</code> and <code>supply1</code></h3><div class="heading-children"><div class="el-p"><p dir="auto">The <strong><code>supply0</code></strong> net is a net that is always driven to a logic low (<strong><code>0</code></strong>) value. It is typically used to represent a ground connection or a negative power supply in a circuit. When connected to other components, it ensures that those components see a consistent low voltage level. If no other driver is present, the value of a <strong><code>supply0</code></strong> net remains <strong><code>0</code></strong>. It can be used in simulations to model scenarios where certain parts of the circuit are grounded.</p></div><div class="el-p"><p dir="auto">The <strong><code>supply1</code></strong> net is a net that is always driven to a logic high (<strong><code>1</code></strong>) value. It represents a positive power supply connection, ensuring that connected components receive a consistent high voltage level. Similar to <strong><code>supply0</code></strong>, if no other driver is present, the value of a <strong><code>supply1</code></strong> net remains <strong><code>1</code></strong>. This is useful for modeling scenarios where certain parts of the circuit are powered.</p></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="`strong0` and `strong1`" dir="auto" class="heading" id="`strong0`_and_`strong1`"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><code>strong0</code> and <code>strong1</code></h3><div class="heading-children"><div class="el-p"><p dir="auto">The <strong><code>strong0</code></strong> keyword indicates that the driver will actively drive the net to a logic low (<strong><code>0</code></strong>) with <strong><code>strong</code></strong> strength. When a net is assigned a value using <strong><code>strong0</code></strong>, it signifies that the driver has a robust capability to pull the net down to <strong><code>0</code></strong>, overriding weaker drivers.</p></div><div class="el-p"><p dir="auto">The <strong><code>strong1</code></strong> keyword signifies that the driver will actively drive the net to a logic high (<strong><code>1</code></strong>) with <strong><code>strong</code></strong> strength. When a net is assigned a value using <strong><code>strong1</code></strong>, it indicates that the driver can effectively pull the net up to <strong><code>1</code></strong>, overpowering any weaker drivers.</p></div><div class="el-p"><p dir="auto">If multiple drivers are connected to the same net, the net will take on the value from the strongest driver. If there are conflicting values from drivers of equal strength, the result will be unknown (x).</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">strong1</span><span class="token punctuation">,</span> <span class="token keyword">weak0</span><span class="token punctuation">)</span> my_net <span class="token operator">=</span> some_signal<span class="token punctuation">;</span>    <span class="token comment">// Drives my_net high with strong strength</span>
<span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">weak1</span><span class="token punctuation">,</span> <span class="token keyword">strong0</span><span class="token punctuation">)</span> my_net <span class="token operator">=</span> another_signal<span class="token punctuation">;</span> <span class="token comment">// Drives my_net low with strong strength</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="`pull0` and `pull1`" dir="auto" class="heading" id="`pull0`_and_`pull1`"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><code>pull0</code> and <code>pull1</code></h3><div class="heading-children"><div class="el-p"><p dir="auto">The <strong><code>pull0</code></strong> strength indicates that a net has a resistive pull-down device connected to it. When a net is assigned the <strong><code>pull0</code></strong> strength, it will be driven to a logic low (<strong><code>0</code></strong>) when no other drivers are actively driving it high. This ensures that the net defaults to <strong><code>0</code></strong> if left floating. If no drivers are present or if all drivers are in a high-impedance state (z), the net will resolve to <strong><code>0</code></strong> due to the pull-down effect.</p></div><div class="el-p"><p dir="auto">The <strong><code>pull1</code></strong> strength signifies that a net has a resistive pull-up device connected to it. When assigned the <strong><code>pull1</code></strong> strength, the net will be driven to a logic high (<strong><code>1</code></strong>) when no other drivers are actively driving it low. This ensures that the net defaults to <strong><code>1</code></strong> if left floating. Similar to <strong><code>pull0</code></strong>, if no drivers are present or all are in high-impedance state (z), the net will resolve to <strong><code>1</code></strong> due to the pull-up effect.</p></div><div class="el-p"><p dir="auto">If a net with pull strengths experiences conflicting values from active drivers, the strongest driver will take precedence. If two drivers of equal strength drive different values, the result will be unknown (x).</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">pull1</span><span class="token punctuation">,</span> <span class="token keyword">pull0</span><span class="token punctuation">)</span> my_net <span class="token operator">=</span> some_signal<span class="token punctuation">;</span> <span class="token comment">// Pulls up to 1 unless driven low</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="`weak0` and `weak1`" dir="auto" class="heading" id="`weak0`_and_`weak1`"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><code>weak0</code> and <code>weak1</code></h3><div class="heading-children"><div class="el-p"><p dir="auto">The <strong><code>weak0</code></strong> strength indicates that a net will be driven to a logic low (<strong><code>0</code></strong>) with a weak driving capability. When a net is assigned the <strong><code>weak0</code></strong> strength, it signifies that the driver can pull the net down to <strong><code>0</code></strong>, but it is not as strong as other driving strengths like <strong><code>strong0</code></strong> or <strong><code>pull0</code></strong>. This is useful in situations where you want to allow for the possibility of other stronger drivers to take precedence. If no stronger drivers are present, the net will resolve to <strong><code>0</code></strong> when driven by <strong><code>weak0</code></strong>.</p></div><div class="el-p"><p dir="auto">The <strong><code>weak1</code></strong> strength indicates that a net will be driven to a logic high (<strong><code>1</code></strong>) with a weak driving capability. When assigned the <strong><code>weak1</code></strong> strength, it means that the driver can pull the net up to <strong><code>1</code></strong>, but again, it is weaker than other driving strengths like <strong><code>strong1</code></strong> or <strong><code>pull1</code></strong>. This allows for potential overriding by stronger drivers. If no stronger drivers are present, the net will resolve to <strong><code>1</code></strong> when driven by <strong><code>weak1</code></strong>.</p></div><div class="el-p"><p dir="auto">In cases where multiple drivers are connected to a single net, the net will take on the value from the strongest driver. If two or more drivers of equal strength drive conflicting values, the result will be unknown (x).</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">weak1</span><span class="token punctuation">,</span> <span class="token keyword">weak0</span><span class="token punctuation">)</span> my_net <span class="token operator">=</span> some_signal<span class="token punctuation">;</span> <span class="token comment">// Drives my_net with weak strengths</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="`highz0` and `highz1`" dir="auto" class="heading" id="`highz0`_and_`highz1`"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><code>highz0</code> and <code>highz1</code></h3><div class="heading-children"><div class="el-p"><p dir="auto">The <strong><code>highz0</code></strong> strength indicates that a net is in a high-impedance state while being driven to a logic low (<strong><code>0</code></strong>). It is typically used when modeling nets that can be disconnected or tri-stated, allowing the net to effectively "float" at <strong><code>0</code></strong> when no active drivers are present. When a net is assigned the <strong><code>highz0</code></strong> strength, it means that it can be driven to <strong><code>0</code></strong> but will also enter a high-impedance state if no active drivers are present.</p></div><div class="el-p"><p dir="auto">The <strong><code>highz1</code></strong> strength signifies that a net is in a high-impedance state while being driven to a logic high (<strong><code>1</code></strong>). Similar to <strong><code>highz0</code></strong>, this strength is used in scenarios where the net can be tri-stated and should float at <strong><code>1</code></strong> when not actively driven. When assigned the <strong><code>highz1</code></strong> strength, the net can be driven to <strong><code>1</code></strong> but will enter a high-impedance state if there are no active drivers.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">highz1</span><span class="token punctuation">,</span> <span class="token keyword">pull0</span><span class="token punctuation">)</span> my_net <span class="token operator">=</span> some_signal<span class="token punctuation">;</span> <span class="token comment">// Drives my_net with high impedance when not driven</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Drive Strength Rules and Constraints" dir="auto" class="heading" id="Drive_Strength_Rules_and_Constraints"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Drive Strength Rules and Constraints</h2><div class="heading-children"><div class="el-p"><p dir="auto">The following two rules shall constrain the use of drive strength specifications:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">The strength specifications (<strong><code>highz1</code></strong>, <strong><code>highz0</code></strong>) and (<strong><code>highz0</code></strong>, <strong><code>highz1</code></strong>) shall be treated as illegal constructs.</li>
<li data-line="1" dir="auto">If drive strength is not specified, it shall default to (<strong><code>strong1</code></strong>, <strong><code>strong0</code></strong>).</li>
</ul></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Example and Simulation" dir="auto" class="heading" id="Example_and_Simulation"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Example and Simulation</h2><div class="heading-children"><div class="el-h3 heading-wrapper"><h3 data-heading="Verilog Example" dir="auto" class="heading" id="Verilog_Example"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Verilog Example</h3><div class="heading-children"><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> tb<span class="token punctuation">;</span>

    <span class="token comment">// Declare nets with different strengths</span>
    <span class="token keyword">reg</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">;</span>

    <span class="token keyword">wire</span> strong0_net<span class="token punctuation">,</span> strong1_net<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> pull0_net<span class="token punctuation">,</span> pull1_net<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> weak0_net<span class="token punctuation">,</span> weak1_net<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> highz0_net<span class="token punctuation">,</span> highz1_net<span class="token punctuation">;</span>

    <span class="token comment">// Assign strong drivers</span>
    <span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">strong1</span><span class="token punctuation">,</span> <span class="token keyword">weak0</span><span class="token punctuation">)</span> strong1_net <span class="token operator">=</span> a<span class="token punctuation">;</span> <span class="token comment">// Strongly drives high if 'a' is 1</span>
    <span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">weak1</span><span class="token punctuation">,</span> <span class="token keyword">strong0</span><span class="token punctuation">)</span> strong0_net <span class="token operator">=</span> b<span class="token punctuation">;</span> <span class="token comment">// Strongly drives low if 'b' is 0</span>

    <span class="token comment">// Assign pull drivers</span>
    <span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">pull1</span><span class="token punctuation">,</span> <span class="token keyword">pull0</span><span class="token punctuation">)</span> pull1_net <span class="token operator">=</span> c<span class="token punctuation">;</span> <span class="token comment">// Pulls up to 1 unless driven low</span>
    <span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">pull0</span><span class="token punctuation">,</span> <span class="token keyword">pull1</span><span class="token punctuation">)</span> pull0_net <span class="token operator">=</span> d<span class="token punctuation">;</span> <span class="token comment">// Pulls down to 0 unless driven high</span>

    <span class="token comment">// Assign weak drivers</span>
    <span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">weak1</span><span class="token punctuation">,</span> <span class="token keyword">weak0</span><span class="token punctuation">)</span> weak1_net <span class="token operator">=</span> a<span class="token punctuation">;</span> <span class="token comment">// Weakly drives high if 'a' is 1</span>
    <span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">weak0</span><span class="token punctuation">,</span> <span class="token keyword">weak1</span><span class="token punctuation">)</span> weak0_net <span class="token operator">=</span> b<span class="token punctuation">;</span> <span class="token comment">// Weakly drives low if 'b' is 0</span>

    <span class="token comment">// Assign high impedance drivers</span>
    <span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">highz1</span><span class="token punctuation">,</span> <span class="token keyword">pull0</span><span class="token punctuation">)</span> highz1_net <span class="token operator">=</span> a<span class="token punctuation">;</span> <span class="token comment">// High impedance when not driven</span>
    <span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">highz0</span><span class="token punctuation">,</span> <span class="token keyword">pull1</span><span class="token punctuation">)</span> highz0_net <span class="token operator">=</span> b<span class="token punctuation">;</span> <span class="token comment">// High impedance when not driven</span>

    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> values <span class="token operator">=</span> <span class="token operator">{</span><span class="token number">1'b1</span><span class="token punctuation">,</span> <span class="token number">1'b0</span><span class="token operator">}</span><span class="token punctuation">;</span>

      <span class="token keyword">repeat</span> <span class="token punctuation">(</span><span class="token number">10</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">integer</span> idx<span class="token punctuation">;</span>

        <span class="token number">#10</span><span class="token punctuation">;</span>
        idx <span class="token operator">=</span> <span class="token kernel-function property">$random</span> <span class="token operator">%</span> <span class="token number">2</span><span class="token punctuation">;</span>
        a <span class="token operator">=</span> values<span class="token punctuation">[</span>idx<span class="token punctuation">]</span><span class="token punctuation">;</span>
        idx <span class="token operator">=</span> <span class="token kernel-function property">$random</span> <span class="token operator">%</span> <span class="token number">2</span><span class="token punctuation">;</span>
        b <span class="token operator">=</span> values<span class="token punctuation">[</span>idx<span class="token punctuation">]</span><span class="token punctuation">;</span>
        idx <span class="token operator">=</span> <span class="token kernel-function property">$random</span> <span class="token operator">%</span> <span class="token number">2</span><span class="token punctuation">;</span>
        c <span class="token operator">=</span> values<span class="token punctuation">[</span>idx<span class="token punctuation">]</span><span class="token punctuation">;</span>
        idx <span class="token operator">=</span> <span class="token kernel-function property">$random</span> <span class="token operator">%</span> <span class="token number">2</span><span class="token punctuation">;</span>
        d <span class="token operator">=</span> values<span class="token punctuation">[</span>idx<span class="token punctuation">]</span><span class="token punctuation">;</span>
      <span class="token keyword">end</span>
    <span class="token keyword">end</span>

    <span class="token keyword">initial</span>
      <span class="token kernel-function property">$monitor</span><span class="token punctuation">(</span><span class="token string">"[%0t] a=%0b b=%0b c=%0b d=%0b strong1=%0b strong0=%0b pull1=%0b pull0=%0b weak1=%0b weak0=%0b highz1=%0b highz0=%0b"</span><span class="token punctuation">,</span> <span class="token kernel-function property">$time</span><span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> strong1_net<span class="token punctuation">,</span> strong0_net<span class="token punctuation">,</span> pull1_net<span class="token punctuation">,</span> pull0_net<span class="token punctuation">,</span> weak1_net<span class="token punctuation">,</span> weak0_net<span class="token punctuation">,</span> highz1_net<span class="token punctuation">,</span> highz0_net<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Simulation Log" dir="auto" class="heading" id="Simulation_Log"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Simulation Log</h3><div class="heading-children"><div class="el-pre"><pre class="language-text" tabindex="0"><code data-line="0" class="language-text is-loaded">xcelium&gt; run
[0] a=x b=x c=x d=x strong1=x strong0=x pull1=x pull0=x weak1=x weak0=x highz1=x highz0=x
[10] a=0 b=x c=x d=x strong1=0 strong0=x pull1=x pull0=x weak1=0 weak0=x highz1=0 highz0=x
[20] a=1 b=1 c=x d=0 strong1=1 strong0=1 pull1=x pull0=0 weak1=1 weak0=1 highz1=z highz0=1
[30] a=1 b=1 c=0 d=1 strong1=1 strong0=1 pull1=0 pull0=1 weak1=1 weak0=1 highz1=z highz0=1
[40] a=1 b=0 c=1 d=0 strong1=1 strong0=0 pull1=1 pull0=0 weak1=1 weak0=0 highz1=z highz0=z
[50] a=x b=0 c=1 d=x strong1=x strong0=0 pull1=1 pull0=x weak1=x weak0=0 highz1=x highz0=z
[60] a=0 b=1 c=0 d=0 strong1=0 strong0=1 pull1=0 pull0=0 weak1=0 weak0=1 highz1=0 highz0=1
[70] a=0 b=x c=0 d=x strong1=0 strong0=x pull1=0 pull0=x weak1=0 weak0=x highz1=0 highz0=x
[80] a=x b=x c=x d=0 strong1=x strong0=x pull1=x pull0=0 weak1=x weak0=x highz1=x highz0=x
[90] a=0 b=0 c=0 d=x strong1=0 strong0=0 pull1=0 pull0=x weak1=0 weak0=0 highz1=0 highz0=z
[100] a=0 b=x c=x d=x strong1=0 strong0=x pull1=x pull0=x weak1=0 weak0=x highz1=0 highz0=x
xmsim: *W,RNQUIE: Simulation is complete.
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">Driving Strengths</div></div><div class="canvas-node" style="z-index: 9; transform: translate(-1220px, 2380px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-p"><p dir="auto">Verilog provides a comprehensive set of operators for digital design and hardware description. Here's a complete overview of all operator categories with practical examples.</p></div><div class="el-h2 heading-wrapper"><h2 data-heading="Arithmetic Operators" dir="auto" class="heading" id="Arithmetic_Operators"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Arithmetic Operators</h2><div class="heading-children"><div class="el-p"><p dir="auto">Verilog arithmetic operators perform mathematical operations on operands.</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Operator</th>
<th dir="ltr">Description</th>
<th dir="ltr">Operands</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="auto">+</td>
<td dir="ltr">Addition</td>
<td dir="auto">2</td>
</tr>
<tr>
<td dir="auto">-</td>
<td dir="ltr">Subtraction</td>
<td dir="auto">2</td>
</tr>
<tr>
<td dir="auto">*</td>
<td dir="ltr">Multiplication</td>
<td dir="auto">2</td>
</tr>
<tr>
<td dir="auto">/</td>
<td dir="ltr">Division</td>
<td dir="auto">2</td>
</tr>
<tr>
<td dir="auto">%</td>
<td dir="ltr">Modulus</td>
<td dir="auto">2</td>
</tr>
<tr>
<td dir="auto">**</td>
<td dir="ltr">Exponentiation</td>
<td dir="auto">2</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Example:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> arithmetic_op<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> i1<span class="token punctuation">,</span> i2<span class="token punctuation">;</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    i1 <span class="token operator">=</span> <span class="token number">4'h6</span><span class="token punctuation">;</span>  <span class="token comment">// 6 in hex</span>
    i2 <span class="token operator">=</span> <span class="token number">4'h2</span><span class="token punctuation">;</span>  <span class="token comment">// 2 in hex</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Add: %0h"</span><span class="token punctuation">,</span> i1 <span class="token operator">+</span> i2<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Output: 8</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Sub: %0h"</span><span class="token punctuation">,</span> i1 <span class="token operator">-</span> i2<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Output: 4</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Mul: %0h"</span><span class="token punctuation">,</span> i1 <span class="token operator">*</span> i2<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Output: c (12 in hex)</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Div: %0h"</span><span class="token punctuation">,</span> i1 <span class="token operator">/</span> i2<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Output: 3</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Pow: %0h"</span><span class="token punctuation">,</span> i2 <span class="token operator">**</span> <span class="token number">3</span><span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Output: 8</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Mod: %0h"</span><span class="token punctuation">,</span> i1 <span class="token operator">%</span> i2<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Output: 0</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Relational Operators" dir="auto" class="heading" id="Relational_Operators"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Relational Operators</h2><div class="heading-children"><div class="el-p"><p dir="auto">Relational operators compare two operands and return 1 (true) or 0 (false).</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Operator</th>
<th dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="auto">&gt;</td>
<td dir="ltr">Greater than</td>
</tr>
<tr>
<td dir="auto">&gt;=</td>
<td dir="ltr">Greater than or equal</td>
</tr>
<tr>
<td dir="auto">&lt;</td>
<td dir="ltr">Less than</td>
</tr>
<tr>
<td dir="auto">&lt;=</td>
<td dir="ltr">Less than or equal</td>
</tr>
<tr>
<td dir="auto">==</td>
<td dir="ltr">Equal to</td>
</tr>
<tr>
<td dir="auto">!=</td>
<td dir="ltr">Not equal to</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Example:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> relational_op<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> i1<span class="token punctuation">,</span> i2<span class="token punctuation">;</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    i1 <span class="token operator">=</span> <span class="token number">4'h6</span><span class="token punctuation">;</span> i2 <span class="token operator">=</span> <span class="token number">4'h2</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"i1 &gt; i2: %h"</span><span class="token punctuation">,</span> i1<span class="token operator">&gt;</span>i2<span class="token punctuation">)</span><span class="token punctuation">;</span>   <span class="token comment">// Output: 1</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"i1 &gt;= i2: %h"</span><span class="token punctuation">,</span> i1<span class="token operator">&gt;=</span>i2<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// Output: 1</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"i1 &lt; i2: %h"</span><span class="token punctuation">,</span> i1<span class="token operator">&lt;</span>i2<span class="token punctuation">)</span><span class="token punctuation">;</span>   <span class="token comment">// Output: 0</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"i1 &lt;= i2: %h"</span><span class="token punctuation">,</span> i1<span class="token operator">&lt;=</span>i2<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// Output: 0</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Case Equality Operators" dir="auto" class="heading" id="Case_Equality_Operators"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Case Equality Operators</h2><div class="heading-children"><div class="el-p"><p dir="auto">Verilog has <strong>four equality operators</strong>:</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Operator</th>
<th dir="ltr">Name</th>
<th dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="auto">==</td>
<td dir="ltr">Logical equality</td>
<td dir="ltr">Returns X if either operand contains X or Z</td>
</tr>
<tr>
<td dir="auto">!=</td>
<td dir="ltr">Logical inequality</td>
<td dir="ltr">Returns X if either operand contains X or Z</td>
</tr>
<tr>
<td dir="auto">===</td>
<td dir="ltr">Case equality</td>
<td dir="ltr">Compares X and Z as distinct values</td>
</tr>
<tr>
<td dir="auto">!==</td>
<td dir="ltr">Case inequality</td>
<td dir="ltr">Compares X and Z as distinct values</td>
</tr>
</tbody>
</table></div><div class="el-h3 heading-wrapper"><h3 data-heading="Key Differences with Examples" dir="auto" class="heading" id="Key_Differences_with_Examples"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Key Differences with Examples</h3><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Logical Equality (<code>==</code>, <code>!=</code>):</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> logical_equality<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    a <span class="token operator">=</span> <span class="token number">4'b101x</span><span class="token punctuation">;</span>
    b <span class="token operator">=</span> <span class="token number">4'b101x</span><span class="token punctuation">;</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span>a <span class="token operator">==</span> b<span class="token punctuation">)</span>
      <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Equal"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span>
      <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Not equal"</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// This will execute because of X</span>
    <span class="token comment">// Result of (a == b) is X (unknown), treated as false in if condition</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Case Equality (<code>===</code>, <code>!==</code>):</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> case_equality<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    a <span class="token operator">=</span> <span class="token number">4'b101x</span><span class="token punctuation">;</span>
    b <span class="token operator">=</span> <span class="token number">4'b101x</span><span class="token punctuation">;</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span>a <span class="token operator">===</span> b<span class="token punctuation">)</span>
      <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Case equal"</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// This WILL execute</span>
    <span class="token keyword">else</span>
      <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Case not equal"</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// This will NOT execute</span>
    <span class="token comment">// X and Z values are compared bit-by-bit as distinct values</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Logical Operators" dir="auto" class="heading" id="Logical_Operators"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Logical Operators</h2><div class="heading-children"><div class="el-p"><p dir="auto">Logical operators work with Boolean expressions and are used to combine conditions.</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Operator</th>
<th dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="auto">&amp;&amp;</td>
<td dir="ltr">Logical AND</td>
</tr>
<tr>
<td dir="auto">|</td>
<td dir="ltr">Logical OR</td>
</tr>
<tr>
<td dir="auto">!</td>
<td dir="ltr">Logical NOT</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Example:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Logical operators return 1 (true) or 0 (false)</span>
result <span class="token operator">=</span> <span class="token punctuation">(</span>a <span class="token operator">&gt;</span> b<span class="token punctuation">)</span> <span class="token operator">&amp;&amp;</span> <span class="token punctuation">(</span>c <span class="token operator">&lt;</span> d<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Both conditions must be true</span>
result <span class="token operator">=</span> <span class="token punctuation">(</span>a <span class="token operator">==</span> b<span class="token punctuation">)</span> <span class="token operator">||</span> <span class="token punctuation">(</span>c <span class="token operator">==</span> d<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// Either condition can be true</span>
result <span class="token operator">=</span> <span class="token operator">!</span><span class="token punctuation">(</span>a <span class="token operator">&gt;</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>             <span class="token comment">// Negation of the condition</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Bitwise Operators" dir="auto" class="heading" id="Bitwise_Operators"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Bitwise Operators</h2><div class="heading-children"><div class="el-p"><p dir="auto">Bitwise operators perform bit-by-bit operations on operands.</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Operator</th>
<th dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="auto">&amp;</td>
<td dir="ltr">Bitwise AND</td>
</tr>
<tr>
<td dir="auto">|</td>
<td dir="ltr">Bitwise OR</td>
</tr>
<tr>
<td dir="auto">^</td>
<td dir="ltr">Bitwise XOR</td>
</tr>
<tr>
<td dir="auto">~&amp;</td>
<td dir="ltr">Bitwise NAND</td>
</tr>
<tr>
<td dir="auto">~|</td>
<td dir="ltr">Bitwise NOR</td>
</tr>
<tr>
<td dir="auto">~^</td>
<td dir="ltr">Bitwise XNOR</td>
</tr>
<tr>
<td dir="auto">~</td>
<td dir="ltr">Bitwise NOT</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Example:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">;</span>
<span class="token keyword">assign</span> a <span class="token operator">=</span> <span class="token number">4'b1010</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> b <span class="token operator">=</span> <span class="token number">4'b1100</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> c <span class="token operator">=</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">;</span>  <span class="token comment">// Result: 4'b1000</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Reduction Operators" dir="auto" class="heading" id="Reduction_Operators"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Reduction Operators</h2><div class="heading-children"><div class="el-p"><p dir="auto">Reduction operators take a multi-bit input and produce a single-bit output by performing the operation across all bits.</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Operator</th>
<th dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="auto">&amp;</td>
<td dir="ltr">Reduction AND</td>
</tr>
<tr>
<td dir="auto">|</td>
<td dir="ltr">Reduction OR</td>
</tr>
<tr>
<td dir="auto">^</td>
<td dir="ltr">Reduction XOR</td>
</tr>
<tr>
<td dir="auto">~&amp;</td>
<td dir="ltr">Reduction NAND</td>
</tr>
<tr>
<td dir="auto">~|</td>
<td dir="ltr">Reduction NOR</td>
</tr>
<tr>
<td dir="auto">~^</td>
<td dir="ltr">Reduction XNOR</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Example:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">reduction_operators</span><span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">reg</span> r_C<span class="token punctuation">;</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"AND Reduction of 4'b1101 is: %b"</span><span class="token punctuation">,</span> <span class="token operator">&amp;</span><span class="token number">4'b1101</span><span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Output: 0</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"AND Reduction of 4'b1111 is: %b"</span><span class="token punctuation">,</span> <span class="token operator">&amp;</span><span class="token number">4'b1111</span><span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Output: 1</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"OR Reduction of 4'b1101 is: %b"</span><span class="token punctuation">,</span> <span class="token operator">|</span><span class="token number">4'b1101</span><span class="token punctuation">)</span><span class="token punctuation">;</span>   <span class="token comment">// Output: 1</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"OR Reduction of 4'b0000 is: %b"</span><span class="token punctuation">,</span> <span class="token operator">|</span><span class="token number">4'b0000</span><span class="token punctuation">)</span><span class="token punctuation">;</span>   <span class="token comment">// Output: 0</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"XOR Reduction of 4'b1101 is: %b"</span><span class="token punctuation">,</span> <span class="token operator">^</span><span class="token number">4'b1101</span><span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Output: 1</span>
    r_C <span class="token operator">=</span> <span class="token operator">|</span><span class="token number">4'b0010</span><span class="token punctuation">;</span>  <span class="token comment">// Store reduction result</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Stored reduction result: %b"</span><span class="token punctuation">,</span> r_C<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Output: 1</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Shift Operators" dir="auto" class="heading" id="Shift_Operators"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Shift Operators</h2><div class="heading-children"><div class="el-p"><p dir="auto">Shift operators move bits left or right by a specified number of positions.</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Operator</th>
<th dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="auto">&lt;&lt;</td>
<td dir="ltr">Logical left shift</td>
</tr>
<tr>
<td dir="auto">&gt;&gt;</td>
<td dir="ltr">Logical right shift</td>
</tr>
<tr>
<td dir="auto">&lt;&lt;&lt;</td>
<td dir="ltr">Arithmetic left shift</td>
</tr>
<tr>
<td dir="auto">&gt;&gt;&gt;</td>
<td dir="ltr">Arithmetic right shift</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Example:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> shift_op<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> i1<span class="token punctuation">,</span> o1<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token keyword">signed</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> i2<span class="token punctuation">,</span> o2<span class="token punctuation">;</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token comment">// Logical shift</span>
    i1 <span class="token operator">=</span> <span class="token number">8'b1111_0000</span><span class="token punctuation">;</span>
    o1 <span class="token operator">=</span> i1 <span class="token operator">&gt;&gt;</span> <span class="token number">3</span><span class="token punctuation">;</span>  <span class="token comment">// Result: 00011110</span>
    o1 <span class="token operator">=</span> i1 <span class="token operator">&lt;&lt;</span> <span class="token number">3</span><span class="token punctuation">;</span>  <span class="token comment">// Result: 00011110</span>
    <span class="token comment">// Arithmetic shift (preserves sign bit)</span>
    i2 <span class="token operator">=</span> <span class="token number">8'b1111_0000</span><span class="token punctuation">;</span>
    o2 <span class="token operator">=</span> i2 <span class="token operator">&gt;&gt;&gt;</span> <span class="token number">3</span><span class="token punctuation">;</span>  <span class="token comment">// Result: 01111110</span>
    o2 <span class="token operator">=</span> i2 <span class="token operator">&lt;&lt;&lt;</span> <span class="token number">3</span><span class="token punctuation">;</span>  <span class="token comment">// Result: 10000000</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Conditional Operator" dir="auto" class="heading" id="Conditional_Operator"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Conditional Operator</h2><div class="heading-children"><div class="el-p"><p dir="auto">The conditional or ternary  operator provides a compact way to select between two values.</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Operator</th>
<th dir="ltr">Description</th>
<th dir="ltr">Operands</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="auto">?:</td>
<td dir="ltr">Conditional</td>
<td dir="auto">3</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Syntax:</strong> <code>result = condition ? true_expression : false_expression</code></p></div><div class="el-p"><p dir="auto"><strong>Example:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> conditional_op<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> i1<span class="token punctuation">,</span> i2<span class="token punctuation">,</span> result<span class="token punctuation">;</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    i1 <span class="token operator">=</span> <span class="token number">4'h6</span><span class="token punctuation">;</span> i2 <span class="token operator">=</span> <span class="token number">4'h2</span><span class="token punctuation">;</span>
    result <span class="token operator">=</span> <span class="token punctuation">(</span>i1 <span class="token operator">&gt;</span> i2<span class="token punctuation">)</span> <span class="token operator">?</span> <span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">;</span>  <span class="token comment">// Result: 1</span>
    i1 <span class="token operator">=</span> <span class="token number">4'h6</span><span class="token punctuation">;</span> i2 <span class="token operator">=</span> <span class="token number">4'h6</span><span class="token punctuation">;</span>
    result <span class="token operator">=</span> <span class="token punctuation">(</span>i1 <span class="token operator">&gt;</span> i2<span class="token punctuation">)</span> <span class="token operator">?</span> <span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">;</span>  <span class="token comment">// Result: 0</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Concatenation and Replication" dir="auto" class="heading" id="Concatenation_and_Replication"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Concatenation and Replication</h2><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Concatenation operator <code>{}</code>:</strong> Joins multiple signals together</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> result <span class="token operator">=</span> <span class="token operator">{</span>a<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token operator">}</span><span class="token punctuation">;</span>  <span class="token comment">// Combine two 4-bit values</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Replication operator <code>{n{value}}</code>:</strong> Creates multiple copies</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> result <span class="token operator">=</span> <span class="token operator">{</span><span class="token number">4</span><span class="token operator">{</span><span class="token number">2'b10</span><span class="token operator">}}</span><span class="token punctuation">;</span>  <span class="token comment">// Result: 8'b10101010</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">These operators form the foundation of Verilog hardware description and are essential for digital system design, providing the building blocks for complex logic implementations and arithmetic operations.</p></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">Operators Precedence</div></div><div class="canvas-node" style="z-index: 10; transform: translate(-1000px, 3700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-p"><p dir="auto">A set of Verilog statements are usually executed sequentially in a simulation. These statements are placed inside a <em>procedural</em> block. There are mainly two types of <em>procedural</em> blocks in Verilog - <strong>initial</strong> and <strong>always</strong>.</p></div><div class="el-h2 heading-wrapper"><h2 data-heading="The `initial` Block" dir="auto" class="heading" id="The_`initial`_Block"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>The <code>initial</code> Block</h2><div class="heading-children"><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">initial</span>
	<span class="token punctuation">[</span>single statement<span class="token punctuation">]</span>

<span class="token keyword">initial</span> <span class="token keyword">begin</span>
	<span class="token punctuation">[</span>multiple statements<span class="token punctuation">]</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">An <code>initial</code> block is not <a data-tooltip-position="top" aria-label="https://www.chipverify.com/verilog/asic-soc-chip-design-flow" rel="noopener nofollow" class="external-link" href="https://www.chipverify.com/verilog/asic-soc-chip-design-flow" target="_blank"><strong>synthesizable</strong></a> and hence cannot be converted into a hardware schematic with digital elements. Hence <code>initial</code> blocks do not serve much purpose than to be used in simulations. These blocks are primarily used to initialize variables and drive design ports with specific values.</p></div><div class="el-h3 heading-wrapper"><h3 data-heading="Characteristics and Usage" dir="auto" class="heading" id="Characteristics_and_Usage"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Characteristics and Usage</h3><div class="heading-children"><div class="el-p"><p dir="auto">An <code>initial</code> block is started at the beginning of a simulation at <strong>time 0 unit</strong>. This block will be <strong>executed only once</strong> during the entire simulation. Execution of an <code>initial</code> block finishes once all the statements within the block are executed.</p></div><div class="el-p"><p dir="auto"><img alt="verilog-initial-block" src="https://www.chipverify.com/images/verilog/initial-flash-1.PNG" referrerpolicy="no-referrer"></p></div><div class="el-p"><p dir="auto">The image shown above has a <code>module</code> called <code>behave</code> which has two internal signals called <code>a</code> and <code>b</code>. The <code>initial</code> block has only one statement and hence it is not necessary to place the statement within <code>begin</code> and <code>end</code>. This statement assigns the value <code>2'b10</code> to <code>a</code> when the <code>initial</code> block is started at time <strong>0 units</strong>.</p></div><div class="el-p"><p dir="auto">The code shown below has an additional statement that assigns some value to the signal <code>b</code>. However this happens only after <strong>10 time units</strong> from execution of previous statement. This means that <code>a</code> is assigned first with the given value and then after <strong>10 time units</strong>, <code>b</code> is assigned to <code>0</code>.</p></div><div class="el-p"><p dir="auto"><img alt="verilog-initial-block-begin-end" src="https://www.chipverify.com/images/verilog/initial-flash-3.png" referrerpolicy="no-referrer"></p></div></div></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Multiple `initial` Blocks" dir="auto" class="heading" id="Multiple_`initial`_Blocks"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Multiple <code>initial</code> Blocks</h2><div class="heading-children"><div class="el-p"><p dir="auto">There are <strong>no limits</strong> to the number of <code>initial</code> blocks that can be defined inside a module.</p></div><div class="el-p"><p dir="auto">The code shown below has <em>three</em> <code>initial</code> blocks all of which are <strong>started at the same time and run in parallel</strong>. However, depending on the statements and the delays within each <code>initial</code> block, the time taken to finish the block may vary.</p></div><div class="el-p"><p dir="auto"><img alt="verilog-multiple-initial-blocks" src="https://www.chipverify.com/images/verilog/initial-flash-2.PNG" referrerpolicy="no-referrer"></p></div><div class="el-p"><p dir="auto">In this example, the first block has a delay of <strong>20 units</strong>, while the second has a total delay of <strong>50 units</strong> (<code>10 + 40</code>) and the last block has a delay of <strong>60 units</strong>. Hence the simulation takes <strong>60 time units</strong> to complete since there is at least one <code>initial</code> block still running until <strong>60 time units</strong>.</p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Terminating Simulation with `$finish`" dir="auto" class="heading" id="Terminating_Simulation_with_`$finish`"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Terminating Simulation with <code>$finish</code></h2><div class="heading-children"><div class="el-p"><p dir="auto"><code>$finish</code> is a Verilog system task that tells the simulator to <strong>terminate the current simulation</strong>.</p></div><div class="el-p"><p dir="auto">If the last block had a delay of <strong>30 time units</strong> like shown below, the simulation would have ended at <strong>30 time units</strong> thereby <strong>killing all the other <code>initial</code> blocks</strong> that are active at that time.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">initial</span> <span class="token keyword">begin</span>
	<span class="token number">#30</span> <span class="token kernel-function property">$finish</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Synthesizability of `initial` Blocks" dir="auto" class="heading" id="Synthesizability_of_`initial`_Blocks"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Synthesizability of <code>initial</code> Blocks</h2><div class="heading-children"><div class="el-p"><p dir="auto">An <code>initial</code> block is <strong>not synthesizable</strong>.</p></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">Initial</div></div><div class="canvas-node" style="z-index: 11; transform: translate(-560px, 3700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-h2 heading-wrapper"><h2 data-heading="Understanding Generate Blocks" dir="auto" class="heading" id="Understanding_Generate_Blocks"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Understanding Generate Blocks</h2><div class="heading-children"><div class="el-p"><p dir="auto">A <strong><code>generate</code> block</strong> allows to multiply <strong>module instances</strong> or perform conditional instantiation of any <strong>module</strong>. It provides the ability for the design to be built based on <strong>Verilog parameters</strong>. These statements are particularly convenient when the same operation or module instance needs to be repeated multiple times or if certain code has to be conditionally included based on given <strong>Verilog parameters</strong>.</p></div><div class="el-p"><p dir="auto">A <strong><code>generate</code> block</strong> cannot contain port, parameter, <code>specparam</code> declarations or <code>specify</code> blocks. However, other <strong>module items</strong> and other <strong>generate blocks</strong> are allowed. All <strong>generate instantiations</strong> are coded within a <strong><code>module</code></strong> and between the keywords <strong><code>generate</code></strong> and <strong><code>endgenerate</code></strong>.</p></div><div class="el-p"><p dir="auto"><strong>Generated instantiations</strong> can have either <strong>modules</strong>, <strong>continuous assignments</strong>, <strong><code>always</code></strong> or <strong><code>initial</code></strong> blocks and <strong>user defined primitives</strong>. There are two types of <strong>generate constructs</strong> - <strong>loops</strong> and <strong>conditionals</strong>.</p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Types of Generate Constructs" dir="auto" class="heading" id="Types_of_Generate_Constructs"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Types of Generate Constructs</h2><div class="heading-children"><div class="el-ul"><ul>
<li data-line="0" dir="auto">Generate <strong>for loop</strong></li>
<li data-line="1" dir="auto">Generate <strong>if else</strong></li>
<li data-line="2" dir="auto">Generate <strong>case</strong></li>
</ul></div><div class="el-h3 heading-wrapper"><h3 data-heading="Generate For Loop" dir="auto" class="heading" id="Generate_For_Loop"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Generate For Loop</h3><div class="heading-children"><div class="el-p"><p dir="auto">A <strong>half adder</strong> will be instantiated <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D441 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> times in another top-level design module called <strong><code>my_design</code></strong> using a <strong><code>generate for loop</code></strong> construct. The loop variable has to be declared using the keyword <strong><code>genvar</code></strong> which tells the tool that this variable is to be specifically used during elaboration of the <strong>generate block</strong>.</p></div><div class="el-h4 heading-wrapper"><h4 data-heading="Half Adder Module" dir="auto" class="heading" id="Half_Adder_Module"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Half Adder Module</h4><div class="heading-children"><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Design for a half-adder</span>
<span class="token keyword">module</span> ha <span class="token punctuation">(</span> <span class="token keyword">input</span>   a<span class="token punctuation">,</span> b<span class="token punctuation">,</span>
            <span class="token keyword">output</span>  sum<span class="token punctuation">,</span> cout<span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token keyword">assign</span> sum  <span class="token operator">=</span> a <span class="token operator">^</span> b<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> cout <span class="token operator">=</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Top-Level Design: my_design" dir="auto" class="heading" id="Top-Level_Design:_my_design"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Top-Level Design: my_design</h4><div class="heading-children"><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// A top level design that contains N instances of half adder</span>
<span class="token keyword">module</span> my_design
	#<span class="token punctuation">(</span><span class="token keyword">parameter</span> N<span class="token operator">=</span><span class="token number">4</span><span class="token punctuation">)</span>
		<span class="token punctuation">(</span>	<span class="token keyword">input</span> <span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span>
			<span class="token keyword">output</span> <span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sum<span class="token punctuation">,</span> cout<span class="token punctuation">)</span><span class="token punctuation">;</span>

	<span class="token comment">// Declare a temporary loop variable to be used during</span>
	<span class="token comment">// generation and won't be available during simulation</span>
	<span class="token keyword">genvar</span> i<span class="token punctuation">;</span>

	<span class="token comment">// Generate for loop to instantiate N times</span>
	<span class="token keyword">generate</span>
		<span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> N<span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
          ha u0 <span class="token punctuation">(</span>a<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> sum<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> cout<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
		<span class="token keyword">end</span>
	<span class="token keyword">endgenerate</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Testbench for Generate For Loop" dir="auto" class="heading" id="Testbench_for_Generate_For_Loop"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Testbench for Generate For Loop</h4><div class="heading-children"><div class="el-p"><p dir="auto">The <strong>testbench parameter</strong> is used to control the number of <strong>half adder</strong> instances in the design. When <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D441 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> is <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c32"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <strong><code>my_design</code></strong> will have two instances of <strong>half adder</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> tb<span class="token punctuation">;</span>
	<span class="token keyword">parameter</span> N <span class="token operator">=</span> <span class="token number">2</span><span class="token punctuation">;</span>
  <span class="token keyword">reg</span>  <span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> <span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sum<span class="token punctuation">,</span> cout<span class="token punctuation">;</span>

  <span class="token comment">// Instantiate top level design with N=2 so that it will have 2</span>
  <span class="token comment">// separate instances of half adders and both are given two separate</span>
  <span class="token comment">// inputs</span>
  my_design #<span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">N</span><span class="token punctuation">(</span>N<span class="token punctuation">)</span><span class="token punctuation">)</span> <span class="token function">md</span><span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>sum<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cout</span><span class="token punctuation">(</span>cout<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    a <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    b <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>

    <span class="token kernel-function property">$monitor</span> <span class="token punctuation">(</span><span class="token string">"a=0x%0h b=0x%0h sum=0x%0h cout=0x%0h"</span><span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sum<span class="token punctuation">,</span> cout<span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token number">#10</span> a <span class="token operator">&lt;=</span> <span class="token number">'h2</span><span class="token punctuation">;</span>
    		b <span class="token operator">&lt;=</span> <span class="token number">'h3</span><span class="token punctuation">;</span>
    <span class="token number">#20</span> b <span class="token operator">&lt;=</span> <span class="token number">'h4</span><span class="token punctuation">;</span>
    <span class="token number">#10</span> a <span class="token operator">&lt;=</span> <span class="token number">'h5</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span> and <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span> gives the output <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D460 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D462 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45A TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span> and <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D450 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45C TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D462 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D461 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span> while <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span> and <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span> gives the output <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D460 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D462 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45A TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span> and <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D450 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45C TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D462 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D461 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span>.</p></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Simulation Log (For Loop)" dir="auto" class="heading" id="Simulation_Log_(For_Loop)"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Simulation Log (For Loop)</h4><div class="heading-children"><div class="el-pre"><pre><code data-line="0">ncsim&gt; run
a=0x0 b=0x0 sum=0x0 cout=0x0
a=0x2 b=0x3 sum=0x1 cout=0x2
a=0x2 b=0x0 sum=0x2 cout=0x0
a=0x1 b=0x0 sum=0x1 cout=0x0
ncsim: *W,RNQUIE: Simulation is complete.
ncsim&gt; exit
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Elaborated RTL" dir="auto" class="heading" id="Elaborated_RTL"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Elaborated RTL</h4><div class="heading-children"><div class="el-p"><p dir="auto">See that elaborated RTL does indeed have two <strong>half adder</strong> instances generated by the <strong><code>generate</code> block</strong>.</p></div><div class="el-p"><p dir="auto"><img src="https://www.chipverify.com/images/verilog/schematic/generate_block_for_loop_ha_schematic.png" referrerpolicy="no-referrer"></p></div></div></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Generate If Else" dir="auto" class="heading" id="Generate_If_Else"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Generate If Else</h3><div class="heading-children"><div class="el-p"><p dir="auto">Shown below is an example using an <strong><code>if else</code></strong> inside a <strong><code>generate</code> construct</strong> to select between two different <strong>multiplexer implementations</strong>. The first design uses an <strong><code>assign</code> statement</strong> to implement a mux while the second design uses a <strong><code>case</code> statement</strong>. A <strong>parameter</strong> called <strong><code>USE_CASE</code></strong> is defined in the top-level design module to select between the two choices.</p></div><div class="el-h4 heading-wrapper"><h4 data-heading="Mux Design with assign" dir="auto" class="heading" id="Mux_Design_with_assign"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Mux Design with assign</h4><div class="heading-children"><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Design #1: Multiplexer design uses an "assign" statement to assign</span>
<span class="token comment">// out signal</span>
<span class="token keyword">module</span> mux_assign <span class="token punctuation">(</span> <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sel<span class="token punctuation">,</span>
                   <span class="token keyword">output</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">assign</span> out <span class="token operator">=</span> sel <span class="token operator">?</span> a <span class="token punctuation">:</span> b<span class="token punctuation">;</span>

  <span class="token comment">// The initial display statement is used so that</span>
  <span class="token comment">// we know which design got instantiated from simulation</span>
  <span class="token comment">// logs</span>
  <span class="token keyword">initial</span>
  	<span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"mux_assign is instantiated"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Mux Design with case" dir="auto" class="heading" id="Mux_Design_with_case"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Mux Design with case</h4><div class="heading-children"><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Design #2: Multiplexer design uses a "case" statement to drive</span>
<span class="token comment">// out signal</span>
<span class="token keyword">module</span> mux_case <span class="token punctuation">(</span><span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sel<span class="token punctuation">,</span>
                 <span class="token keyword">output</span> <span class="token keyword">reg</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token important">always @</span> <span class="token punctuation">(</span>a <span class="token keyword">or</span> b <span class="token keyword">or</span> sel<span class="token punctuation">)</span> <span class="token keyword">begin</span>
  	<span class="token keyword">case</span> <span class="token punctuation">(</span>sel<span class="token punctuation">)</span>
    	<span class="token number">0</span> <span class="token punctuation">:</span> out <span class="token operator">=</span> a<span class="token punctuation">;</span>
   	 	<span class="token number">1</span> <span class="token punctuation">:</span> out <span class="token operator">=</span> b<span class="token punctuation">;</span>
  	<span class="token keyword">endcase</span>
  <span class="token keyword">end</span>

  <span class="token comment">// The initial display statement is used so that</span>
  <span class="token comment">// we know which design got instantiated from simulation</span>
  <span class="token comment">// logs</span>
  <span class="token keyword">initial</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"mux_case is instantiated"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Top-Level Design: my_design" dir="auto" class="heading" id="Top-Level_Design:_my_design"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Top-Level Design: my_design</h4><div class="heading-children"><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Top Level Design: Use a parameter to choose either one</span>
<span class="token keyword">module</span> my_design <span class="token punctuation">(</span>	<span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sel<span class="token punctuation">,</span>
         			<span class="token keyword">output</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">parameter</span> USE_CASE <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>

  <span class="token comment">// Use a "generate" block to instantiate either mux_case</span>
  <span class="token comment">// or mux_assign using an if else construct with generate</span>
  <span class="token keyword">generate</span>
  	<span class="token keyword">if</span> <span class="token punctuation">(</span>USE_CASE<span class="token punctuation">)</span>
      mux_case mc <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sel</span><span class="token punctuation">(</span>sel<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">out</span><span class="token punctuation">(</span>out<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span>
      mux_assign ma <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sel</span><span class="token punctuation">(</span>sel<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">out</span><span class="token punctuation">(</span>out<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">endgenerate</span>

<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Testbench for Generate If Else" dir="auto" class="heading" id="Testbench_for_Generate_If_Else"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Testbench for Generate If Else</h4><div class="heading-children"><div class="el-p"><p dir="auto">Testbench <strong>instantiates</strong> the top-level <strong>module <code>my_design</code></strong> and sets the <strong>parameter <code>USE_CASE</code></strong> to <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> so that it instantiates the design using <strong><code>case</code> statement</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> tb<span class="token punctuation">;</span>
	<span class="token comment">// Declare testbench variables</span>
  <span class="token keyword">reg</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sel<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> out<span class="token punctuation">;</span>
  <span class="token keyword">integer</span> i<span class="token punctuation">;</span>

  <span class="token comment">// Instantiate top level design and set USE_CASE parameter to 1 so that</span>
  <span class="token comment">// the design using case statement is instantiated</span>
  my_design #<span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">USE_CASE</span><span class="token punctuation">(</span><span class="token number">1</span><span class="token punctuation">)</span><span class="token punctuation">)</span> u0 <span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sel</span><span class="token punctuation">(</span>sel<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">out</span><span class="token punctuation">(</span>out<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
  	<span class="token comment">// Initialize testbench variables</span>
  	a <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    b <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    sel <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>

    <span class="token comment">// Assign random values to DUT inputs with some delay</span>
    <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">5</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
      <span class="token number">#10</span> a <span class="token operator">&lt;=</span> <span class="token kernel-function property">$random</span><span class="token punctuation">;</span>
      	  b <span class="token operator">&lt;=</span> <span class="token kernel-function property">$random</span><span class="token punctuation">;</span>
          sel <span class="token operator">&lt;=</span> <span class="token kernel-function property">$random</span><span class="token punctuation">;</span>
      <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"i=%0d a=0x%0h b=0x%0h sel=0x%0h out=0x%0h"</span><span class="token punctuation">,</span> i<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sel<span class="token punctuation">,</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Simulation Log (If Else)" dir="auto" class="heading" id="Simulation_Log_(If_Else)"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Simulation Log (If Else)</h4><div class="heading-children"><div class="el-p"><p dir="auto">When the <strong>parameter <code>USE_CASE</code></strong> is <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, it can be seen from the simulation log that the <strong>multiplexer</strong> design using <strong><code>case</code> statement</strong> is instantiated. And when <strong><code>USE_CASE</code></strong> is zero, the <strong>multiplexer</strong> design using <strong><code>assign</code> statement</strong> is instantiated. This is visible from the display statement that gets printed in the simulation log.</p></div><div class="el-pre"><pre><code data-line="0">// When USE_CASE = 1
ncsim&gt; run
mux_case is instantiated
i=0 a=0x0 b=0x0 sel=0x0 out=0x0
i=1 a=0x0 b=0x1 sel=0x1 out=0x1
i=2 a=0x1 b=0x1 sel=0x1 out=0x1
i=3 a=0x1 b=0x0 sel=0x1 out=0x0
i=4 a=0x1 b=0x0 sel=0x1 out=0x0
ncsim: *W,RNQUIE: Simulation is complete.

// When USE_CASE = 0
ncsim&gt; run
mux_assign is instantiated
i=0 a=0x0 b=0x0 sel=0x0 out=0x0
i=1 a=0x0 b=0x1 sel=0x1 out=0x0
i=2 a=0x1 b=0x1 sel=0x1 out=0x1
i=3 a=0x1 b=0x0 sel=0x1 out=0x1
i=4 a=0x1 b=0x0 sel=0x1 out=0x1
ncsim: *W,RNQUIE: Simulation is complete.
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Generate Case" dir="auto" class="heading" id="Generate_Case"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Generate Case</h3><div class="heading-children"><div class="el-p"><p dir="auto">A <strong><code>generate case</code></strong> allows <strong>modules</strong>, <strong><code>initial</code></strong> and <strong><code>always</code> blocks</strong> to be instantiated in another <strong>module</strong> based on a <strong><code>case</code> expression</strong> to select one of the many choices.</p></div><div class="el-h4 heading-wrapper"><h4 data-heading="Half Adder Module" dir="auto" class="heading" id="Half_Adder_Module"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Half Adder Module</h4><div class="heading-children"><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Design #1: Half adder</span>
<span class="token keyword">module</span> ha <span class="token punctuation">(</span><span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span>
           <span class="token keyword">output</span> <span class="token keyword">reg</span> sum<span class="token punctuation">,</span> cout<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token important">always @</span> <span class="token punctuation">(</span>a <span class="token keyword">or</span> b<span class="token punctuation">)</span>
  <span class="token operator">{</span>cout<span class="token punctuation">,</span> sum<span class="token operator">}</span> <span class="token operator">=</span> a <span class="token operator">+</span> b<span class="token punctuation">;</span>

  <span class="token keyword">initial</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"Half adder instantiation"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Full Adder Module" dir="auto" class="heading" id="Full_Adder_Module"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Full Adder Module</h4><div class="heading-children"><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Design #2: Full adder</span>
<span class="token keyword">module</span> fa <span class="token punctuation">(</span><span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cin<span class="token punctuation">,</span>
           <span class="token keyword">output</span> <span class="token keyword">reg</span> sum<span class="token punctuation">,</span> cout<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token important">always @</span> <span class="token punctuation">(</span>a <span class="token keyword">or</span> b <span class="token keyword">or</span> cin<span class="token punctuation">)</span>
  <span class="token operator">{</span>cout<span class="token punctuation">,</span> sum<span class="token operator">}</span> <span class="token operator">=</span> a <span class="token operator">+</span> b <span class="token operator">+</span> cin<span class="token punctuation">;</span>

    <span class="token keyword">initial</span>
      <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"Full adder instantiation"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Top-Level Design: my_adder" dir="auto" class="heading" id="Top-Level_Design:_my_adder"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Top-Level Design: my_adder</h4><div class="heading-children"><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Top level design: Choose between half adder and full adder</span>
<span class="token keyword">module</span> my_adder <span class="token punctuation">(</span><span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cin<span class="token punctuation">,</span>
                 <span class="token keyword">output</span> sum<span class="token punctuation">,</span> cout<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">parameter</span> ADDER_TYPE <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>

  <span class="token keyword">generate</span>
    <span class="token function">case</span><span class="token punctuation">(</span>ADDER_TYPE<span class="token punctuation">)</span>
      <span class="token number">0</span> <span class="token punctuation">:</span> ha u0 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>sum<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cout</span><span class="token punctuation">(</span>cout<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
      <span class="token number">1</span> <span class="token punctuation">:</span> fa u1 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cin</span><span class="token punctuation">(</span>cin<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>sum<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cout</span><span class="token punctuation">(</span>cout<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">endcase</span>
  <span class="token keyword">endgenerate</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Testbench for Generate Case" dir="auto" class="heading" id="Testbench_for_Generate_Case"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Testbench for Generate Case</h4><div class="heading-children"><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> tb<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cin<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> sum<span class="token punctuation">,</span> cout<span class="token punctuation">;</span>

  my_adder #<span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">ADDER_TYPE</span><span class="token punctuation">(</span><span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">)</span> u0 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cin</span><span class="token punctuation">(</span>cin<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>sum<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cout</span><span class="token punctuation">(</span>cout<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    a <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    b <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    cin <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>

    <span class="token kernel-function property">$monitor</span><span class="token punctuation">(</span><span class="token string">"a=0x%0h b=0x%0h cin=0x%0h cout=0%0h sum=0x%0h"</span><span class="token punctuation">,</span>
             a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cin<span class="token punctuation">,</span> cout<span class="token punctuation">,</span> sum<span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token keyword">for</span> <span class="token punctuation">(</span><span class="token keyword">int</span> i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">5</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
      <span class="token number">#10</span> a <span class="token operator">&lt;=</span> <span class="token kernel-function property">$random</span><span class="token punctuation">;</span>
      b <span class="token operator">&lt;=</span> <span class="token kernel-function property">$random</span><span class="token punctuation">;</span>
      cin <span class="token operator">&lt;=</span> <span class="token kernel-function property">$random</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Note that because a <strong>half adder</strong> is instantiated, <strong><code>cin</code></strong> does not have any effect on the outputs <strong><code>sum</code></strong> and <strong><code>cout</code></strong>.</p></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Simulation Log (Case)" dir="auto" class="heading" id="Simulation_Log_(Case)"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Simulation Log (Case)</h4><div class="heading-children"><div class="el-pre"><pre><code data-line="0">ncsim&gt; run
Half adder instantiation
a=0x0 b=0x0 cin=0x0 cout=00 sum=0x0
a=0x0 b=0x1 cin=0x1 cout=00 sum=0x1
a=0x1 b=0x1 cin=0x1 cout=01 sum=0x0
a=0x1 b=0x0 cin=0x1 cout=00 sum=0x1
ncsim: *W,RNQUIE: Simulation is complete.
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div></div></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">Generate</div></div><div class="canvas-node" style="z-index: 12; transform: translate(-1440px, 3700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-p"><p dir="auto">An <strong>always</strong> block is one of the <strong>procedural</strong> blocks in Verilog. Statements inside an <strong>always</strong> block are executed sequentially.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">event</span><span class="token punctuation">)</span>
	<span class="token punctuation">[</span>statement<span class="token punctuation">]</span>

<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">event</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
	<span class="token punctuation">[</span>multiple statements<span class="token punctuation">]</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2 heading-wrapper"><h2 data-heading="Understanding the `always` Block" dir="auto" class="heading" id="Understanding_the_`always`_Block"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Understanding the <code>always</code> Block</h2><div class="heading-children"><div class="el-p"><p dir="auto">The <strong>always</strong> block is executed at some particular <strong>event</strong>. The <strong>event</strong> is defined by a <strong>sensitivity list</strong>.</p></div><div class="el-p"><p dir="auto">A <strong>sensitivity list</strong> is the expression that defines when the <strong>always</strong> block should be executed and is specified after the <code>@</code> operator within parentheses <code>( )</code>. This list may contain either one or a group of signals whose value change will execute the <strong>always</strong> block.</p></div><div class="el-p"><p dir="auto">In the code shown below, all statements inside the <strong>always</strong> block get executed whenever the value of signals <code>a</code> or <code>b</code> change.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Execute always block whenever value of "a" or "b" change</span>
<span class="token important">always @</span> <span class="token punctuation">(</span>a <span class="token keyword">or</span> b<span class="token punctuation">)</span> <span class="token keyword">begin</span>
	<span class="token punctuation">[</span>statements<span class="token punctuation">]</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3 heading-wrapper"><h3 data-heading="Timing Control and Continuous Execution" dir="auto" class="heading" id="Timing_Control_and_Continuous_Execution"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Timing Control and Continuous Execution</h3><div class="heading-children"><div class="el-p"><p dir="auto">An <strong>always</strong> block can be used to realize <strong>combinational</strong> or <strong>sequential</strong> elements. A <strong>sequential</strong> element like <strong>flip flop</strong> becomes active when it is provided with a <strong>clock</strong> and <strong>reset</strong>. Similarly, a <strong>combinational</strong> block becomes active when one of its input values change. These hardware blocks are all working <strong>concurrently</strong> independent of each other. The connection between each is what determines the flow of data. To model this behavior, an <strong>always</strong> block is made as a <strong>continuous process</strong> that gets triggered and performs some action when a signal within the <strong>sensitivity list</strong> becomes active.</p></div><div class="el-p"><p dir="auto">In the following example, all statements within the <strong>always</strong> block get executed at every <strong>positive edge</strong> of the signal <code>clk</code>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Execute always block at positive edge of signal "clk"</span>
<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
	<span class="token punctuation">[</span>statements<span class="token punctuation">]</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">The <strong>always</strong> block repeats continuously throughout the duration of a <strong>simulation</strong>. The <strong>sensitivity list</strong> brings along a certain sense of timing i.e. whenever any signal in the <strong>sensitivity list</strong> changes, the <strong>always</strong> block is triggered. If there are no timing control statements within an <strong>always</strong> block, the <strong>simulation</strong> will hang because of a zero-delay infinite loop!</p></div><div class="el-p"><p dir="auto">The example shown below is an <strong>always</strong> block that attempts to invert the value of the signal <code>clk</code>. The statement is executed after every <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span> <strong>time units</strong>. Hence, it executes forever because of the absence of a delay in the statement.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// always block is started at time 0 units</span>
<span class="token comment">// But when is it supposed to be repeated ?</span>
<span class="token comment">// There is no time control, and hence it will stay and</span>
<span class="token comment">// be repeated at 0 time units only. This continues</span>
<span class="token comment">// in a loop and simulation will hang !</span>
<span class="token important">always</span> clk <span class="token operator">=</span> <span class="token operator">~</span>clk<span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Even if the <strong>sensitivity list</strong> is empty, there should be some other form of <strong>time delay</strong>. <strong>Simulation</strong> time is advanced by a <strong>delay statement</strong> within the <strong>always</strong> construct as shown below. Now, the clock inversion is done after every <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span> <strong>time units</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token important">always</span> <span class="token number">#10</span> clk <span class="token operator">=</span> <span class="token operator">~</span>clk<span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Note</strong>: Explicit <strong>delays</strong> are not <strong>synthesizable</strong> into logic gates!</p></div><div class="el-p"><p dir="auto">Hence real Verilog design code always require a <strong>sensitivity list</strong>.</p></div></div></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="`always` Block for Sequential Logic: T Flip-Flop Example" dir="auto" class="heading" id="`always`_Block_for_Sequential_Logic:_T_Flip-Flop_Example"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><code>always</code> Block for Sequential Logic: T Flip-Flop Example</h2><div class="heading-children"><div class="el-p"><p dir="auto">The code shown below defines a <strong>module</strong> called <code>tff</code> that accepts a data <strong>input</strong>, <strong>clock</strong> and active-low <strong>reset</strong>. The <strong>output</strong> gets inverted whenever <code>d</code> is found to be <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> at the <strong>positive edge</strong> of <strong>clock</strong>. Here, the <strong>always</strong> block is triggered either at the <strong>positive edge</strong> of <code>clk</code> or the <strong>negative edge</strong> of <code>rstn</code>.</p></div><div class="el-p"><p dir="auto">The following events happen at the <strong>positive edge</strong> of <strong>clock</strong> and are repeated for all <strong>positive edges</strong> of <strong>clock</strong>:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">First <code>if</code> block checks value of active-low <strong>reset</strong> <code>rstn</code>.</li>
<li data-line="1" dir="auto">If <code>rstn</code> is zero, then <strong>output</strong> <code>q</code> should be <strong>reset</strong> to default value of <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>.</li>
<li data-line="2" dir="auto">If <code>rstn</code> is one, then it means <strong>reset</strong> is not applied and should follow default behavior.</li>
<li data-line="3" dir="auto">If the previous step is false:</li>
<li data-line="4" dir="auto">Check value of <code>d</code> and if it is found to be one, then invert value of <code>q</code>.</li>
<li data-line="5" dir="auto">If <code>d</code> is <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, then maintain value of <code>q</code>.</li>
</ol></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> tff <span class="token punctuation">(</span><span class="token keyword">input</span> d<span class="token punctuation">,</span> clk<span class="token punctuation">,</span> rstn<span class="token punctuation">,</span>	<span class="token keyword">output</span> <span class="token keyword">reg</span> 	q<span class="token punctuation">)</span><span class="token punctuation">;</span>

	<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rstn<span class="token punctuation">)</span> <span class="token keyword">begin</span>
		<span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rstn<span class="token punctuation">)</span>
			q <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
		<span class="token keyword">else</span>
			<span class="token keyword">if</span> <span class="token punctuation">(</span>d<span class="token punctuation">)</span>
				q <span class="token operator">&lt;=</span> <span class="token operator">~</span>q<span class="token punctuation">;</span>
			<span class="token keyword">else</span>
				q <span class="token operator">&lt;=</span> q<span class="token punctuation">;</span>
	<span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">The following events happen at <strong>negative edge</strong> of <code>rstn</code> and happen at all such occurrences:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">First <code>if</code> block checks value of active-low <strong>reset</strong> <code>rstn</code>. At <strong>negative edge</strong> of the signal, its value is <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>.</li>
<li data-line="1" dir="auto">If value of <code>rstn</code> is <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, then it means <strong>reset</strong> is applied and <strong>output</strong> should be <strong>reset</strong> to default value of <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>.</li>
<li data-line="2" dir="auto">The case where value of <code>rstn</code> is <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> is not considered because the current <strong>event</strong> is <strong>negative edge</strong> of the <code>rstn</code>.</li>
</ol></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="`always` Block for Combinational Logic Example" dir="auto" class="heading" id="`always`_Block_for_Combinational_Logic_Example"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><code>always</code> Block for Combinational Logic Example</h2><div class="heading-children"><div class="el-p"><p dir="auto">An <strong>always</strong> block can also be used in the design of <strong>combinational</strong> blocks. For example the following digital circuit represents a combination of three different logic gates that provide a certain <strong>output</strong> at signal <code>o</code>.</p></div><div class="el-p"><p dir="auto"><span alt="assign-combo.png" src="assign-combo.png" class="internal-embed media-embed image-embed is-loaded"><img alt="assign-combo.png" src="verilog/untitled/img/assign-combo.png"></span></p></div><div class="el-p"><p dir="auto">The code shown below is a <strong>module</strong> with four <strong>input</strong> ports and a single <strong>output</strong> port called <code>o</code>. The <strong>always</strong> block is triggered whenever any of the signals in the <strong>sensitivity list</strong> changes in value. <strong>Output</strong> signal is declared as type <strong><code>reg</code></strong> in the <strong>module</strong> port list because it is used in a <strong>procedural block</strong>. All signals used in a <strong>procedural block</strong> should be declared as type <strong><code>reg</code></strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> combo <span class="token punctuation">(</span>	<span class="token keyword">input</span> 	a<span class="token punctuation">,</span>
      			<span class="token keyword">input</span>	b<span class="token punctuation">,</span>
              	<span class="token keyword">input</span>	c<span class="token punctuation">,</span>
              	<span class="token keyword">input</span>	d<span class="token punctuation">,</span>
  	            <span class="token keyword">output</span> <span class="token keyword">reg</span> o<span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token important">always @</span> <span class="token punctuation">(</span>a <span class="token keyword">or</span> b <span class="token keyword">or</span> c <span class="token keyword">or</span> d<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    o <span class="token operator">&lt;=</span> <span class="token operator">~</span><span class="token punctuation">(</span><span class="token punctuation">(</span>a <span class="token operator">&amp;</span> b<span class="token punctuation">)</span> <span class="token operator">|</span> <span class="token punctuation">(</span>c<span class="token operator">^</span>d<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span>

<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">See that the signal <code>o</code> becomes <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> whenever the <strong>combinational expression</strong> on the RHS becomes true. Similarly <code>o</code> becomes <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span> when RHS is false.</p></div><div class="el-p"><p dir="auto">Simulation Output<br>
<img alt="combo-gates-wave" src="https://www.chipverify.com/images/verilog/assign-combo-wave.PNG" referrerpolicy="no-referrer"></p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Synthesis Guidelines for `always` Blocks" dir="auto" class="heading" id="Synthesis_Guidelines_for_`always`_Blocks"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Synthesis Guidelines for <code>always</code> Blocks</h2><div class="heading-children"><div class="el-p"><p dir="auto">It is possible for an <strong>always</strong> block to not be <strong>synthesis friendly</strong>, if it does not follow one of the following templates.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Template #1: Use for combinational logic, all inputs mentioned in</span>
<span class="token comment">// sensitivity list ensures that it infers a combo block</span>
<span class="token important">always @</span> <span class="token punctuation">(</span>all_inputs<span class="token punctuation">)</span> <span class="token keyword">begin</span>
	<span class="token comment">// Combinational logic</span>
<span class="token keyword">end</span>

<span class="token comment">// Template #2: Use of a if condition without else can cause a latch</span>
<span class="token comment">// because the previous value has to be held since new value is not</span>
<span class="token comment">// defined by a missing else clause</span>
<span class="token important">always @</span> <span class="token punctuation">(</span>all_inputs<span class="token punctuation">)</span> <span class="token keyword">begin</span>
	<span class="token keyword">if</span> <span class="token punctuation">(</span>enable<span class="token punctuation">)</span> <span class="token keyword">begin</span>
		<span class="token comment">// latch value assignments</span>
	<span class="token keyword">end</span>
<span class="token keyword">end</span>

<span class="token comment">// Template #3: Use clock in sensitivity list for sequential elements</span>
<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
	<span class="token comment">// behavior to do at posedge clock</span>
<span class="token keyword">end</span>

<span class="token comment">// Template #4: Use clock and async reset in sensitivity list</span>
<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> resetn<span class="token punctuation">)</span> <span class="token keyword">begin</span>
	<span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span> resetn<span class="token punctuation">)</span> <span class="token keyword">begin</span>
		<span class="token comment">// behavior to do during reset</span>
	<span class="token keyword">end</span> <span class="token keyword">else</span> <span class="token keyword">begin</span>
		<span class="token comment">// behavior when not in reset</span>
	<span class="token keyword">end</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">always</div></div><div class="canvas-node" style="z-index: 13; transform: translate(-740px, 740px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-p"><p dir="auto">In Verilog, <strong>net types</strong> are used to model physical connections between components in digital circuits. They do not store values; their value is determined by the values of their drivers. The default value of a net is typically <code>'z'</code> (<strong>high impedance</strong>) when left unconnected.</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th align="left" dir="ltr">Net Type</th>
<th align="left" dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left" dir="ltr"><strong>wire</strong></td>
<td align="left" dir="ltr">Connects elements with continuous assignment</td>
</tr>
<tr>
<td align="left" dir="ltr"><strong>tri</strong></td>
<td align="left" dir="ltr">Connects elements with multiple drivers</td>
</tr>
<tr>
<td align="left" dir="ltr"><strong>wor</strong></td>
<td align="left" dir="ltr">Creates <strong>wired OR</strong> configurations</td>
</tr>
<tr>
<td align="left" dir="ltr"><strong>wand</strong></td>
<td align="left" dir="ltr">Creates <strong>wired AND</strong> configurations</td>
</tr>
<tr>
<td align="left" dir="ltr"><strong>trior</strong></td>
<td align="left" dir="ltr">Creates <strong>wired OR</strong> configurations with multiple drivers</td>
</tr>
<tr>
<td align="left" dir="ltr"><strong>triand</strong></td>
<td align="left" dir="ltr">Creates <strong>wired AND</strong> configurations with multiple drivers</td>
</tr>
<tr>
<td align="left" dir="ltr"><strong>tri0</strong></td>
<td align="left" dir="ltr">Models nets with <strong>resistive pulldown devices</strong></td>
</tr>
<tr>
<td align="left" dir="ltr"><strong>tri1</strong></td>
<td align="left" dir="ltr">Models nets with <strong>resistive pullup devices</strong></td>
</tr>
<tr>
<td align="left" dir="ltr"><strong>trireg</strong></td>
<td align="left" dir="ltr">Stores a value and is used to model <strong>charge storage nodes</strong></td>
</tr>
<tr>
<td align="left" dir="ltr"><strong>uwire</strong></td>
<td align="left" dir="ltr">Models nets that should be driven only by a <strong>single driver</strong></td>
</tr>
<tr>
<td align="left" dir="ltr"><strong>supply0</strong></td>
<td align="left" dir="ltr">Models <strong>power supply</strong> with a low level of <strong>strength</strong></td>
</tr>
<tr>
<td align="left" dir="ltr"><strong>supply1</strong></td>
<td align="left" dir="ltr">Models <strong>power supply</strong> with a high level of <strong>strength</strong></td>
</tr>
</tbody>
</table></div><div class="el-h2 heading-wrapper"><h2 data-heading="Wire and Tri Nets" dir="auto" class="heading" id="Wire_and_Tri_Nets"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Wire and Tri Nets</h2><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Wire</strong> and <strong>tri</strong> are two fundamental types of nets in Verilog that serve as connections between elements in a digital circuit model. While they are functionally identical and share the same syntax, they are given different names to help designers convey the intended purpose of the net within the model.</p></div><div class="el-h3 heading-wrapper"><h3 data-heading="Wire Nets" dir="auto" class="heading" id="Wire_Nets"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Wire Nets</h3><div class="heading-children"><div class="el-ul"><ul>
<li data-line="0" dir="auto">Typically used for connections driven by a <strong>single source</strong></li>
<li data-line="1" dir="auto">Ideal for representing nets controlled by one gate or one continuous assignment</li>
<li data-line="2" dir="auto">The name "<strong>wire</strong>" suggests a simple, unidirectional connection</li>
</ul></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Tri Nets" dir="auto" class="heading" id="Tri_Nets"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Tri Nets</h3><div class="heading-children"><div class="el-ul"><ul>
<li data-line="0" dir="auto">Commonly used for nets that may have <strong>multiple drivers</strong></li>
<li data-line="1" dir="auto">Suitable for modeling buses or other shared connections where different components might drive the net at different times</li>
<li data-line="2" dir="auto">The name <code>tri</code> implies the possibility of multiple drivers and the potential use of <strong>high-impedance states</strong></li>
</ul></div><div class="el-p"><p dir="auto">When multiple drivers of the same strength drive conflicting values on a <strong>wire</strong> or <strong>tri</strong> net in Verilog, the result is an <strong>unknown</strong> (<code>x</code>) value.</p></div><div class="el-p"><p dir="auto"><span alt="wire_tri_truth_table.png" src="wire_tri_truth_table.png" class="internal-embed media-embed image-embed is-loaded"><img alt="wire_tri_truth_table.png" src="verilog/img/wire_tri_truth_table.png"></span></p></div></div></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Wired Logic Nets (`wor`, `wand`, `trior`, `triand`)" dir="auto" class="heading" id="Wired_Logic_Nets_(`wor`,_`wand`,_`trior`,_`triand`)"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Wired Logic Nets (<code>wor</code>, <code>wand</code>, <code>trior</code>, <code>triand</code>)</h2><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Wired nets</strong> are of type <strong>wor</strong>, <strong>wand</strong>, <strong>trior</strong>, and <strong>triand</strong>, and are used to model <strong>wired logic</strong> configurations.</p></div><div class="el-p"><p dir="auto"><span alt="wor_trior_truth_table.png" src="wor_trior_truth_table.png" class="internal-embed media-embed image-embed is-loaded"><img alt="wor_trior_truth_table.png" src="verilog/img/wor_trior_truth_table.png"></span></p></div><div class="el-p"><p dir="auto">The <strong>wor</strong> and <strong>trior</strong> nets are designed to implement <strong>wired OR</strong> configurations, ensuring that the net's value becomes <code>1</code> whenever any of the drivers outputs a <code>1</code>.</p></div><div class="el-p"><p dir="auto"><span alt="wand_triand_truth_table.png" src="wand_triand_truth_table.png" class="internal-embed media-embed image-embed is-loaded"><img alt="wand_triand_truth_table.png" src="verilog/img/wand_triand_truth_table.png"></span></p></div><div class="el-p"><p dir="auto">The <strong>wand</strong> and <strong>triand</strong> nets are designed to implement <strong>wired AND</strong> configurations, ensuring that the net's value becomes <code>0</code> whenever any of the drivers outputs a <code>0</code>.</p></div><div class="el-p"><p dir="auto">The simulation shown below illustrates how these net types are different compared to a normal <strong>wire</strong> when there are multiple drivers on the same net.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> tb<span class="token punctuation">;</span>
  <span class="token keyword">wor</span>  		wor_net<span class="token punctuation">;</span>
  <span class="token keyword">wand</span> 		wand_net<span class="token punctuation">;</span>
  <span class="token keyword">trior</span> 	trior_net<span class="token punctuation">;</span>
  <span class="token keyword">triand</span> 	triand_net<span class="token punctuation">;</span>

  <span class="token keyword">wire</span>      normal_net<span class="token punctuation">;</span>

  <span class="token keyword">reg</span> 		driver_1<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> 		driver_2<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> values<span class="token punctuation">;</span>

  <span class="token keyword">assign</span> wor_net <span class="token operator">=</span> driver_1<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> wor_net <span class="token operator">=</span> driver_2<span class="token punctuation">;</span>

  <span class="token keyword">assign</span> trior_net <span class="token operator">=</span> driver_1<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> trior_net <span class="token operator">=</span> driver_2<span class="token punctuation">;</span>

  <span class="token keyword">assign</span> wand_net <span class="token operator">=</span> driver_1<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> wand_net <span class="token operator">=</span> driver_2<span class="token punctuation">;</span>

  <span class="token keyword">assign</span> triand_net <span class="token operator">=</span> driver_1<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> triand_net <span class="token operator">=</span> driver_2<span class="token punctuation">;</span>

  <span class="token keyword">assign</span> normal_net <span class="token operator">=</span> driver_1<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> normal_net <span class="token operator">=</span> driver_2<span class="token punctuation">;</span>

  <span class="token keyword">initial</span>
    <span class="token kernel-function property">$monitor</span><span class="token punctuation">(</span><span class="token string">"[%0t] driver_1=%0b driver_2=%0b normal=%0b wor=%0b wand=%0b trior=%0b triand=%0b"</span><span class="token punctuation">,</span> <span class="token kernel-function property">$time</span><span class="token punctuation">,</span> driver_1<span class="token punctuation">,</span> driver_2<span class="token punctuation">,</span> normal_net<span class="token punctuation">,</span> wor_net<span class="token punctuation">,</span> wand_net<span class="token punctuation">,</span> trior_net<span class="token punctuation">,</span> triand_net<span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    values <span class="token operator">=</span> <span class="token operator">{</span><span class="token number">1'bZ</span><span class="token punctuation">,</span> <span class="token number">1'bX</span><span class="token punctuation">,</span> <span class="token number">1'b1</span><span class="token punctuation">,</span> <span class="token number">1'b0</span><span class="token operator">}</span><span class="token punctuation">;</span>

    <span class="token keyword">for</span> <span class="token punctuation">(</span><span class="token keyword">integer</span> i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">4</span><span class="token punctuation">;</span> i<span class="token operator">+=</span><span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
      <span class="token keyword">for</span> <span class="token punctuation">(</span><span class="token keyword">integer</span> j <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> j <span class="token operator">&lt;</span> <span class="token number">4</span><span class="token punctuation">;</span> j<span class="token operator">+=</span><span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>

      	driver_1 <span class="token operator">=</span> values<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">;</span>
        driver_2 <span class="token operator">=</span> values<span class="token punctuation">[</span>j<span class="token punctuation">]</span><span class="token punctuation">;</span>
      	<span class="token number">#10</span><span class="token punctuation">;</span>
      <span class="token keyword">end</span>
    <span class="token keyword">end</span>
  <span class="token keyword">end</span>

<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Observe that a standard net resulted in an <strong>X</strong> value, while the other net types displayed either <code>0</code> or <code>1</code>.</p></div><div class="el-p"><p dir="auto">Simulation Log</p></div><div class="el-pre"><pre><code data-line="0">xcelium&gt; run
[0] driver_1=0 driver_2=0 normal=0 wor=0 wand=0 trior=0 triand=0
[10] driver_1=0 driver_2=1 normal=x wor=1 wand=0 trior=1 triand=0
[20] driver_1=0 driver_2=x normal=x wor=x wand=0 trior=x triand=0
[30] driver_1=0 driver_2=z normal=0 wor=0 wand=0 trior=0 triand=0
[40] driver_1=1 driver_2=0 normal=x wor=1 wand=0 trior=1 triand=0
[50] driver_1=1 driver_2=1 normal=1 wor=1 wand=1 trior=1 triand=1
[60] driver_1=1 driver_2=x normal=x wor=1 wand=x trior=1 triand=x
[70] driver_1=1 driver_2=z normal=1 wor=1 wand=1 trior=1 triand=1
[80] driver_1=x driver_2=0 normal=x wor=x wand=0 trior=x triand=0
[90] driver_1=x driver_2=1 normal=x wor=1 wand=x trior=1 triand=x
[100] driver_1=x driver_2=x normal=x wor=x wand=x trior=x triand=x
[110] driver_1=x driver_2=z normal=x wor=x wand=x trior=x triand=x
[120] driver_1=z driver_2=0 normal=0 wor=0 wand=0 trior=0 triand=0
[130] driver_1=z driver_2=1 normal=1 wor=1 wand=1 trior=1 triand=1
[140] driver_1=z driver_2=x normal=x wor=x wand=x trior=x triand=x
[150] driver_1=z driver_2=z normal=z wor=z wand=z trior=z triand=z
xmsim: *W,RNQUIE: Simulation is complete.
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Trireg Net" dir="auto" class="heading" id="Trireg_Net"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Trireg Net</h2><div class="heading-children"><div class="el-p"><p dir="auto">The <strong>trireg</strong> net in Verilog is a special type of net that is used to model <strong>charge storage nodes</strong>. Unlike standard nets that do not store values, a <strong>trireg</strong> net can hold its last driven value when no drivers are active. This makes it suitable for modeling storage elements like capacitors.</p></div><div class="el-p"><p dir="auto">A <strong>trireg</strong> net can be in one of two states:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Driven State</strong>: When at least one driver outputs a value (either <code>0</code>, <code>1</code>, or <code>x</code>), the <strong>trireg</strong> net takes on that value.</li>
<li data-line="1" dir="auto"><strong>Capacitive State</strong>: When all drivers are in a <strong>high-impedance state</strong> (<code>z</code>), the <strong>trireg</strong> retains its last driven value.</li>
</ul></div><div class="el-p"><p dir="auto">The strength of the value held by a <strong>trireg</strong> net in the <strong>capacitive state</strong> can be specified as <strong>small</strong>, <strong>medium</strong>, or <strong>medium</strong>. This strength is determined at the time of declaration.</p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Tri0 and Tri1 Nets" dir="auto" class="heading" id="Tri0_and_Tri1_Nets"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Tri0 and Tri1 Nets</h2><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Tri0</strong> and <strong>tri1</strong> are specialized net types used to model nets with specific <strong>pull strengths</strong>.</p></div><div class="el-p"><p dir="auto"><span alt="tri0_truth_table.png" src="tri0_truth_table.png" class="internal-embed media-embed image-embed is-loaded"><img alt="tri0_truth_table.png" src="verilog/img/tri0_truth_table.png"></span></p></div><div class="el-p"><p dir="auto">The <strong>tri0</strong> net is equivalent to a <strong>wire</strong> net that has a continuous <strong>resistive pulldown device</strong> connected to it. When no driver is connected to a <strong>tri0</strong> net, its value is <code>0</code>, reflecting the continuous pull-down effect. If any driver outputs a <code>1</code>, the value of the <strong>tri0</strong> net will be <code>1</code>, but if all drivers are inactive or in <strong>high-impedance state</strong> (<code>z</code>), it will hold at <code>0</code>.</p></div><div class="el-p"><p dir="auto"><span alt="tri1_truth_table.png" src="tri1_truth_table.png" class="internal-embed media-embed image-embed is-loaded"><img alt="tri1_truth_table.png" src="verilog/img/tri1_truth_table.png"></span></p></div><div class="el-p"><p dir="auto">The <strong>tri1</strong> net is similar to a <strong>wire</strong> net but includes a continuous <strong>resistive pullup device</strong>. When no driver is connected to a <strong>tri1</strong> net, its value is <code>1</code> due to the pull-up effect. If any driver outputs a <code>0</code>, the value of the <strong>tri1</strong> net will change to <code>0</code>, but if all drivers are inactive or in <strong>high-impedance state</strong> (<code>z</code>), it will remain at <code>1</code>.</p></div><div class="el-p"><p dir="auto">The simulation shown below illustrates how these net types are different compared to a normal <strong>wire</strong> when there are multiple drivers on the same net.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> tb<span class="token punctuation">;</span>
  <span class="token keyword">tri0</span> 		tri0_net<span class="token punctuation">;</span>
  <span class="token keyword">tri1</span> 		tri1_net<span class="token punctuation">;</span>

  <span class="token keyword">wire</span>      normal_net<span class="token punctuation">;</span>

  <span class="token keyword">reg</span> 		driver_1<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> 		driver_2<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> values<span class="token punctuation">;</span>

  <span class="token keyword">assign</span> tri0_net <span class="token operator">=</span> driver_1<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> tri0_net <span class="token operator">=</span> driver_2<span class="token punctuation">;</span>

  <span class="token keyword">assign</span> tri1_net <span class="token operator">=</span> driver_1<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> tri1_net <span class="token operator">=</span> driver_2<span class="token punctuation">;</span>

  <span class="token keyword">assign</span> normal_net <span class="token operator">=</span> driver_1<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> normal_net <span class="token operator">=</span> driver_2<span class="token punctuation">;</span>

  <span class="token keyword">initial</span>
    <span class="token kernel-function property">$monitor</span><span class="token punctuation">(</span><span class="token string">"[%0t] driver_1=%0b driver_2=%0b normal=%0b tri0=%0b tri1=%0b"</span><span class="token punctuation">,</span> <span class="token kernel-function property">$time</span><span class="token punctuation">,</span> driver_1<span class="token punctuation">,</span> driver_2<span class="token punctuation">,</span> normal_net<span class="token punctuation">,</span> tri0_net<span class="token punctuation">,</span> tri1_net<span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    values <span class="token operator">=</span> <span class="token operator">{</span><span class="token number">1'bZ</span><span class="token punctuation">,</span> <span class="token number">1'bX</span><span class="token punctuation">,</span> <span class="token number">1'b1</span><span class="token punctuation">,</span> <span class="token number">1'b0</span><span class="token operator">}</span><span class="token punctuation">;</span>

    <span class="token keyword">for</span> <span class="token punctuation">(</span><span class="token keyword">integer</span> i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">4</span><span class="token punctuation">;</span> i<span class="token operator">+=</span><span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
      <span class="token keyword">for</span> <span class="token punctuation">(</span><span class="token keyword">integer</span> j <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> j <span class="token operator">&lt;</span> <span class="token number">4</span><span class="token punctuation">;</span> j<span class="token operator">+=</span><span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>

      	driver_1 <span class="token operator">=</span> values<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">;</span>
        driver_2 <span class="token operator">=</span> values<span class="token punctuation">[</span>j<span class="token punctuation">]</span><span class="token punctuation">;</span>
      	<span class="token number">#10</span><span class="token punctuation">;</span>
      <span class="token keyword">end</span>
    <span class="token keyword">end</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Simulation Log</p></div><div class="el-pre"><pre><code data-line="0">xcelium&gt; run
[0] driver_1=0 driver_2=0 normal=0 tri0=0 tri1=0
[10] driver_1=0 driver_2=1 normal=x tri0=x tri1=x
[20] driver_1=0 driver_2=x normal=x tri0=x tri1=x
[30] driver_1=0 driver_2=z normal=0 tri0=0 tri1=0
[40] driver_1=1 driver_2=0 normal=x tri0=x tri1=x
[50] driver_1=1 driver_2=1 normal=1 tri0=1 tri1=1
[60] driver_1=1 driver_2=x normal=x tri0=x tri1=x
[70] driver_1=1 driver_2=z normal=1 tri0=1 tri1=1
[80] driver_1=x driver_2=0 normal=x tri0=x tri1=x
[90] driver_1=x driver_2=1 normal=x tri0=x tri1=x
[100] driver_1=x driver_2=x normal=x tri0=x tri1=x
[110] driver_1=x driver_2=z normal=x tri0=x tri1=x
[120] driver_1=z driver_2=0 normal=0 tri0=0 tri1=0
[130] driver_1=z driver_2=1 normal=1 tri0=1 tri1=1
[140] driver_1=z driver_2=x normal=x tri0=x tri1=x
[150] driver_1=z driver_2=z normal=z tri0=0 tri1=1
xmsim: *W,RNQUIE: Simulation is complete.
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Uwire Net" dir="auto" class="heading" id="Uwire_Net"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Uwire Net</h2><div class="heading-children"><div class="el-p"><p dir="auto">A <strong>uwire</strong> net is an unresolved or <strong>unidriver wire</strong> used to model nets that allow only a <strong>single driver</strong>. If more than one driver attempts to drive a <strong>uwire</strong>, it results in a compile-time error. This restriction helps prevent contention and ambiguity in signal assignment.</p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Supply Nets" dir="auto" class="heading" id="Supply_Nets"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Supply Nets</h2><div class="heading-children"><div class="el-p"><p dir="auto">The <strong>supply0</strong> and <strong>supply1</strong> nets can be used to model the <strong>power supplies</strong> in a circuit. These nets shall have <strong>supply strengths</strong>.</p></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">Verilog Net Types</div></div><div class="canvas-node" style="z-index: 14; transform: translate(-1220px, 740px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-p"><p dir="auto">Verilog needs to represent individual bits as well as groups of bits. For example, a single bit sequential element is a flip-flop. However, a <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c36"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit sequential element is a register that can hold <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c36"></mjx-c></mjx-mn></mjx-math></mjx-container></span> bits. For this purpose, Verilog has <strong>scalar</strong> and <strong>vector</strong> nets and variables.</p></div><div class="el-h2 heading-wrapper"><h2 data-heading="Scalar vs. Vector Declaration" dir="auto" class="heading" id="Scalar_vs._Vector_Declaration"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Scalar vs. Vector Declaration</h2><div class="heading-children"><div class="el-p"><p dir="auto">A net or <code>reg</code> declaration without a range specification is considered <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit wide and is a <strong>scalar</strong>. If a range is specified, then the net or <code>reg</code> becomes a multibit entity known as a <strong>vector</strong>.</p></div><div class="el-p"><p dir="auto"><span alt="scalar-vector.png" src="scalar-vector.png" class="internal-embed media-embed image-embed is-loaded"><img alt="scalar-vector.png" src="verilog/data-type-&amp;-operations/images/scalar-vector.png"></span></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> 	    o_nor<span class="token punctuation">;</span>           <span class="token comment">// single bit scalar net</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>  o_flop<span class="token punctuation">;</span>          <span class="token comment">// 8-bit vector net</span>
<span class="token keyword">reg</span>         parity<span class="token punctuation">;</span>          <span class="token comment">// single bit scalar variable</span>
<span class="token keyword">reg</span>  <span class="token punctuation">[</span><span class="token number">31</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> addr<span class="token punctuation">;</span>            <span class="token comment">// 32 bit vector variable to store address</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Vector Ranges" dir="auto" class="heading" id="Vector_Ranges"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Vector Ranges</h2><div class="heading-children"><div class="el-p"><p dir="auto">The range gives the ability to address individual bits in a vector. The <strong>most significant bit (msb)</strong> of the vector should be specified as the left hand value in the range while the <strong>least significant bit (lsb)</strong> of the vector should be specified on the right.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span>  <span class="token punctuation">[</span>msb<span class="token punctuation">:</span>lsb<span class="token punctuation">]</span>   name<span class="token punctuation">;</span>
<span class="token keyword">integer</span>           my_msb<span class="token punctuation">;</span>

<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>        <span class="token keyword">priority</span><span class="token punctuation">;</span>      <span class="token comment">// msb = 15, lsb = 0</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span>my_msb<span class="token punctuation">:</span> <span class="token number">2</span><span class="token punctuation">]</span>   prior<span class="token punctuation">;</span>         <span class="token comment">// illegal</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">A <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c36"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit wide net called <code>priority</code> will be created in the example above. Note that the <strong>msb</strong> and <strong>lsb</strong> should be a constant expression and cannot be substituted by a variable. But they can be any integer value - positive, negative or zero; and the <strong>lsb</strong> value can be greater than, equal to or less than <strong>msb</strong> value.</p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Accessing Vector Elements" dir="auto" class="heading" id="Accessing_Vector_Elements"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Accessing Vector Elements</h2><div class="heading-children"><div class="el-h3 heading-wrapper"><h3 data-heading="Bit-Select" dir="auto" class="heading" id="Bit-Select"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Bit-Select</h3><div class="heading-children"><div class="el-p"><p dir="auto">Any bit in a vectored variable can be individually selected and assigned a new value as shown below. This is called a <strong>bit-select</strong>. If the bit-select is out of bounds or the bit-select is <code>x</code> or <code>z</code>, then the value returned will be <code>x</code>.</p></div><div class="el-p"><p dir="auto"><span alt="bit-select.png" src="bit-select.png" class="internal-embed media-embed image-embed is-loaded"><img alt="bit-select.png" src="verilog/data-type-&amp;-operations/images/bit-select.png"></span></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>      addr<span class="token punctuation">;</span>         <span class="token comment">// 8-bit reg variable [7, 6, 5, 4, 3, 2, 1, 0]</span>

addr <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>                <span class="token comment">// assign 1 to bit 0 of addr</span>
addr <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>                <span class="token comment">// assign 0 to bit 3 of addr</span>
addr <span class="token punctuation">[</span><span class="token number">8</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>                <span class="token comment">// illegal : bit 8 does not exist in addr</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Part-Select" dir="auto" class="heading" id="Part-Select"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Part-Select</h3><div class="heading-children"><div class="el-p"><p dir="auto"><span alt="part-select.png" src="part-select.png" class="internal-embed media-embed image-embed is-loaded"><img alt="part-select.png" src="verilog/data-type-&amp;-operations/images/part-select.png"></span></p></div><div class="el-p"><p dir="auto">A range of contiguous bits can be selected and is known as a <strong>part-select</strong>. There are two types of part-selects, one with a constant part-select and another with an indexed part-select.</p></div><div class="el-h4 heading-wrapper"><h4 data-heading="Constant Part-Select" dir="auto" class="heading" id="Constant_Part-Select"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Constant Part-Select</h4><div class="heading-children"><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">31</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>    addr<span class="token punctuation">;</span>

addr <span class="token punctuation">[</span><span class="token number">23</span><span class="token punctuation">:</span><span class="token number">16</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">8'h23</span><span class="token punctuation">;</span>         <span class="token comment">// bits 23 to 16 will be replaced by the new value 'h23 -&gt; constant part-select</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Indexed Part-Select" dir="auto" class="heading" id="Indexed_Part-Select"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Indexed Part-Select</h4><div class="heading-children"><div class="el-p"><p dir="auto">Having a variable part-select allows it to be used effectively in loops to select parts of the vector. Although the starting bit can be varied, the width has to be constant.</p></div><div class="el-p"><p dir="auto"><code>[&lt;start_bit&gt; +: &lt;width&gt;]</code> // part-select increments from start-bit<br>
<code>[&lt;start_bit&gt; -: &lt;width&gt;]</code> // part-select decrements from start-bit</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> des<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">31</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>  data<span class="token punctuation">;</span>
  <span class="token keyword">int</span>         i<span class="token punctuation">;</span>

  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    data <span class="token operator">=</span> <span class="token number">32'hFACE_CAFE</span><span class="token punctuation">;</span>
    <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">4</span><span class="token punctuation">;</span> i<span class="token operator">++</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
      <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"data[8*%0d +: 8] = 0x%0h"</span><span class="token punctuation">,</span> i<span class="token punctuation">,</span> data<span class="token punctuation">[</span><span class="token number">8</span><span class="token operator">*</span>i <span class="token operator">+</span><span class="token punctuation">:</span> <span class="token number">8</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>

    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"data[7:0]   = 0x%0h"</span><span class="token punctuation">,</span> data<span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"data[15:8]  = 0x%0h"</span><span class="token punctuation">,</span> data<span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">8</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"data[23:16] = 0x%0h"</span><span class="token punctuation">,</span> data<span class="token punctuation">[</span><span class="token number">23</span><span class="token punctuation">:</span><span class="token number">16</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"data[31:24] = 0x%0h"</span><span class="token punctuation">,</span> data<span class="token punctuation">[</span><span class="token number">31</span><span class="token punctuation">:</span><span class="token number">24</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span>

<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h5 heading-wrapper"><h5 data-heading="Example Simulation Log" dir="auto" class="heading" id="Example_Simulation_Log"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Example Simulation Log</h5><div class="heading-children"><div class="el-pre"><pre><code data-line="0">ncsim&gt; run
data[8*0 +: 8] = 0xfe              // ~ data [8*0+8 : 8*0]
data[8*1 +: 8] = 0xca              // ~ data [8*1+8 : 8*1]
data[8*2 +: 8] = 0xce              // ~ data [8*2+8 : 8*2]
data[8*3 +: 8] = 0xfa              // ~ data [8*3+8 : 8*3]

data[7:0]   = 0xfe
data[15:8]  = 0xca
data[23:16] = 0xce
data[31:24] = 0xfa
ncsim: *W,RNQUIE: Simulation is complete.
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Part-Select Error Example" dir="auto" class="heading" id="Part-Select_Error_Example"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Part-Select Error Example</h4><div class="heading-children"><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> tb<span class="token punctuation">;</span>
   <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>    data<span class="token punctuation">;</span>

   <span class="token keyword">initial</span> <span class="token keyword">begin</span>
      <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"data[0:9] = 0x%0h"</span><span class="token punctuation">,</span> data<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">9</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>   <span class="token comment">// Error : Reversed part-select index expression ordering</span>
   <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div></div></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">Scalar vs. Vector</div></div><div class="canvas-node" style="z-index: 15; transform: translate(240px, 5980px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-p"><p dir="auto"><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a>## Hardware Modeling in Verilog Synthesis</p></div><div class="el-p"><p dir="auto">The hardware realization of Verilog code depends on how variables are declared and assigned, with synthesis tools mapping different constructs to specific hardware elements.</p></div><div class="el-h2 heading-wrapper"><h2 data-heading="Net vs Register Data Types" dir="auto" class="heading" id="Net_vs_Register_Data_Types"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Net vs Register Data Types</h2><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Net Data Types (wire)</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Always map to physical wires during synthesis.</li>
<li data-line="1" dir="auto">Represent connections between structural entities without storing values.</li>
<li data-line="2" dir="auto">Cannot hold values - their value is derived from what drives them.</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Register Data Types (reg)</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Map to either wires or storage cells depending on assignment context.</li>
<li data-line="1" dir="auto">Can represent both combinational and sequential logic.</li>
<li data-line="2" dir="auto">Despite the name, don't necessarily correspond to physical registers.</li>
</ul></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Code Example Analysis" dir="auto" class="heading" id="Code_Example_Analysis"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Code Example Analysis</h2><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Example 1: Register Maps to Wire</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> reg_maps_to_wire <span class="token punctuation">(</span>A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">,</span> f1<span class="token punctuation">,</span> f2<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">input</span>   A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">;</span>
    <span class="token keyword">output</span>  f1<span class="token punctuation">,</span> f2<span class="token punctuation">;</span>
    <span class="token keyword">wire</span>    A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">;</span>
    <span class="token keyword">reg</span>     f1<span class="token punctuation">,</span> f2<span class="token punctuation">;</span>
    <span class="token important">always  @</span><span class="token punctuation">(</span>A <span class="token keyword">or</span> B <span class="token keyword">or</span> C<span class="token punctuation">)</span>
    <span class="token keyword">begin</span>
        f1 <span class="token operator">=</span> <span class="token operator">~</span><span class="token punctuation">(</span>A <span class="token operator">&amp;</span> B<span class="token punctuation">)</span><span class="token punctuation">;</span>
        f2 <span class="token operator">=</span> f1 <span class="token operator">^</span> C<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">In this case, both <code>f1</code> and <code>f2</code> are synthesized as wires because:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">The always block is purely combinational (sensitive to all inputs)</li>
<li data-line="1" dir="auto">All outputs are defined for every input combination</li>
<li data-line="2" dir="auto">No storage behavior is implied</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Example 2: Mixed Wire and Storage</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> a_problem_case <span class="token punctuation">(</span>A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">,</span> f1<span class="token punctuation">,</span> f2<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">input</span>   A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">;</span>
    <span class="token keyword">output</span>  f1<span class="token punctuation">,</span> f2<span class="token punctuation">;</span>
    <span class="token keyword">wire</span>    A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">;</span>
    <span class="token keyword">reg</span>     f1<span class="token punctuation">,</span> f2<span class="token punctuation">;</span>
    <span class="token important">always  @</span><span class="token punctuation">(</span>A <span class="token keyword">or</span> B <span class="token keyword">or</span> C<span class="token punctuation">)</span>
    <span class="token keyword">begin</span>
        f2 <span class="token operator">=</span> f1 <span class="token operator">^</span> f2<span class="token punctuation">;</span>  <span class="token comment">// f2 depends on its previous value</span>
        f1 <span class="token operator">=</span> <span class="token operator">~</span><span class="token punctuation">(</span>A <span class="token operator">&amp;</span> B<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Here the synthesis results differ:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>f1</code> maps to a wire (purely combinational)</li>
<li data-line="1" dir="auto"><code>f2</code> requires a storage cell because it depends on its previous value (<code>f2 = f1 ^ f2</code>)</li>
</ul></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Latch Inference" dir="auto" class="heading" id="Latch_Inference"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Latch Inference</h2><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Incomplete Assignment Problem</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> simple_latch <span class="token punctuation">(</span>data<span class="token punctuation">,</span> load<span class="token punctuation">,</span> d_out<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">input</span>   data<span class="token punctuation">,</span> load<span class="token punctuation">;</span>
    <span class="token keyword">output</span>  d_out<span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span>load <span class="token keyword">or</span> data<span class="token punctuation">)</span>
    <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>load<span class="token punctuation">)</span>
            t <span class="token operator">=</span> data<span class="token punctuation">;</span>
        d_out <span class="token operator">=</span> <span class="token operator">!</span>t<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">This code creates an unintended latch because:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">The <code>if</code> statement lacks an <code>else</code> clause</li>
<li data-line="1" dir="auto">Variable <code>t</code> is not assigned when <code>load</code> is high</li>
<li data-line="2" dir="auto">This creates incomplete assignment, forcing synthesis tools to infer a latch to hold the previous value</li>
</ul></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Best Practices" dir="auto" class="heading" id="Best_Practices"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Best Practices</h2><div class="heading-children"><div class="el-p"><p dir="auto">To avoid unintended hardware generation:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Always include <code>else</code> statements in combinational always blocks</li>
<li data-line="1" dir="auto">Use <code>default</code> cases in case statements</li>
<li data-line="2" dir="auto">Ensure all outputs are assigned under all possible input conditions</li>
<li data-line="3" dir="auto">Remember that latches are only inferred in combinational logic, not in sequential (clocked) processes</li>
</ul></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">Best Practices</div></div><div class="canvas-node" style="z-index: 16; transform: translate(240px, 3040px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content mod-canvas-empty"><div class="canvas-empty-embed-container"><div class="canvas-empty-embed-label">“Verilog/Module And Assign.md” could not be found.</div><div class="canvas-empty-embed-action-list"><button class="empty-state-action">Create new note</button><button class="empty-state-action">Swap file...</button><button class="empty-state-action mod-warning">Remove</button></div></div></div></div><div class="canvas-node-label"><span><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-alert-triangle"><path d="m21.73 18-8-14a2 2 0 0 0-3.48 0l-8 14A2 2 0 0 0 4 21h16a2 2 0 0 0 1.73-3"></path><path d="M12 9v4"></path><path d="M12 17h.01"></path></svg></span><span>Verilog/Module And Assign.md</span></div></div><div class="canvas-node" style="z-index: 17; transform: translate(240px, 3520px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content mod-canvas-empty"><div class="canvas-empty-embed-container"><div class="canvas-empty-embed-label">“Verilog/Data Types.md” could not be found.</div><div class="canvas-empty-embed-action-list"><button class="empty-state-action">Create new note</button><button class="empty-state-action">Swap file...</button><button class="empty-state-action mod-warning">Remove</button></div></div></div></div><div class="canvas-node-label"><span><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-alert-triangle"><path d="m21.73 18-8-14a2 2 0 0 0-3.48 0l-8 14A2 2 0 0 0 4 21h16a2 2 0 0 0 1.73-3"></path><path d="M12 9v4"></path><path d="M12 17h.01"></path></svg></span><span>Verilog/Data Types.md</span></div></div><div class="canvas-node" style="z-index: 18; transform: translate(-1220px, -280px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-h3 heading-wrapper"><h3 data-heading="Case Sensitivity" dir="auto" class="heading" id="Case_Sensitivity"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Case Sensitivity</h3><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Verilog</strong> is <strong>case-sensitive</strong>, so <code>var_a</code> and <code>var_A</code> are different. All lines should be terminated by a semi-colon.</p></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Comments" dir="auto" class="heading" id="Comments"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Comments</h3><div class="heading-children"><div class="el-p"><p dir="auto">There are two ways to write comments in <strong>Verilog</strong>:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">A <strong>single line</strong> comment starts with <code>//</code> and tells the <strong>Verilog</strong> compiler to treat everything after this point to the end of the line as a comment.</li>
<li data-line="1" dir="auto">A <strong>multiple-line</strong> comment starts with <code>/*</code> and ends with <code>*/</code> and cannot be nested.</li>
</ol></div><div class="el-p"><p dir="auto">However, single line comments can be nested in a multiple line comment.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// This is a single line comment.</span>

<span class="token keyword">integer</span> a<span class="token punctuation">;</span>   <span class="token comment">// Creates an int variable called a, and treats everything to the right of // as a comment;</span>

<span class="token comment">/*
This is a
multiple-line or
block comment
*/</span><span class="token punctuation">;</span>

<span class="token comment">/* This is /*
an invalid nested
block comment */</span>
<span class="token operator">*/</span><span class="token punctuation">;</span>

<span class="token comment">/* However,
// this one is okay
*/</span><span class="token punctuation">;</span>

<span class="token comment">// This is also okay.</span>
<span class="token comment">///////////// Still okay.</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Whitespace" dir="auto" class="heading" id="Whitespace"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Whitespace</h3><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Whitespace</strong> is a term used to represent the characters for spaces, tabs, newlines, and formfeeds, and is usually ignored by <strong>Verilog</strong> except when it separates <strong>tokens</strong>. In fact, this helps in the indentation of code to make it easier to read.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> dut<span class="token punctuation">;</span>              <span class="token comment">// 'module' is a keyword,</span>
                         <span class="token comment">// 'dut' is an identifier.</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">8</span><span class="token operator">*</span><span class="token number">6</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> name <span class="token operator">=</span> <span class="token string">"Hello!"</span><span class="token punctuation">;</span>   <span class="token comment">// The 2 spaces in the beginning are ignored.</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">However, blanks (spaces) and tabs (from TAB key) are not ignored in <strong>strings</strong>. In the example below, the <strong>string</strong> variable called <code>addr</code> gets the value <code>"Earth "</code> because of preservation of spaces in <strong>strings</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded">   <span class="token comment">// There is no space in the beginning of this line,</span>
   <span class="token comment">// but there's a space in the string.</span>
   <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">8</span><span class="token operator">*</span><span class="token number">6</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> addr <span class="token operator">=</span> <span class="token string">"Earth "</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Operators" dir="auto" class="heading" id="Operators"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Operators</h3><div class="heading-children"><div class="el-p"><p dir="auto">There are three types of <strong>operators</strong>: <strong>unary</strong>, <strong>binary</strong>, and <strong>ternary</strong> or <strong>conditional</strong>.</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Unary operators</strong> shall appear to the left of their operand.</li>
<li data-line="1" dir="auto"><strong>Binary operators</strong> shall appear between their operands.</li>
<li data-line="2" dir="auto"><strong>Conditional operators</strong> have two separate operators that separate three operands.</li>
</ul></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded">x <span class="token operator">=</span> <span class="token operator">~</span>y<span class="token punctuation">;</span>                <span class="token comment">// ~ is a unary operator, and y is the operand.</span>
x <span class="token operator">=</span> y <span class="token operator">|</span> z<span class="token punctuation">;</span>             <span class="token comment">// | is a binary operator, where y and z are its operands.</span>
x <span class="token operator">=</span> <span class="token punctuation">(</span>y <span class="token operator">&gt;</span> <span class="token number">5</span><span class="token punctuation">)</span> <span class="token operator">?</span> w <span class="token punctuation">:</span> z<span class="token punctuation">;</span>   <span class="token comment">// ?: is a ternary operator, and the expression (y&gt;5), w and z are its operands.</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">If the expression <code>(y &gt; 5)</code> is true, then variable <code>x</code> will get the value in <code>w</code>, else the value in <code>z</code>.</p></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Identifiers" dir="auto" class="heading" id="Identifiers"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Identifiers</h3><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Identifiers</strong> are names of variables so that they can be referenced later on. They are made up of alphanumeric characters <code>[a-z][A-Z][0-9]</code>, underscores <code>_</code> or dollar sign <code>$</code> and are <strong>case sensitive</strong>. They cannot start with a digit or a dollar sign.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">integer</span> var_a<span class="token punctuation">;</span>        <span class="token comment">// Identifier contains alphabets and underscore -&gt; Valid.</span>
<span class="token keyword">integer</span> <span class="token kernel-function property">$var_a</span><span class="token punctuation">;</span>       <span class="token comment">// Identifier starts with $ -&gt; Invalid.</span>
<span class="token keyword">integer</span> v$ar_a<span class="token punctuation">;</span>       <span class="token comment">// Identifier contains alphabets and $ -&gt; Valid.</span>
<span class="token keyword">integer</span> <span class="token number">2</span>var<span class="token punctuation">;</span>         <span class="token comment">// Identifier starts with a digit -&gt; Invalid.</span>
<span class="token keyword">integer</span> var23_g<span class="token punctuation">;</span>      <span class="token comment">// Identifier contains alphanumeric characters and underscore -&gt; Valid.</span>
<span class="token keyword">integer</span> <span class="token number">23</span><span class="token punctuation">;</span>           <span class="token comment">// Identifier contains only numbers -&gt; Invalid.</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Keywords" dir="auto" class="heading" id="Keywords"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Keywords</h3><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Keywords</strong> are special <strong>identifiers</strong> reserved to define the language constructs and are in lower case. A list of important <strong>keywords</strong> is given below.</p></div><div class="el-p"><p dir="auto"><span alt="Identifiers.png" src="Identifiers.png" class="internal-embed media-embed image-embed is-loaded"><img alt="Identifiers.png" src="verilog/data-type-&amp;-operations/images/identifiers.png"></span></p></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Numbers and Radix." dir="auto" class="heading" id="Numbers_and_Radix."><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Numbers and Radix.</h3><div class="heading-children"><div class="el-p"><p dir="auto">We are most familiar with numbers being represented as <strong>decimals</strong>. However, numbers can also be represented in <strong>binary</strong>, <strong>octal</strong>, and <strong>hexadecimal</strong>. By default, <strong>Verilog</strong> simulators treat numbers as <strong>decimals</strong>. In order to represent them in a different <strong>radix</strong>, certain rules have to be followed.</p></div><div class="el-p"><p dir="auto">The decimal number <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c36"></mjx-c></mjx-mn></mjx-math></mjx-container></span> can be represented in various bases:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c36"></mjx-c></mjx-mn></mjx-math></mjx-container></span> (decimal).</li>
<li data-line="1" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span> (hexadecimal).</li>
<li data-line="2" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c30"></mjx-c><mjx-c class="mjx-c30"></mjx-c><mjx-c class="mjx-c30"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span> (binary).</li>
<li data-line="3" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c32"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span> (octal).</li>
</ul></div><div class="el-h4 heading-wrapper"><h4 data-heading="Sized Numbers" dir="auto" class="heading" id="Sized_Numbers"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Sized Numbers</h4><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Sized numbers</strong> are represented as shown below, where <strong>size</strong> is written only in decimal to specify the number of bits in the number.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token punctuation">[</span>size<span class="token punctuation">]</span>'<span class="token punctuation">[</span>base_format<span class="token punctuation">]</span><span class="token punctuation">[</span>number<span class="token punctuation">]</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>base_format</strong> can be either decimal (<code>'d</code> or <code>'D</code>), hexadecimal (<code>'h</code> or <code>'H</code>), and octal (<code>'o</code> or <code>'O</code>) and specifies what base the <strong>number</strong> part represents.</li>
<li data-line="1" dir="auto"><strong>number</strong> is specified as consecutive digits from <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c2C"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="2"><mjx-c class="mjx-c31"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c2C"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="2"><mjx-c class="mjx-c32"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="2"><mjx-c class="mjx-c2026"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="2"><mjx-c class="mjx-c39"></mjx-c></mjx-mn></mjx-math></mjx-container></span> for decimal <strong>base_format</strong> and <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c2C"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="2"><mjx-c class="mjx-c31"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c2C"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="2"><mjx-c class="mjx-c32"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="2"><mjx-c class="mjx-c2026"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="2"><mjx-c class="mjx-c39"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c2C"></mjx-c></mjx-mo><mjx-mi class="mjx-i" space="2"><mjx-c class="mjx-c1D434 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c2C"></mjx-c></mjx-mo><mjx-mi class="mjx-i" space="2"><mjx-c class="mjx-c1D435 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c2C"></mjx-c></mjx-mo><mjx-mi class="mjx-i" space="2"><mjx-c class="mjx-c1D436 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c2C"></mjx-c></mjx-mo><mjx-mi class="mjx-i" space="2"><mjx-c class="mjx-c1D437 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c2C"></mjx-c></mjx-mo><mjx-mi class="mjx-i" space="2"><mjx-c class="mjx-c1D438 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c2C"></mjx-c></mjx-mo><mjx-mi class="mjx-i" space="2"><mjx-c class="mjx-c1D439 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> for <strong>hexadecimal</strong>.</li>
</ul></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token number">3'b010</span><span class="token punctuation">;</span>     <span class="token comment">// size is 3, base format is binary ('b), and the number is 010 (indicates value 2 in binary).</span>
<span class="token number">3'd2</span><span class="token punctuation">;</span>       <span class="token comment">// size is 3, base format is decimal ('d) and the number is 2 (specified in decimals).</span>
<span class="token number">8'h70</span><span class="token punctuation">;</span>      <span class="token comment">// size is 8, base format is hexadecimal ('h) and the number is 0x70 (in hex) to represent decimal 112.</span>
<span class="token number">9'h1FA</span><span class="token punctuation">;</span>     <span class="token comment">// size is 9, base format is hexadecimal ('h) and the number is 0x1FA (in hex) to represent decimal 506.</span>

<span class="token number">4'hA</span> <span class="token operator">=</span> <span class="token number">4'd10</span> <span class="token operator">=</span> <span class="token number">4'b1010</span> <span class="token operator">=</span> <span class="token number">4'o12</span><span class="token punctuation">;</span>	<span class="token comment">// Decimal 10 can be represented in any of the four formats.</span>
<span class="token number">8'd234</span> <span class="token operator">=</span> <span class="token number">8'D234</span><span class="token punctuation">;</span>                 <span class="token comment">// Legal to use either lower case or upper case for base format.</span>
<span class="token number">32'hFACE_47B2</span><span class="token punctuation">;</span>                  <span class="token comment">// Underscore (_) can be used to separate 16 bit numbers for readability.</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Uppercase letters are legal for <strong>number specification</strong> when the <strong>base format</strong> is <strong>hexadecimal</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token number">16'hcafe</span><span class="token punctuation">;</span>         <span class="token comment">// lowercase letters Valid.</span>
<span class="token number">16'hCAFE</span><span class="token punctuation">;</span>         <span class="token comment">// uppercase letters Valid.</span>
<span class="token number">32'h1D40_CAFE</span><span class="token punctuation">;</span>    <span class="token comment">// underscore can be used as separator between 4 letters Valid.</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Numbers without a <strong>base_format</strong> specification are <strong>decimal numbers</strong> by <strong>default</strong>. Numbers without a <strong>size</strong> specification have a <strong>default number of bits</strong> depending on the type of simulator and machine.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">integer</span> a <span class="token operator">=</span> <span class="token number">5423</span><span class="token punctuation">;</span>       <span class="token comment">// base format is not specified, a gets a decimal value of 5423.</span>
<span class="token keyword">integer</span> a <span class="token operator">=</span> <span class="token number">'h1AD7</span><span class="token punctuation">;</span>     <span class="token comment">// size is not specified, because a is int (32 bits) value stored in a = 32'h0000_1AD7.</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Negative Numbers" dir="auto" class="heading" id="Negative_Numbers"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Negative Numbers</h4><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Negative numbers</strong> are specified by placing a minus <code>-</code> sign before the <strong>size</strong> of a number. They stored in 2's complement form in Verilog. It is illegal to have a minus sign between <strong>base format</strong> and <strong>number</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token operator">-</span><span class="token number">6'd3</span><span class="token punctuation">;</span>            <span class="token comment">// 8-bit negative number stored as two's complement of 3.</span>
<span class="token operator">-</span><span class="token number">6</span>'sd9<span class="token punctuation">;</span>           <span class="token comment">// For signed maths.</span>
<span class="token number">8</span>'d<span class="token operator">-</span><span class="token number">4</span><span class="token punctuation">;</span>            <span class="token comment">// Illegal.</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-div"><div data-callout-metadata="" data-callout-fold="" data-callout="question" class="callout"><div class="callout-title" dir="auto"><div class="callout-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-help-circle"><circle cx="12" cy="12" r="10"></circle><path d="M9.09 9a3 3 0 0 1 5.83 1c0 2-3 3-3 3"></path><path d="M12 17h.01"></path></svg></div><div class="callout-title-inner">What will be the decimal value of <code>-8'b1</code>?</div></div><div class="callout-content">
<div data-callout-metadata="" data-callout-fold="-" data-callout="success" class="callout is-collapsible is-collapsed"><div class="callout-title" dir="auto"><div class="callout-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-check"><path d="M20 6 9 17l-5-5"></path></svg></div><div class="callout-title-inner">Answer</div><div class="callout-fold is-collapsed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-chevron-down"><path d="m6 9 6 6 6-6"></path></svg></div></div><div class="callout-content" style="display: none;">
<p dir="auto"><code>00000001</code> → <code>11111110</code> (1's complement)<br>
<code>11111110</code> → <code>11111111</code> (adding 1 as 2's complement)<br>
-128</p>
</div></div>
</div></div></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Verilog Padding Rules" dir="auto" class="heading" id="Verilog_Padding_Rules"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Verilog Padding Rules</h4><div class="heading-children"><div class="el-p"><p dir="auto">For <strong>Numeric Literals</strong> (Constants):</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">If the <strong>MSB</strong> (leftmost bit) is <code>x</code> or <code>z</code>, that value (<code>x</code> or <code>z</code>) will be used to pad the remaining bits to the left.</li>
<li data-line="1" dir="auto">If the <strong>MSB</strong> is <code>0</code> or <code>1</code>, zeros will be used to pad the remaining bits to the left.</li>
<li data-line="2" dir="auto"><strong>Unsigned</strong> values get zero-padded regardless of content</li>
<li data-line="3" dir="auto"><strong>Negative values</strong> are padded which ones because of 2'complement. </li>
</ul></div></div></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Additional Notes" dir="auto" class="heading" id="Additional_Notes"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Additional Notes</h2><div class="heading-children"><div class="el-p"><p dir="auto">Regarding <code>?</code> and <code>_</code>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>?</code> can be used as a wildcard in case statements (equivalent to <code>x</code>).</li>
<li data-line="1" dir="auto"><code>_</code> is used as a separator for readability in numbers (e.g., <code>32'b1010_1100_1111_0000</code>).</li>
</ul></div><div class="el-h3 heading-wrapper"><h3 data-heading="Strings." dir="auto" class="heading" id="Strings."><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Strings.</h3><div class="heading-children"><div class="el-p"><p dir="auto">A sequence of characters enclosed in a double quote <code>" "</code> is called a <strong>string</strong>. It cannot be split into multiple lines and every character in the <strong>string</strong> takes <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-byte to be stored.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token string">"Hello World!"</span><span class="token punctuation">;</span>        <span class="token comment">// String with 12 characters -&gt; require 12 bytes.</span>
<span class="token string">"x + z"</span><span class="token punctuation">;</span>               <span class="token comment">// String with 5 characters.</span>

"How are you
feeling today <span class="token operator">?</span>"<span class="token punctuation">;</span>      <span class="token comment">// Illegal for a string to be split into multiple lines.</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">Fundamental Concepts</div></div><div class="canvas-node" style="z-index: 19; transform: translate(-1220px, 200px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-p"><p dir="auto">The primary intent of <strong>data-types</strong> in the <strong>Verilog</strong> language is to represent <strong>data storage elements</strong> like <strong>bits</strong> in a <strong>flip-flop</strong> and <strong>transmission elements</strong> like <strong>wires</strong> that connect between <strong>logic gates</strong> and <strong>sequential structures</strong>.</p></div><div class="el-p"><p dir="auto">Almost all <strong>data-types</strong> can only have one of the four different values as given below except for <code>real</code> and <code>event</code> data types.</p></div><div class="el-h2 heading-wrapper"><h2 data-heading="Value System" dir="auto" class="heading" id="Value_System"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Value System</h2><div class="heading-children"><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th align="left" dir="ltr">Value</th>
<th align="left" dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td align="left" dir="ltr">represents a <strong>logic zero</strong>, or a <strong>false condition</strong></td>
</tr>
<tr>
<td align="left" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td align="left" dir="ltr">represents a <strong>logic one</strong>, or a <strong>true condition</strong></td>
</tr>
<tr>
<td align="left" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td align="left" dir="ltr">represents an <strong>unknown logic value</strong> (can be zero or one)</td>
</tr>
<tr>
<td align="left" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D467 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td align="left" dir="ltr">represents a <strong>high-impedance state</strong></td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto">The following image shows how these values are represented in timing diagrams and simulation waveforms. Most simulators use this convention where <em>red</em> stands for <code>X</code> and <em>orange</em> in the middle stands for <strong>high-impedance</strong> or <code>Z</code>.</p></div><div class="el-p"><p dir="auto"><span alt="Logic values.png" src="Logic values.png" class="internal-embed media-embed image-embed is-loaded"><img alt="Logic values.png" src="verilog/data-type-&amp;-operations/images/logic-values.png"></span></p></div><div class="el-p"><p dir="auto">Since <strong>Verilog</strong> is essentially used to describe <strong>hardware elements</strong> like <strong>flip-flops</strong> and <strong>combinational logic</strong> like <strong>NAND</strong> and <strong>NOR</strong>, it has to model the value system found in <strong>hardware</strong>. A <strong>logic one</strong> would represent the <strong>voltage supply</strong> <strong>Vdd</strong> which can range anywhere between <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c><mjx-c class="mjx-c2E"></mjx-c><mjx-c class="mjx-c38"></mjx-c></mjx-mn><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D449 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> to more than <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D449 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> based on the <strong>fabrication technology node</strong>. A <strong>logic zero</strong> would represent <strong>ground</strong> and hence a value of <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D449 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span>.</p></div><div class="el-p"><p dir="auto"><code>X</code> or <code>x</code> means that the value is simply <strong>unknown</strong> at the time, and could be either <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span> or <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>. This is quite different from the way <code>X</code> is treated in <strong>boolean logic</strong>, where it means "<strong>don't care</strong>".</p></div><div class="el-p"><p dir="auto">As with any incomplete electric circuit, the <strong>wire</strong> that is not connected to anything will have a <strong>high-impedance</strong> at that node and is represented by <code>Z</code> or <code>z</code>. Even in <strong>Verilog</strong>, any unconnected <strong>wire</strong> will result in a <strong>high impedance</strong>.</p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Data Type Categories: Nets and Variables" dir="auto" class="heading" id="Data_Type_Categories:_Nets_and_Variables"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Data Type Categories: Nets and Variables</h2><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Nets</strong> and <strong>variables</strong> are the two main groups of <strong>data types</strong> which represent different <strong>hardware structures</strong> and differ in the way they are assigned and retain values.</p></div><div class="el-h3 heading-wrapper"><h3 data-heading="Nets" dir="auto" class="heading" id="Nets"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Nets</h3><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Nets</strong> are used to connect between <strong>hardware entities</strong> like <strong>logic gates</strong> and hence do not store any value on its own. In the image shown below, a <strong>net</strong> called <code>net_11</code> is used to connect between the output of the <strong>AND gate</strong> to the first input of the <strong>flip-flop</strong> called <code>data_0</code>. In a similar way, the two inputs of the <strong>AND gate</strong> are connected to <strong>nets</strong> <code>net_45</code> and <code>net_67</code>.</p></div><div class="el-p"><p dir="auto"><span alt="nets_variables.png" src="nets_variables.png" class="internal-embed media-embed image-embed is-loaded"><img alt="nets_variables.png" src="verilog/data-type-&amp;-operations/images/nets_variables.png"></span><br>
There are different types of <strong>nets</strong> each with different characteristics, but the most popular and widely used <strong>net</strong> in <strong>digital designs</strong> is of type <code>wire</code>.</p></div><div class="el-h4 heading-wrapper"><h4 data-heading="Wire Type" dir="auto" class="heading" id="Wire_Type"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Wire Type</h4><div class="heading-children"><div class="el-p"><p dir="auto">A <code>wire</code> is a <strong>Verilog data-type</strong> used to connect <strong>elements</strong> and to connect <strong>nets</strong> that are driven by a <strong>single gate</strong> or <strong>continuous assignment</strong>. The <code>wire</code> is similar to the <strong>electrical wire</strong> that is used to connect two components on a <strong>breadboard</strong>.</p></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Wire Vectors" dir="auto" class="heading" id="Wire_Vectors"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Wire Vectors</h4><div class="heading-children"><div class="el-p"><p dir="auto">When there is a requirement for multiple <strong>nets</strong>, they can be bunched together to form a single <code>wire</code>. In the image shown below, we have a <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c34"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit <code>wire</code> that can send <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c34"></mjx-c></mjx-mn></mjx-math></mjx-container></span> separate values on each one of the wires. Such entities with a width more than <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> are called <strong>vectors</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> 	n0<span class="token punctuation">;</span> 		<span class="token comment">// 4-bit wire -&gt; this is a vector</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><span alt="wire.png" src="wire.png" class="internal-embed media-embed image-embed is-loaded"><img alt="wire.png" src="verilog/data-type-&amp;-operations/images/wire.png"></span></p></div><div class="el-p"><p dir="auto">It is illegal to redeclare a name already declared by a <strong>net</strong>, <strong>parameter</strong> or <strong>variable</strong> as shown in the code below.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token keyword">design</span><span class="token punctuation">;</span>
	<span class="token keyword">wire</span>    abc<span class="token punctuation">;</span>
	<span class="token keyword">wire</span> 	a<span class="token punctuation">;</span>
	<span class="token keyword">wire</span> 	b<span class="token punctuation">;</span>
	<span class="token keyword">wire</span> 	c<span class="token punctuation">;</span>

	<span class="token keyword">wire</span>    abc<span class="token punctuation">;</span>   <span class="token comment">// Error: Identifier "abc" previously declared</span>

	<span class="token keyword">assign</span> abc <span class="token operator">=</span> a <span class="token operator">&amp;</span> b <span class="token operator">|</span> c<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><span alt="reg vector.png" src="reg vector.png" class="internal-embed media-embed image-embed is-loaded"><img alt="reg vector.png" src="verilog/data-type-&amp;-operations/images/reg-vector.png"></span></p></div></div></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Variables" dir="auto" class="heading" id="Variables"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Variables</h3><div class="heading-children"><div class="el-p"><p dir="auto">A <strong>variable</strong> on the other hand is an abstraction of a <strong>data storage element</strong> and can hold values. A <strong>flip-flop</strong> is a good example of a <strong>storage element</strong>.</p></div><div class="el-h4 heading-wrapper"><h4 data-heading="Reg Type" dir="auto" class="heading" id="Reg_Type"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Reg Type</h4><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Verilog data-type</strong> <code>reg</code> can be used to model <strong>hardware registers</strong> since it can hold values between assignments. Does not necessarily mean that it will map to a hardware register during synthesis. Note that a <code>reg</code> need not always represent a <strong>flip-flop</strong> because it can also be used to represent <strong>combinational logic</strong>. </p></div><div class="el-p"><p dir="auto">In the image shown on the left, we have a <strong>flip-flop</strong> that can store <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> bit and the <strong>flip-flop</strong> on the right can store <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c34"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bits.</p></div><div class="el-p"><p dir="auto"><span alt="variables.png" src="variables.png" class="internal-embed media-embed image-embed is-loaded"><img alt="variables.png" src="verilog/data-type-&amp;-operations/images/variables.png"></span></p></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Integer Type" dir="auto" class="heading" id="Integer_Type"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Integer Type</h4><div class="heading-children"><div class="el-p"><p dir="auto">An <code>integer</code> is a general purpose <strong>variable</strong> of <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c32"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bits wide that can be used for other purposes while modeling <strong>hardware</strong> and stores <strong>integer values</strong>. Range: <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mo class="mjx-n"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-msup><mjx-mn class="mjx-n"><mjx-c class="mjx-c32"></mjx-c></mjx-mn><mjx-script style="vertical-align: 0.363em;"><mjx-texatom size="s" texclass="ORD"><mjx-mn class="mjx-n"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-texatom></mjx-script></mjx-msup></mjx-math></mjx-container></span> to <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-msup><mjx-mn class="mjx-n"><mjx-c class="mjx-c32"></mjx-c></mjx-mn><mjx-script style="vertical-align: 0.363em;"><mjx-texatom size="s" texclass="ORD"><mjx-mn class="mjx-n"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-texatom></mjx-script></mjx-msup><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Size optimization: Synthesis tools determine optimal size through data flow analysis</li>
<li data-line="1" dir="auto">Primary use: Loop counting and general-purpose register operations</li>
<li data-line="2" dir="auto">Convenience: More suitable than <code>reg</code> for mathematical operations</li>
</ul></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">integer</span>     count<span class="token punctuation">;</span>              <span class="token comment">// Count is an integer value &gt; 0</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Time and Realtime Types" dir="auto" class="heading" id="Time_and_Realtime_Types"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Time and Realtime Types</h4><div class="heading-children"><div class="el-p"><p dir="auto">A <code>time</code> <strong>variable</strong> is unsigned, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c36"></mjx-c><mjx-c class="mjx-c34"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bits wide and can be used to store <strong>simulation time quantities</strong> for <strong>debugging purposes</strong>. A <code>realtime</code> <strong>variable</strong> simply stores <strong>time</strong> as a <strong>floating point quantity</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">time</span>        end_time<span class="token punctuation">;</span>           <span class="token comment">// end_time can be stored a time value like 50ns</span>
<span class="token keyword">realtime</span>    rtime<span class="token punctuation">;</span>              <span class="token comment">// rtime = 40.25ps</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Real Type" dir="auto" class="heading" id="Real_Type"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Real Type</h4><div class="heading-children"><div class="el-p"><p dir="auto">A <code>real</code> <strong>variable</strong> can store <strong>floating point values</strong> and can be assigned the same way as <code>integer</code> and <code>reg</code>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">real</span>        float<span class="token punctuation">;</span>              <span class="token comment">// float = 12.344  - can store floating numbers</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> testbench<span class="token punctuation">;</span>
  <span class="token keyword">integer</span>  	int_a<span class="token punctuation">;</span> 				<span class="token comment">// Integer variable</span>
  <span class="token keyword">real</span> 		real_b<span class="token punctuation">;</span> 			<span class="token comment">// Real variable</span>
  <span class="token keyword">time</span> 		time_c<span class="token punctuation">;</span> 			<span class="token comment">// Time variable</span>

  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    int_a 	<span class="token operator">=</span> <span class="token number">32'hcafe_1234</span><span class="token punctuation">;</span> 	<span class="token comment">// Assign an integer value</span>
    real_b 	<span class="token operator">=</span> <span class="token number">0.1234567</span><span class="token punctuation">;</span> 		<span class="token comment">// Assign a floating point value</span>

    <span class="token number">#20</span><span class="token punctuation">;</span> 						<span class="token comment">// Advance simulation time by 20 units</span>
    time_c 	<span class="token operator">=</span> <span class="token kernel-function property">$time</span><span class="token punctuation">;</span> 			<span class="token comment">// Assign current simulation time</span>

    <span class="token comment">// Now print all variables using $display system task</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"int_a 	= 0x%0h"</span><span class="token punctuation">,</span> int_a<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"real_b 	= %0.5f"</span><span class="token punctuation">,</span> real_b<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"time_c 	= %0t"</span><span class="token punctuation">,</span> time_c<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Simulation Log</p></div><div class="el-pre"><pre><code data-line="0">ncsim&gt; run
int_a 	= 0xcafe1234
real_b 	= 0.12346
time_c 	= 20
ncsim: *W,RNQUIE: Simulation is complete.
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Strings" dir="auto" class="heading" id="Strings"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Strings</h4><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Strings</strong> are stored in <code>reg</code>, and the width of the <code>reg</code> <strong>variable</strong> has to be large enough to hold the <strong>string</strong>. Each character in a <strong>string</strong> represents an <strong>ASCII value</strong> and requires <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> byte. If the size of the <strong>variable</strong> is smaller than the <strong>string</strong>, then <strong>Verilog</strong> truncates the leftmost bits of the <strong>string</strong>. If the size of the <strong>variable</strong> is larger than the <strong>string</strong>, then <strong>Verilog</strong> adds zeros to the left of the <strong>string</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// "Hello World" requires 11 bytes</span>

<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">8</span><span class="token operator">*</span><span class="token number">11</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> str <span class="token operator">=</span> <span class="token string">"Hello World"</span><span class="token punctuation">;</span>         <span class="token comment">// Variable can store 11 bytes, str = "Hello World"</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">8</span><span class="token operator">*</span><span class="token number">5</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span>  str <span class="token operator">=</span> <span class="token string">"Hello World"</span><span class="token punctuation">;</span>         <span class="token comment">// Variable stores only 5 bytes (rest is truncated), str = "World"</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">8</span><span class="token operator">*</span><span class="token number">20</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> str <span class="token operator">=</span> <span class="token string">"Hello World"</span><span class="token punctuation">;</span>         <span class="token comment">// Variable can store 20 bytes (rest is padded with zeros), str = "         Hello World"</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Here is a full example showing how the three <strong>variables</strong> given above can be simulated.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> testbench<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">8</span><span class="token operator">*</span><span class="token number">11</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> str1<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">8</span><span class="token operator">*</span><span class="token number">5</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span>  str2<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">8</span><span class="token operator">*</span><span class="token number">20</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> str3<span class="token punctuation">;</span>

  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    str1 <span class="token operator">=</span> <span class="token string">"Hello World"</span><span class="token punctuation">;</span>
    str2 <span class="token operator">=</span> <span class="token string">"Hello World"</span><span class="token punctuation">;</span>
    str3 <span class="token operator">=</span> <span class="token string">"Hello World"</span><span class="token punctuation">;</span>

    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"str1 = %s"</span><span class="token punctuation">,</span> str1<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"str2 = %s"</span><span class="token punctuation">,</span> str2<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"str3 = %s"</span><span class="token punctuation">,</span> str3<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Simulation Log</p></div><div class="el-pre"><pre><code data-line="0">ncsim&gt; run
str1 = Hello World
str2 = World
str3 =          Hello World
ncsim: *W,RNQUIE: Simulation is complete.
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Note that <code>str1</code> has the right size to store all <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> bytes of the <strong>string</strong> "Hello World" and hence the whole <strong>string</strong> gets printed. However <code>str2</code> can store only <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span> bytes and hence the upper <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c36"></mjx-c></mjx-mn></mjx-math></mjx-container></span> bytes get truncated and end up with storing only "World". The third <strong>variable</strong> <code>str3</code> is larger than <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> bytes and pads empty spaces to the left and hence the value stored in it becomes " Hello World".</p></div><div class="el-div"><div data-callout-metadata="" data-callout-fold="" data-callout="question" class="callout"><div class="callout-title" dir="auto"><div class="callout-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-help-circle"><circle cx="12" cy="12" r="10"></circle><path d="M9.09 9a3 3 0 0 1 5.83 1c0 2-3 3-3 3"></path><path d="M12 17h.01"></path></svg></div><div class="callout-title-inner">What is the difference between <code>reg</code> and <code>wire</code>?</div></div><div class="callout-content">
<div data-callout-metadata="" data-callout-fold="-" data-callout="successs" class="callout is-collapsible is-collapsed"><div class="callout-title" dir="auto"><div class="callout-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-pencil"><path d="M21.174 6.812a1 1 0 0 0-3.986-3.987L3.842 16.174a2 2 0 0 0-.5.83l-1.321 4.352a.5.5 0 0 0 .623.622l4.353-1.32a2 2 0 0 0 .83-.497z"></path><path d="m15 5 4 4"></path></svg></div><div class="callout-title-inner">Answer</div><div class="callout-fold is-collapsed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-chevron-down"><path d="m6 9 6 6 6-6"></path></svg></div></div><div class="callout-content" style="display: none;">
<p dir="auto">The fundamental difference lies in their purpose and how they can be assigned values:</p>
<p dir="auto"><strong>Wire</strong> represents physical connections between digital circuits, while <strong>reg</strong> represents data storage elements that can hold values.</p>
<table>
<thead>
<tr>
<th>Feature</th>
<th><code>wire</code></th>
<th><code>reg</code></th>
<th><code>logic</code> (SystemVerilog)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Purpose</strong></td>
<td>Connecting different elements</td>
<td>Data storage elements</td>
<td>Unified data type to replace reg confusion</td>
</tr>
<tr>
<td><strong>Physical Representation</strong></td>
<td>Actual physical wires</td>
<td>Not necessarily physical registers</td>
<td>No direct hardware equivalence</td>
</tr>
<tr>
<td><strong>Value Storage</strong></td>
<td>No values stored</td>
<td>Retains value until next assignment</td>
<td>Last assignment wins</td>
</tr>
<tr>
<td><strong>Assignment Methods</strong></td>
<td>Continuous <strong>assign</strong> statements, module ports</td>
<td>Procedural blocks (<strong>always</strong>/<strong>initial</strong>)</td>
<td>Both <strong>assign</strong> and procedural blocks</td>
</tr>
<tr>
<td><strong>Default Value</strong></td>
<td><code>z</code> (high impedance)</td>
<td><code>x</code> (unknown)</td>
<td><code>x</code> (unknown)</td>
</tr>
<tr>
<td><strong>Default Size</strong></td>
<td><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit</td>
<td><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit</td>
<td><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit</td>
</tr>
<tr>
<td><strong>Multiple Drivers</strong></td>
<td>Allowed (creates <strong>X</strong> if conflicting)</td>
<td>Not typically used</td>
<td>Not permitted</td>
</tr>
<tr>
<td><strong>Synthesis</strong></td>
<td>Combinational logic only</td>
<td><strong>FF</strong>, <strong>latch</strong>, or <strong>combinational</strong></td>
<td>Depends on usage</td>
</tr>
</tbody>
</table>
</div></div>
</div></div></div><div class="el-div"><div data-callout-metadata="" data-callout-fold="" data-callout="question" class="callout"><div class="callout-title" dir="auto"><div class="callout-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-help-circle"><circle cx="12" cy="12" r="10"></circle><path d="M9.09 9a3 3 0 0 1 5.83 1c0 2-3 3-3 3"></path><path d="M12 17h.01"></path></svg></div><div class="callout-title-inner">What are the default sizes and values of all data types?</div></div><div class="callout-content">
<div data-callout-metadata="" data-callout-fold="-" data-callout="success" class="callout is-collapsible is-collapsed"><div class="callout-title" dir="auto"><div class="callout-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-check"><path d="M20 6 9 17l-5-5"></path></svg></div><div class="callout-title-inner">Answer</div><div class="callout-fold is-collapsed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-chevron-down"><path d="m6 9 6 6 6-6"></path></svg></div></div><div class="callout-content" style="display: none;">
<table>
<thead>
<tr>
<th>Data Type</th>
<th>Default Size</th>
<th>Default Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>wire</code></td>
<td><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit</td>
<td><code>z</code></td>
<td>Net type for connections</td>
</tr>
<tr>
<td><code>reg</code></td>
<td><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit</td>
<td><code>x</code></td>
<td>Storage element</td>
</tr>
<tr>
<td><code>integer</code></td>
<td><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c32"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit</td>
<td><code>x</code></td>
<td>General-purpose register</td>
</tr>
<tr>
<td><code>real</code></td>
<td><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c36"></mjx-c><mjx-c class="mjx-c34"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit (implementation dependent)</td>
<td><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c><mjx-c class="mjx-c2E"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td>Floating-point numbers</td>
</tr>
<tr>
<td><code>time</code></td>
<td><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c36"></mjx-c><mjx-c class="mjx-c34"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit minimum</td>
<td><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td>Simulation time storage</td>
</tr>
<tr>
<td><code>logic</code> (SystemVerilog)</td>
<td><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit</td>
<td><code>x</code></td>
<td>Unified data type</td>
</tr>
</tbody>
</table>
</div></div>
</div></div></div></div></div></div></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">Data Types</div></div><div class="canvas-node" style="z-index: 20; transform: translate(1040px, -380px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-h2 heading-wrapper"><h2 data-heading="Two Competing HDLs" dir="auto" class="heading" id="Two_Competing_HDLs"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Two Competing HDLs</h2><div class="heading-children"><div class="el-p"><p dir="auto">1. Verilog<br>
2. VHDL </p></div><div class="el-p"><p dir="auto">Designs are created typically using HDLs, which get transformed from one level of abstraction to the next as the design ﬂow progresses. </p></div><div class="el-p"><p dir="auto">There are other HDLs like SystemC, SystemVerilog, and many more … </p></div><div class="el-p"><p dir="auto"><span alt="Simpledesignflow.png" src="Simpledesignflow.png" class="internal-embed media-embed image-embed is-loaded"><img alt="Simpledesignflow.png" src="verilog/img/simpledesignflow.png"></span></p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Steps in the Design Flow" dir="auto" class="heading" id="Steps_in_the_Design_Flow"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Steps in the Design Flow</h2><div class="heading-children"><div class="el-h3 heading-wrapper"><h3 data-heading="Behavioral Design Specification" dir="auto" class="heading" id="Behavioral_Design_Specification"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Behavioral Design Specification</h3><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Behavioral design</strong> captures the intended functionality of a hardware system in a high-level, abstract form. The “faciality” (i.e., the outward characteristics or behavior) of a design can be specified in several ways:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Boolean Expression or Truth Table:</strong></p>
<ul>
<li data-line="1" dir="auto">Used for combinational logic.</li>
<li data-line="2" dir="auto">Describes output as a function of inputs.</li>
<li data-line="3" dir="auto">Truth tables list all input combinations and corresponding outputs.</li>
</ul>
</li>
<li data-line="5" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Finite-State Machine (FSM) Behavior:</strong></p>
<ul>
<li data-line="6" dir="auto">Used for sequential logic.</li>
<li data-line="7" dir="auto">Described via state transition diagrams or tables.</li>
<li data-line="8" dir="auto">Clearly shows state changes and outputs based on inputs and current state.</li>
</ul>
</li>
<li data-line="10" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>High-Level Algorithm:</strong></p>
<ul>
<li data-line="11" dir="auto">Written in hardware description languages (HDLs) or pseudocode.</li>
<li data-line="12" dir="auto">Captures complex, multi-step operations in a procedural manner.</li>
</ul>
</li>
</ul></div><div class="el-p"><p dir="auto">Behavioral specifications must be synthesized into more detailed forms (e.g., RTL, gate-level) for hardware realization.</p></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Data Path Design" dir="auto" class="heading" id="Data_Path_Design"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Data Path Design</h3><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Data path design</strong> involves generating a netlist of register transfer level (RTL) components:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Netlist Structure:</strong></p>
<ul>
<li data-line="1" dir="auto">A directed graph where vertices are components (registers, adders, multipliers, multiplexers, decoders, etc.).</li>
<li data-line="2" dir="auto">Edges represent interconnections between components.</li>
</ul>
</li>
<li data-line="4" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Structural Design:</strong></p>
<ul>
<li data-line="5" dir="auto">Also called netlist specification.</li>
<li data-line="6" dir="auto">Components may be functional modules, gates, or transistors, depending on the abstraction level.</li>
</ul>
</li>
<li data-line="8" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Transformation:</strong></p>
<ul>
<li data-line="9" dir="auto">Netlists are systematically transformed from higher to lower levels (e.g., module → gate → transistor).</li>
</ul>
</li>
</ul></div></div></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Logic Design" dir="auto" class="heading" id="Logic_Design"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Logic Design</h2><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Logic design</strong> refines the netlist to the gate or standard cell level:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Standard Cells:</strong></p>
<ul>
<li data-line="1" dir="auto">Pre-designed circuit modules (gates, flip-flops, multiplexers) at the layout level.</li>
</ul>
</li>
<li data-line="3" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Optimization:</strong></p>
<ul>
<li data-line="4" dir="auto">Techniques to minimize cost, delay, or power.</li>
<li data-line="5" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Conflicting requirements may include:
<ul>
<li data-line="6" dir="auto">Minimizing the number of gates.</li>
<li data-line="7" dir="auto">Minimizing the number of gate levels (reducing delay).</li>
<li data-line="8" dir="auto">Minimizing signal transition activity (reducing dynamic power).</li>
</ul>
</li>
</ul>
</li>
</ul></div><div class="el-h3 heading-wrapper"><h3 data-heading="Physical Design and Manufacturing" dir="auto" class="heading" id="Physical_Design_and_Manufacturing"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Physical Design and Manufacturing</h3><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Physical design</strong> generates the final layout for fabrication or FPGA programming:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Layout Generation:</strong></p>
<ul>
<li data-line="1" dir="auto">Consists of geometric shapes corresponding to different fabrication layers.</li>
</ul>
</li>
<li data-line="3" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>FPGA Mapping:</strong></p>
<ul>
<li data-line="4" dir="auto">For FPGAs, gate-level netlists are mapped to programmable logic blocks.</li>
<li data-line="5" dir="auto">Offers flexibility but less speed compared to custom ICs.</li>
</ul>
</li>
</ul></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Verification and Testing" dir="auto" class="heading" id="Verification_and_Testing"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Verification and Testing</h3><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Verification and Testing</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Simulation:</strong></p>
<ul>
<li data-line="1" dir="auto">Performed at logic, switch, and circuit levels to verify correct behavior.</li>
<li data-line="2" dir="auto">Switch-level simulation models transistors as switches, assigning discrete states (0, 1, X) to nodes and switches.</li>
</ul>
</li>
<li data-line="4" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Formal Verification:</strong></p>
<ul>
<li data-line="5" dir="auto">Uses mathematical analysis to ensure the design meets specifications under all possible scenarios.</li>
<li data-line="6" dir="auto">More exhaustive than simulation, which tests only specific scenarios.</li>
</ul>
</li>
<li data-line="8" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Testability Analysis and Test Pattern Generation:</strong></p>
<ul>
<li data-line="9" dir="auto">Ensures manufactured devices can be tested for defects.</li>
<li data-line="10" dir="auto">Automatic Test Pattern Generation (ATPG) creates input sequences to detect faults.</li>
</ul>
</li>
</ul></div><div class="el-hr"><hr></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Summary Table" dir="auto" class="heading" id="Summary_Table"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Summary Table</h3><div class="heading-children"><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Step</th>
<th dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr">Behavioral Design</td>
<td dir="ltr">Specifies functionality via Boolean, FSM, or algorithm; abstract, needs synthesis</td>
</tr>
<tr>
<td dir="ltr">Data Path Design</td>
<td dir="ltr">Netlist of RTL components (registers, adders, etc.); structural, graph-based</td>
</tr>
<tr>
<td dir="ltr">Logic Design</td>
<td dir="ltr">Netlist of gates/standard cells; optimized for cost, delay, power</td>
</tr>
<tr>
<td dir="ltr">Physical Design</td>
<td dir="ltr">Layout generation for fabrication or FPGA mapping</td>
</tr>
<tr>
<td dir="ltr">Verification &amp; Testing</td>
<td dir="ltr">Simulation (logic/switch/circuit), formal verification, testability analysis, ATPG</td>
</tr>
</tbody>
</table></div></div></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">DesignFlow</div></div><div class="canvas-node" style="z-index: 21; transform: translate(1040px, 80px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-table" dir="auto" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="auto"><span alt="1Representation.png" src="1Representation.png" class="internal-embed media-embed image-embed is-loaded" style="width: 400px; max-width: 100%;"><img alt="1Representation.png" src="verilog/img/1representation.png" style="width: 400px; max-width: 100%;"></span></th>
<th dir="auto"><span alt="2Representation.png" src="2Representation.png" class="internal-embed media-embed image-embed is-loaded" style="width: 450px; max-width: 100%;"><img alt="2Representation.png" src="verilog/img/2representation.png" style="width: 450px; max-width: 100%;"></span></th>
</tr>
</thead>
</table></div><div class="el-h1 heading-wrapper"><h1 data-heading="Digital IC Design Representation" dir="auto" class="heading" id="Digital_IC_Design_Representation">Digital IC Design Representation</h1><div class="heading-children"><div class="el-p"><p dir="auto">A design can be represented at various levels from three different points of view:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>Behavioral</strong></li>
<li data-line="1" dir="auto"><strong>Structural</strong>    </li>
<li data-line="2" dir="auto"><strong>Physical</strong></li>
</ol></div><div class="el-p"><p dir="auto"><span alt="Ydiagram.png" src="Ydiagram.png" class="internal-embed media-embed image-embed is-loaded"><img alt="Ydiagram.png" src="verilog/img/ydiagram.png"></span></p></div><div class="el-p"><p dir="auto">These can be conveniently expressed by the Y-diagram, which shows the relationship between behavioral domain (algorithms, finite state machines), structural domain (processors, ALUs, gates), and geometrical layout domain (chip floorplans, cell placement, masks).</p></div><div class="el-h2 heading-wrapper"><h2 data-heading="Behavioral Representation" dir="auto" class="heading" id="Behavioral_Representation"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Behavioral Representation</h2><div class="heading-children"><div class="el-p"><p dir="auto">Specifies how a particular design should respond to a given set of inputs. May be specified by:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Boolean equations    </li>
<li data-line="1" dir="auto">Tables of input and output values </li>
<li data-line="2" dir="auto">Algorithms written in standard HLL like C  </li>
<li data-line="3" dir="auto">Algorithms written in special HDL like Verilog or VHDL<br>
</li>
</ul></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Behavioral Representation Example" dir="auto" class="heading" id="Behavioral_Representation_Example"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Behavioral Representation Example</h2><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Full Adder:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Two operand inputs A and B    </li>
<li data-line="1" dir="auto">A carry input C </li>
<li data-line="2" dir="auto">A carry output Cy   </li>
<li data-line="3" dir="auto">A sum output S   </li>
</ul></div><div class="el-p"><p dir="auto"><strong>Express in terms of Boolean expressions:</strong></p></div><div class="el-p"><p dir="auto"><code>S = A.B'.C' + A'.B'.C + A'.B.C' + A.B.C = A ⊕ B ⊕ C Cy = A.B + A.C + B.C</code></p></div><div class="el-p"><p dir="auto"><strong>Express in Verilog in terms of Boolean expressions:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> carry <span class="token punctuation">(</span>S<span class="token punctuation">,</span> Cy<span class="token punctuation">,</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">)</span><span class="token punctuation">;</span>     
    <span class="token keyword">input</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> S<span class="token punctuation">,</span> Cy<span class="token punctuation">;</span>    
    <span class="token keyword">assign</span> S <span class="token operator">=</span> A <span class="token operator">^</span> B <span class="token operator">^</span> C<span class="token punctuation">;</span>    
    <span class="token keyword">assign</span> Cy <span class="token operator">=</span> <span class="token punctuation">(</span>A <span class="token operator">&amp;</span> B<span class="token punctuation">)</span> <span class="token operator">|</span> <span class="token punctuation">(</span>B <span class="token operator">&amp;</span> C<span class="token punctuation">)</span> <span class="token operator">|</span> <span class="token punctuation">(</span>C <span class="token operator">&amp;</span> A<span class="token punctuation">)</span><span class="token punctuation">;</span> 
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Express in Verilog in terms of truth table (only Cy is shown):</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">primitive</span> carry <span class="token punctuation">(</span>Cy<span class="token punctuation">,</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">)</span><span class="token punctuation">;</span>     
    <span class="token keyword">input</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> Cy<span class="token punctuation">;</span>    
    <span class="token keyword">table</span>       
        <span class="token comment">// A  B  C     Cy          </span>
        <span class="token number">1</span>  <span class="token number">1</span>  <span class="token operator">?</span>  <span class="token punctuation">:</span>   <span class="token number">1</span> <span class="token punctuation">;</span>          
        <span class="token number">1</span>  <span class="token operator">?</span>  <span class="token number">1</span>  <span class="token punctuation">:</span>   <span class="token number">1</span> <span class="token punctuation">;</span>          
        <span class="token operator">?</span>  <span class="token number">1</span>  <span class="token number">1</span>  <span class="token punctuation">:</span>   <span class="token number">1</span> <span class="token punctuation">;</span>          
        <span class="token number">0</span>  <span class="token number">0</span>  <span class="token operator">?</span>  <span class="token punctuation">:</span>   <span class="token number">0</span> <span class="token punctuation">;</span>          
        <span class="token number">0</span>  <span class="token operator">?</span>  <span class="token number">0</span>  <span class="token punctuation">:</span>   <span class="token number">0</span> <span class="token punctuation">;</span>          
        <span class="token operator">?</span>  <span class="token number">0</span>  <span class="token number">0</span>  <span class="token punctuation">:</span>   <span class="token number">0</span> <span class="token punctuation">;</span>    
    <span class="token keyword">endtable</span> 
<span class="token keyword">endprimitive</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Structural Representation" dir="auto" class="heading" id="Structural_Representation"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Structural Representation</h2><div class="heading-children"><div class="el-p"><p dir="auto">Specifies how components are interconnected. In general, the description is a list of modules and their interconnection, called a <strong>netlist</strong>. Can be specified at various levels.</p></div><div class="el-p"><p dir="auto">At the structural level, the levels of abstraction are:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">The module (functional) level</li>
<li data-line="1" dir="auto">The gate level</li>
<li data-line="2" dir="auto">The transistor level</li>
<li data-line="3" dir="auto">Any combination of above   </li>
</ul></div><div class="el-p"><p dir="auto">In each successive level more detail is revealed about the implementation.</p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Example: A 4-bit Ripple Carry Adder" dir="auto" class="heading" id="Example:_A_4-bit_Ripple_Carry_Adder"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Example: A 4-bit Ripple Carry Adder</h2><div class="heading-children"><div class="el-p"><p dir="auto"><span alt="RippleCarryAdder.png" src="RippleCarryAdder.png" class="internal-embed media-embed image-embed is-loaded"><img alt="RippleCarryAdder.png" src="lib/media/ripplecarryadder.png"></span></p></div><div class="el-p"><p dir="auto">The design consists of four full adders, where each full adder consists of a sum circuit and a carry circuit.</p></div><div class="el-pre"><pre><code data-line="0">carry = A.B + B.C + C.A sum = A ⊕ B ⊕ C
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">We instantiate carry and sum circuits to create a full adder, then instantiate four full adders to create the 4-bit adder.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> add4 <span class="token punctuation">(</span>s<span class="token punctuation">,</span> cy4<span class="token punctuation">,</span> cy_in<span class="token punctuation">,</span> x<span class="token punctuation">,</span> y<span class="token punctuation">)</span><span class="token punctuation">;</span>     
    <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> x<span class="token punctuation">,</span> y<span class="token punctuation">;</span>    
    <span class="token keyword">input</span> cy_in<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> s<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> cy4<span class="token punctuation">;</span>    
    <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> cy_out<span class="token punctuation">;</span>    
    add B0 <span class="token punctuation">(</span>cy_out<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> s<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> x<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> y<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> ci<span class="token punctuation">)</span><span class="token punctuation">;</span>    
    add B1 <span class="token punctuation">(</span>cy_out<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> s<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> x<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> y<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> cy_out<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>    
    add B2 <span class="token punctuation">(</span>cy_out<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">,</span> s<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">,</span> x<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">,</span> y<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">,</span> cy_out<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>    
    add B3 <span class="token punctuation">(</span>cy4<span class="token punctuation">,</span> s<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">,</span> x<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">,</span> y<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">,</span> cy_out<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span> 
<span class="token keyword">endmodule</span> <span class="token keyword">module</span> add <span class="token punctuation">(</span>cy_out<span class="token punctuation">,</span> sum<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">)</span><span class="token punctuation">;</span>     
    <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> sum<span class="token punctuation">,</span> cy_out<span class="token punctuation">;</span>    
    sum s1 <span class="token punctuation">(</span>sum<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">)</span><span class="token punctuation">;</span>    
    carry c1 <span class="token punctuation">(</span>cy_out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">)</span><span class="token punctuation">;</span> 
<span class="token keyword">endmodule</span> <span class="token keyword">module</span> sum <span class="token punctuation">(</span>sum<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">)</span><span class="token punctuation">;</span>     
    <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> sum<span class="token punctuation">;</span>    
    <span class="token keyword">wire</span> t<span class="token punctuation">;</span>    
    <span class="token keyword">xor</span> x1 <span class="token punctuation">(</span>t<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>    
    <span class="token keyword">xor</span> x2 <span class="token punctuation">(</span>sum<span class="token punctuation">,</span> t<span class="token punctuation">,</span> cy_in<span class="token punctuation">)</span><span class="token punctuation">;</span> 
<span class="token keyword">endmodule</span> <span class="token keyword">module</span> carry <span class="token punctuation">(</span>cy_out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">)</span><span class="token punctuation">;</span>     
    <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> cy_out<span class="token punctuation">;</span>    
    <span class="token keyword">wire</span> t1<span class="token punctuation">,</span> t2<span class="token punctuation">,</span> t3<span class="token punctuation">;</span>    
    <span class="token keyword">and</span> g1 <span class="token punctuation">(</span>t1<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>    
    <span class="token keyword">and</span> g2 <span class="token punctuation">(</span>t2<span class="token punctuation">,</span> a<span class="token punctuation">,</span> c<span class="token punctuation">)</span><span class="token punctuation">;</span>    
    <span class="token keyword">and</span> g3 <span class="token punctuation">(</span>t3<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">)</span><span class="token punctuation">;</span>    
    <span class="token keyword">or</span> g4 <span class="token punctuation">(</span>cy_out<span class="token punctuation">,</span> t1<span class="token punctuation">,</span> t2<span class="token punctuation">,</span> t3<span class="token punctuation">)</span><span class="token punctuation">;</span> 
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><span alt="RippleCarryAdderBlocksVLSI.png" src="RippleCarryAdderBlocksVLSI.png" class="internal-embed media-embed image-embed is-loaded"><img alt="RippleCarryAdderBlocksVLSI.png" src="verilog/img/ripplecarryadderblocksvlsi.png"></span></p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Physical Representation" dir="auto" class="heading" id="Physical_Representation"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Physical Representation</h2><div class="heading-children"><div class="el-p"><p dir="auto">The lowest level of physical specification involving photo-mask information required by the various processing steps in the fabrication process.</p></div><div class="el-p"><p dir="auto">At the module level, the physical layout for the 4-bit adder may be defined by a rectangle or polygon, and a collection of ports. At the layout level, there can be a large number of rectangles or polygons.</p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Partial physical description for 4-bit adder in Verilog:" dir="auto" class="heading" id="Partial_physical_description_for_4-bit_adder_in_Verilog:"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Partial physical description for 4-bit adder in Verilog:</h2><div class="heading-children"><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> add4<span class="token punctuation">;</span>     
    <span class="token keyword">input</span> x<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> y<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> cy_in<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> s<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> cy4<span class="token punctuation">;</span>    
    boundary <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">,</span> <span class="token number">0</span><span class="token punctuation">,</span> <span class="token number">130</span><span class="token punctuation">,</span> <span class="token number">500</span><span class="token punctuation">]</span><span class="token punctuation">;</span>    
    port x<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> aluminum width <span class="token operator">=</span> <span class="token number">1</span> origin <span class="token operator">=</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">,</span> <span class="token number">35</span><span class="token punctuation">]</span><span class="token punctuation">;</span>    
    port y<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> aluminum width <span class="token operator">=</span> <span class="token number">1</span> origin <span class="token operator">=</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">,</span> <span class="token number">85</span><span class="token punctuation">]</span><span class="token punctuation">;</span>    
    port cy_in polysilicon width <span class="token operator">=</span> <span class="token number">2</span> origin <span class="token operator">=</span> <span class="token punctuation">[</span><span class="token number">70</span><span class="token punctuation">,</span> <span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>    
    port s<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> aluminum width <span class="token operator">=</span> <span class="token number">1</span> origin <span class="token operator">=</span> <span class="token punctuation">[</span><span class="token number">120</span><span class="token punctuation">,</span> <span class="token number">65</span><span class="token punctuation">]</span><span class="token punctuation">;</span>         
    add a0 origin <span class="token operator">=</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">,</span> <span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>    
    add a1 origin <span class="token operator">=</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">,</span> <span class="token number">120</span><span class="token punctuation">]</span><span class="token punctuation">;</span> 
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">The design flow progresses through logical design (front-end CAD) including design entry, logic synthesis, and partitioning, followed by physical design (back-end CAD) covering floorplanning, placement, and routing.</p></div><div class="el-p"><p dir="auto"><span alt="DigitalIDDedesignFlow.png" src="DigitalIDDedesignFlow.png" class="internal-embed media-embed image-embed is-loaded"><img alt="DigitalIDDedesignFlow.png" src="verilog/img/digitaliddedesignflow.png"></span></p></div></div></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">Design Representation</div></div><div class="canvas-node" style="z-index: 22; transform: translate(240px, 6480px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-h1 heading-wrapper"><h1 data-heading="Description Styles in Verilog" dir="auto" class="heading" id="Description_Styles_in_Verilog">Description Styles in Verilog</h1><div class="heading-children"><div class="el-p"><p dir="auto">Verilog provides multiple abstraction levels for describing digital circuits, with Data Flow and Behavioral modeling being two primary description styles that offer different approaches to circuit design.</p></div><div class="el-h2 heading-wrapper"><h2 data-heading="Data Flow Modeling" dir="auto" class="heading" id="Data_Flow_Modeling"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Data Flow Modeling</h2><div class="heading-children"><div class="el-p"><p dir="auto">Data flow modeling represents circuits at a medium level of abstraction by describing how data flows between registers and how it is processed. This style uses continuous assignments to model combinational logic circuits.</p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Continuous Assignment Characteristics" dir="auto" class="heading" id="Continuous_Assignment_Characteristics"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Continuous Assignment Characteristics</h2><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Syntax and Usage:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Identified by the <code>assign</code> keyword</li>
<li data-line="1" dir="auto">Forms a static binding between the left-hand side (LHS) net and the right-hand side (RHS) expression</li>
<li data-line="2" dir="auto">The assignment is continuously active, meaning it updates whenever any signal in the RHS expression changes.</li>
</ul></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">assign</span> out <span class="token operator">=</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">;</span>        <span class="token comment">// Basic AND gate</span>
<span class="token keyword">assign</span> result <span class="token operator">=</span> sel <span class="token operator">?</span> a <span class="token punctuation">:</span> b<span class="token punctuation">;</span> <span class="token comment">// 2-to-1 MUX</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Key Rules:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">The LHS must be a vector or scalar net (wire), not a register.</li>
<li data-line="1" dir="auto">The RHS can contain registers, nets, or function calls.</li>
<li data-line="2" dir="auto">Multiple <code>assign</code> statements can exist in a module and execute concurrently.</li>
</ul></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Hardware Generation Patterns" dir="auto" class="heading" id="Hardware_Generation_Patterns"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Hardware Generation Patterns</h2><div class="heading-children"><div class="el-p"><p dir="auto"><strong>MUX Generation:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Variable index on RHS: <code>assign out = data[select];</code> generates a multiplexer</li>
<li data-line="1" dir="auto">Conditional operator: <code>assign f = sel ? a : b;</code> creates a 2-to-1 MUX</li>
<li data-line="2" dir="auto">Constant index: <code>assign out = data[2];</code> generates only a wire connection</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Decoder Generation:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Variable index on LHS: <code>assign out[select] = in;</code> generates a decoder</li>
<li data-line="1" dir="auto">Constant index on LHS: <code>assign out[5] = in;</code> creates a simple wire connection</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Sequential Elements:</strong><br>
While primarily used for combinational circuits, continuous assignments can model some sequential elements like latches:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">assign</span> Q <span class="token operator">=</span> En <span class="token operator">?</span> D <span class="token punctuation">:</span> Q<span class="token punctuation">;</span>  <span class="token comment">// D-type latch</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">Decoder &amp; MUX statements</div></div><div class="canvas-node" style="z-index: 23; transform: translate(1040px, 560px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-h2 heading-wrapper"><h2 data-heading="Verilog: A Hardware Description Language" dir="auto" class="heading" id="Verilog:_A_Hardware_Description_Language"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Verilog: A Hardware Description Language</h2><div class="heading-children"><div class="el-p"><p dir="auto">Verilog is a Hardware Description Language (HDL) that serves as a fundamental tool for digital system design and verification. Here's why we use Verilog and how it enables modern digital design workflows:</p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Primary Purpose of Verilog" dir="auto" class="heading" id="Primary_Purpose_of_Verilog"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Primary Purpose of Verilog</h2><div class="heading-children"><div class="el-p"><p dir="auto">Verilog allows engineers to describe digital systems as a set of modules, where each module represents a building block in hardware design. Each module can encapsulate specific functionality and has an interface to other modules, enabling the creation of complex hierarchical designs.</p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Two Modeling Approaches" dir="auto" class="heading" id="Two_Modeling_Approaches"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Two Modeling Approaches</h2><div class="heading-children"><div class="el-p"><p dir="auto">Verilog supports two main ways to specify modules:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">
<p><strong>Structural Representation</strong>: This approach describes the system using basic components such as logic gates, inverters, multiplexers, and other predefined modules. It focuses on constructing the design by showing how these components are interconnected, similar to a schematic representation.</p>
</li>
<li data-line="2" dir="auto">
<p><strong>Behavioral Representation</strong>: This method describes the system in an algorithmic manner, focusing on the relationships between inputs and outputs without specifying the internal hardware structure. Behavioral modeling uses constructs like <code>always</code> blocks and resembles programming in a high-level language.</p>
</li>
</ol></div><div class="el-p"><p dir="auto"><span alt="BlockVLSIDUTSynthesis.png" src="BlockVLSIDUTSynthesis.png" class="internal-embed media-embed image-embed is-loaded"><img alt="BlockVLSIDUTSynthesis.png" src="verilog/img/blockvlsidutsynthesis.png"></span></p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Simulation and Verification" dir="auto" class="heading" id="Simulation_and_Verification"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Simulation and Verification</h2><div class="heading-children"><div class="el-p"><p dir="auto"><span alt="DUT.png" src="DUT.png" class="internal-embed media-embed image-embed is-loaded"><img alt="DUT.png" src="verilog/img/dut.png"></span></p></div><div class="el-p"><p dir="auto">After specifying a system in Verilog, you can simulate it to verify operation, similar to running a program written in a high-level language. This requires a testbench (also called a test harness) that:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Generates test inputs for the Design Under Test (DUT)</li>
<li data-line="1" dir="auto">Specifies how inputs change over time</li>
<li data-line="2" dir="auto">Captures and analyzes the outputs to verify functionality</li>
<li data-line="3" dir="auto">Has no input/output ports itself, only instantiating the module being tested</li>
</ul></div><div class="el-p"><p dir="auto">The testbench connects to both the inputs and outputs of the DUT, allowing comprehensive verification before hardware implementation.</p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Hardware Synthesis Options" dir="auto" class="heading" id="Hardware_Synthesis_Options"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Hardware Synthesis Options</h2><div class="heading-children"><div class="el-p"><p dir="auto">Verilog designs can be synthesized to actual hardware using synthesis tools that convert the description to a netlist of low-level primitives. Two main hardware targets are available:</p></div><div class="el-h4 heading-wrapper"><h4 data-heading="Application Specific Integrated Circuit (ASIC):" dir="auto" class="heading" id="Application_Specific_Integrated_Circuit_(ASIC):"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Application Specific Integrated Circuit (ASIC):</h4><div class="heading-children"><div class="el-ul"><ul>
<li data-line="0" dir="auto">Used when high performance and packing density are required</li>
<li data-line="1" dir="auto">Ideal for designs expected to be manufactured in large numbers</li>
<li data-line="2" dir="auto">More complex design process but offers better power consumption and slight speed advantages</li>
</ul></div></div></div><div class="el-h4 heading-wrapper"><h4 data-heading="Field Programmable Gate Array (FPGA):" dir="auto" class="heading" id="Field_Programmable_Gate_Array_(FPGA):"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Field Programmable Gate Array (FPGA):</h4><div class="heading-children"><div class="el-ul"><ul>
<li data-line="0" dir="auto">Provides fast turnaround time for design validation</li>
<li data-line="1" dir="auto">Can be programmed in the laboratory with FPGA kits and associated software</li>
<li data-line="2" dir="auto">Offers superior flexibility and ease of use compared to ASICs</li>
<li data-line="3" dir="auto">Often used for prototyping before ASIC development</li>
</ul></div></div></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Key Advantages" dir="auto" class="heading" id="Key_Advantages"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Key Advantages</h2><div class="heading-children"><div class="el-p"><p dir="auto">Verilog offers several compelling benefits:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Simplicity</strong>: Syntax similar to C programming language makes it easy to learn and implement</li>
<li data-line="1" dir="auto"><strong>Scalability</strong>: Flexible enough for both small circuits and complex, high-performance systems</li>
<li data-line="2" dir="auto"><strong>Modularity</strong>: Allows reuse and combination of pre-designed components</li>
<li data-line="3" dir="auto"><strong>Industry Adoption</strong>: Wide compatibility with software tools and hardware platforms</li>
<li data-line="4" dir="auto"><strong>Comprehensive Testing</strong>: Extensive simulation capabilities enable early error detection</li>
</ul></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Design Flow Benefits" dir="auto" class="heading" id="Design_Flow_Benefits"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Design Flow Benefits</h2><div class="heading-children"><div class="el-p"><p dir="auto">Once mapped to hardware, the physical implementation eliminates the need for simulation testbenches. Instead, actual signals can be applied using signal generators and responses evaluated with oscilloscopes or logic analyzers. This transition from simulation to real hardware validation represents the complete digital design flow that Verilog enables.</p></div><div class="el-p"><p dir="auto">The combination of these capabilities makes Verilog an essential tool for modern digital design, supporting everything from initial concept verification through final hardware implementation.</p></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">Why Verilog</div></div><div class="canvas-node" style="z-index: 24; transform: translate(240px, 5480px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-h2 heading-wrapper"><h2 data-heading="The `timescale Directive" dir="auto" class="heading" id="The_`timescale_Directive"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>The `timescale Directive</h2><div class="heading-children"><div class="el-p"><p dir="auto">The <code>timescale</code> compiler directive is used to specify the time units and precision for delay calculations in Verilog simulations. It follows this syntax:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token constant">`timescale</span> <span class="token operator">&lt;</span>reference_time_unit<span class="token operator">&gt;</span> <span class="token operator">/</span> <span class="token operator">&lt;</span>time_precision<span class="token operator">&gt;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Time Unit and Precision Explained:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Reference time unit</strong>: Specifies the unit of measurement for time delays in the module.</li>
<li data-line="1" dir="auto"><strong>Time precision</strong>: Specifies how delay values are rounded before being used in simulation.</li>
</ul></div><div class="el-p"><p dir="auto">The directive uses a scaling factor calculated as <code>time_unit/time_precision</code>. For example, with <code>timescale 1ns/1ps</code>, this gives a scaling factor of 1000 (since 1 ns = 1000 ps).</p></div><div class="el-p"><p dir="auto"><strong>Valid Time Units:</strong><br>
The time units can be specified using: s (second), ms (millisecond), us (microsecond), ns (nanosecond), ps (picosecond), and fs (femtosecond). Valid multipliers are 1, 10, and 100.</p></div><div class="el-p"><p dir="auto"><strong>Practical Examples:</strong></p></div><div class="el-p"><p dir="auto">With <code>timescale 10ns/1ns</code>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Reference time unit is 10ns, simulation precision is 1ns</li>
<li data-line="1" dir="auto">A delay of <code>#5</code> means 50ns (5 × 10ns)</li>
<li data-line="2" dir="auto">Delays are rounded to the nearest 1ns.</li>
</ul></div><div class="el-p"><p dir="auto">With <code>timescale 1ns/1ps</code>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">A delay of <code>#1</code> means 1ns</li>
<li data-line="1" dir="auto">Values like <code>#1.23456</code> are rounded to the nearest picosecond (1ps precision).</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Important Note:</strong> The time unit must never be smaller than the time precision. For instance, <code>timescale 100ps/10ps</code> is valid, but <code>timescale 10ps/100ps</code> would cause an error.</p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Module Instantiation Methods" dir="auto" class="heading" id="Module_Instantiation_Methods"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Module Instantiation Methods</h2><div class="heading-children"><div class="el-p"><p dir="auto">When instantiating modules in Verilog, there are two primary connectivity specification methods:</p></div><div class="el-h3 heading-wrapper"><h3 data-heading="Positional Association" dir="auto" class="heading" id="Positional_Association"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Positional Association</h3><div class="heading-children"><div class="el-p"><p dir="auto">In positional instantiation, module ports are connected using an ordered list that must match the exact order of port declarations in the original module.</p></div><div class="el-p"><p dir="auto"><strong>Syntax:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token operator">&lt;</span>module_name<span class="token operator">&gt;</span> <span class="token operator">&lt;</span>instance_name<span class="token operator">&gt;</span> <span class="token punctuation">(</span>
    <span class="token operator">&lt;</span>signal_name<span class="token operator">&gt;</span><span class="token punctuation">,</span>  <span class="token comment">// connects to first port</span>
    <span class="token operator">&lt;</span>signal_name<span class="token operator">&gt;</span><span class="token punctuation">,</span>  <span class="token comment">// connects to second port</span>
    <span class="token comment">// ... in declaration order</span>
<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Advantages:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Concise syntax</li>
<li data-line="1" dir="auto">Faster to write for simple modules</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Disadvantages:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Difficult to maintain as designs evolve</li>
<li data-line="1" dir="auto">Error-prone when port order changes</li>
<li data-line="2" dir="auto">Hard to read for modules with many ports</li>
</ul></div></div></div><div class="el-h3 heading-wrapper"><h3 data-heading="Explicit (Named) Association" dir="auto" class="heading" id="Explicit_(Named)_Association"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Explicit (Named) Association</h3><div class="heading-children"><div class="el-p"><p dir="auto">Named instantiation explicitly connects signals to specific port names, allowing arbitrary connection order.</p></div><div class="el-p"><p dir="auto"><strong>Syntax:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token operator">&lt;</span>module_name<span class="token operator">&gt;</span> <span class="token operator">&lt;</span>instance_name<span class="token operator">&gt;</span> <span class="token punctuation">(</span>
    <span class="token punctuation">.</span><span class="token function">port_name</span><span class="token punctuation">(</span><span class="token operator">&lt;</span>signal_name<span class="token operator">&gt;</span><span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">another_port</span><span class="token punctuation">(</span><span class="token operator">&lt;</span>another_signal<span class="token operator">&gt;</span><span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token comment">// ... any order</span>
<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Advantages:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Self-documenting code</li>
<li data-line="1" dir="auto">Order-independent connections</li>
<li data-line="2" dir="auto">Less prone to errors</li>
<li data-line="3" dir="auto">Easier maintenance</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Best Practices:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Use named associations for modules with more than 3 ports</li>
<li data-line="1" dir="auto">Never mix positional and named associations in the same instantiation</li>
<li data-line="2" dir="auto">Named association is considered the better practice for maintainable code.</li>
</ul></div><div class="el-p"><p dir="auto">The choice between these methods significantly impacts code readability and maintainability, with named association being preferred for complex designs.</p></div></div></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">Timescale &amp; Instantiation</div></div><div class="canvas-node" style="z-index: 25; transform: translate(240px, 4000px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-h2 heading-wrapper"><h2 data-heading="Four-Value Logic System" dir="auto" class="heading" id="Four-Value_Logic_System"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Four-Value Logic System</h2><div class="heading-children"><div class="el-p"><p dir="auto">Verilog supports four distinct logic values:</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Value</th>
<th dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="auto"><code>0</code></td>
<td dir="ltr">Logic zero, false condition</td>
</tr>
<tr>
<td dir="auto"><code>1</code></td>
<td dir="ltr">Logic one, true condition</td>
</tr>
<tr>
<td dir="ltr"><code>x</code></td>
<td dir="ltr">Unknown logic state</td>
</tr>
<tr>
<td dir="ltr"><code>z</code></td>
<td dir="ltr">High impedance state</td>
</tr>
</tbody>
</table></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Signal Strength Levels" dir="auto" class="heading" id="Signal_Strength_Levels"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Signal Strength Levels</h2><div class="heading-children"><div class="el-p"><p dir="auto">Verilog provides eight strength levels for accurate hardware modeling:</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Strength Level</th>
<th dir="ltr">Type</th>
<th dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr">supply</td>
<td dir="ltr">Driving</td>
<td dir="ltr">Power supply connections (strongest)</td>
</tr>
<tr>
<td dir="ltr">strong</td>
<td dir="ltr">Driving</td>
<td dir="ltr">Default gate output strength</td>
</tr>
<tr>
<td dir="ltr">pull</td>
<td dir="ltr">Driving</td>
<td dir="ltr">Default pullup/pulldown strength</td>
</tr>
<tr>
<td dir="ltr">large</td>
<td dir="ltr">Storage</td>
<td dir="ltr">Large capacitive storage</td>
</tr>
<tr>
<td dir="ltr">weak</td>
<td dir="ltr">Driving</td>
<td dir="ltr">Weak drive strength</td>
</tr>
<tr>
<td dir="ltr">medium</td>
<td dir="ltr">Storage</td>
<td dir="ltr">Medium capacitive storage</td>
</tr>
<tr>
<td dir="ltr">small</td>
<td dir="ltr">Storage</td>
<td dir="ltr">Small capacitive storage</td>
</tr>
<tr>
<td dir="ltr">highz</td>
<td dir="ltr">High impedance</td>
<td dir="ltr">Not driven (weakest)</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto">When signals of unequal strengths drive the same net, the stronger signal prevails. This is particularly useful for MOS-level circuit modeling.</p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Initialization Behavior" dir="auto" class="heading" id="Initialization_Behavior"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Initialization Behavior</h2><div class="heading-children"><div class="el-p"><p dir="auto">Default initialization follows specific rules:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Unconnected nets</strong>: Set to <code>z</code> (high impedance)</li>
<li data-line="1" dir="auto"><strong>Register variables</strong>: Set to <code>x</code> (unknown)</li>
</ul></div><div class="el-hr"><hr></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Practical Design Considerations" dir="auto" class="heading" id="Practical_Design_Considerations"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Practical Design Considerations</h2><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Net Usage</strong>: Use for connections between modules, gates, and continuous assignments. Cannot store values independently.</p></div><div class="el-p"><p dir="auto"><strong>Register Usage</strong>: Use for variables in procedural blocks, temporary storage, and when values need to persist between assignments.</p></div><div class="el-p"><p dir="auto"><strong>Synthesis</strong>: Most net types are synthesizable, while some register types like <code>real</code> and <code>time</code> are primarily for simulation.</p></div><div class="el-p"><p dir="auto">The choice between net and register types depends on whether you're modeling physical connections (nets) or storage elements (registers), making this distinction fundamental to effective Verilog design.</p></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">Logic Values and Signal Strengths</div></div><div class="canvas-node" style="z-index: 26; transform: translate(240px, 4480px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-h2 heading-wrapper"><h2 data-heading="Primitive Gates in Verilog" dir="auto" class="heading" id="Primitive_Gates_in_Verilog"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Primitive Gates in Verilog</h2><div class="heading-children"><div class="el-p"><p dir="auto">Verilog provides a comprehensive set of predefined logic gates known as primitive gates that serve as the fundamental building blocks for digital circuit design. These primitives are pre-built modules that can be directly instantiated within user modules to create structured designs.</p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Types of Primitive Gates" dir="auto" class="heading" id="Types_of_Primitive_Gates"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Types of Primitive Gates</h2><div class="heading-children"><div class="el-p"><p dir="auto">Verilog supports two main classes of basic gate primitives:</p></div><div class="el-p"><p dir="auto"><strong>And/Or Gates:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>and</code> - N-input AND gate</li>
<li data-line="1" dir="auto"><code>or</code> - N-input OR gate</li>
<li data-line="2" dir="auto"><code>nand</code> - N-input NAND gate</li>
<li data-line="3" dir="auto"><code>nor</code> - N-input NOR gate</li>
<li data-line="4" dir="auto"><code>xor</code> - N-input XOR gate</li>
<li data-line="5" dir="auto"><code>xnor</code> - N-input XNOR gate</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Buf/Not Gates:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>buf</code> - Buffer gate</li>
<li data-line="1" dir="auto"><code>not</code> - Inverter gate</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Tristate Gates:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>bufif1</code> - Tristate buffer (output enabled when control = 1)</li>
<li data-line="1" dir="auto"><code>bufif0</code> - Tristate buffer (output enabled when control = 0)</li>
<li data-line="2" dir="auto"><code>notif1</code> - Tristate inverter (output enabled when control = 1)</li>
<li data-line="3" dir="auto"><code>notif0</code> - Tristate inverter (output enabled when control = 0)</li>
</ul></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Gate Instantiation Syntax" dir="auto" class="heading" id="Gate_Instantiation_Syntax"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Gate Instantiation Syntax</h2><div class="heading-children"><div class="el-p"><p dir="auto">The general syntax for instantiating primitive gates follows this pattern:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded">gate_type <span class="token punctuation">[</span>instance_name<span class="token punctuation">]</span> <span class="token punctuation">(</span><span class="token keyword">output</span><span class="token punctuation">,</span> input1<span class="token punctuation">,</span> input2<span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Key characteristics:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">The first terminal is always the output port</li>
<li data-line="1" dir="auto">Subsequent terminals are input ports</li>
<li data-line="2" dir="auto">Instance names are optional for primitive gates</li>
<li data-line="3" dir="auto">And/or gates have one output and multiple inputs</li>
<li data-line="4" dir="auto">Buf/not gates can have multiple outputs but only one input</li>
</ul></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Logic Value Handling" dir="auto" class="heading" id="Logic_Value_Handling"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Logic Value Handling</h2><div class="heading-children"><div class="el-p"><p dir="auto">Verilog primitive gates respond logically to four-state logic values (0, 1, x, z). The truth tables demonstrate how gates handle these values:</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Input 1</th>
<th dir="ltr">Input 2</th>
<th dir="ltr">AND Output</th>
<th dir="ltr">OR Output</th>
<th dir="ltr">EXOR Output</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="auto">0</td>
<td dir="auto">0</td>
<td dir="auto">0</td>
<td dir="auto">0</td>
<td dir="auto">0</td>
</tr>
<tr>
<td dir="auto">0</td>
<td dir="auto">1</td>
<td dir="auto">0</td>
<td dir="auto">1</td>
<td dir="auto">1</td>
</tr>
<tr>
<td dir="auto">1</td>
<td dir="auto">1</td>
<td dir="auto">1</td>
<td dir="auto">1</td>
<td dir="auto">0</td>
</tr>
<tr>
<td dir="auto">1</td>
<td dir="ltr">x</td>
<td dir="ltr">x</td>
<td dir="auto">1</td>
<td dir="ltr">x</td>
</tr>
<tr>
<td dir="auto">0</td>
<td dir="ltr">x</td>
<td dir="auto">0</td>
<td dir="ltr">x</td>
<td dir="ltr">x</td>
</tr>
<tr>
<td dir="auto">1</td>
<td dir="ltr">z</td>
<td dir="ltr">x</td>
<td dir="ltr">x</td>
<td dir="ltr">x</td>
</tr>
<tr>
<td dir="ltr">z</td>
<td dir="ltr">x</td>
<td dir="ltr">x</td>
<td dir="ltr">x</td>
<td dir="ltr">x</td>
</tr>
</tbody>
</table></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Instantiation Rules and Restrictions" dir="auto" class="heading" id="Instantiation_Rules_and_Restrictions"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Instantiation Rules and Restrictions</h2><div class="heading-children"><div class="el-p"><p dir="auto">Several important restrictions apply when using primitive gates:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Output connections:</strong> Must be connected to nets (wire type), not register variables</li>
<li data-line="1" dir="auto"><strong>Input connections:</strong> Can be connected to either nets or register variables</li>
<li data-line="2" dir="auto"><strong>Gate structure:</strong> Single output for and/or gates; multiple outputs allowed for buf/not gates</li>
<li data-line="3" dir="auto"><strong>Input limits:</strong> No restriction on number of inputs (compiler-dependent upper limit)</li>
</ul></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Delay Specification" dir="auto" class="heading" id="Delay_Specification"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Delay Specification</h2><div class="heading-children"><div class="el-p"><p dir="auto">Primitive gates support optional delay specifications for simulation purposes:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">and</span> <span class="token number">#5</span> gate1 <span class="token punctuation">(</span>out<span class="token punctuation">,</span> in1<span class="token punctuation">,</span> in2<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// 5 time unit delay</span>
<span class="token keyword">nand</span> #<span class="token punctuation">(</span><span class="token number">2.1</span><span class="token punctuation">,</span> <span class="token number">2.8</span><span class="token punctuation">)</span> gate2 <span class="token punctuation">(</span>out<span class="token punctuation">,</span> in1<span class="token punctuation">,</span> in2<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Rise and fall delays</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Logic synthesis tools ignore these timing delays, as they are used only for simulation.</p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Array Instantiation" dir="auto" class="heading" id="Array_Instantiation"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Array Instantiation</h2><div class="heading-children"><div class="el-p"><p dir="auto">Verilog allows arrays of primitive instances for repetitive structures:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> OUT<span class="token punctuation">,</span> IN1<span class="token punctuation">,</span> IN2<span class="token punctuation">;</span>
<span class="token keyword">nand</span> n_gate<span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">(</span>OUT<span class="token punctuation">,</span> IN1<span class="token punctuation">,</span> IN2<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Creates 8 NAND gate instances</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Practical Example" dir="auto" class="heading" id="Practical_Example"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Practical Example</h2><div class="heading-children"><div class="el-p"><p dir="auto">Here's a complete example showing primitive gate usage:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> exclusive_or <span class="token punctuation">(</span>f<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
    <span class="token keyword">output</span> f<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> t1<span class="token punctuation">,</span> t2<span class="token punctuation">,</span> t3<span class="token punctuation">;</span>
    <span class="token keyword">nand</span> <span class="token number">#5</span> m1 <span class="token punctuation">(</span>t1<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">and</span>  <span class="token number">#5</span> m2 <span class="token punctuation">(</span>t2<span class="token punctuation">,</span> a<span class="token punctuation">,</span> t1<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">and</span>  <span class="token number">#5</span> m3 <span class="token punctuation">(</span>t3<span class="token punctuation">,</span> t1<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">nor</span>  <span class="token number">#5</span> m4 <span class="token punctuation">(</span>f<span class="token punctuation">,</span> t2<span class="token punctuation">,</span> t3<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">The primitive gates provide essential functionality for gate-level modeling and are particularly useful in post-synthesis simulation and ASIC/FPGA cell modeling, making them fundamental to digital design in Verilog.</p></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">Gates</div></div><div class="canvas-node" style="z-index: 27; transform: translate(240px, 4980px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content mod-canvas-empty"><div class="canvas-empty-embed-container"><div class="canvas-empty-embed-label">“Verilog/Vector, Parameter &amp; memory.md” could not be found.</div><div class="canvas-empty-embed-action-list"><button class="empty-state-action">Create new note</button><button class="empty-state-action">Swap file...</button><button class="empty-state-action mod-warning">Remove</button></div></div></div></div><div class="canvas-node-label"><span><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-alert-triangle"><path d="m21.73 18-8-14a2 2 0 0 0-3.48 0l-8 14A2 2 0 0 0 4 21h16a2 2 0 0 0 1.73-3"></path><path d="M12 9v4"></path><path d="M12 17h.01"></path></svg></span><span>Verilog/Vector, Parameter &amp; memory.md</span></div></div><div class="canvas-node" style="z-index: 28; transform: translate(1040px, 1040px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-h2 heading-wrapper"><h2 data-heading="VLSI Design Cycle Overview" dir="auto" class="heading" id="VLSI_Design_Cycle_Overview"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>VLSI Design Cycle Overview</h2><div class="heading-children"><div class="el-p"><p dir="auto">The VLSI design cycle consists of eight main stages that progress from concept to final product:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">
<p><strong>System Specification</strong><br>
The initial stage where requirements for the IC are defined, including functionality, performance, power consumption, and area constraints. This phase establishes specifications for timing, area, power, and speed requirements.</p>
</li>
<li data-line="3" dir="auto">
<p><strong>Functional Design</strong><br>
High-level architectural design that determines the system organization, block partitioning, and interconnectivity. This stage involves collaboration between hardware and software engineers to ensure functional requirements are met.</p>
</li>
<li data-line="6" dir="auto">
<p><strong>Logic Design</strong><br>
The Register Transfer Level (RTL) design stage where the functional behavior is defined using hardware description languages (HDL) like Verilog or VHDL. This captures the circuit behavior in terms of registers, data transfers, and operations.</p>
</li>
<li data-line="9" dir="auto">
<p><strong>Circuit Design</strong><br>
Logic synthesis converts the HDL description into a gate-level netlist, defining the chip's logical structure. This stage optimizes the design for area, power, and performance using synthesis tools.</p>
</li>
<li data-line="12" dir="auto">
<p><strong>Physical Design</strong><br>
Converts the gate-level netlist into a geometric layout description used for chip fabrication. This critical stage includes several sub-steps.</p>
</li>
<li data-line="15" dir="auto">
<p><strong>Design Verification</strong><br>
Comprehensive verification ensures the design meets all specifications through various analysis techniques. This stage involves testing the design to ensure it functions as expected and meets performance requirements.</p>
</li>
<li data-line="18" dir="auto">
<p><strong>Fabrication</strong><br>
The manufacturing process where the physical chip is created based on the layout.</p>
</li>
<li data-line="21" dir="auto">
<p><strong>Packaging, Testing, and Debugging</strong><br>
Final stages involving chip packaging, testing functionality, and debugging any issues.</p>
</li>
</ol></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Physical Design Process" dir="auto" class="heading" id="Physical_Design_Process"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Physical Design Process</h2><div class="heading-children"><div class="el-p"><p dir="auto">Physical design transforms the circuit description into a geometric representation suitable for fabrication. The main steps include:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">
<p><strong>Partitioning, Floorplanning and Placement</strong><br>
Floorplanning defines the chip's overall structure and macro placement. A good floorplan is critical and determines overall design quality.</p>
</li>
<li data-line="3" dir="auto">
<p><strong>Routing</strong><br>
Global routing and detailed routing of data nets. Power and clock nets are typically routed earlier in the process.</p>
</li>
<li data-line="6" dir="auto">
<p><strong>Static Timing Analysis</strong><br>
STA evaluates timing behavior without considering sequential event ordering. It calculates delays and arrival times to ensure the circuit meets timing constraints like setup time, hold time, and maximum clock frequency.</p>
</li>
<li data-line="9" dir="auto">
<p><strong>Signal Integrity and Crosstalk Analysis</strong><br>
Signal integrity issues include crosstalk, IR drop, ground bounce, antenna effects, and electromigration. Crosstalk creates undesirable voltage spikes that can cause timing violations. Solutions include shielding, multiple vias, buffer insertion, guard rings, and increased spacing.</p>
</li>
<li data-line="12" dir="auto">
<p><strong>Physical Verification and Signoff</strong><br>
Includes Design Rule Check (DRC), Layout vs. Schematic (LVS), Electrical Rule Check (ERC), and resistance checks. All violations must be resolved before tape-out.</p>
</li>
</ol></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Design Styles" dir="auto" class="heading" id="Design_Styles"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Design Styles</h2><div class="heading-children"><div class="el-p"><p dir="auto">VLSI design can be implemented using various styles, each offering different tradeoffs:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">
<p><strong>Full Custom Design</strong><br>
Every transistor and interconnect is manually designed and optimized. Provides maximum performance, power efficiency, and area optimization. Requires extensive design effort and skilled designers. Used for high-performance processors, analog ICs, and RF circuits.</p>
</li>
<li data-line="3" dir="auto">
<p><strong>Semi-Custom Design (Standard Cell)</strong><br>
Uses predefined standard cells from libraries. Balances customization with efficiency. Faster design cycle than full custom but less optimized. Widely used for ASICs and SoCs.</p>
</li>
<li data-line="6" dir="auto">
<p><strong>Gate Array</strong><br>
Prefabricated silicon with unconnected transistors. Only metal interconnects are customized. Higher chip utilization and speed compared to FPGAs.</p>
</li>
<li data-line="9" dir="auto">
<p><strong>Field Programmable Gate Array (FPGA)</strong><br>
Programmable logic that can be configured in the field. Uses VHDL or Verilog for implementation. Fastest time-to-market but lowest performance density.</p>
</li>
</ul></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Design Style Tradeoffs" dir="auto" class="heading" id="Design_Style_Tradeoffs"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Design Style Tradeoffs</h2><div class="heading-children"><div class="el-p"><p dir="auto">The choice of design style involves tradeoffs among several conflicting parameters:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Hardware cost:</strong> Full custom has highest initial cost but lowest per-unit cost for high volumes.</li>
<li data-line="1" dir="auto"><strong>Circuit delay:</strong> Full custom provides best performance, while programmable logic has highest delays.</li>
<li data-line="2" dir="auto"><strong>Time required:</strong> FPGAs offer fastest implementation, while full custom requires longest development time.</li>
<li data-line="3" dir="auto"><strong>Flexibility:</strong> Programmable devices offer highest flexibility, while full custom provides none after fabrication.</li>
</ul></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">VLSI Design Styles</div></div><div class="canvas-node" style="z-index: 29; transform: translate(1040px, 1520px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-p"><p dir="auto"><span alt="FPGArc.png" src="FPGArc.png" class="internal-embed media-embed image-embed is-loaded"><img alt="FPGArc.png" src="verilog/img/fpgarc.png"></span></p></div><div class="el-h2 heading-wrapper"><h2 data-heading="FPGAs (Field Programmable Gate Arrays)" dir="auto" class="heading" id="FPGAs_(Field_Programmable_Gate_Arrays)"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>FPGAs (Field Programmable Gate Arrays)</h2><div class="heading-children"><div class="el-p"><p dir="auto">FPGAs (Field Programmable Gate Arrays) offer several key advantages and features that make them valuable for digital design and prototyping, particularly in the context of VLSI design methodologies.</p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Core FPGA Capabilities" dir="auto" class="heading" id="Core_FPGA_Capabilities"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Core FPGA Capabilities</h2><div class="heading-children"><div class="el-ol"><ol>
<li data-line="0" dir="auto">
<p><strong>User/Field Programmability</strong><br>
FPGAs provide reconfigurable hardware that can be programmed and reprogrammed by users in the field. The architecture consists of an array of logic cells interconnected through routing channels, offering flexibility that traditional ASICs cannot match.</p>
</li>
<li data-line="3" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Architectural Components</strong><br>
The FPGA structure includes different types of specialized cells:</p>
<ul>
<li data-line="5" dir="auto"><strong>Special I/O cells</strong> for interfacing with external signals</li>
<li data-line="6" dir="auto"><strong>Logic cells</strong> primarily based on lookup tables (LUTs) with associated registers for implementing combinatorial and sequential logic</li>
</ul>
</li>
<li data-line="8" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Interconnection Methods</strong><br>
Cell-to-cell connections are established through:</p>
<ul>
<li data-line="10" dir="auto"><strong>SRAM-based switches</strong> that can be reconfigured multiple times</li>
<li data-line="11" dir="auto"><strong>Anti-fuse elements</strong> for permanent connections in some FPGA types</li>
</ul>
</li>
</ol></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Ease of Use and Development" dir="auto" class="heading" id="Ease_of_Use_and_Development"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Ease of Use and Development</h2><div class="heading-children"><div class="el-ol"><ol>
<li data-line="0" dir="auto">
<p><strong>Vendor Ecosystem</strong><br>
Multiple manufacturers produce FPGA chips, including major vendors like Xilinx, Altera, and Actel. These products vary significantly in capability, allowing designers to select devices that match their specific requirements.</p>
</li>
<li data-line="3" dir="auto">
<p><strong>Development Support</strong><br>
FPGA development boards and CAD software are readily available from numerous sellers, enabling rapid prototyping in laboratory environments. This accessibility makes FPGAs particularly attractive for educational and research applications.</p>
</li>
</ol></div><div class="el-p"><p dir="auto"><span alt="FPGA_CLB.png" src="FPGA_CLB.png" class="internal-embed media-embed image-embed is-loaded"><img alt="FPGA_CLB.png" src="verilog/img/fpga_clb.png"></span><br>
<span alt="FPGA_IO.png" src="FPGA_IO.png" class="internal-embed media-embed image-embed is-loaded"><img alt="FPGA_IO.png" src="verilog/img/fpga_io.png"></span></p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="CLB (Configurable Logic Block) Functionalities" dir="auto" class="heading" id="CLB_(Configurable_Logic_Block)_Functionalities"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>CLB (Configurable Logic Block) Functionalities</h2><div class="heading-children"><div class="el-ol"><ol>
<li data-line="0" dir="auto">
<p><strong>Function Generators</strong><br>
Each CLB typically contains two 4-input function generators implemented using 16x1 RAM-based lookup tables. These can alternatively function as 16x1 memory elements, providing dual-purpose capability.</p>
</li>
<li data-line="3" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Register Configuration</strong><br>
CLBs include two 1-bit registers that offer flexible configuration options:</p>
<ul>
<li data-line="5" dir="auto">Can be configured as flip-flops or latches</li>
<li data-line="6" dir="auto">Support independent clock polarity</li>
<li data-line="7" dir="auto">Provide both synchronous and asynchronous Set/Reset capabilities</li>
</ul>
</li>
<li data-line="9" dir="auto">
<p><strong>LUT Implementation</strong><br>
Combinatorial logic is stored in 16x1 SRAM Look-Up Tables within CLBs. A key advantage is that capacity is limited by the number of inputs rather than logic complexity. Users can choose to utilize each function generator either as 4-input logic (LUT) or as high-speed RAM.</p>
</li>
</ol></div><div class="el-p"><p dir="auto"><span alt="FPGA_LUT.png" src="FPGA_LUT.png" class="internal-embed media-embed image-embed is-loaded"><img alt="FPGA_LUT.png" src="verilog/img/fpga_lut.png"></span></p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="LUT Mapping Process" dir="auto" class="heading" id="LUT_Mapping_Process"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>LUT Mapping Process</h2><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Function Implementation</strong><br>
Any 4-variable Boolean function can be realized using LUTs. The mapping process involves:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">Creating the truth table for the 4-variable function</li>
<li data-line="1" dir="auto">Loading the output column into the SRAM corresponding to the LUT</li>
<li data-line="2" dir="auto">Applying the function inputs to the LUT inputs</li>
</ol></div><div class="el-p"><p dir="auto">For example, a function like f = A'.B + B'.C.D can be directly mapped to a LUT by programming the appropriate truth table values.</p></div><div class="el-p"><p dir="auto"><span alt="FPGA_Routing.png" src="FPGA_Routing.png" class="internal-embed media-embed image-embed is-loaded"><img alt="FPGA_Routing.png" src="verilog/img/fpga_routing.png"></span></p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Routing Architecture" dir="auto" class="heading" id="Routing_Architecture"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Routing Architecture</h2><div class="heading-children"><div class="el-p"><p dir="auto"><strong>Xilinx FPGA Routing</strong><br>
FPGAs employ hierarchical routing structures:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>Fast Direct Interconnect</strong> for CLB-to-CLB connections providing high-speed local routing</li>
<li data-line="1" dir="auto"><strong>General Purpose Interconnect</strong> using switch matrices for more complex routing requirements</li>
</ol></div><div class="el-p"><p dir="auto">This dual-level approach balances speed and flexibility in signal routing.</p></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="FPGA Design Flow" dir="auto" class="heading" id="FPGA_Design_Flow"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>FPGA Design Flow</h2><div class="heading-children"><div class="el-ol"><ol>
<li data-line="0" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Design Entry</strong><br>
Multiple design entry methods are supported:</p>
<ul>
<li data-line="2" dir="auto">Schematic capture</li>
<li data-line="3" dir="auto">VHDL hardware description language</li>
<li data-line="4" dir="auto">Verilog hardware description language</li>
</ul>
</li>
<li data-line="6" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Implementation Process</strong><br>
The implementation phase includes:</p>
<ul>
<li data-line="8" dir="auto">Placement and routing of logic elements</li>
<li data-line="9" dir="auto">Bitstream generation for device configuration</li>
<li data-line="10" dir="auto">Timing analysis, layout viewing, and simulation capabilities</li>
</ul>
</li>
<li data-line="12" dir="auto">
<p><strong>Download and Configuration</strong><br>
The final step involves downloading the configuration directly to Xilinx hardware devices, with the significant advantage of unlimited reconfigurations, allowing iterative design refinement.</p>
</li>
</ol></div><div class="el-p"><p dir="auto">FPGAs offer a compelling combination of programmability, ease of use, and rapid development cycles, making them ideal for prototyping, education, and applications requiring field reconfigurability. Their ability to implement any 4-variable function through LUTs, combined with flexible routing and comprehensive development tool support, provides designers with powerful capabilities for digital system implementation.</p></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">FPGA</div></div><div class="canvas-node" style="z-index: 30; transform: translate(1040px, 2000px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered"><div class="markdown-preview-sizer markdown-preview-section"><div class="mod-header mod-ui"></div><div class="el-h1 heading-wrapper"><h1 data-heading="VLSI Design Styles: Gate Arrays, Standard Cells, and Full Custom Design" dir="auto" class="heading" id="VLSI_Design_Styles:_Gate_Arrays,_Standard_Cells,_and_Full_Custom_Design">VLSI Design Styles: Gate Arrays, Standard Cells, and Full Custom Design</h1><div class="heading-children"><div class="el-p"><p dir="auto">The VLSI design landscape offers several distinct methodologies, each with unique advantages and trade-offs in terms of performance, cost, and design complexity. Here's a comprehensive overview of the three major design styles: gate arrays, standard cell-based design, and full custom design.</p></div><div class="el-p"><p dir="auto"><span alt="GateArray.png" src="GateArray.png" class="internal-embed media-embed image-embed is-loaded"><img alt="GateArray.png" src="verilog/img/gatearray.png"></span></p></div><div class="el-h2 heading-wrapper"><h2 data-heading="Gate Array (GA) Design" dir="auto" class="heading" id="Gate_Array_(GA)_Design"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Gate Array (GA) Design</h2><div class="heading-children"><div class="el-p"><p dir="auto">Gate arrays rank second after FPGAs in terms of fast prototyping capability. Unlike FPGAs that use user programming for design implementation, gate arrays utilize metal mask design and processing.</p></div><div class="el-h5 heading-wrapper"><h5 data-heading="Two-Step Manufacturing Process:" dir="auto" class="heading" id="Two-Step_Manufacturing_Process:"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Two-Step Manufacturing Process:</h5><div class="heading-children"><div class="el-p"><p dir="auto">Gate array implementation follows a distinctive two-phase approach:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Phase 1</strong>: Creates an array of uncommitted transistors on each GA chip using generic (standard) masks</li>
<li data-line="1" dir="auto"><strong>Phase 2</strong>: Customizes these uncommitted chips by defining metal interconnects between transistors</li>
</ul></div><div class="el-p"><p dir="auto">This approach allows uncommitted chips to be stored for later customization, with the metal interconnect patterning completed at the end of the fabrication process, resulting in short turnaround times of just a few days to weeks.</p></div></div></div><div class="el-h5 heading-wrapper"><h5 data-heading="Key Characteristics:" dir="auto" class="heading" id="Key_Characteristics:"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Key Characteristics:</h5><div class="heading-children"><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Higher utilization factor</strong>: GA chip utilization (used chip area divided by total chip area) is higher than FPGAs</li>
<li data-line="1" dir="auto"><strong>Superior performance</strong>: Chip speed is higher due to more customized design achieved through metal mask designs</li>
<li data-line="2" dir="auto"><strong>Scalability</strong>: Typical gate array chips can implement millions of logic gates</li>
</ul></div><div class="el-p"><p dir="auto">Gate arrays use dedicated routing channels between rows or columns of MOS transistors, with modern implementations employing multiple metal layers for interconnection. Advanced designs like Sea-of-Gates (SOG) chips cover the entire surface with uncommitted transistors, sacrificing some for inter-cell routing to achieve higher density.</p></div><div class="el-p"><p dir="auto"><span alt="StandardCellEG.png" src="StandardCellEG.png" class="internal-embed media-embed image-embed is-loaded"><img alt="StandardCellEG.png" src="verilog/img/standardcelleg.png"></span><br>
<span alt="StandardCellLayout.png" src="StandardCellLayout.png" class="internal-embed media-embed image-embed is-loaded"><img alt="StandardCellLayout.png" src="verilog/img/standardcelllayout.png"></span><br>
<span alt="StandardCellLayout1.png" src="StandardCellLayout1.png" class="internal-embed media-embed image-embed is-loaded"><img alt="StandardCellLayout1.png" src="verilog/img/standardcelllayout1.png"></span></p></div></div></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Standard Cell-Based Design" dir="auto" class="heading" id="Standard_Cell-Based_Design"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Standard Cell-Based Design</h2><div class="heading-children"><div class="el-p"><p dir="auto">Standard cell methodology represents one of the most prevalent design styles in VLSI, also known as semi-custom design. This approach requires developing a full custom mask set but leverages pre-designed components to accelerate the design process.</p></div><div class="el-h5 heading-wrapper"><h5 data-heading="Core Concept:" dir="auto" class="heading" id="Core_Concept:"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Core Concept:</h5><div class="heading-children"><div class="el-p"><p dir="auto">The fundamental idea involves creating commonly used logic cells and storing them in a standard cell library. A typical library contains hundreds of cells including:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Basic logic gates (inverters, NAND, NOR, AOI, OAI gates)</li>
<li data-line="1" dir="auto">Multiplexers (2-to-1 MUX)</li>
<li data-line="2" dir="auto">Storage elements (D-latches, flip-flops)</li>
</ul></div></div></div><div class="el-h5 heading-wrapper"><h5 data-heading="Cell Characteristics:" dir="auto" class="heading" id="Cell_Characteristics:"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Cell Characteristics:</h5><div class="heading-children"><div class="el-p"><p dir="auto">Standard cells are designed with specific constraints to enable automation:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Fixed height</strong>: All cells maintain uniform height to enable automated placement and routing</li>
<li data-line="1" dir="auto"><strong>Variable width</strong>: Cells can vary in width while maintaining height consistency</li>
<li data-line="2" dir="auto"><strong>Abutment capability</strong>: Multiple cells can be placed side-by-side to form rows</li>
<li data-line="3" dir="auto"><strong>Power rail integration</strong>: Power and ground rails run parallel to cell boundaries, allowing neighboring cells to share common power buses</li>
</ul></div></div></div><div class="el-h5 heading-wrapper"><h5 data-heading="Design Flow:" dir="auto" class="heading" id="Design_Flow:"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Design Flow:</h5><div class="heading-children"><div class="el-p"><p dir="auto">The standard cell design process involves automated synthesis, placement, and routing (SPR) using electronic design automation (EDA) tools. Logic synthesis tools transform register-transfer level (RTL) descriptions into technology-dependent netlists using the cell library's logical views.</p></div></div></div><div class="el-h5 heading-wrapper"><h5 data-heading="Advantages:" dir="auto" class="heading" id="Advantages:"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Advantages:</h5><div class="heading-children"><div class="el-ul"><ul>
<li data-line="0" dir="auto">Faster design cycles compared to full custom approaches</li>
<li data-line="1" dir="auto">Automated design flow reduces manual effort</li>
<li data-line="2" dir="auto">Balance between performance and development time</li>
<li data-line="3" dir="auto">Cost-effective for moderate-volume production</li>
</ul></div><div class="el-p"><p dir="auto"><span alt="FullCustomDesign.png" src="FullCustomDesign.png" class="internal-embed media-embed image-embed is-loaded"><img alt="FullCustomDesign.png" src="verilog/img/fullcustomdesign.png"></span></p></div></div></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Full Custom Design" dir="auto" class="heading" id="Full_Custom_Design"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Full Custom Design</h2><div class="heading-children"><div class="el-p"><p dir="auto">Full custom design represents the most granular and optimized approach to VLSI design, where every component is individually designed and laid out. This methodology provides maximum design freedom and optimization potential.</p></div><div class="el-h5 heading-wrapper"><h5 data-heading="Design Philosophy:" dir="auto" class="heading" id="Design_Philosophy:"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Design Philosophy:</h5><div class="heading-children"><div class="el-p"><p dir="auto">In full custom design, the entire chip is precisely crafted from the ground up without relying on pre-designed standard cell libraries. Every transistor, logic gate, and interconnect is manually designed and optimized, providing unparalleled control over the chip's architecture.</p></div></div></div><div class="el-h5 heading-wrapper"><h5 data-heading="Types of Full Custom Design:" dir="auto" class="heading" id="Types_of_Full_Custom_Design:"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Types of Full Custom Design:</h5><div class="heading-children"><div class="el-p"><p dir="auto">Full custom design encompasses four distinct categories:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>Datapath Layout</strong>: Space-constrained layouts with strict area, signal noise, and bit symmetry control</li>
<li data-line="1" dir="auto"><strong>Analog Layout</strong>: High-performance analog circuitry including PLLs, DACs/ADCs, and RF circuits</li>
<li data-line="2" dir="auto"><strong>Custom Digital Layout</strong>: Performance-critical digital circuits requiring more optimization than standard ASIC flows</li>
<li data-line="3" dir="auto"><strong>Cell Layout</strong>: Development of standard cells and specialized component libraries</li>
</ol></div></div></div><div class="el-h5 heading-wrapper"><h5 data-heading="Applications:" dir="auto" class="heading" id="Applications:"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Applications:</h5><div class="heading-children"><div class="el-p"><p dir="auto">Full custom design is predominantly used where performance is paramount:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">High-performance microprocessors and specialized processing units</li>
<li data-line="1" dir="auto">Analog and mixed-signal circuits requiring precise layout control</li>
<li data-line="2" dir="auto">RF circuits where layout significantly impacts signal integrity</li>
<li data-line="3" dir="auto">Memory cells where high density and performance are critical</li>
</ul></div></div></div><div class="el-h5 heading-wrapper"><h5 data-heading="Trade-offs:" dir="auto" class="heading" id="Trade-offs:"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Trade-offs:</h5><div class="heading-children"><div class="el-p"><p dir="auto">While full custom design delivers exceptional optimization and performance, it comes with significant costs:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Design productivity</strong>: Typically only 10-20 transistors per designer per day</li>
<li data-line="1" dir="auto"><strong>High labor costs</strong>: Rarely used in digital CMOS VLSI due to expense</li>
<li data-line="2" dir="auto"><strong>Extended development time</strong>: Significantly longer design cycles</li>
<li data-line="3" dir="auto"><strong>Complexity</strong>: Requires extensive expertise and verification</li>
</ul></div></div></div></div></div><div class="el-h2 heading-wrapper"><h2 data-heading="Design Style Selection Criteria" dir="auto" class="heading" id="Design_Style_Selection_Criteria"><div class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Design Style Selection Criteria</h2><div class="heading-children"><div class="el-p"><p dir="auto">The choice between these design methodologies depends on several factors:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Performance requirements</strong>: Full custom for maximum performance, standard cells for balanced performance</li>
<li data-line="1" dir="auto"><strong>Time-to-market</strong>: Gate arrays and standard cells offer faster development cycles</li>
<li data-line="2" dir="auto"><strong>Volume</strong>: Full custom justified for high-volume products due to amortized design costs</li>
<li data-line="3" dir="auto"><strong>Cost constraints</strong>: Semi-custom approaches more economical for moderate volumes</li>
<li data-line="4" dir="auto"><strong>Design complexity</strong>: Standard cells reduce complexity through automation</li>
</ul></div><div class="el-p"><p dir="auto">Modern VLSI projects often combine multiple design styles on the same chip, utilizing standard cells, datapath cells, and custom blocks where each approach provides optimal benefits. This hybrid methodology allows designers to achieve the best balance of performance, cost, and development time for their specific applications.</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Design Style</th>
<th dir="ltr">FPGA</th>
<th dir="ltr">Gate array</th>
<th dir="ltr">Standard cell</th>
<th dir="ltr">Full custom</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr">Cell size</td>
<td dir="ltr">Fixed</td>
<td dir="ltr">Fixed</td>
<td dir="ltr">Fixed height</td>
<td dir="ltr">Variable</td>
</tr>
<tr>
<td dir="ltr">Cell type</td>
<td dir="ltr">Programmable</td>
<td dir="ltr">Fixed</td>
<td dir="ltr">Variable</td>
<td dir="ltr">Variable</td>
</tr>
<tr>
<td dir="ltr">Cell placement</td>
<td dir="ltr">Fixed</td>
<td dir="ltr">Fixed</td>
<td dir="ltr">In row</td>
<td dir="ltr">Variable</td>
</tr>
<tr>
<td dir="ltr">Interconnect</td>
<td dir="ltr">Programmable</td>
<td dir="ltr">Variable</td>
<td dir="ltr">Variable</td>
<td dir="ltr">Variable</td>
</tr>
<tr>
<td dir="ltr">Design time</td>
<td dir="ltr">Very fast</td>
<td dir="ltr">Fast</td>
<td dir="ltr">Medium</td>
<td dir="ltr">Slow</td>
</tr>
</tbody>
</table></div></div></div></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div><div class="canvas-node-content-blocker"></div></div><div class="canvas-node-label">Gate Array, Standard Cells, and Full Custom Design</div></div></div></div></div></div><div class="sidebar-right sidebar"><div class="sidebar-handle"></div><div class="sidebar-topbar"><div class="topbar-content"></div><div class="clickable-icon sidebar-collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="100%" height="100%" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="3" stroke-linecap="round" stroke-linejoin="round" class="svg-icon"><path d="M21 3H3C1.89543 3 1 3.89543 1 5V19C1 20.1046 1.89543 21 3 21H21C22.1046 21 23 20.1046 23 19V5C23 3.89543 22.1046 3 21 3Z"></path><path d="M10 4V20"></path><path d="M4 7H7"></path><path d="M4 10H7"></path><path d="M4 13H7"></path></svg></div></div><div class="sidebar-content"><div class="graph-view-wrapper"><div class="sidebar-section-header">Interactive Graph</div><div class="graph-view-placeholder">
		<div class="graph-view-container">
			<div class="graph-icon graph-expand" role="button" aria-label="Expand" data-tooltip-position="top"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon"><line x1="7" y1="17" x2="17" y2="7"></line><polyline points="7 7 17 7 17 17"></polyline></svg></div>
			<canvas id="graph-canvas" class="hide" width="512px" height="512px"></canvas>
		</div>
		</div></div><div class="tree-container mod-root nav-folder tree-item outline-tree" data-depth="0"><div class="tree-header"><span class="sidebar-section-header">Table Of Contents</span><button class="clickable-icon collapse-tree-button" aria-label="Collapse All"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"></svg></button></div><div class="tree-scroll-area tree-item-children nav-folder-children"><div class="tree-item mod-tree-folder nav-folder mod-collapsible is-collapsed" style="display: none;"></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#What_is_a_Module?"><div class="tree-item-contents heading-link" heading-name="What is a Module?"><span class="tree-item-title">What is a Module?</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Module_Declaration"><div class="tree-item-contents heading-link" heading-name="Module Declaration"><span class="tree-item-title">Module Declaration</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Module_Contents"><div class="tree-item-contents heading-link" heading-name="Module Contents"><span class="tree-item-title">Module Contents</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="1"><a class="tree-link" href="verilog\verilog.html#Module_Examples_and_Applications"><div class="tree-item-contents heading-link" heading-name="Module Examples and Applications"><span class="tree-item-title">Module Examples and Applications</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#D_Flip-Flop_(DFF)_Module_Example"><div class="tree-item-contents heading-link" heading-name="D Flip-Flop (DFF) Module Example"><span class="tree-item-title">D Flip-Flop (DFF) Module Example</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Hierarchical_Design_(GPU_Engine_Example)"><div class="tree-item-contents heading-link" heading-name="Hierarchical Design (GPU Engine Example)"><span class="tree-item-title">Hierarchical Design (GPU Engine Example)</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item" data-depth="1"><a class="tree-link" href="verilog\verilog.html#Module_Hierarchy"><div class="tree-item-contents heading-link" heading-name="Module Hierarchy"><span class="tree-item-title">Module Hierarchy</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Top-Level_Modules"><div class="tree-item-contents heading-link" heading-name="Top-Level Modules"><span class="tree-item-title">Top-Level Modules</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Design_Hierarchy_and_Hierarchical_Naming"><div class="tree-item-contents heading-link" heading-name="Design Hierarchy and Hierarchical Naming"><span class="tree-item-title">Design Hierarchy and Hierarchical Naming</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Types_of_Verilog_Ports"><div class="tree-item-contents heading-link" heading-name="Types of Verilog Ports"><span class="tree-item-title">Types of Verilog Ports</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Port_Declaration_Components"><div class="tree-item-contents heading-link" heading-name="Port Declaration Components"><span class="tree-item-title">Port Declaration Components</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Port_Declaration_Syntax"><div class="tree-item-contents heading-link" heading-name="Port Declaration Syntax"><span class="tree-item-title">Port Declaration Syntax</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Port_Declaration_Styles"><div class="tree-item-contents heading-link" heading-name="Port Declaration Styles"><span class="tree-item-title">Port Declaration Styles</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Port_Data_Types_and_Default_Behavior"><div class="tree-item-contents heading-link" heading-name="Port Data Types and Default Behavior"><span class="tree-item-title">Port Data Types and Default Behavior</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Port_Declaration_Rules"><div class="tree-item-contents heading-link" heading-name="Port Declaration Rules"><span class="tree-item-title">Port Declaration Rules</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Signed_and_Unsigned_Ports"><div class="tree-item-contents heading-link" heading-name="Signed and Unsigned Ports"><span class="tree-item-title">Signed and Unsigned Ports</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Port_Connection_in_Verilog"><div class="tree-item-contents heading-link" heading-name="Port Connection in Verilog"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Port Connection in Verilog</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item mod-collapsible" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Port_Connection_Methods"><div class="tree-item-contents heading-link" heading-name="Port Connection Methods"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Port Connection Methods</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Positional_Connection_(Ordered_List)"><div class="tree-item-contents heading-link" heading-name="Positional Connection (Ordered List)"><span class="tree-item-title">Positional Connection (Ordered List)</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Named_Connection_(By_Port_Name)"><div class="tree-item-contents heading-link" heading-name="Named Connection (By Port Name)"><span class="tree-item-title">Named Connection (By Port Name)</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item mod-collapsible" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Port_Connection_Rules"><div class="tree-item-contents heading-link" heading-name="Port Connection Rules"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Port Connection Rules</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Input_Port_Rules"><div class="tree-item-contents heading-link" heading-name="Input Port Rules"><span class="tree-item-title">Input Port Rules</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Output_Port_Rules"><div class="tree-item-contents heading-link" heading-name="Output Port Rules"><span class="tree-item-title">Output Port Rules</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Inout_Port_Rules"><div class="tree-item-contents heading-link" heading-name="Inout Port Rules"><span class="tree-item-title">Inout Port Rules</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Why_These_Connection_Rules_Exist"><div class="tree-item-contents heading-link" heading-name="Why These Connection Rules Exist"><span class="tree-item-title">Why These Connection Rules Exist</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item mod-collapsible" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Width_Matching_and_Unconnected_Ports"><div class="tree-item-contents heading-link" heading-name="Width Matching and Unconnected Ports"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Width Matching and Unconnected Ports</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Width_Matching"><div class="tree-item-contents heading-link" heading-name="Width Matching"><span class="tree-item-title">Width Matching</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Unconnected_Ports"><div class="tree-item-contents heading-link" heading-name="Unconnected Ports"><span class="tree-item-title">Unconnected Ports</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Practical_Example"><div class="tree-item-contents heading-link" heading-name="Practical Example"><span class="tree-item-title">Practical Example</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#SystemVerilog_Simplification"><div class="tree-item-contents heading-link" heading-name="SystemVerilog Simplification"><span class="tree-item-title">SystemVerilog Simplification</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Syntax_of_`assign`_Statement"><div class="tree-item-contents heading-link" heading-name="Syntax of `assign` Statement"><span class="tree-item-title">Syntax of <code>assign</code> Statement</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Rules_for_`assign`_Statement"><div class="tree-item-contents heading-link" heading-name="Rules for `assign` Statement"><span class="tree-item-title">Rules for <code>assign</code> Statement</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Examples_of_`assign`_Statement_Usage"><div class="tree-item-contents heading-link" heading-name="Examples of `assign` Statement Usage"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Examples of <code>assign</code> Statement Usage</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Verilog_Module_Example_with_`assign`"><div class="tree-item-contents heading-link" heading-name="Verilog Module Example with `assign`"><span class="tree-item-title">Verilog Module Example with <code>assign</code></span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#`reg`_vs_`wire`_with_`assign`"><div class="tree-item-contents heading-link" heading-name="`reg` vs `wire` with `assign`"><span class="tree-item-title"><code>reg</code> vs <code>wire</code> with <code>assign</code></span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Explicit_vs._Implicit_Assignment"><div class="tree-item-contents heading-link" heading-name="Explicit vs. Implicit Assignment"><span class="tree-item-title">Explicit vs. Implicit Assignment</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#`assign`_Statement_for_Combinational_Logic"><div class="tree-item-contents heading-link" heading-name="`assign` Statement for Combinational Logic"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title"><code>assign</code> Statement for Combinational Logic</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#1._What_are_Vectors_and_Arrays?"><div class="tree-item-contents heading-link" heading-name="1. What are Vectors and Arrays?"><span class="tree-item-title">1. 
What are Vectors and Arrays?
</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#2._Comparing_Vectors_and_Arrays_-_Key_Differences"><div class="tree-item-contents heading-link" heading-name="2. Comparing Vectors and Arrays - Key Differences"><span class="tree-item-title">2. 
Comparing Vectors and Arrays - Key Differences
</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#3._The_&quot;Memory_Waste&quot;_Issue:_A_Deeper_Look"><div class="tree-item-contents heading-link" heading-name="3. The &quot;Memory Waste&quot; Issue: A Deeper Look"><span class="tree-item-title">3. 
The "Memory Waste" Issue: A Deeper Look
</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#4._Reducing_Memory_Waste:_Strategies"><div class="tree-item-contents heading-link" heading-name="4. Reducing Memory Waste: Strategies"><span class="tree-item-title">4. 
Reducing Memory Waste: Strategies
</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Declaration_and_Access"><div class="tree-item-contents heading-link" heading-name="Declaration and Access"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Declaration and Access</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Example"><div class="tree-item-contents heading-link" heading-name="Example"><span class="tree-item-title">Example</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Simulation_Log"><div class="tree-item-contents heading-link" heading-name="Simulation Log"><span class="tree-item-title">Simulation Log</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Memories"><div class="tree-item-contents heading-link" heading-name="Memories"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Memories</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Modeling_Memories"><div class="tree-item-contents heading-link" heading-name="Modeling Memories"><span class="tree-item-title">Modeling Memories</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item mod-collapsible" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Verilog_Vectors_vs._Memory_Arrays"><div class="tree-item-contents heading-link" heading-name="Verilog Vectors vs. Memory Arrays"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Verilog Vectors vs. Memory Arrays</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Single_Register_Example"><div class="tree-item-contents heading-link" heading-name="Single Register Example"><span class="tree-item-title">Single Register Example</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item mod-collapsible" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Register_Array_Example"><div class="tree-item-contents heading-link" heading-name="Register Array Example"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Register Array Example</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="9"><a class="tree-link" href="verilog\verilog.html#1._What_are_Vectors_and_Arrays?"><div class="tree-item-contents heading-link" heading-name="1. What are Vectors and Arrays?"><span class="tree-item-title">1. 
What are Vectors and Arrays?
</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="9"><a class="tree-link" href="verilog\verilog.html#2._Comparing_Vectors_and_Arrays_-_Key_Differences"><div class="tree-item-contents heading-link" heading-name="2. Comparing Vectors and Arrays - Key Differences"><span class="tree-item-title">2. 
Comparing Vectors and Arrays - Key Differences
</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="9"><a class="tree-link" href="verilog\verilog.html#3._The_&quot;Memory_Waste&quot;_Issue:_A_Deeper_Look"><div class="tree-item-contents heading-link" heading-name="3. The &quot;Memory Waste&quot; Issue: A Deeper Look"><span class="tree-item-title">3. 
The "Memory Waste" Issue: A Deeper Look
</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div></div></div></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Types_of_Strengths"><div class="tree-item-contents heading-link" heading-name="Types of Strengths"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Types of Strengths</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Charge_Strength"><div class="tree-item-contents heading-link" heading-name="Charge Strength"><span class="tree-item-title">Charge Strength</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Drive_Strength"><div class="tree-item-contents heading-link" heading-name="Drive Strength"><span class="tree-item-title">Drive Strength</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Specific_Drive_Strengths"><div class="tree-item-contents heading-link" heading-name="Specific Drive Strengths"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Specific Drive Strengths</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#`supply0`_and_`supply1`"><div class="tree-item-contents heading-link" heading-name="`supply0` and `supply1`"><span class="tree-item-title"><code>supply0</code> and <code>supply1</code></span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#`strong0`_and_`strong1`"><div class="tree-item-contents heading-link" heading-name="`strong0` and `strong1`"><span class="tree-item-title"><code>strong0</code> and <code>strong1</code></span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#`pull0`_and_`pull1`"><div class="tree-item-contents heading-link" heading-name="`pull0` and `pull1`"><span class="tree-item-title"><code>pull0</code> and <code>pull1</code></span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#`weak0`_and_`weak1`"><div class="tree-item-contents heading-link" heading-name="`weak0` and `weak1`"><span class="tree-item-title"><code>weak0</code> and <code>weak1</code></span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#`highz0`_and_`highz1`"><div class="tree-item-contents heading-link" heading-name="`highz0` and `highz1`"><span class="tree-item-title"><code>highz0</code> and <code>highz1</code></span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Drive_Strength_Rules_and_Constraints"><div class="tree-item-contents heading-link" heading-name="Drive Strength Rules and Constraints"><span class="tree-item-title">Drive Strength Rules and Constraints</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Example_and_Simulation"><div class="tree-item-contents heading-link" heading-name="Example and Simulation"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Example and Simulation</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Verilog_Example"><div class="tree-item-contents heading-link" heading-name="Verilog Example"><span class="tree-item-title">Verilog Example</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Simulation_Log"><div class="tree-item-contents heading-link" heading-name="Simulation Log"><span class="tree-item-title">Simulation Log</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Arithmetic_Operators"><div class="tree-item-contents heading-link" heading-name="Arithmetic Operators"><span class="tree-item-title">Arithmetic Operators</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Relational_Operators"><div class="tree-item-contents heading-link" heading-name="Relational Operators"><span class="tree-item-title">Relational Operators</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Case_Equality_Operators"><div class="tree-item-contents heading-link" heading-name="Case Equality Operators"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Case Equality Operators</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Key_Differences_with_Examples"><div class="tree-item-contents heading-link" heading-name="Key Differences with Examples"><span class="tree-item-title">Key Differences with Examples</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Logical_Operators"><div class="tree-item-contents heading-link" heading-name="Logical Operators"><span class="tree-item-title">Logical Operators</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Bitwise_Operators"><div class="tree-item-contents heading-link" heading-name="Bitwise Operators"><span class="tree-item-title">Bitwise Operators</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Reduction_Operators"><div class="tree-item-contents heading-link" heading-name="Reduction Operators"><span class="tree-item-title">Reduction Operators</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Shift_Operators"><div class="tree-item-contents heading-link" heading-name="Shift Operators"><span class="tree-item-title">Shift Operators</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Conditional_Operator"><div class="tree-item-contents heading-link" heading-name="Conditional Operator"><span class="tree-item-title">Conditional Operator</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Concatenation_and_Replication"><div class="tree-item-contents heading-link" heading-name="Concatenation and Replication"><span class="tree-item-title">Concatenation and Replication</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#The_`initial`_Block"><div class="tree-item-contents heading-link" heading-name="The `initial` Block"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">The <code>initial</code> Block</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Characteristics_and_Usage"><div class="tree-item-contents heading-link" heading-name="Characteristics and Usage"><span class="tree-item-title">Characteristics and Usage</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Multiple_`initial`_Blocks"><div class="tree-item-contents heading-link" heading-name="Multiple `initial` Blocks"><span class="tree-item-title">Multiple <code>initial</code> Blocks</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Terminating_Simulation_with_`$finish`"><div class="tree-item-contents heading-link" heading-name="Terminating Simulation with `$finish`"><span class="tree-item-title">Terminating Simulation with <code>$finish</code></span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Synthesizability_of_`initial`_Blocks"><div class="tree-item-contents heading-link" heading-name="Synthesizability of `initial` Blocks"><span class="tree-item-title">Synthesizability of <code>initial</code> Blocks</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Understanding_Generate_Blocks"><div class="tree-item-contents heading-link" heading-name="Understanding Generate Blocks"><span class="tree-item-title">Understanding Generate Blocks</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Types_of_Generate_Constructs"><div class="tree-item-contents heading-link" heading-name="Types of Generate Constructs"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Types of Generate Constructs</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item mod-collapsible" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Generate_For_Loop"><div class="tree-item-contents heading-link" heading-name="Generate For Loop"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Generate For Loop</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Half_Adder_Module"><div class="tree-item-contents heading-link" heading-name="Half Adder Module"><span class="tree-item-title">Half Adder Module</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Top-Level_Design:_my_design"><div class="tree-item-contents heading-link" heading-name="Top-Level Design: my_design"><span class="tree-item-title">Top-Level Design: my_design</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Testbench_for_Generate_For_Loop"><div class="tree-item-contents heading-link" heading-name="Testbench for Generate For Loop"><span class="tree-item-title">Testbench for Generate For Loop</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Simulation_Log_(For_Loop)"><div class="tree-item-contents heading-link" heading-name="Simulation Log (For Loop)"><span class="tree-item-title">Simulation Log (For Loop)</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Elaborated_RTL"><div class="tree-item-contents heading-link" heading-name="Elaborated RTL"><span class="tree-item-title">Elaborated RTL</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item mod-collapsible" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Generate_If_Else"><div class="tree-item-contents heading-link" heading-name="Generate If Else"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Generate If Else</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Mux_Design_with_assign"><div class="tree-item-contents heading-link" heading-name="Mux Design with assign"><span class="tree-item-title">Mux Design with assign</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Mux_Design_with_case"><div class="tree-item-contents heading-link" heading-name="Mux Design with case"><span class="tree-item-title">Mux Design with case</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Top-Level_Design:_my_design"><div class="tree-item-contents heading-link" heading-name="Top-Level Design: my_design"><span class="tree-item-title">Top-Level Design: my_design</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Testbench_for_Generate_If_Else"><div class="tree-item-contents heading-link" heading-name="Testbench for Generate If Else"><span class="tree-item-title">Testbench for Generate If Else</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Simulation_Log_(If_Else)"><div class="tree-item-contents heading-link" heading-name="Simulation Log (If Else)"><span class="tree-item-title">Simulation Log (If Else)</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item mod-collapsible" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Generate_Case"><div class="tree-item-contents heading-link" heading-name="Generate Case"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Generate Case</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Half_Adder_Module"><div class="tree-item-contents heading-link" heading-name="Half Adder Module"><span class="tree-item-title">Half Adder Module</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Full_Adder_Module"><div class="tree-item-contents heading-link" heading-name="Full Adder Module"><span class="tree-item-title">Full Adder Module</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Top-Level_Design:_my_adder"><div class="tree-item-contents heading-link" heading-name="Top-Level Design: my_adder"><span class="tree-item-title">Top-Level Design: my_adder</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Testbench_for_Generate_Case"><div class="tree-item-contents heading-link" heading-name="Testbench for Generate Case"><span class="tree-item-title">Testbench for Generate Case</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Simulation_Log_(Case)"><div class="tree-item-contents heading-link" heading-name="Simulation Log (Case)"><span class="tree-item-title">Simulation Log (Case)</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Understanding_the_`always`_Block"><div class="tree-item-contents heading-link" heading-name="Understanding the `always` Block"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Understanding the <code>always</code> Block</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Timing_Control_and_Continuous_Execution"><div class="tree-item-contents heading-link" heading-name="Timing Control and Continuous Execution"><span class="tree-item-title">Timing Control and Continuous Execution</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#`always`_Block_for_Sequential_Logic:_T_Flip-Flop_Example"><div class="tree-item-contents heading-link" heading-name="`always` Block for Sequential Logic: T Flip-Flop Example"><span class="tree-item-title"><code>always</code> Block for Sequential Logic: T Flip-Flop Example</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#`always`_Block_for_Combinational_Logic_Example"><div class="tree-item-contents heading-link" heading-name="`always` Block for Combinational Logic Example"><span class="tree-item-title"><code>always</code> Block for Combinational Logic Example</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Synthesis_Guidelines_for_`always`_Blocks"><div class="tree-item-contents heading-link" heading-name="Synthesis Guidelines for `always` Blocks"><span class="tree-item-title">Synthesis Guidelines for <code>always</code> Blocks</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Wire_and_Tri_Nets"><div class="tree-item-contents heading-link" heading-name="Wire and Tri Nets"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Wire and Tri Nets</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Wire_Nets"><div class="tree-item-contents heading-link" heading-name="Wire Nets"><span class="tree-item-title">Wire Nets</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Tri_Nets"><div class="tree-item-contents heading-link" heading-name="Tri Nets"><span class="tree-item-title">Tri Nets</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Wired_Logic_Nets_(`wor`,_`wand`,_`trior`,_`triand`)"><div class="tree-item-contents heading-link" heading-name="Wired Logic Nets (`wor`, `wand`, `trior`, `triand`)"><span class="tree-item-title">Wired Logic Nets (<code>wor</code>, <code>wand</code>, <code>trior</code>, <code>triand</code>)</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Trireg_Net"><div class="tree-item-contents heading-link" heading-name="Trireg Net"><span class="tree-item-title">Trireg Net</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Tri0_and_Tri1_Nets"><div class="tree-item-contents heading-link" heading-name="Tri0 and Tri1 Nets"><span class="tree-item-title">Tri0 and Tri1 Nets</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Uwire_Net"><div class="tree-item-contents heading-link" heading-name="Uwire Net"><span class="tree-item-title">Uwire Net</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Supply_Nets"><div class="tree-item-contents heading-link" heading-name="Supply Nets"><span class="tree-item-title">Supply Nets</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Scalar_vs._Vector_Declaration"><div class="tree-item-contents heading-link" heading-name="Scalar vs. Vector Declaration"><span class="tree-item-title">Scalar vs. Vector Declaration</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Vector_Ranges"><div class="tree-item-contents heading-link" heading-name="Vector Ranges"><span class="tree-item-title">Vector Ranges</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Accessing_Vector_Elements"><div class="tree-item-contents heading-link" heading-name="Accessing Vector Elements"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Accessing Vector Elements</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Bit-Select"><div class="tree-item-contents heading-link" heading-name="Bit-Select"><span class="tree-item-title">Bit-Select</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item mod-collapsible" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Part-Select"><div class="tree-item-contents heading-link" heading-name="Part-Select"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Part-Select</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Constant_Part-Select"><div class="tree-item-contents heading-link" heading-name="Constant Part-Select"><span class="tree-item-title">Constant Part-Select</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item mod-collapsible" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Indexed_Part-Select"><div class="tree-item-contents heading-link" heading-name="Indexed Part-Select"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Indexed Part-Select</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="5"><a class="tree-link" href="verilog\verilog.html#Example_Simulation_Log"><div class="tree-item-contents heading-link" heading-name="Example Simulation Log"><span class="tree-item-title">Example Simulation Log</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Part-Select_Error_Example"><div class="tree-item-contents heading-link" heading-name="Part-Select Error Example"><span class="tree-item-title">Part-Select Error Example</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Net_vs_Register_Data_Types"><div class="tree-item-contents heading-link" heading-name="Net vs Register Data Types"><span class="tree-item-title">Net vs Register Data Types</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Code_Example_Analysis"><div class="tree-item-contents heading-link" heading-name="Code Example Analysis"><span class="tree-item-title">Code Example Analysis</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Latch_Inference"><div class="tree-item-contents heading-link" heading-name="Latch Inference"><span class="tree-item-title">Latch Inference</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Best_Practices"><div class="tree-item-contents heading-link" heading-name="Best Practices"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Best Practices</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Case_Sensitivity"><div class="tree-item-contents heading-link" heading-name="Case Sensitivity"><span class="tree-item-title">Case Sensitivity</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Comments"><div class="tree-item-contents heading-link" heading-name="Comments"><span class="tree-item-title">Comments</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Whitespace"><div class="tree-item-contents heading-link" heading-name="Whitespace"><span class="tree-item-title">Whitespace</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Operators"><div class="tree-item-contents heading-link" heading-name="Operators"><span class="tree-item-title">Operators</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Identifiers"><div class="tree-item-contents heading-link" heading-name="Identifiers"><span class="tree-item-title">Identifiers</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Keywords"><div class="tree-item-contents heading-link" heading-name="Keywords"><span class="tree-item-title">Keywords</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item mod-collapsible" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Numbers_and_Radix."><div class="tree-item-contents heading-link" heading-name="Numbers and Radix."><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Numbers and Radix.</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Sized_Numbers"><div class="tree-item-contents heading-link" heading-name="Sized Numbers"><span class="tree-item-title">Sized Numbers</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Negative_Numbers"><div class="tree-item-contents heading-link" heading-name="Negative Numbers"><span class="tree-item-title">Negative Numbers</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Verilog_Padding_Rules"><div class="tree-item-contents heading-link" heading-name="Verilog Padding Rules"><span class="tree-item-title">Verilog Padding Rules</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Additional_Notes"><div class="tree-item-contents heading-link" heading-name="Additional Notes"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Additional Notes</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Strings."><div class="tree-item-contents heading-link" heading-name="Strings."><span class="tree-item-title">Strings.</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Value_System"><div class="tree-item-contents heading-link" heading-name="Value System"><span class="tree-item-title">Value System</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Data_Type_Categories:_Nets_and_Variables"><div class="tree-item-contents heading-link" heading-name="Data Type Categories: Nets and Variables"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Data Type Categories: Nets and Variables</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item mod-collapsible" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Nets"><div class="tree-item-contents heading-link" heading-name="Nets"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Nets</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Wire_Type"><div class="tree-item-contents heading-link" heading-name="Wire Type"><span class="tree-item-title">Wire Type</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Wire_Vectors"><div class="tree-item-contents heading-link" heading-name="Wire Vectors"><span class="tree-item-title">Wire Vectors</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item mod-collapsible" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Variables"><div class="tree-item-contents heading-link" heading-name="Variables"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Variables</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Reg_Type"><div class="tree-item-contents heading-link" heading-name="Reg Type"><span class="tree-item-title">Reg Type</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Integer_Type"><div class="tree-item-contents heading-link" heading-name="Integer Type"><span class="tree-item-title">Integer Type</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Time_and_Realtime_Types"><div class="tree-item-contents heading-link" heading-name="Time and Realtime Types"><span class="tree-item-title">Time and Realtime Types</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Real_Type"><div class="tree-item-contents heading-link" heading-name="Real Type"><span class="tree-item-title">Real Type</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Strings"><div class="tree-item-contents heading-link" heading-name="Strings"><span class="tree-item-title">Strings</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Two_Competing_HDLs"><div class="tree-item-contents heading-link" heading-name="Two Competing HDLs"><span class="tree-item-title">Two Competing HDLs</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Steps_in_the_Design_Flow"><div class="tree-item-contents heading-link" heading-name="Steps in the Design Flow"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Steps in the Design Flow</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Behavioral_Design_Specification"><div class="tree-item-contents heading-link" heading-name="Behavioral Design Specification"><span class="tree-item-title">Behavioral Design Specification</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Data_Path_Design"><div class="tree-item-contents heading-link" heading-name="Data Path Design"><span class="tree-item-title">Data Path Design</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Logic_Design"><div class="tree-item-contents heading-link" heading-name="Logic Design"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Logic Design</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Physical_Design_and_Manufacturing"><div class="tree-item-contents heading-link" heading-name="Physical Design and Manufacturing"><span class="tree-item-title">Physical Design and Manufacturing</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Verification_and_Testing"><div class="tree-item-contents heading-link" heading-name="Verification and Testing"><span class="tree-item-title">Verification and Testing</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Summary_Table"><div class="tree-item-contents heading-link" heading-name="Summary Table"><span class="tree-item-title">Summary Table</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div></div></div><div class="tree-item" data-depth="1"><a class="tree-link" href="verilog\verilog.html#Digital_IC_Design_Representation"><div class="tree-item-contents heading-link" heading-name="Digital IC Design Representation"><span class="tree-item-title">Digital IC Design Representation</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Behavioral_Representation"><div class="tree-item-contents heading-link" heading-name="Behavioral Representation"><span class="tree-item-title">Behavioral Representation</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Behavioral_Representation_Example"><div class="tree-item-contents heading-link" heading-name="Behavioral Representation Example"><span class="tree-item-title">Behavioral Representation Example</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Structural_Representation"><div class="tree-item-contents heading-link" heading-name="Structural Representation"><span class="tree-item-title">Structural Representation</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Example:_A_4-bit_Ripple_Carry_Adder"><div class="tree-item-contents heading-link" heading-name="Example: A 4-bit Ripple Carry Adder"><span class="tree-item-title">Example: A 4-bit Ripple Carry Adder</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Physical_Representation"><div class="tree-item-contents heading-link" heading-name="Physical Representation"><span class="tree-item-title">Physical Representation</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Partial_physical_description_for_4-bit_adder_in_Verilog:"><div class="tree-item-contents heading-link" heading-name="Partial physical description for 4-bit adder in Verilog:"><span class="tree-item-title">Partial physical description for 4-bit adder in Verilog:</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item" data-depth="1"><a class="tree-link" href="verilog\verilog.html#Description_Styles_in_Verilog"><div class="tree-item-contents heading-link" heading-name="Description Styles in Verilog"><span class="tree-item-title">Description Styles in Verilog</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Data_Flow_Modeling"><div class="tree-item-contents heading-link" heading-name="Data Flow Modeling"><span class="tree-item-title">Data Flow Modeling</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Continuous_Assignment_Characteristics"><div class="tree-item-contents heading-link" heading-name="Continuous Assignment Characteristics"><span class="tree-item-title">Continuous Assignment Characteristics</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Hardware_Generation_Patterns"><div class="tree-item-contents heading-link" heading-name="Hardware Generation Patterns"><span class="tree-item-title">Hardware Generation Patterns</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Verilog:_A_Hardware_Description_Language"><div class="tree-item-contents heading-link" heading-name="Verilog: A Hardware Description Language"><span class="tree-item-title">Verilog: A Hardware Description Language</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Primary_Purpose_of_Verilog"><div class="tree-item-contents heading-link" heading-name="Primary Purpose of Verilog"><span class="tree-item-title">Primary Purpose of Verilog</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Two_Modeling_Approaches"><div class="tree-item-contents heading-link" heading-name="Two Modeling Approaches"><span class="tree-item-title">Two Modeling Approaches</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Simulation_and_Verification"><div class="tree-item-contents heading-link" heading-name="Simulation and Verification"><span class="tree-item-title">Simulation and Verification</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Hardware_Synthesis_Options"><div class="tree-item-contents heading-link" heading-name="Hardware Synthesis Options"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Hardware Synthesis Options</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Application_Specific_Integrated_Circuit_(ASIC):"><div class="tree-item-contents heading-link" heading-name="Application Specific Integrated Circuit (ASIC):"><span class="tree-item-title">Application Specific Integrated Circuit (ASIC):</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="4"><a class="tree-link" href="verilog\verilog.html#Field_Programmable_Gate_Array_(FPGA):"><div class="tree-item-contents heading-link" heading-name="Field Programmable Gate Array (FPGA):"><span class="tree-item-title">Field Programmable Gate Array (FPGA):</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Key_Advantages"><div class="tree-item-contents heading-link" heading-name="Key Advantages"><span class="tree-item-title">Key Advantages</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Design_Flow_Benefits"><div class="tree-item-contents heading-link" heading-name="Design Flow Benefits"><span class="tree-item-title">Design Flow Benefits</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#The_`timescale_Directive"><div class="tree-item-contents heading-link" heading-name="The `timescale Directive"><span class="tree-item-title">The `timescale Directive</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Module_Instantiation_Methods"><div class="tree-item-contents heading-link" heading-name="Module Instantiation Methods"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Module Instantiation Methods</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Positional_Association"><div class="tree-item-contents heading-link" heading-name="Positional Association"><span class="tree-item-title">Positional Association</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="3"><a class="tree-link" href="verilog\verilog.html#Explicit_(Named)_Association"><div class="tree-item-contents heading-link" heading-name="Explicit (Named) Association"><span class="tree-item-title">Explicit (Named) Association</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Four-Value_Logic_System"><div class="tree-item-contents heading-link" heading-name="Four-Value Logic System"><span class="tree-item-title">Four-Value Logic System</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Signal_Strength_Levels"><div class="tree-item-contents heading-link" heading-name="Signal Strength Levels"><span class="tree-item-title">Signal Strength Levels</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Initialization_Behavior"><div class="tree-item-contents heading-link" heading-name="Initialization Behavior"><span class="tree-item-title">Initialization Behavior</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Practical_Design_Considerations"><div class="tree-item-contents heading-link" heading-name="Practical Design Considerations"><span class="tree-item-title">Practical Design Considerations</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Primitive_Gates_in_Verilog"><div class="tree-item-contents heading-link" heading-name="Primitive Gates in Verilog"><span class="tree-item-title">Primitive Gates in Verilog</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Types_of_Primitive_Gates"><div class="tree-item-contents heading-link" heading-name="Types of Primitive Gates"><span class="tree-item-title">Types of Primitive Gates</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Gate_Instantiation_Syntax"><div class="tree-item-contents heading-link" heading-name="Gate Instantiation Syntax"><span class="tree-item-title">Gate Instantiation Syntax</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Logic_Value_Handling"><div class="tree-item-contents heading-link" heading-name="Logic Value Handling"><span class="tree-item-title">Logic Value Handling</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Instantiation_Rules_and_Restrictions"><div class="tree-item-contents heading-link" heading-name="Instantiation Rules and Restrictions"><span class="tree-item-title">Instantiation Rules and Restrictions</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Delay_Specification"><div class="tree-item-contents heading-link" heading-name="Delay Specification"><span class="tree-item-title">Delay Specification</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Array_Instantiation"><div class="tree-item-contents heading-link" heading-name="Array Instantiation"><span class="tree-item-title">Array Instantiation</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Practical_Example"><div class="tree-item-contents heading-link" heading-name="Practical Example"><span class="tree-item-title">Practical Example</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#VLSI_Design_Cycle_Overview"><div class="tree-item-contents heading-link" heading-name="VLSI Design Cycle Overview"><span class="tree-item-title">VLSI Design Cycle Overview</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Physical_Design_Process"><div class="tree-item-contents heading-link" heading-name="Physical Design Process"><span class="tree-item-title">Physical Design Process</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Design_Styles"><div class="tree-item-contents heading-link" heading-name="Design Styles"><span class="tree-item-title">Design Styles</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Design_Style_Tradeoffs"><div class="tree-item-contents heading-link" heading-name="Design Style Tradeoffs"><span class="tree-item-title">Design Style Tradeoffs</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#FPGAs_(Field_Programmable_Gate_Arrays)"><div class="tree-item-contents heading-link" heading-name="FPGAs (Field Programmable Gate Arrays)"><span class="tree-item-title">FPGAs (Field Programmable Gate Arrays)</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Core_FPGA_Capabilities"><div class="tree-item-contents heading-link" heading-name="Core FPGA Capabilities"><span class="tree-item-title">Core FPGA Capabilities</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Ease_of_Use_and_Development"><div class="tree-item-contents heading-link" heading-name="Ease of Use and Development"><span class="tree-item-title">Ease of Use and Development</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#CLB_(Configurable_Logic_Block)_Functionalities"><div class="tree-item-contents heading-link" heading-name="CLB (Configurable Logic Block) Functionalities"><span class="tree-item-title">CLB (Configurable Logic Block) Functionalities</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#LUT_Mapping_Process"><div class="tree-item-contents heading-link" heading-name="LUT Mapping Process"><span class="tree-item-title">LUT Mapping Process</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Routing_Architecture"><div class="tree-item-contents heading-link" heading-name="Routing Architecture"><span class="tree-item-title">Routing Architecture</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#FPGA_Design_Flow"><div class="tree-item-contents heading-link" heading-name="FPGA Design Flow"><span class="tree-item-title">FPGA Design Flow</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item" data-depth="1"><a class="tree-link" href="verilog\verilog.html#VLSI_Design_Styles:_Gate_Arrays,_Standard_Cells,_and_Full_Custom_Design"><div class="tree-item-contents heading-link" heading-name="VLSI Design Styles: Gate Arrays, Standard Cells, and Full Custom Design"><span class="tree-item-title">VLSI Design Styles: Gate Arrays, Standard Cells, and Full Custom Design</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Gate_Array_(GA)_Design"><div class="tree-item-contents heading-link" heading-name="Gate Array (GA) Design"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Gate Array (GA) Design</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="5"><a class="tree-link" href="verilog\verilog.html#Two-Step_Manufacturing_Process:"><div class="tree-item-contents heading-link" heading-name="Two-Step Manufacturing Process:"><span class="tree-item-title">Two-Step Manufacturing Process:</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="5"><a class="tree-link" href="verilog\verilog.html#Key_Characteristics:"><div class="tree-item-contents heading-link" heading-name="Key Characteristics:"><span class="tree-item-title">Key Characteristics:</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Standard_Cell-Based_Design"><div class="tree-item-contents heading-link" heading-name="Standard Cell-Based Design"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Standard Cell-Based Design</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="5"><a class="tree-link" href="verilog\verilog.html#Core_Concept:"><div class="tree-item-contents heading-link" heading-name="Core Concept:"><span class="tree-item-title">Core Concept:</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="5"><a class="tree-link" href="verilog\verilog.html#Cell_Characteristics:"><div class="tree-item-contents heading-link" heading-name="Cell Characteristics:"><span class="tree-item-title">Cell Characteristics:</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="5"><a class="tree-link" href="verilog\verilog.html#Design_Flow:"><div class="tree-item-contents heading-link" heading-name="Design Flow:"><span class="tree-item-title">Design Flow:</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="5"><a class="tree-link" href="verilog\verilog.html#Advantages:"><div class="tree-item-contents heading-link" heading-name="Advantages:"><span class="tree-item-title">Advantages:</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item mod-collapsible" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Full_Custom_Design"><div class="tree-item-contents heading-link" heading-name="Full Custom Design"><div class="collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><span class="tree-item-title">Full Custom Design</span></div></a><div class="tree-item-children nav-folder-children"><div class="tree-item" data-depth="5"><a class="tree-link" href="verilog\verilog.html#Design_Philosophy:"><div class="tree-item-contents heading-link" heading-name="Design Philosophy:"><span class="tree-item-title">Design Philosophy:</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="5"><a class="tree-link" href="verilog\verilog.html#Types_of_Full_Custom_Design:"><div class="tree-item-contents heading-link" heading-name="Types of Full Custom Design:"><span class="tree-item-title">Types of Full Custom Design:</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="5"><a class="tree-link" href="verilog\verilog.html#Applications:"><div class="tree-item-contents heading-link" heading-name="Applications:"><span class="tree-item-title">Applications:</span></div></a><div class="tree-item-children nav-folder-children"></div></div><div class="tree-item" data-depth="5"><a class="tree-link" href="verilog\verilog.html#Trade-offs:"><div class="tree-item-contents heading-link" heading-name="Trade-offs:"><span class="tree-item-title">Trade-offs:</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div><div class="tree-item" data-depth="2"><a class="tree-link" href="verilog\verilog.html#Design_Style_Selection_Criteria"><div class="tree-item-contents heading-link" heading-name="Design Style Selection Criteria"><span class="tree-item-title">Design Style Selection Criteria</span></div></a><div class="tree-item-children nav-folder-children"></div></div></div></div></div></div></div><script defer="">let rs = document.querySelector(".sidebar-right"); rs.classList.add("is-collapsed"); if (window.innerWidth > 768) rs.classList.remove("is-collapsed"); rs.style.setProperty("--sidebar-width", localStorage.getItem("sidebar-right-width"));</script></div></div></body></html>