VCD info: dumpfile wave.vcd opened for output.
/Users/samidhm/cs329a/project/VerilogAgent/dataset_spec-to-rtl/Prob137_fsm_serial_test.sv:45: $finish called at 4526 (1ps)
Hint: Output 'done' has 68 mismatches. First mismatch occurred at time 110.
Hint: Total mismatched samples is 68 out of 905 samples

Simulation finished at 4526 ps
Mismatches: 68 in 905 samples
