{"version":3,"file":"66_modport_connect.sv.map","sources":["../../../veryl/66_modport_connect.veryl"],"names":["","interface","Interface66",";","logic","en","modport","port","(","output",")","endinterface","module","Module66","veryl_testcase_Interface66.port","a",",","b","veryl_testcase_Module66A","u","endmodule","Module66A"],"mappings":"AAAAA,AAAAC,yBAAUC,WAAYC;IACVC,MAAJC,EAASF;;IAEbG,QAAQC,KAAKC;QACLC,OAAJJ,EAAUL;IACdU;AACJC;;AAEAC,sBAAOC,SAASL;IACDM,gCAAXC,CAA4BC;IACzBf,UAAHgB,CAAYjB;AAChBU,CAAEP;;IAEEH,AAAQkB,yBAAHC,EAAaX;SACdO,GAACf,AAAEe,EAACC;SACJC,GAACjB,AAAEiB,EAACjB;IACRU,CAACP;AACLiB;;AAEAR,sBAAOS,UAAUb;IACFM,gCAAXC,CAA4BC;IACzBf,UAAHgB,CAAYjB;AAChBU,CAAEP;AAACiB"}