

================================================================
== Vivado HLS Report for 'AXIvideo2xfMat'
================================================================
* Date:           Wed Mar  4 23:28:30 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        test_blend
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  78003|  78003|  78003|  78003|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                       |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- loop_wait_for_start  |      0|      0|         1|          1|          1|     0|    yes   |
        |- loop_height          |  78000|  78000|       325|          -|          -|   240|    no    |
        | + loop_width          |    320|    320|         2|          1|          1|   320|    yes   |
        | + loop_wait_for_eol   |      0|      0|         1|          1|          1|     0|    yes   |
        +-----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    158|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    338|    -|
|Register         |        -|      -|     170|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     170|    496|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln127_fu_333_p2                       |     +    |      0|  0|  15|           9|           9|
    |add_ln151_fu_322_p2                       |     +    |      0|  0|  24|          17|           1|
    |i_fu_291_p2                               |     +    |      0|  0|  15|           8|           1|
    |val_fu_297_p2                             |     +    |      0|  0|  24|          17|           9|
    |AXI_video_strm_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_last_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_last_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_user_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_user_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp1_stage0_iter0          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8                           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_535                          |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op51_read_state5             |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_last_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_user_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln127_fu_285_p2                      |   icmp   |      0|  0|  11|           8|           6|
    |icmp_ln129_fu_307_p2                      |   icmp   |      0|  0|  13|           9|           9|
    |ap_block_pp1_stage0_01001                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                           |    or    |      0|  0|   2|           1|           1|
    |or_ln132_fu_316_p2                        |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp1                             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1                   |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0| 158|          91|          55|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |AXI_video_strm_V_data_V_0_data_out     |   9|          2|    8|         16|
    |AXI_video_strm_V_data_V_0_state        |  15|          3|    2|          6|
    |AXI_video_strm_V_dest_V_0_state        |  15|          3|    2|          6|
    |AXI_video_strm_V_last_V_0_data_out     |   9|          2|    1|          2|
    |AXI_video_strm_V_last_V_0_state        |  15|          3|    2|          6|
    |AXI_video_strm_V_user_V_0_data_out     |   9|          2|    1|          2|
    |AXI_video_strm_V_user_V_0_state        |  15|          3|    2|          6|
    |ap_NS_fsm                              |  44|          9|    1|          9|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                |  15|          3|    1|          3|
    |ap_phi_mux_axi_data_V_1_phi_fu_176_p4  |   9|          2|    8|         16|
    |ap_phi_mux_eol_0_phi_fu_198_p4         |   9|          2|    1|          2|
    |ap_phi_mux_eol_phi_fu_165_p4           |   9|          2|    1|          2|
    |axi_data_V_0_reg_129                   |   9|          2|    8|         16|
    |axi_data_V_1_reg_173                   |   9|          2|    8|         16|
    |axi_data_V_3_reg_244                   |   9|          2|    8|         16|
    |axi_last_V_0_reg_119                   |   9|          2|    1|          2|
    |axi_last_V_2_reg_206                   |  15|          3|    1|          3|
    |axi_last_V_3_reg_232                   |   9|          2|    1|          2|
    |eol_0_reg_194                          |   9|          2|    1|          2|
    |eol_2_reg_256                          |   9|          2|    1|          2|
    |eol_reg_162                            |   9|          2|    1|          2|
    |i_0_reg_151                            |   9|          2|    8|         16|
    |img_data_V_blk_n                       |   9|          2|    1|          2|
    |indvars_iv_reg_107                     |   9|          2|    9|         18|
    |p_Val2_s_reg_219                       |  15|          3|    8|         24|
    |p_pyrLB1_TDATA_blk_n                   |   9|          2|    1|          2|
    |val_0_reg_139                          |   9|          2|   17|         34|
    |val_assign_reg_184                     |   9|          2|   17|         34|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 338|         72|  122|        269|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |AXI_video_strm_V_data_V_0_payload_A  |   8|   0|    8|          0|
    |AXI_video_strm_V_data_V_0_payload_B  |   8|   0|    8|          0|
    |AXI_video_strm_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_dest_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_last_V_0_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_user_V_0_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_state      |   2|   0|    2|          0|
    |ap_CS_fsm                            |   8|   0|    8|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |axi_data_V_0_reg_129                 |   8|   0|    8|          0|
    |axi_data_V_1_reg_173                 |   8|   0|    8|          0|
    |axi_data_V_3_reg_244                 |   8|   0|    8|          0|
    |axi_last_V_0_reg_119                 |   1|   0|    1|          0|
    |axi_last_V_2_reg_206                 |   1|   0|    1|          0|
    |axi_last_V_3_reg_232                 |   1|   0|    1|          0|
    |eol_0_reg_194                        |   1|   0|    1|          0|
    |eol_2_reg_256                        |   1|   0|    1|          0|
    |eol_reg_162                          |   1|   0|    1|          0|
    |i_0_reg_151                          |   8|   0|    8|          0|
    |i_reg_363                            |   8|   0|    8|          0|
    |icmp_ln129_reg_373                   |   1|   0|    1|          0|
    |indvars_iv_reg_107                   |   9|   0|    9|          0|
    |p_Val2_s_reg_219                     |   8|   0|    8|          0|
    |sof_1_fu_78                          |   1|   0|    1|          0|
    |tmp_data_V_reg_339                   |   8|   0|    8|          0|
    |tmp_last_V_reg_347                   |   1|   0|    1|          0|
    |val_0_reg_139                        |  17|   0|   17|          0|
    |val_assign_reg_184                   |  17|   0|   17|          0|
    |val_reg_368                          |  17|   0|   17|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 170|   0|  170|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      AXIvideo2xfMat     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      AXIvideo2xfMat     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      AXIvideo2xfMat     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      AXIvideo2xfMat     | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |      AXIvideo2xfMat     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      AXIvideo2xfMat     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      AXIvideo2xfMat     | return value |
|p_pyrLB1_TDATA     |  in |    8|    axis    | AXI_video_strm_V_data_V |    pointer   |
|p_pyrLB1_TVALID    |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|p_pyrLB1_TREADY    | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|p_pyrLB1_TDEST     |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|p_pyrLB1_TKEEP     |  in |    1|    axis    | AXI_video_strm_V_keep_V |    pointer   |
|p_pyrLB1_TSTRB     |  in |    1|    axis    | AXI_video_strm_V_strb_V |    pointer   |
|p_pyrLB1_TUSER     |  in |    1|    axis    | AXI_video_strm_V_user_V |    pointer   |
|p_pyrLB1_TLAST     |  in |    1|    axis    | AXI_video_strm_V_last_V |    pointer   |
|p_pyrLB1_TID       |  in |    1|    axis    |  AXI_video_strm_V_id_V  |    pointer   |
|img_data_V_din     | out |    8|   ap_fifo  |        img_data_V       |    pointer   |
|img_data_V_full_n  |  in |    1|   ap_fifo  |        img_data_V       |    pointer   |
|img_data_V_write   | out |    1|   ap_fifo  |        img_data_V       |    pointer   |
+-------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 1, States = { 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 9 8 
9 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br label %loop_wait_for_start" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:119]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str12) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:121]   --->   Operation 13 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str12)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:121]   --->   Operation 14 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:122]   --->   Operation 15 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:123]   --->   Operation 16 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:124]   --->   Operation 17 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 0" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:124]   --->   Operation 18 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 3" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:124]   --->   Operation 19 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 4" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:124]   --->   Operation 20 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str12, i32 %tmp)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:126]   --->   Operation 21 'specregionend' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_user_V, label %.preheader1.preheader, label %loop_wait_for_start" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:121]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%sof_1 = alloca i1"   --->   Operation 23 'alloca' 'sof_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.76ns)   --->   "store i1 true, i1* %sof_1"   --->   Operation 24 'store' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader1"   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%indvars_iv = phi i9 [ %add_ln127, %loop_height_end ], [ -192, %.preheader1.preheader ]" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 26 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%axi_last_V_0 = phi i1 [ %axi_last_V_3, %loop_height_end ], [ %tmp_last_V, %.preheader1.preheader ]"   --->   Operation 27 'phi' 'axi_last_V_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%axi_data_V_0 = phi i8 [ %axi_data_V_3, %loop_height_end ], [ %tmp_data_V, %.preheader1.preheader ]"   --->   Operation 28 'phi' 'axi_data_V_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%val_0 = phi i17 [ %val, %loop_height_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 29 'phi' 'val_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ %i, %loop_height_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 30 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 240, i64 240, i64 240)"   --->   Operation 31 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.55ns)   --->   "%icmp_ln127 = icmp eq i8 %i_0, -16" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 32 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (1.91ns)   --->   "%i = add i8 %i_0, 1" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 33 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127, label %2, label %loop_height_begin" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 35 'specloopname' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 36 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (2.10ns)   --->   "%val = add i17 %val_0, 320" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:151]   --->   Operation 37 'add' 'val' <Predicate = (!icmp_ln127)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (1.76ns)   --->   "br label %0" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 38 'br' <Predicate = (!icmp_ln127)> <Delay = 1.76>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 39 'ret' <Predicate = (icmp_ln127)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.74>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%eol = phi i1 [ %axi_last_V_0, %loop_height_begin ], [ %axi_last_V_2, %loop_width_end ]" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:157]   --->   Operation 40 'phi' 'eol' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%axi_data_V_1 = phi i8 [ %axi_data_V_0, %loop_height_begin ], [ %p_Val2_s, %loop_width_end ]"   --->   Operation 41 'phi' 'axi_data_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%val_assign = phi i17 [ %val_0, %loop_height_begin ], [ %add_ln151, %loop_width_end ]" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:151]   --->   Operation 42 'phi' 'val_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%eol_0 = phi i1 [ false, %loop_height_begin ], [ %axi_last_V_2, %loop_width_end ]" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:137]   --->   Operation 43 'phi' 'eol_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 44 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i17 %val_assign to i9" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 45 'trunc' 'trunc_ln129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.66ns)   --->   "%icmp_ln129 = icmp eq i9 %trunc_ln129, %indvars_iv" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 46 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %.preheader.preheader, label %loop_width_begin" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%sof_1_load = load i1* %sof_1" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:132]   --->   Operation 48 'load' 'sof_1_load' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.97ns)   --->   "%or_ln132 = or i1 %sof_1_load, %eol_0" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:132]   --->   Operation 49 'or' 'or_ln132' <Predicate = (!icmp_ln129)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (1.76ns)   --->   "br i1 %or_ln132, label %loop_width_end, label %1" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:132]   --->   Operation 50 'br' <Predicate = (!icmp_ln129)> <Delay = 1.76>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_104 = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:137]   --->   Operation 51 'read' 'empty_104' <Predicate = (!icmp_ln129 & !or_ln132)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_104, 0" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:137]   --->   Operation 52 'extractvalue' 'tmp_data_V_7' <Predicate = (!icmp_ln129 & !or_ln132)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_last_V_7 = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_104, 4" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:137]   --->   Operation 53 'extractvalue' 'tmp_last_V_7' <Predicate = (!icmp_ln129 & !or_ln132)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.76ns)   --->   "br label %loop_width_end"   --->   Operation 54 'br' <Predicate = (!icmp_ln129 & !or_ln132)> <Delay = 1.76>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%axi_last_V_2 = phi i1 [ %tmp_last_V_7, %1 ], [ %eol, %loop_width_begin ]"   --->   Operation 55 'phi' 'axi_last_V_2' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i8 [ %tmp_data_V_7, %1 ], [ %axi_data_V_1, %loop_width_begin ]"   --->   Operation 56 'phi' 'p_Val2_s' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (2.10ns)   --->   "%add_ln151 = add i17 %val_assign, 1" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:151]   --->   Operation 57 'add' 'add_ln151' <Predicate = (!icmp_ln129)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (1.76ns)   --->   "store i1 false, i1* %sof_1" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 58 'store' <Predicate = (!icmp_ln129)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 59 'specloopname' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 60 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:131]   --->   Operation 61 'specpipeline' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_V, i8 %p_Val2_s)" [D:/Data/fpga/xfopencv-master/include\common/xf_structs.h:650->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:51->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:61->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:150]   --->   Operation 62 'write' <Predicate = (!icmp_ln129)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp_1)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:152]   --->   Operation 63 'specregionend' 'empty_105' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br label %0" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:129]   --->   Operation 64 'br' <Predicate = (!icmp_ln129)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.76>
ST_7 : Operation 65 [1/1] (1.76ns)   --->   "br label %.preheader" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:153]   --->   Operation 65 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%axi_last_V_3 = phi i1 [ %tmp_last_V_8, %loop_wait_for_eol ], [ %eol, %.preheader.preheader ]"   --->   Operation 66 'phi' 'axi_last_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%axi_data_V_3 = phi i8 [ %tmp_data_V_8, %loop_wait_for_eol ], [ %axi_data_V_1, %.preheader.preheader ]"   --->   Operation 67 'phi' 'axi_data_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%eol_2 = phi i1 [ %tmp_last_V_8, %loop_wait_for_eol ], [ %eol_0, %.preheader.preheader ]"   --->   Operation 68 'phi' 'eol_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %eol_2, label %loop_height_end, label %loop_wait_for_eol" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:153]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str13) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:153]   --->   Operation 70 'specloopname' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str13)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:153]   --->   Operation 71 'specregionbegin' 'tmp_2' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:154]   --->   Operation 72 'specpipeline' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:155]   --->   Operation 73 'speclooptripcount' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%empty_106 = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:157]   --->   Operation 74 'read' 'empty_106' <Predicate = (!eol_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_106, 0" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:157]   --->   Operation 75 'extractvalue' 'tmp_data_V_8' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_last_V_8 = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_106, 4" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:157]   --->   Operation 76 'extractvalue' 'tmp_last_V_8' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str13, i32 %tmp_2)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:160]   --->   Operation 77 'specregionend' 'empty_107' <Predicate = (!eol_2)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "br label %.preheader" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:160]   --->   Operation 78 'br' <Predicate = (!eol_2)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 1.82>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_s)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:161]   --->   Operation 79 'specregionend' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (1.82ns)   --->   "%add_ln127 = add i9 %indvars_iv, -192" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 80 'add' 'add_ln127' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "br label %.preheader1" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:127]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ img_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
br_ln119                (br               ) [ 0000000000]
specloopname_ln121      (specloopname     ) [ 0000000000]
tmp                     (specregionbegin  ) [ 0000000000]
specpipeline_ln122      (specpipeline     ) [ 0000000000]
speclooptripcount_ln123 (speclooptripcount) [ 0000000000]
empty                   (read             ) [ 0000000000]
tmp_data_V              (extractvalue     ) [ 0001111111]
tmp_user_V              (extractvalue     ) [ 0010000000]
tmp_last_V              (extractvalue     ) [ 0001111111]
empty_103               (specregionend    ) [ 0000000000]
br_ln121                (br               ) [ 0000000000]
sof_1                   (alloca           ) [ 0001111111]
store_ln0               (store            ) [ 0000000000]
br_ln0                  (br               ) [ 0001111111]
indvars_iv              (phi              ) [ 0000111111]
axi_last_V_0            (phi              ) [ 0000111000]
axi_data_V_0            (phi              ) [ 0000111000]
val_0                   (phi              ) [ 0000111000]
i_0                     (phi              ) [ 0000100000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000]
icmp_ln127              (icmp             ) [ 0000111111]
i                       (add              ) [ 0001111111]
br_ln127                (br               ) [ 0000000000]
specloopname_ln127      (specloopname     ) [ 0000000000]
tmp_s                   (specregionbegin  ) [ 0000011111]
val                     (add              ) [ 0001111111]
br_ln129                (br               ) [ 0000111111]
ret_ln0                 (ret              ) [ 0000000000]
eol                     (phi              ) [ 0000010110]
axi_data_V_1            (phi              ) [ 0000010110]
val_assign              (phi              ) [ 0000010000]
eol_0                   (phi              ) [ 0000010110]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000]
trunc_ln129             (trunc            ) [ 0000000000]
icmp_ln129              (icmp             ) [ 0000111111]
br_ln129                (br               ) [ 0000000000]
sof_1_load              (load             ) [ 0000000000]
or_ln132                (or               ) [ 0000111111]
br_ln132                (br               ) [ 0000000000]
empty_104               (read             ) [ 0000000000]
tmp_data_V_7            (extractvalue     ) [ 0000000000]
tmp_last_V_7            (extractvalue     ) [ 0000000000]
br_ln0                  (br               ) [ 0000000000]
axi_last_V_2            (phi              ) [ 0000111111]
p_Val2_s                (phi              ) [ 0000111111]
add_ln151               (add              ) [ 0000111111]
store_ln129             (store            ) [ 0000000000]
specloopname_ln129      (specloopname     ) [ 0000000000]
tmp_1                   (specregionbegin  ) [ 0000000000]
specpipeline_ln131      (specpipeline     ) [ 0000000000]
write_ln650             (write            ) [ 0000000000]
empty_105               (specregionend    ) [ 0000000000]
br_ln129                (br               ) [ 0000111111]
br_ln153                (br               ) [ 0000111111]
axi_last_V_3            (phi              ) [ 0001100011]
axi_data_V_3            (phi              ) [ 0001100011]
eol_2                   (phi              ) [ 0000000010]
br_ln153                (br               ) [ 0000000000]
specloopname_ln153      (specloopname     ) [ 0000000000]
tmp_2                   (specregionbegin  ) [ 0000000000]
specpipeline_ln154      (specpipeline     ) [ 0000000000]
speclooptripcount_ln155 (speclooptripcount) [ 0000000000]
empty_106               (read             ) [ 0000000000]
tmp_data_V_8            (extractvalue     ) [ 0000111111]
tmp_last_V_8            (extractvalue     ) [ 0000111111]
empty_107               (specregionend    ) [ 0000000000]
br_ln160                (br               ) [ 0000111111]
empty_108               (specregionend    ) [ 0000000000]
add_ln127               (add              ) [ 0001111111]
br_ln127                (br               ) [ 0001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="sof_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sof_1/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="14" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="0" index="3" bw="1" slack="0"/>
<pin id="87" dir="0" index="4" bw="1" slack="0"/>
<pin id="88" dir="0" index="5" bw="1" slack="0"/>
<pin id="89" dir="0" index="6" bw="1" slack="0"/>
<pin id="90" dir="0" index="7" bw="1" slack="0"/>
<pin id="91" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_104/5 empty_106/8 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln650_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="1"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln650/6 "/>
</bind>
</comp>

<comp id="107" class="1005" name="indvars_iv_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="1"/>
<pin id="109" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="indvars_iv_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="9" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="9" slack="1"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/4 "/>
</bind>
</comp>

<comp id="119" class="1005" name="axi_last_V_0_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_0 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="axi_last_V_0_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="1" slack="2"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_0/4 "/>
</bind>
</comp>

<comp id="129" class="1005" name="axi_data_V_0_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="1"/>
<pin id="131" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_0 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="axi_data_V_0_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="8" slack="2"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_0/4 "/>
</bind>
</comp>

<comp id="139" class="1005" name="val_0_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="17" slack="1"/>
<pin id="141" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="val_0 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="val_0_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="17" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_0/4 "/>
</bind>
</comp>

<comp id="151" class="1005" name="i_0_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="1"/>
<pin id="153" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_0_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="162" class="1005" name="eol_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="2"/>
<pin id="164" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="eol_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol/5 "/>
</bind>
</comp>

<comp id="173" class="1005" name="axi_data_V_1_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="2"/>
<pin id="175" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="axi_data_V_1 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="axi_data_V_1_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_1/5 "/>
</bind>
</comp>

<comp id="184" class="1005" name="val_assign_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="186" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="val_assign_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="17" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="17" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/5 "/>
</bind>
</comp>

<comp id="194" class="1005" name="eol_0_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol_0 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="eol_0_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_0/5 "/>
</bind>
</comp>

<comp id="206" class="1005" name="axi_last_V_2_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V_2 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="axi_last_V_2_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_2/5 "/>
</bind>
</comp>

<comp id="219" class="1005" name="p_Val2_s_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_Val2_s_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="232" class="1005" name="axi_last_V_3_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_3 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="axi_last_V_3_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="2"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_3/8 "/>
</bind>
</comp>

<comp id="244" class="1005" name="axi_data_V_3_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="1"/>
<pin id="246" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_3 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="axi_data_V_3_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="8" slack="2"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_3/8 "/>
</bind>
</comp>

<comp id="256" class="1005" name="eol_2_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol_2 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="eol_2_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="1" slack="2"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_2/8 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="14" slack="0"/>
<pin id="268" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_7/5 tmp_data_V_8/8 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="14" slack="0"/>
<pin id="273" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_7/5 tmp_last_V_8/8 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_user_V_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="14" slack="0"/>
<pin id="278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln0_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln127_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="i_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="val_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="17" slack="0"/>
<pin id="299" dir="0" index="1" bw="10" slack="0"/>
<pin id="300" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="val/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln129_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="17" slack="0"/>
<pin id="305" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln129/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln129_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="0"/>
<pin id="309" dir="0" index="1" bw="9" slack="1"/>
<pin id="310" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sof_1_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="2"/>
<pin id="315" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sof_1_load/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="or_ln132_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln132/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln151_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="17" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln129_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="2"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln127_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="4"/>
<pin id="335" dir="0" index="1" bw="9" slack="0"/>
<pin id="336" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127/9 "/>
</bind>
</comp>

<comp id="339" class="1005" name="tmp_data_V_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="2"/>
<pin id="341" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="347" class="1005" name="tmp_last_V_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="2"/>
<pin id="349" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="352" class="1005" name="sof_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="sof_1 "/>
</bind>
</comp>

<comp id="359" class="1005" name="icmp_ln127_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln127 "/>
</bind>
</comp>

<comp id="363" class="1005" name="i_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="368" class="1005" name="val_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="17" slack="0"/>
<pin id="370" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="373" class="1005" name="icmp_ln129_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln129 "/>
</bind>
</comp>

<comp id="377" class="1005" name="or_ln132_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln132 "/>
</bind>
</comp>

<comp id="381" class="1005" name="add_ln151_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="17" slack="0"/>
<pin id="383" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln151 "/>
</bind>
</comp>

<comp id="386" class="1005" name="tmp_data_V_8_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_V_8 "/>
</bind>
</comp>

<comp id="391" class="1005" name="tmp_last_V_8_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V_8 "/>
</bind>
</comp>

<comp id="397" class="1005" name="add_ln127_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="1"/>
<pin id="399" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln127 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="92"><net_src comp="44" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="82" pin=5"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="82" pin=6"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="82" pin=7"/></net>

<net id="105"><net_src comp="74" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="50" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="118"><net_src comp="111" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="128"><net_src comp="122" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="138"><net_src comp="132" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="142"><net_src comp="52" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="150"><net_src comp="143" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="154"><net_src comp="54" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="171"><net_src comp="119" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="182"><net_src comp="129" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="193"><net_src comp="139" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="66" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="198" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="209"><net_src comp="206" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="217"><net_src comp="165" pin="4"/><net_sink comp="211" pin=2"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="222"><net_src comp="219" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="230"><net_src comp="176" pin="4"/><net_sink comp="224" pin=2"/></net>

<net id="231"><net_src comp="224" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="235"><net_src comp="232" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="242"><net_src comp="162" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="247"><net_src comp="244" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="254"><net_src comp="173" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="255"><net_src comp="248" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="265"><net_src comp="194" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="269"><net_src comp="82" pin="8"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="274"><net_src comp="82" pin="8"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="279"><net_src comp="82" pin="8"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="48" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="155" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="58" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="155" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="60" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="143" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="64" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="187" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="107" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="198" pin="4"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="187" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="70" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="66" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="107" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="50" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="266" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="350"><net_src comp="271" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="355"><net_src comp="78" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="362"><net_src comp="285" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="291" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="371"><net_src comp="297" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="376"><net_src comp="307" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="316" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="322" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="389"><net_src comp="266" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="394"><net_src comp="271" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="400"><net_src comp="333" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="111" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AXI_video_strm_V_data_V | {}
	Port: AXI_video_strm_V_keep_V | {}
	Port: AXI_video_strm_V_strb_V | {}
	Port: AXI_video_strm_V_user_V | {}
	Port: AXI_video_strm_V_last_V | {}
	Port: AXI_video_strm_V_id_V | {}
	Port: AXI_video_strm_V_dest_V | {}
	Port: img_data_V | {6 }
 - Input state : 
	Port: AXIvideo2xfMat : AXI_video_strm_V_data_V | {2 5 8 }
	Port: AXIvideo2xfMat : AXI_video_strm_V_keep_V | {2 5 8 }
	Port: AXIvideo2xfMat : AXI_video_strm_V_strb_V | {2 5 8 }
	Port: AXIvideo2xfMat : AXI_video_strm_V_user_V | {2 5 8 }
	Port: AXIvideo2xfMat : AXI_video_strm_V_last_V | {2 5 8 }
	Port: AXIvideo2xfMat : AXI_video_strm_V_id_V | {2 5 8 }
	Port: AXIvideo2xfMat : AXI_video_strm_V_dest_V | {2 5 8 }
  - Chain level:
	State 1
	State 2
		empty_103 : 1
		br_ln121 : 1
	State 3
		store_ln0 : 1
	State 4
		icmp_ln127 : 1
		i : 1
		br_ln127 : 2
		val : 1
	State 5
		trunc_ln129 : 1
		icmp_ln129 : 2
		br_ln129 : 3
		or_ln132 : 1
		br_ln132 : 1
		axi_last_V_2 : 2
		p_Val2_s : 2
		add_ln151 : 1
	State 6
		empty_105 : 1
	State 7
	State 8
		br_ln153 : 1
		empty_107 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |         i_fu_291         |    0    |    15   |
|    add   |        val_fu_297        |    0    |    24   |
|          |     add_ln151_fu_322     |    0    |    24   |
|          |     add_ln127_fu_333     |    0    |    15   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln127_fu_285    |    0    |    11   |
|          |     icmp_ln129_fu_307    |    0    |    13   |
|----------|--------------------------|---------|---------|
|    or    |      or_ln132_fu_316     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |      grp_read_fu_82      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln650_write_fu_100 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        grp_fu_266        |    0    |    0    |
|extractvalue|        grp_fu_271        |    0    |    0    |
|          |     tmp_user_V_fu_276    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln129_fu_303    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   104   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln127_reg_397 |    9   |
|  add_ln151_reg_381 |   17   |
|axi_data_V_0_reg_129|    8   |
|axi_data_V_1_reg_173|    8   |
|axi_data_V_3_reg_244|    8   |
|axi_last_V_0_reg_119|    1   |
|axi_last_V_2_reg_206|    1   |
|axi_last_V_3_reg_232|    1   |
|    eol_0_reg_194   |    1   |
|    eol_2_reg_256   |    1   |
|     eol_reg_162    |    1   |
|     i_0_reg_151    |    8   |
|      i_reg_363     |    8   |
| icmp_ln127_reg_359 |    1   |
| icmp_ln129_reg_373 |    1   |
| indvars_iv_reg_107 |    9   |
|  or_ln132_reg_377  |    1   |
|  p_Val2_s_reg_219  |    8   |
|    sof_1_reg_352   |    1   |
|tmp_data_V_8_reg_386|    8   |
| tmp_data_V_reg_339 |    8   |
|tmp_last_V_8_reg_391|    1   |
| tmp_last_V_reg_347 |    1   |
|    val_0_reg_139   |   17   |
| val_assign_reg_184 |   17   |
|     val_reg_368    |   17   |
+--------------------+--------+
|        Total       |   162  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| indvars_iv_reg_107 |  p0  |   2  |   9  |   18   ||    9    |
|    val_0_reg_139   |  p0  |   2  |  17  |   34   ||    9    |
|    eol_0_reg_194   |  p0  |   2  |   1  |    2   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   54   ||  5.307  ||    27   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   104  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   162  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   162  |   131  |
+-----------+--------+--------+--------+
