.. tags: Xilinx, AXI4-Stream Video, VDMA, VHDL


AXI4-Stream to Video Out
========================

.. figure:: dia/axi-vdma-video-output-pipeline.svg

    Video output pipeline employing single VDMA instance with only read channel, write channel is disabled
