instr_mem.v,verilog,xil_defaultlib,../../../../lab_7.gen/sources_1/ip/instr_mem/sim/instr_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
