Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr  7 22:16:52 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (54)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (54)
--------------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.245        0.000                      0                 1547        0.022        0.000                      0                 1547       54.305        0.000                       0                   570  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               8.245        0.000                      0                 1543        0.022        0.000                      0                 1543       54.305        0.000                       0                   570  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.370        0.000                      0                    4        0.943        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        8.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.245ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.995ns  (logic 60.220ns (59.042%)  route 41.775ns (40.958%))
  Logic Levels:           320  (CARRY4=287 LUT2=1 LUT3=23 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=119, routed)         2.450     8.054    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X43Y5          LUT5 (Prop_lut5_I2_O)        0.152     8.206 f  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.307     8.513    sm/ram_reg_i_153_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I4_O)        0.332     8.845 r  sm/ram_reg_i_124/O
                         net (fo=32, routed)          1.284    10.129    L_reg/M_sm_ra2[1]
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.124    10.253 r  L_reg/ram_reg_i_99/O
                         net (fo=5, routed)           0.750    11.003    sm/M_sm_rd2[0]
    SLICE_X44Y8          LUT5 (Prop_lut5_I4_O)        0.124    11.127 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=118, routed)         1.382    12.509    sm/M_alum_b[0]
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.633 r  sm/D_registers_q[7][31]_i_161/O
                         net (fo=1, routed)           0.000    12.633    alum/S[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.165 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.165    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.279    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.009    13.402    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.516    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.630 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.630    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.744 r  alum/D_registers_q_reg[7][31]_i_127/CO[3]
                         net (fo=1, routed)           0.000    13.744    alum/D_registers_q_reg[7][31]_i_127_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.858 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.858    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.243 r  alum/D_registers_q_reg[7][31]_i_73/CO[0]
                         net (fo=36, routed)          0.929    15.172    alum/temp_out0[31]
    SLICE_X42Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.016 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.016    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.133 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.133    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.250 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.009    16.259    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.376 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.376    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.493 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.493    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.610 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    16.610    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.727 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.727    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.844 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.844    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.001 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.029    18.030    alum/temp_out0[30]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    18.362 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.362    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.912 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.912    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.026    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.009    19.149    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.263 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.263    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.377 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.377    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.491    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.605    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.719    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.876 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.010    20.886    alum/temp_out0[29]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.215 r  alum/D_registers_q[7][28]_i_67/O
                         net (fo=1, routed)           0.000    21.215    alum/D_registers_q[7][28]_i_67_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.765 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.765    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.879 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.879    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.993 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.993    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.107 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.009    22.116    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.230 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.230    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.344 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.344    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.458 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.458    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.572 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.572    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.729 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.031    23.761    alum/temp_out0[28]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.090 r  alum/D_registers_q[7][27]_i_85/O
                         net (fo=1, routed)           0.000    24.090    alum/D_registers_q[7][27]_i_85_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.640 r  alum/D_registers_q_reg[7][27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.640    alum/D_registers_q_reg[7][27]_i_78_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.754 r  alum/D_registers_q_reg[7][27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    24.754    alum/D_registers_q_reg[7][27]_i_73_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.868 r  alum/D_registers_q_reg[7][27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.868    alum/D_registers_q_reg[7][27]_i_68_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.982 r  alum/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.982    alum/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.096 r  alum/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.009    25.105    alum/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.219 r  alum/D_registers_q_reg[7][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    25.219    alum/D_registers_q_reg[7][27]_i_53_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.333 r  alum/D_registers_q_reg[7][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    25.333    alum/D_registers_q_reg[7][27]_i_48_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.447 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.447    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.604 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.190    26.793    alum/temp_out0[27]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.122 r  alum/D_registers_q[7][26]_i_69/O
                         net (fo=1, routed)           0.000    27.122    alum/D_registers_q[7][26]_i_69_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.672 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    27.672    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.786 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.786    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.900 r  alum/D_registers_q_reg[7][26]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.900    alum/D_registers_q_reg[7][26]_i_51_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.014 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.128 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.128    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.242 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    28.251    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.365 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.365    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.522 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          0.854    29.376    alum/temp_out0[26]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    29.705 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    29.705    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.255 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.255    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.369 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.369    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.483 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.483    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.597 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.597    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.711 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.711    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.825 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.009    30.834    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.948 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.948    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.062 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.062    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.219 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.034    32.253    alum/temp_out0[25]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.582 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    32.582    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.115 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.115    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.232 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.232    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.349 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.349    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.466 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.466    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.583 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.583    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.700 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.009    33.709    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.826 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.943 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.943    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.100 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.941    35.041    alum/temp_out0[24]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    35.373 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    35.373    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.923 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.923    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.037 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.037    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.151 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.151    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.265 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.265    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.379 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.379    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.493 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.009    36.502    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.616 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.616    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.730 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.730    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.887 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.926    37.813    alum/temp_out0[23]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.142 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    38.142    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.692 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    38.692    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.806 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    38.806    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.920 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    38.920    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.034 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.034    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.148 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.148    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.262 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.009    39.271    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.385 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.385    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.499 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.499    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.656 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.986    40.642    alum/temp_out0[22]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    40.971 r  alum/D_registers_q[7][21]_i_68/O
                         net (fo=1, routed)           0.000    40.971    alum/D_registers_q[7][21]_i_68_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.504 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.504    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.621 r  alum/D_registers_q_reg[7][21]_i_56/CO[3]
                         net (fo=1, routed)           0.000    41.621    alum/D_registers_q_reg[7][21]_i_56_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.738 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    41.738    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.855 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.855    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.972 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.972    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.089 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.009    42.098    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.215 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    42.215    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.332 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.332    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.489 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.097    43.586    alum/temp_out0[21]
    SLICE_X38Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    44.389 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.389    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.506 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    44.506    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.623 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    44.623    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.740 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.740    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.857 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.857    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.974 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    44.983    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.100 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.100    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.217 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.217    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.374 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.962    46.336    alum/temp_out0[20]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    46.668 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.668    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.218 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.218    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.332 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.332    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.446 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.446    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.560 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.560    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.674 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.674    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.788 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    47.797    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.911 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.911    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.025 r  alum/D_registers_q_reg[7][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.025    alum/D_registers_q_reg[7][19]_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.182 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          0.989    49.171    alum/temp_out0[19]
    SLICE_X44Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.956 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    49.956    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.070 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.070    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.184 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.009    50.193    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.307 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.307    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.421 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.421    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.535 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.535    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.649 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    50.649    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.763 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.763    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.920 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.972    51.892    alum/temp_out0[18]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.221 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.221    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.771 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    52.771    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.885 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    52.885    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.999 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.009    53.008    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.122 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.122    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.236 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.350    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.464 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.464    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.578 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.578    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.735 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.107    54.842    alum/temp_out0[17]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    55.171 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.171    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.721 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.721    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.835 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    55.835    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.949 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    55.949    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.063 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.009    56.072    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.186 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.186    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.300 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.300    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.414 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.414    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.528 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.528    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.685 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.169    57.853    alum/temp_out0[16]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.329    58.182 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    58.182    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.732 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.732    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.846 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.846    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.960 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.960    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.074 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.009    59.083    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.197 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.197    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.311 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.311    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.425 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.425    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.539 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.539    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.696 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.944    60.640    alum/temp_out0[15]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    60.969 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    60.969    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.519 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    61.519    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.633 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.633    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.747 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    61.747    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.861 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.009    61.870    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.984 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.984    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.098 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.098    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.212 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.212    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.326 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.326    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.483 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          1.123    63.607    alum/temp_out0[14]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    63.936 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.936    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.486 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.486    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.600 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.600    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.714 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.714    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.828 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.828    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.942 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.942    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.056 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.056    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.170 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.009    65.179    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.293    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.450 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.140    66.589    alum/temp_out0[13]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.918 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.918    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.451 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.451    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.568 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    67.568    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.685 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.685    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.802 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.802    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.919 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.919    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.036 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    68.036    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.153 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.153    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.270 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.279    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.436 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          0.965    69.401    alum/temp_out0[12]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.332    69.733 r  alum/D_registers_q[7][11]_i_64/O
                         net (fo=1, routed)           0.000    69.733    alum/D_registers_q[7][11]_i_64_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.266 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    70.266    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.383 r  alum/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    70.383    alum/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.500 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.500    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.617 r  alum/D_registers_q_reg[7][11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.617    alum/D_registers_q_reg[7][11]_i_42_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.734 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.734    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.851 r  alum/D_registers_q_reg[7][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.851    alum/D_registers_q_reg[7][11]_i_25_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.968 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.968    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.085 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.009    71.094    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.251 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.053    72.304    alum/temp_out0[11]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    72.636 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    72.636    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.186 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.186    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.300 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    73.300    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.414 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    73.414    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.528 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.528    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.642 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.642    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.756 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.756    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.870 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.870    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.984 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.984    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.141 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.146    75.287    alum/temp_out0[10]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.087 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.204 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    76.204    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.321 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.321    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.438 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.555 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.555    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.672 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.672    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.789 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.789    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.906 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.906    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.063 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          1.121    78.183    alum/temp_out0[9]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    78.986 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.986    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.103 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    79.103    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.220 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.220    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.337 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.337    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.454 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.454    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.571 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    79.571    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.688 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.688    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.805 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.805    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.962 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.981    80.943    alum/temp_out0[8]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.332    81.275 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.275    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.825 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.825    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.939 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.939    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.053 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.053    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.167 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.167    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.281 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.281    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.395 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.395    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.509 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.509    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.623 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.623    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.780 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          0.945    83.725    alum/temp_out0[7]
    SLICE_X44Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.510 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.510    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.624 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.624    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.738 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.738    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.852 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.852    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.966 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.966    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.080 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.080    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.194 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.194    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.308 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    85.308    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.465 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.951    86.416    alum/temp_out0[6]
    SLICE_X43Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.745 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.295 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.295    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.409 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.409    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.523 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.523    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.637 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.751 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.751    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.865 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.865    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.979 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.979    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.093 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.093    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.250 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.919    89.169    alum/temp_out0[5]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    89.498 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.498    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.031 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.031    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.148 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.148    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.265 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.265    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.382 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.382    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.499 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.499    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.616 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.616    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.733 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.733    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.850 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.850    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.007 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.993    92.000    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.332    92.332 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.332    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.882 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.882    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.996 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.996    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.110 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.110    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.224 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.224    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.338 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.338    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.452 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.452    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.566 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.566    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.680 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.680    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.837 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.988    94.824    alum/temp_out0[3]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.609 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.609    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.723 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.723    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.837 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.837    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.951 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.951    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.065 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.065    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.179 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.179    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.293 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.293    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.407 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.407    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.564 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.963    97.527    alum/temp_out0[2]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.312 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.312    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.426 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.426    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.540 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.540    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.654 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.654    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.768 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.768    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.882 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.882    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.996 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.110 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.110    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.267 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.862   100.129    alum/temp_out0[1]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329   100.458 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.458    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.008 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.008    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.122 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.122    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.236 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.236    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.350 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.350    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.464 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.464    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.578 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.578    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.692 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.692    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.806 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.806    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.963 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.919   102.882    sm/temp_out0[0]
    SLICE_X50Y16         LUT5 (Prop_lut5_I4_O)        0.329   103.211 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.466   103.677    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X50Y16         LUT4 (Prop_lut4_I0_O)        0.124   103.801 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.303   104.104    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.124   104.228 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.177   105.404    sm/M_alum_out[0]
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.150   105.554 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.640   106.194    sm/brams/override_address[0]
    SLICE_X48Y3          LUT4 (Prop_lut4_I2_O)        0.357   106.551 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.590   107.142    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.388    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.388    
                         arrival time                        -107.142    
  -------------------------------------------------------------------
                         slack                                  8.245    

Slack (MET) :             8.290ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.158ns  (logic 60.195ns (58.923%)  route 41.963ns (41.076%))
  Logic Levels:           320  (CARRY4=287 LUT2=1 LUT3=23 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=119, routed)         2.450     8.054    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X43Y5          LUT5 (Prop_lut5_I2_O)        0.152     8.206 f  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.307     8.513    sm/ram_reg_i_153_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I4_O)        0.332     8.845 r  sm/ram_reg_i_124/O
                         net (fo=32, routed)          1.284    10.129    L_reg/M_sm_ra2[1]
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.124    10.253 r  L_reg/ram_reg_i_99/O
                         net (fo=5, routed)           0.750    11.003    sm/M_sm_rd2[0]
    SLICE_X44Y8          LUT5 (Prop_lut5_I4_O)        0.124    11.127 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=118, routed)         1.382    12.509    sm/M_alum_b[0]
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.633 r  sm/D_registers_q[7][31]_i_161/O
                         net (fo=1, routed)           0.000    12.633    alum/S[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.165 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.165    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.279    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.009    13.402    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.516    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.630 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.630    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.744 r  alum/D_registers_q_reg[7][31]_i_127/CO[3]
                         net (fo=1, routed)           0.000    13.744    alum/D_registers_q_reg[7][31]_i_127_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.858 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.858    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.243 r  alum/D_registers_q_reg[7][31]_i_73/CO[0]
                         net (fo=36, routed)          0.929    15.172    alum/temp_out0[31]
    SLICE_X42Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.016 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.016    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.133 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.133    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.250 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.009    16.259    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.376 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.376    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.493 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.493    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.610 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    16.610    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.727 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.727    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.844 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.844    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.001 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.029    18.030    alum/temp_out0[30]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    18.362 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.362    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.912 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.912    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.026    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.009    19.149    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.263 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.263    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.377 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.377    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.491    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.605    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.719    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.876 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.010    20.886    alum/temp_out0[29]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.215 r  alum/D_registers_q[7][28]_i_67/O
                         net (fo=1, routed)           0.000    21.215    alum/D_registers_q[7][28]_i_67_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.765 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.765    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.879 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.879    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.993 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.993    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.107 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.009    22.116    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.230 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.230    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.344 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.344    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.458 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.458    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.572 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.572    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.729 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.031    23.761    alum/temp_out0[28]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.090 r  alum/D_registers_q[7][27]_i_85/O
                         net (fo=1, routed)           0.000    24.090    alum/D_registers_q[7][27]_i_85_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.640 r  alum/D_registers_q_reg[7][27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.640    alum/D_registers_q_reg[7][27]_i_78_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.754 r  alum/D_registers_q_reg[7][27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    24.754    alum/D_registers_q_reg[7][27]_i_73_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.868 r  alum/D_registers_q_reg[7][27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.868    alum/D_registers_q_reg[7][27]_i_68_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.982 r  alum/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.982    alum/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.096 r  alum/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.009    25.105    alum/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.219 r  alum/D_registers_q_reg[7][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    25.219    alum/D_registers_q_reg[7][27]_i_53_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.333 r  alum/D_registers_q_reg[7][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    25.333    alum/D_registers_q_reg[7][27]_i_48_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.447 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.447    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.604 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.190    26.793    alum/temp_out0[27]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.122 r  alum/D_registers_q[7][26]_i_69/O
                         net (fo=1, routed)           0.000    27.122    alum/D_registers_q[7][26]_i_69_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.672 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    27.672    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.786 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.786    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.900 r  alum/D_registers_q_reg[7][26]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.900    alum/D_registers_q_reg[7][26]_i_51_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.014 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.128 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.128    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.242 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    28.251    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.365 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.365    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.522 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          0.854    29.376    alum/temp_out0[26]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    29.705 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    29.705    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.255 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.255    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.369 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.369    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.483 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.483    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.597 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.597    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.711 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.711    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.825 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.009    30.834    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.948 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.948    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.062 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.062    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.219 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.034    32.253    alum/temp_out0[25]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.582 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    32.582    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.115 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.115    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.232 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.232    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.349 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.349    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.466 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.466    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.583 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.583    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.700 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.009    33.709    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.826 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.943 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.943    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.100 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.941    35.041    alum/temp_out0[24]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    35.373 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    35.373    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.923 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.923    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.037 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.037    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.151 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.151    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.265 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.265    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.379 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.379    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.493 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.009    36.502    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.616 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.616    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.730 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.730    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.887 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.926    37.813    alum/temp_out0[23]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.142 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    38.142    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.692 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    38.692    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.806 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    38.806    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.920 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    38.920    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.034 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.034    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.148 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.148    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.262 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.009    39.271    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.385 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.385    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.499 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.499    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.656 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.986    40.642    alum/temp_out0[22]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    40.971 r  alum/D_registers_q[7][21]_i_68/O
                         net (fo=1, routed)           0.000    40.971    alum/D_registers_q[7][21]_i_68_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.504 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.504    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.621 r  alum/D_registers_q_reg[7][21]_i_56/CO[3]
                         net (fo=1, routed)           0.000    41.621    alum/D_registers_q_reg[7][21]_i_56_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.738 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    41.738    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.855 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.855    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.972 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.972    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.089 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.009    42.098    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.215 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    42.215    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.332 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.332    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.489 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.097    43.586    alum/temp_out0[21]
    SLICE_X38Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    44.389 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.389    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.506 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    44.506    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.623 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    44.623    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.740 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.740    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.857 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.857    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.974 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    44.983    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.100 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.100    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.217 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.217    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.374 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.962    46.336    alum/temp_out0[20]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    46.668 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.668    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.218 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.218    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.332 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.332    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.446 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.446    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.560 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.560    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.674 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.674    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.788 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    47.797    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.911 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.911    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.025 r  alum/D_registers_q_reg[7][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.025    alum/D_registers_q_reg[7][19]_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.182 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          0.989    49.171    alum/temp_out0[19]
    SLICE_X44Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.956 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    49.956    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.070 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.070    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.184 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.009    50.193    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.307 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.307    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.421 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.421    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.535 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.535    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.649 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    50.649    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.763 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.763    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.920 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.972    51.892    alum/temp_out0[18]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.221 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.221    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.771 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    52.771    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.885 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    52.885    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.999 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.009    53.008    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.122 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.122    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.236 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.350    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.464 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.464    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.578 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.578    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.735 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.107    54.842    alum/temp_out0[17]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    55.171 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.171    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.721 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.721    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.835 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    55.835    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.949 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    55.949    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.063 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.009    56.072    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.186 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.186    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.300 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.300    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.414 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.414    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.528 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.528    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.685 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.169    57.853    alum/temp_out0[16]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.329    58.182 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    58.182    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.732 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.732    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.846 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.846    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.960 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.960    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.074 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.009    59.083    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.197 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.197    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.311 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.311    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.425 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.425    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.539 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.539    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.696 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.944    60.640    alum/temp_out0[15]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    60.969 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    60.969    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.519 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    61.519    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.633 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.633    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.747 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    61.747    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.861 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.009    61.870    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.984 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.984    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.098 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.098    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.212 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.212    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.326 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.326    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.483 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          1.123    63.607    alum/temp_out0[14]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    63.936 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.936    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.486 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.486    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.600 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.600    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.714 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.714    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.828 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.828    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.942 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.942    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.056 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.056    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.170 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.009    65.179    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.293    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.450 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.140    66.589    alum/temp_out0[13]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.918 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.918    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.451 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.451    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.568 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    67.568    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.685 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.685    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.802 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.802    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.919 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.919    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.036 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    68.036    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.153 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.153    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.270 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.279    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.436 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          0.965    69.401    alum/temp_out0[12]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.332    69.733 r  alum/D_registers_q[7][11]_i_64/O
                         net (fo=1, routed)           0.000    69.733    alum/D_registers_q[7][11]_i_64_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.266 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    70.266    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.383 r  alum/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    70.383    alum/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.500 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.500    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.617 r  alum/D_registers_q_reg[7][11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.617    alum/D_registers_q_reg[7][11]_i_42_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.734 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.734    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.851 r  alum/D_registers_q_reg[7][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.851    alum/D_registers_q_reg[7][11]_i_25_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.968 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.968    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.085 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.009    71.094    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.251 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.053    72.304    alum/temp_out0[11]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    72.636 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    72.636    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.186 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.186    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.300 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    73.300    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.414 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    73.414    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.528 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.528    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.642 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.642    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.756 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.756    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.870 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.870    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.984 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.984    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.141 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.146    75.287    alum/temp_out0[10]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.087 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.204 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    76.204    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.321 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.321    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.438 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.555 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.555    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.672 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.672    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.789 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.789    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.906 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.906    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.063 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          1.121    78.183    alum/temp_out0[9]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    78.986 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.986    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.103 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    79.103    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.220 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.220    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.337 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.337    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.454 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.454    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.571 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    79.571    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.688 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.688    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.805 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.805    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.962 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.981    80.943    alum/temp_out0[8]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.332    81.275 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.275    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.825 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.825    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.939 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.939    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.053 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.053    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.167 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.167    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.281 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.281    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.395 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.395    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.509 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.509    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.623 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.623    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.780 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          0.945    83.725    alum/temp_out0[7]
    SLICE_X44Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.510 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.510    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.624 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.624    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.738 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.738    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.852 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.852    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.966 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.966    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.080 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.080    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.194 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.194    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.308 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    85.308    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.465 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.951    86.416    alum/temp_out0[6]
    SLICE_X43Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.745 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.295 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.295    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.409 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.409    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.523 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.523    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.637 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.751 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.751    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.865 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.865    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.979 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.979    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.093 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.093    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.250 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.919    89.169    alum/temp_out0[5]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    89.498 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.498    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.031 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.031    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.148 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.148    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.265 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.265    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.382 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.382    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.499 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.499    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.616 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.616    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.733 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.733    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.850 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.850    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.007 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.993    92.000    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.332    92.332 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.332    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.882 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.882    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.996 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.996    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.110 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.110    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.224 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.224    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.338 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.338    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.452 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.452    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.566 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.566    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.680 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.680    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.837 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.988    94.824    alum/temp_out0[3]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.609 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.609    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.723 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.723    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.837 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.837    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.951 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.951    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.065 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.065    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.179 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.179    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.293 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.293    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.407 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.407    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.564 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.963    97.527    alum/temp_out0[2]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.312 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.312    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.426 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.426    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.540 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.540    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.654 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.654    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.768 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.768    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.882 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.882    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.996 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.110 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.110    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.267 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.862   100.129    alum/temp_out0[1]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329   100.458 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.458    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.008 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.008    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.122 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.122    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.236 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.236    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.350 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.350    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.464 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.464    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.578 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.578    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.692 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.692    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.806 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.806    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.963 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.919   102.882    sm/temp_out0[0]
    SLICE_X50Y16         LUT5 (Prop_lut5_I4_O)        0.329   103.211 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.466   103.677    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X50Y16         LUT4 (Prop_lut4_I0_O)        0.124   103.801 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.303   104.104    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.124   104.228 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.177   105.404    sm/M_alum_out[0]
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.150   105.554 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.640   106.194    sm/brams/override_address[0]
    SLICE_X48Y3          LUT4 (Prop_lut4_I0_O)        0.332   106.526 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.779   107.305    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -107.306    
  -------------------------------------------------------------------
                         slack                                  8.290    

Slack (MET) :             8.501ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.416ns  (logic 60.321ns (58.898%)  route 42.095ns (41.102%))
  Logic Levels:           321  (CARRY4=287 LUT2=1 LUT3=23 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=119, routed)         2.450     8.054    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X43Y5          LUT5 (Prop_lut5_I2_O)        0.152     8.206 f  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.307     8.513    sm/ram_reg_i_153_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I4_O)        0.332     8.845 r  sm/ram_reg_i_124/O
                         net (fo=32, routed)          1.284    10.129    L_reg/M_sm_ra2[1]
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.124    10.253 r  L_reg/ram_reg_i_99/O
                         net (fo=5, routed)           0.750    11.003    sm/M_sm_rd2[0]
    SLICE_X44Y8          LUT5 (Prop_lut5_I4_O)        0.124    11.127 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=118, routed)         1.382    12.509    sm/M_alum_b[0]
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.633 r  sm/D_registers_q[7][31]_i_161/O
                         net (fo=1, routed)           0.000    12.633    alum/S[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.165 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.165    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.279    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.009    13.402    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.516    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.630 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.630    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.744 r  alum/D_registers_q_reg[7][31]_i_127/CO[3]
                         net (fo=1, routed)           0.000    13.744    alum/D_registers_q_reg[7][31]_i_127_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.858 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.858    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.243 r  alum/D_registers_q_reg[7][31]_i_73/CO[0]
                         net (fo=36, routed)          0.929    15.172    alum/temp_out0[31]
    SLICE_X42Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.016 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.016    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.133 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.133    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.250 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.009    16.259    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.376 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.376    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.493 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.493    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.610 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    16.610    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.727 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.727    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.844 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.844    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.001 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.029    18.030    alum/temp_out0[30]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    18.362 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.362    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.912 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.912    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.026    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.009    19.149    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.263 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.263    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.377 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.377    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.491    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.605    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.719    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.876 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.010    20.886    alum/temp_out0[29]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.215 r  alum/D_registers_q[7][28]_i_67/O
                         net (fo=1, routed)           0.000    21.215    alum/D_registers_q[7][28]_i_67_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.765 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.765    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.879 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.879    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.993 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.993    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.107 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.009    22.116    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.230 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.230    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.344 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.344    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.458 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.458    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.572 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.572    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.729 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.031    23.761    alum/temp_out0[28]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.090 r  alum/D_registers_q[7][27]_i_85/O
                         net (fo=1, routed)           0.000    24.090    alum/D_registers_q[7][27]_i_85_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.640 r  alum/D_registers_q_reg[7][27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.640    alum/D_registers_q_reg[7][27]_i_78_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.754 r  alum/D_registers_q_reg[7][27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    24.754    alum/D_registers_q_reg[7][27]_i_73_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.868 r  alum/D_registers_q_reg[7][27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.868    alum/D_registers_q_reg[7][27]_i_68_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.982 r  alum/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.982    alum/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.096 r  alum/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.009    25.105    alum/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.219 r  alum/D_registers_q_reg[7][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    25.219    alum/D_registers_q_reg[7][27]_i_53_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.333 r  alum/D_registers_q_reg[7][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    25.333    alum/D_registers_q_reg[7][27]_i_48_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.447 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.447    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.604 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.190    26.793    alum/temp_out0[27]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.122 r  alum/D_registers_q[7][26]_i_69/O
                         net (fo=1, routed)           0.000    27.122    alum/D_registers_q[7][26]_i_69_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.672 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    27.672    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.786 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.786    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.900 r  alum/D_registers_q_reg[7][26]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.900    alum/D_registers_q_reg[7][26]_i_51_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.014 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.128 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.128    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.242 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    28.251    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.365 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.365    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.522 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          0.854    29.376    alum/temp_out0[26]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    29.705 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    29.705    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.255 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.255    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.369 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.369    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.483 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.483    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.597 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.597    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.711 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.711    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.825 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.009    30.834    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.948 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.948    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.062 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.062    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.219 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.034    32.253    alum/temp_out0[25]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.582 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    32.582    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.115 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.115    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.232 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.232    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.349 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.349    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.466 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.466    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.583 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.583    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.700 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.009    33.709    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.826 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.943 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.943    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.100 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.941    35.041    alum/temp_out0[24]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    35.373 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    35.373    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.923 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.923    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.037 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.037    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.151 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.151    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.265 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.265    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.379 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.379    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.493 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.009    36.502    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.616 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.616    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.730 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.730    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.887 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.926    37.813    alum/temp_out0[23]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.142 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    38.142    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.692 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    38.692    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.806 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    38.806    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.920 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    38.920    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.034 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.034    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.148 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.148    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.262 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.009    39.271    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.385 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.385    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.499 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.499    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.656 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.986    40.642    alum/temp_out0[22]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    40.971 r  alum/D_registers_q[7][21]_i_68/O
                         net (fo=1, routed)           0.000    40.971    alum/D_registers_q[7][21]_i_68_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.504 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.504    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.621 r  alum/D_registers_q_reg[7][21]_i_56/CO[3]
                         net (fo=1, routed)           0.000    41.621    alum/D_registers_q_reg[7][21]_i_56_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.738 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    41.738    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.855 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.855    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.972 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.972    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.089 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.009    42.098    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.215 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    42.215    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.332 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.332    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.489 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.097    43.586    alum/temp_out0[21]
    SLICE_X38Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    44.389 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.389    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.506 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    44.506    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.623 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    44.623    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.740 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.740    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.857 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.857    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.974 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    44.983    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.100 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.100    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.217 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.217    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.374 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.962    46.336    alum/temp_out0[20]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    46.668 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.668    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.218 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.218    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.332 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.332    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.446 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.446    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.560 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.560    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.674 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.674    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.788 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    47.797    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.911 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.911    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.025 r  alum/D_registers_q_reg[7][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.025    alum/D_registers_q_reg[7][19]_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.182 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          0.989    49.171    alum/temp_out0[19]
    SLICE_X44Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.956 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    49.956    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.070 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.070    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.184 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.009    50.193    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.307 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.307    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.421 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.421    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.535 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.535    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.649 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    50.649    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.763 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.763    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.920 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.972    51.892    alum/temp_out0[18]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.221 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.221    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.771 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    52.771    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.885 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    52.885    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.999 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.009    53.008    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.122 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.122    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.236 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.350    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.464 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.464    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.578 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.578    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.735 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.107    54.842    alum/temp_out0[17]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    55.171 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.171    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.721 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.721    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.835 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    55.835    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.949 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    55.949    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.063 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.009    56.072    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.186 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.186    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.300 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.300    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.414 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.414    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.528 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.528    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.685 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.169    57.853    alum/temp_out0[16]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.329    58.182 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    58.182    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.732 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.732    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.846 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.846    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.960 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.960    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.074 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.009    59.083    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.197 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.197    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.311 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.311    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.425 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.425    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.539 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.539    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.696 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.944    60.640    alum/temp_out0[15]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    60.969 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    60.969    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.519 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    61.519    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.633 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.633    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.747 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    61.747    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.861 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.009    61.870    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.984 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.984    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.098 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.098    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.212 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.212    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.326 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.326    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.483 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          1.123    63.607    alum/temp_out0[14]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    63.936 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.936    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.486 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.486    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.600 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.600    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.714 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.714    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.828 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.828    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.942 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.942    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.056 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.056    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.170 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.009    65.179    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.293    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.450 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.140    66.589    alum/temp_out0[13]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.918 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.918    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.451 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.451    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.568 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    67.568    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.685 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.685    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.802 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.802    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.919 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.919    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.036 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    68.036    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.153 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.153    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.270 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.279    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.436 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          0.965    69.401    alum/temp_out0[12]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.332    69.733 r  alum/D_registers_q[7][11]_i_64/O
                         net (fo=1, routed)           0.000    69.733    alum/D_registers_q[7][11]_i_64_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.266 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    70.266    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.383 r  alum/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    70.383    alum/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.500 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.500    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.617 r  alum/D_registers_q_reg[7][11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.617    alum/D_registers_q_reg[7][11]_i_42_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.734 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.734    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.851 r  alum/D_registers_q_reg[7][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.851    alum/D_registers_q_reg[7][11]_i_25_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.968 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.968    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.085 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.009    71.094    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.251 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.053    72.304    alum/temp_out0[11]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    72.636 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    72.636    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.186 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.186    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.300 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    73.300    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.414 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    73.414    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.528 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.528    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.642 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.642    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.756 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.756    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.870 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.870    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.984 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.984    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.141 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.146    75.287    alum/temp_out0[10]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.087 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.204 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    76.204    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.321 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.321    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.438 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.555 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.555    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.672 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.672    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.789 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.789    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.906 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.906    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.063 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          1.121    78.183    alum/temp_out0[9]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    78.986 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.986    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.103 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    79.103    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.220 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.220    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.337 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.337    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.454 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.454    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.571 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    79.571    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.688 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.688    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.805 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.805    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.962 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.981    80.943    alum/temp_out0[8]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.332    81.275 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.275    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.825 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.825    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.939 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.939    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.053 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.053    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.167 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.167    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.281 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.281    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.395 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.395    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.509 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.509    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.623 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.623    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.780 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          0.945    83.725    alum/temp_out0[7]
    SLICE_X44Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.510 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.510    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.624 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.624    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.738 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.738    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.852 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.852    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.966 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.966    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.080 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.080    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.194 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.194    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.308 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    85.308    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.465 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.951    86.416    alum/temp_out0[6]
    SLICE_X43Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.745 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.295 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.295    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.409 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.409    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.523 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.523    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.637 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.751 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.751    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.865 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.865    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.979 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.979    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.093 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.093    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.250 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.919    89.169    alum/temp_out0[5]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    89.498 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.498    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.031 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.031    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.148 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.148    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.265 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.265    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.382 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.382    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.499 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.499    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.616 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.616    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.733 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.733    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.850 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.850    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.007 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.993    92.000    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.332    92.332 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.332    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.882 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.882    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.996 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.996    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.110 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.110    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.224 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.224    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.338 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.338    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.452 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.452    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.566 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.566    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.680 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.680    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.837 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.988    94.824    alum/temp_out0[3]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.609 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.609    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.723 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.723    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.837 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.837    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.951 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.951    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.065 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.065    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.179 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.179    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.293 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.293    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.407 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.407    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.564 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.963    97.527    alum/temp_out0[2]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.312 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.312    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.426 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.426    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.540 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.540    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.654 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.654    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.768 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.768    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.882 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.882    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.996 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.110 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.110    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.267 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.862   100.129    alum/temp_out0[1]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329   100.458 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.458    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.008 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.008    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.122 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.122    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.236 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.236    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.350 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.350    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.464 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.464    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.578 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.578    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.692 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.692    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.806 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.806    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.963 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.919   102.882    sm/temp_out0[0]
    SLICE_X50Y16         LUT5 (Prop_lut5_I4_O)        0.329   103.211 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.466   103.677    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X50Y16         LUT4 (Prop_lut4_I0_O)        0.124   103.801 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.303   104.104    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.124   104.228 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.346   105.573    sm/M_alum_out[0]
    SLICE_X38Y6          LUT5 (Prop_lut5_I2_O)        0.153   105.726 f  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.457   106.184    sm/D_states_q[4]_i_13_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I4_O)        0.331   106.515 f  sm/D_states_q[4]_i_4/O
                         net (fo=3, routed)           0.453   106.968    sm/D_states_q[4]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I2_O)        0.124   107.092 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.471   107.563    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X39Y9          FDSE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X39Y9          FDSE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X39Y9          FDSE (Setup_fdse_C_D)       -0.047   116.064    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.064    
                         arrival time                        -107.563    
  -------------------------------------------------------------------
                         slack                                  8.501    

Slack (MET) :             8.530ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.466ns  (logic 60.335ns (58.883%)  route 42.130ns (41.117%))
  Logic Levels:           321  (CARRY4=287 LUT2=1 LUT3=23 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=119, routed)         2.450     8.054    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X43Y5          LUT5 (Prop_lut5_I2_O)        0.152     8.206 f  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.307     8.513    sm/ram_reg_i_153_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I4_O)        0.332     8.845 r  sm/ram_reg_i_124/O
                         net (fo=32, routed)          1.284    10.129    L_reg/M_sm_ra2[1]
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.124    10.253 r  L_reg/ram_reg_i_99/O
                         net (fo=5, routed)           0.750    11.003    sm/M_sm_rd2[0]
    SLICE_X44Y8          LUT5 (Prop_lut5_I4_O)        0.124    11.127 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=118, routed)         1.382    12.509    sm/M_alum_b[0]
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.633 r  sm/D_registers_q[7][31]_i_161/O
                         net (fo=1, routed)           0.000    12.633    alum/S[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.165 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.165    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.279    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.009    13.402    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.516    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.630 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.630    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.744 r  alum/D_registers_q_reg[7][31]_i_127/CO[3]
                         net (fo=1, routed)           0.000    13.744    alum/D_registers_q_reg[7][31]_i_127_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.858 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.858    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.243 r  alum/D_registers_q_reg[7][31]_i_73/CO[0]
                         net (fo=36, routed)          0.929    15.172    alum/temp_out0[31]
    SLICE_X42Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.016 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.016    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.133 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.133    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.250 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.009    16.259    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.376 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.376    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.493 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.493    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.610 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    16.610    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.727 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.727    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.844 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.844    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.001 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.029    18.030    alum/temp_out0[30]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    18.362 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.362    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.912 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.912    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.026    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.009    19.149    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.263 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.263    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.377 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.377    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.491    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.605    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.719    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.876 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.010    20.886    alum/temp_out0[29]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.215 r  alum/D_registers_q[7][28]_i_67/O
                         net (fo=1, routed)           0.000    21.215    alum/D_registers_q[7][28]_i_67_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.765 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.765    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.879 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.879    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.993 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.993    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.107 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.009    22.116    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.230 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.230    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.344 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.344    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.458 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.458    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.572 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.572    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.729 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.031    23.761    alum/temp_out0[28]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.090 r  alum/D_registers_q[7][27]_i_85/O
                         net (fo=1, routed)           0.000    24.090    alum/D_registers_q[7][27]_i_85_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.640 r  alum/D_registers_q_reg[7][27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.640    alum/D_registers_q_reg[7][27]_i_78_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.754 r  alum/D_registers_q_reg[7][27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    24.754    alum/D_registers_q_reg[7][27]_i_73_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.868 r  alum/D_registers_q_reg[7][27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.868    alum/D_registers_q_reg[7][27]_i_68_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.982 r  alum/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.982    alum/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.096 r  alum/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.009    25.105    alum/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.219 r  alum/D_registers_q_reg[7][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    25.219    alum/D_registers_q_reg[7][27]_i_53_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.333 r  alum/D_registers_q_reg[7][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    25.333    alum/D_registers_q_reg[7][27]_i_48_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.447 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.447    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.604 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.190    26.793    alum/temp_out0[27]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.122 r  alum/D_registers_q[7][26]_i_69/O
                         net (fo=1, routed)           0.000    27.122    alum/D_registers_q[7][26]_i_69_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.672 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    27.672    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.786 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.786    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.900 r  alum/D_registers_q_reg[7][26]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.900    alum/D_registers_q_reg[7][26]_i_51_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.014 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.128 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.128    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.242 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    28.251    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.365 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.365    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.522 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          0.854    29.376    alum/temp_out0[26]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    29.705 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    29.705    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.255 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.255    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.369 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.369    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.483 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.483    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.597 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.597    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.711 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.711    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.825 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.009    30.834    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.948 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.948    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.062 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.062    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.219 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.034    32.253    alum/temp_out0[25]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.582 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    32.582    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.115 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.115    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.232 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.232    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.349 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.349    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.466 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.466    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.583 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.583    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.700 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.009    33.709    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.826 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.943 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.943    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.100 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.941    35.041    alum/temp_out0[24]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    35.373 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    35.373    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.923 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.923    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.037 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.037    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.151 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.151    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.265 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.265    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.379 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.379    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.493 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.009    36.502    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.616 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.616    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.730 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.730    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.887 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.926    37.813    alum/temp_out0[23]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.142 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    38.142    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.692 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    38.692    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.806 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    38.806    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.920 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    38.920    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.034 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.034    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.148 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.148    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.262 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.009    39.271    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.385 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.385    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.499 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.499    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.656 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.986    40.642    alum/temp_out0[22]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    40.971 r  alum/D_registers_q[7][21]_i_68/O
                         net (fo=1, routed)           0.000    40.971    alum/D_registers_q[7][21]_i_68_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.504 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.504    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.621 r  alum/D_registers_q_reg[7][21]_i_56/CO[3]
                         net (fo=1, routed)           0.000    41.621    alum/D_registers_q_reg[7][21]_i_56_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.738 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    41.738    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.855 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.855    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.972 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.972    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.089 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.009    42.098    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.215 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    42.215    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.332 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.332    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.489 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.097    43.586    alum/temp_out0[21]
    SLICE_X38Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    44.389 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.389    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.506 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    44.506    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.623 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    44.623    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.740 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.740    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.857 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.857    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.974 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    44.983    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.100 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.100    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.217 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.217    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.374 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.962    46.336    alum/temp_out0[20]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    46.668 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.668    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.218 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.218    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.332 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.332    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.446 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.446    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.560 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.560    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.674 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.674    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.788 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    47.797    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.911 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.911    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.025 r  alum/D_registers_q_reg[7][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.025    alum/D_registers_q_reg[7][19]_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.182 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          0.989    49.171    alum/temp_out0[19]
    SLICE_X44Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.956 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    49.956    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.070 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.070    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.184 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.009    50.193    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.307 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.307    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.421 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.421    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.535 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.535    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.649 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    50.649    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.763 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.763    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.920 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.972    51.892    alum/temp_out0[18]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.221 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.221    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.771 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    52.771    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.885 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    52.885    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.999 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.009    53.008    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.122 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.122    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.236 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.350    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.464 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.464    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.578 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.578    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.735 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.107    54.842    alum/temp_out0[17]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    55.171 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.171    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.721 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.721    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.835 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    55.835    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.949 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    55.949    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.063 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.009    56.072    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.186 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.186    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.300 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.300    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.414 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.414    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.528 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.528    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.685 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.169    57.853    alum/temp_out0[16]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.329    58.182 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    58.182    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.732 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.732    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.846 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.846    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.960 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.960    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.074 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.009    59.083    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.197 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.197    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.311 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.311    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.425 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.425    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.539 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.539    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.696 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.944    60.640    alum/temp_out0[15]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    60.969 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    60.969    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.519 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    61.519    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.633 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.633    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.747 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    61.747    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.861 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.009    61.870    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.984 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.984    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.098 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.098    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.212 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.212    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.326 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.326    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.483 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          1.123    63.607    alum/temp_out0[14]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    63.936 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.936    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.486 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.486    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.600 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.600    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.714 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.714    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.828 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.828    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.942 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.942    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.056 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.056    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.170 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.009    65.179    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.293    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.450 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.140    66.589    alum/temp_out0[13]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.918 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.918    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.451 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.451    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.568 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    67.568    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.685 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.685    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.802 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.802    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.919 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.919    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.036 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    68.036    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.153 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.153    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.270 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.279    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.436 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          0.965    69.401    alum/temp_out0[12]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.332    69.733 r  alum/D_registers_q[7][11]_i_64/O
                         net (fo=1, routed)           0.000    69.733    alum/D_registers_q[7][11]_i_64_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.266 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    70.266    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.383 r  alum/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    70.383    alum/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.500 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.500    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.617 r  alum/D_registers_q_reg[7][11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.617    alum/D_registers_q_reg[7][11]_i_42_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.734 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.734    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.851 r  alum/D_registers_q_reg[7][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.851    alum/D_registers_q_reg[7][11]_i_25_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.968 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.968    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.085 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.009    71.094    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.251 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.053    72.304    alum/temp_out0[11]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    72.636 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    72.636    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.186 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.186    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.300 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    73.300    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.414 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    73.414    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.528 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.528    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.642 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.642    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.756 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.756    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.870 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.870    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.984 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.984    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.141 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.146    75.287    alum/temp_out0[10]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.087 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.204 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    76.204    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.321 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.321    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.438 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.555 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.555    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.672 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.672    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.789 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.789    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.906 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.906    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.063 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          1.121    78.183    alum/temp_out0[9]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    78.986 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.986    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.103 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    79.103    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.220 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.220    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.337 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.337    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.454 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.454    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.571 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    79.571    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.688 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.688    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.805 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.805    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.962 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.981    80.943    alum/temp_out0[8]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.332    81.275 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.275    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.825 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.825    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.939 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.939    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.053 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.053    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.167 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.167    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.281 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.281    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.395 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.395    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.509 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.509    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.623 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.623    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.780 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          0.945    83.725    alum/temp_out0[7]
    SLICE_X44Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.510 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.510    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.624 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.624    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.738 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.738    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.852 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.852    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.966 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.966    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.080 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.080    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.194 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.194    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.308 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    85.308    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.465 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.951    86.416    alum/temp_out0[6]
    SLICE_X43Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.745 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.295 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.295    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.409 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.409    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.523 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.523    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.637 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.751 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.751    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.865 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.865    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.979 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.979    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.093 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.093    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.250 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.919    89.169    alum/temp_out0[5]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    89.498 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.498    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.031 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.031    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.148 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.148    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.265 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.265    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.382 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.382    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.499 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.499    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.616 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.616    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.733 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.733    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.850 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.850    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.007 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.993    92.000    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.332    92.332 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.332    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.882 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.882    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.996 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.996    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.110 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.110    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.224 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.224    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.338 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.338    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.452 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.452    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.566 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.566    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.680 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.680    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.837 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.988    94.824    alum/temp_out0[3]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.609 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.609    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.723 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.723    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.837 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.837    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.951 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.951    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.065 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.065    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.179 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.179    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.293 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.293    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.407 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.407    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.564 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.963    97.527    alum/temp_out0[2]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.312 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.312    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.426 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.426    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.540 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.540    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.654 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.654    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.768 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.768    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.882 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.882    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.996 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.110 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.110    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.267 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.862   100.129    alum/temp_out0[1]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329   100.458 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.458    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.008 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.008    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.122 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.122    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.236 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.236    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.350 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.350    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.464 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.464    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.578 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.578    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.692 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.692    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.806 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.806    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.963 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.919   102.882    sm/temp_out0[0]
    SLICE_X50Y16         LUT5 (Prop_lut5_I4_O)        0.329   103.211 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.466   103.677    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X50Y16         LUT4 (Prop_lut4_I0_O)        0.124   103.801 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.303   104.104    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.124   104.228 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.387   105.615    sm/M_alum_out[0]
    SLICE_X34Y9          LUT5 (Prop_lut5_I1_O)        0.150   105.765 f  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           0.408   106.173    sm/D_states_q[1]_i_6_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.348   106.521 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.967   107.488    sm/D_states_q[1]_i_2_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.124   107.612 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   107.612    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X40Y8          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X40Y8          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X40Y8          FDRE (Setup_fdre_C_D)        0.029   116.143    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.143    
                         arrival time                        -107.613    
  -------------------------------------------------------------------
                         slack                                  8.530    

Slack (MET) :             8.540ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.458ns  (logic 60.335ns (58.888%)  route 42.122ns (41.112%))
  Logic Levels:           321  (CARRY4=287 LUT2=1 LUT3=23 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=119, routed)         2.450     8.054    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X43Y5          LUT5 (Prop_lut5_I2_O)        0.152     8.206 f  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.307     8.513    sm/ram_reg_i_153_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I4_O)        0.332     8.845 r  sm/ram_reg_i_124/O
                         net (fo=32, routed)          1.284    10.129    L_reg/M_sm_ra2[1]
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.124    10.253 r  L_reg/ram_reg_i_99/O
                         net (fo=5, routed)           0.750    11.003    sm/M_sm_rd2[0]
    SLICE_X44Y8          LUT5 (Prop_lut5_I4_O)        0.124    11.127 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=118, routed)         1.382    12.509    sm/M_alum_b[0]
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.633 r  sm/D_registers_q[7][31]_i_161/O
                         net (fo=1, routed)           0.000    12.633    alum/S[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.165 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.165    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.279    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.009    13.402    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.516    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.630 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.630    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.744 r  alum/D_registers_q_reg[7][31]_i_127/CO[3]
                         net (fo=1, routed)           0.000    13.744    alum/D_registers_q_reg[7][31]_i_127_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.858 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.858    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.243 r  alum/D_registers_q_reg[7][31]_i_73/CO[0]
                         net (fo=36, routed)          0.929    15.172    alum/temp_out0[31]
    SLICE_X42Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.016 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.016    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.133 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.133    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.250 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.009    16.259    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.376 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.376    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.493 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.493    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.610 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    16.610    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.727 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.727    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.844 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.844    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.001 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.029    18.030    alum/temp_out0[30]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    18.362 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.362    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.912 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.912    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.026    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.009    19.149    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.263 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.263    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.377 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.377    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.491    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.605    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.719    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.876 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.010    20.886    alum/temp_out0[29]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.215 r  alum/D_registers_q[7][28]_i_67/O
                         net (fo=1, routed)           0.000    21.215    alum/D_registers_q[7][28]_i_67_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.765 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.765    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.879 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.879    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.993 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.993    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.107 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.009    22.116    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.230 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.230    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.344 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.344    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.458 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.458    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.572 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.572    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.729 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.031    23.761    alum/temp_out0[28]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.090 r  alum/D_registers_q[7][27]_i_85/O
                         net (fo=1, routed)           0.000    24.090    alum/D_registers_q[7][27]_i_85_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.640 r  alum/D_registers_q_reg[7][27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.640    alum/D_registers_q_reg[7][27]_i_78_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.754 r  alum/D_registers_q_reg[7][27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    24.754    alum/D_registers_q_reg[7][27]_i_73_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.868 r  alum/D_registers_q_reg[7][27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.868    alum/D_registers_q_reg[7][27]_i_68_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.982 r  alum/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.982    alum/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.096 r  alum/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.009    25.105    alum/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.219 r  alum/D_registers_q_reg[7][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    25.219    alum/D_registers_q_reg[7][27]_i_53_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.333 r  alum/D_registers_q_reg[7][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    25.333    alum/D_registers_q_reg[7][27]_i_48_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.447 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.447    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.604 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.190    26.793    alum/temp_out0[27]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.122 r  alum/D_registers_q[7][26]_i_69/O
                         net (fo=1, routed)           0.000    27.122    alum/D_registers_q[7][26]_i_69_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.672 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    27.672    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.786 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.786    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.900 r  alum/D_registers_q_reg[7][26]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.900    alum/D_registers_q_reg[7][26]_i_51_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.014 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.128 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.128    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.242 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    28.251    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.365 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.365    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.522 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          0.854    29.376    alum/temp_out0[26]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    29.705 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    29.705    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.255 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.255    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.369 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.369    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.483 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.483    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.597 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.597    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.711 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.711    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.825 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.009    30.834    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.948 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.948    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.062 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.062    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.219 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.034    32.253    alum/temp_out0[25]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.582 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    32.582    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.115 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.115    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.232 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.232    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.349 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.349    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.466 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.466    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.583 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.583    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.700 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.009    33.709    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.826 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.943 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.943    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.100 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.941    35.041    alum/temp_out0[24]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    35.373 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    35.373    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.923 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.923    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.037 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.037    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.151 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.151    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.265 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.265    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.379 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.379    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.493 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.009    36.502    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.616 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.616    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.730 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.730    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.887 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.926    37.813    alum/temp_out0[23]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.142 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    38.142    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.692 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    38.692    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.806 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    38.806    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.920 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    38.920    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.034 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.034    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.148 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.148    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.262 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.009    39.271    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.385 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.385    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.499 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.499    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.656 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.986    40.642    alum/temp_out0[22]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    40.971 r  alum/D_registers_q[7][21]_i_68/O
                         net (fo=1, routed)           0.000    40.971    alum/D_registers_q[7][21]_i_68_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.504 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.504    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.621 r  alum/D_registers_q_reg[7][21]_i_56/CO[3]
                         net (fo=1, routed)           0.000    41.621    alum/D_registers_q_reg[7][21]_i_56_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.738 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    41.738    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.855 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.855    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.972 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.972    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.089 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.009    42.098    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.215 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    42.215    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.332 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.332    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.489 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.097    43.586    alum/temp_out0[21]
    SLICE_X38Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    44.389 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.389    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.506 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    44.506    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.623 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    44.623    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.740 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.740    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.857 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.857    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.974 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    44.983    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.100 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.100    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.217 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.217    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.374 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.962    46.336    alum/temp_out0[20]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    46.668 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.668    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.218 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.218    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.332 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.332    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.446 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.446    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.560 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.560    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.674 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.674    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.788 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    47.797    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.911 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.911    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.025 r  alum/D_registers_q_reg[7][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.025    alum/D_registers_q_reg[7][19]_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.182 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          0.989    49.171    alum/temp_out0[19]
    SLICE_X44Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.956 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    49.956    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.070 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.070    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.184 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.009    50.193    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.307 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.307    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.421 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.421    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.535 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.535    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.649 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    50.649    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.763 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.763    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.920 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.972    51.892    alum/temp_out0[18]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.221 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.221    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.771 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    52.771    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.885 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    52.885    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.999 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.009    53.008    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.122 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.122    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.236 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.350    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.464 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.464    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.578 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.578    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.735 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.107    54.842    alum/temp_out0[17]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    55.171 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.171    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.721 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.721    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.835 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    55.835    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.949 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    55.949    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.063 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.009    56.072    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.186 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.186    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.300 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.300    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.414 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.414    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.528 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.528    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.685 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.169    57.853    alum/temp_out0[16]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.329    58.182 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    58.182    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.732 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.732    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.846 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.846    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.960 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.960    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.074 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.009    59.083    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.197 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.197    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.311 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.311    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.425 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.425    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.539 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.539    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.696 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.944    60.640    alum/temp_out0[15]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    60.969 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    60.969    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.519 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    61.519    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.633 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.633    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.747 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    61.747    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.861 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.009    61.870    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.984 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.984    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.098 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.098    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.212 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.212    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.326 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.326    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.483 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          1.123    63.607    alum/temp_out0[14]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    63.936 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.936    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.486 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.486    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.600 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.600    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.714 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.714    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.828 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.828    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.942 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.942    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.056 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.056    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.170 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.009    65.179    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.293    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.450 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.140    66.589    alum/temp_out0[13]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.918 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.918    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.451 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.451    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.568 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    67.568    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.685 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.685    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.802 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.802    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.919 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.919    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.036 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    68.036    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.153 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.153    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.270 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.279    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.436 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          0.965    69.401    alum/temp_out0[12]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.332    69.733 r  alum/D_registers_q[7][11]_i_64/O
                         net (fo=1, routed)           0.000    69.733    alum/D_registers_q[7][11]_i_64_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.266 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    70.266    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.383 r  alum/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    70.383    alum/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.500 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.500    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.617 r  alum/D_registers_q_reg[7][11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.617    alum/D_registers_q_reg[7][11]_i_42_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.734 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.734    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.851 r  alum/D_registers_q_reg[7][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.851    alum/D_registers_q_reg[7][11]_i_25_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.968 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.968    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.085 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.009    71.094    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.251 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.053    72.304    alum/temp_out0[11]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    72.636 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    72.636    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.186 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.186    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.300 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    73.300    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.414 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    73.414    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.528 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.528    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.642 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.642    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.756 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.756    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.870 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.870    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.984 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.984    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.141 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.146    75.287    alum/temp_out0[10]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.087 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.204 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    76.204    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.321 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.321    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.438 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.555 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.555    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.672 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.672    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.789 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.789    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.906 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.906    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.063 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          1.121    78.183    alum/temp_out0[9]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    78.986 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.986    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.103 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    79.103    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.220 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.220    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.337 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.337    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.454 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.454    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.571 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    79.571    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.688 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.688    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.805 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.805    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.962 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.981    80.943    alum/temp_out0[8]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.332    81.275 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.275    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.825 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.825    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.939 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.939    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.053 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.053    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.167 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.167    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.281 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.281    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.395 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.395    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.509 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.509    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.623 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.623    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.780 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          0.945    83.725    alum/temp_out0[7]
    SLICE_X44Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.510 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.510    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.624 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.624    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.738 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.738    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.852 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.852    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.966 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.966    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.080 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.080    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.194 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.194    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.308 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    85.308    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.465 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.951    86.416    alum/temp_out0[6]
    SLICE_X43Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.745 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.295 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.295    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.409 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.409    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.523 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.523    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.637 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.751 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.751    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.865 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.865    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.979 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.979    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.093 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.093    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.250 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.919    89.169    alum/temp_out0[5]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    89.498 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.498    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.031 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.031    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.148 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.148    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.265 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.265    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.382 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.382    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.499 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.499    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.616 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.616    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.733 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.733    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.850 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.850    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.007 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.993    92.000    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.332    92.332 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.332    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.882 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.882    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.996 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.996    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.110 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.110    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.224 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.224    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.338 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.338    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.452 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.452    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.566 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.566    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.680 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.680    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.837 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.988    94.824    alum/temp_out0[3]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.609 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.609    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.723 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.723    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.837 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.837    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.951 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.951    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.065 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.065    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.179 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.179    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.293 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.293    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.407 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.407    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.564 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.963    97.527    alum/temp_out0[2]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.312 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.312    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.426 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.426    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.540 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.540    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.654 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.654    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.768 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.768    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.882 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.882    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.996 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.110 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.110    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.267 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.862   100.129    alum/temp_out0[1]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329   100.458 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.458    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.008 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.008    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.122 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.122    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.236 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.236    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.350 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.350    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.464 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.464    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.578 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.578    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.692 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.692    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.806 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.806    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.963 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.919   102.882    sm/temp_out0[0]
    SLICE_X50Y16         LUT5 (Prop_lut5_I4_O)        0.329   103.211 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.466   103.677    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X50Y16         LUT4 (Prop_lut4_I0_O)        0.124   103.801 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.303   104.104    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.124   104.228 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.387   105.615    sm/M_alum_out[0]
    SLICE_X34Y9          LUT5 (Prop_lut5_I1_O)        0.150   105.765 f  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           0.408   106.173    sm/D_states_q[1]_i_6_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.348   106.521 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.959   107.481    sm/D_states_q[1]_i_2_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.124   107.605 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.000   107.605    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X40Y8          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X40Y8          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X40Y8          FDRE (Setup_fdre_C_D)        0.031   116.145    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.145    
                         arrival time                        -107.605    
  -------------------------------------------------------------------
                         slack                                  8.540    

Slack (MET) :             8.563ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.319ns  (logic 60.321ns (58.954%)  route 41.998ns (41.046%))
  Logic Levels:           321  (CARRY4=287 LUT2=1 LUT3=23 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=119, routed)         2.450     8.054    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X43Y5          LUT5 (Prop_lut5_I2_O)        0.152     8.206 f  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.307     8.513    sm/ram_reg_i_153_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I4_O)        0.332     8.845 r  sm/ram_reg_i_124/O
                         net (fo=32, routed)          1.284    10.129    L_reg/M_sm_ra2[1]
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.124    10.253 r  L_reg/ram_reg_i_99/O
                         net (fo=5, routed)           0.750    11.003    sm/M_sm_rd2[0]
    SLICE_X44Y8          LUT5 (Prop_lut5_I4_O)        0.124    11.127 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=118, routed)         1.382    12.509    sm/M_alum_b[0]
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.633 r  sm/D_registers_q[7][31]_i_161/O
                         net (fo=1, routed)           0.000    12.633    alum/S[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.165 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.165    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.279    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.009    13.402    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.516    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.630 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.630    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.744 r  alum/D_registers_q_reg[7][31]_i_127/CO[3]
                         net (fo=1, routed)           0.000    13.744    alum/D_registers_q_reg[7][31]_i_127_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.858 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.858    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.243 r  alum/D_registers_q_reg[7][31]_i_73/CO[0]
                         net (fo=36, routed)          0.929    15.172    alum/temp_out0[31]
    SLICE_X42Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.016 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.016    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.133 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.133    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.250 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.009    16.259    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.376 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.376    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.493 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.493    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.610 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    16.610    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.727 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.727    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.844 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.844    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.001 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.029    18.030    alum/temp_out0[30]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    18.362 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.362    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.912 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.912    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.026    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.009    19.149    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.263 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.263    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.377 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.377    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.491    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.605    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.719    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.876 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.010    20.886    alum/temp_out0[29]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.215 r  alum/D_registers_q[7][28]_i_67/O
                         net (fo=1, routed)           0.000    21.215    alum/D_registers_q[7][28]_i_67_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.765 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.765    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.879 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.879    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.993 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.993    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.107 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.009    22.116    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.230 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.230    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.344 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.344    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.458 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.458    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.572 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.572    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.729 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.031    23.761    alum/temp_out0[28]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.090 r  alum/D_registers_q[7][27]_i_85/O
                         net (fo=1, routed)           0.000    24.090    alum/D_registers_q[7][27]_i_85_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.640 r  alum/D_registers_q_reg[7][27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.640    alum/D_registers_q_reg[7][27]_i_78_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.754 r  alum/D_registers_q_reg[7][27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    24.754    alum/D_registers_q_reg[7][27]_i_73_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.868 r  alum/D_registers_q_reg[7][27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.868    alum/D_registers_q_reg[7][27]_i_68_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.982 r  alum/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.982    alum/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.096 r  alum/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.009    25.105    alum/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.219 r  alum/D_registers_q_reg[7][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    25.219    alum/D_registers_q_reg[7][27]_i_53_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.333 r  alum/D_registers_q_reg[7][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    25.333    alum/D_registers_q_reg[7][27]_i_48_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.447 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.447    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.604 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.190    26.793    alum/temp_out0[27]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.122 r  alum/D_registers_q[7][26]_i_69/O
                         net (fo=1, routed)           0.000    27.122    alum/D_registers_q[7][26]_i_69_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.672 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    27.672    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.786 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.786    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.900 r  alum/D_registers_q_reg[7][26]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.900    alum/D_registers_q_reg[7][26]_i_51_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.014 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.128 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.128    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.242 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    28.251    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.365 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.365    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.522 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          0.854    29.376    alum/temp_out0[26]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    29.705 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    29.705    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.255 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.255    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.369 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.369    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.483 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.483    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.597 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.597    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.711 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.711    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.825 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.009    30.834    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.948 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.948    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.062 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.062    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.219 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.034    32.253    alum/temp_out0[25]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.582 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    32.582    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.115 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.115    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.232 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.232    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.349 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.349    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.466 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.466    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.583 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.583    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.700 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.009    33.709    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.826 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.943 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.943    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.100 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.941    35.041    alum/temp_out0[24]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    35.373 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    35.373    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.923 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.923    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.037 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.037    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.151 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.151    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.265 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.265    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.379 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.379    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.493 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.009    36.502    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.616 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.616    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.730 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.730    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.887 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.926    37.813    alum/temp_out0[23]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.142 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    38.142    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.692 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    38.692    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.806 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    38.806    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.920 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    38.920    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.034 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.034    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.148 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.148    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.262 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.009    39.271    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.385 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.385    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.499 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.499    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.656 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.986    40.642    alum/temp_out0[22]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    40.971 r  alum/D_registers_q[7][21]_i_68/O
                         net (fo=1, routed)           0.000    40.971    alum/D_registers_q[7][21]_i_68_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.504 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.504    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.621 r  alum/D_registers_q_reg[7][21]_i_56/CO[3]
                         net (fo=1, routed)           0.000    41.621    alum/D_registers_q_reg[7][21]_i_56_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.738 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    41.738    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.855 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.855    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.972 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.972    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.089 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.009    42.098    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.215 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    42.215    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.332 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.332    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.489 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.097    43.586    alum/temp_out0[21]
    SLICE_X38Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    44.389 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.389    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.506 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    44.506    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.623 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    44.623    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.740 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.740    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.857 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.857    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.974 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    44.983    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.100 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.100    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.217 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.217    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.374 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.962    46.336    alum/temp_out0[20]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    46.668 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.668    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.218 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.218    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.332 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.332    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.446 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.446    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.560 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.560    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.674 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.674    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.788 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    47.797    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.911 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.911    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.025 r  alum/D_registers_q_reg[7][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.025    alum/D_registers_q_reg[7][19]_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.182 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          0.989    49.171    alum/temp_out0[19]
    SLICE_X44Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.956 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    49.956    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.070 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.070    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.184 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.009    50.193    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.307 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.307    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.421 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.421    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.535 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.535    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.649 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    50.649    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.763 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.763    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.920 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.972    51.892    alum/temp_out0[18]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.221 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.221    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.771 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    52.771    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.885 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    52.885    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.999 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.009    53.008    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.122 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.122    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.236 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.350    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.464 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.464    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.578 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.578    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.735 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.107    54.842    alum/temp_out0[17]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    55.171 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.171    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.721 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.721    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.835 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    55.835    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.949 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    55.949    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.063 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.009    56.072    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.186 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.186    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.300 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.300    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.414 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.414    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.528 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.528    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.685 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.169    57.853    alum/temp_out0[16]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.329    58.182 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    58.182    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.732 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.732    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.846 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.846    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.960 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.960    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.074 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.009    59.083    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.197 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.197    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.311 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.311    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.425 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.425    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.539 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.539    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.696 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.944    60.640    alum/temp_out0[15]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    60.969 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    60.969    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.519 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    61.519    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.633 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.633    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.747 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    61.747    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.861 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.009    61.870    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.984 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.984    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.098 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.098    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.212 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.212    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.326 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.326    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.483 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          1.123    63.607    alum/temp_out0[14]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    63.936 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.936    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.486 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.486    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.600 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.600    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.714 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.714    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.828 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.828    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.942 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.942    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.056 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.056    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.170 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.009    65.179    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.293    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.450 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.140    66.589    alum/temp_out0[13]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.918 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.918    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.451 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.451    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.568 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    67.568    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.685 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.685    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.802 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.802    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.919 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.919    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.036 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    68.036    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.153 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.153    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.270 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.279    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.436 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          0.965    69.401    alum/temp_out0[12]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.332    69.733 r  alum/D_registers_q[7][11]_i_64/O
                         net (fo=1, routed)           0.000    69.733    alum/D_registers_q[7][11]_i_64_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.266 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    70.266    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.383 r  alum/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    70.383    alum/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.500 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.500    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.617 r  alum/D_registers_q_reg[7][11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.617    alum/D_registers_q_reg[7][11]_i_42_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.734 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.734    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.851 r  alum/D_registers_q_reg[7][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.851    alum/D_registers_q_reg[7][11]_i_25_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.968 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.968    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.085 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.009    71.094    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.251 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.053    72.304    alum/temp_out0[11]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    72.636 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    72.636    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.186 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.186    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.300 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    73.300    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.414 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    73.414    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.528 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.528    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.642 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.642    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.756 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.756    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.870 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.870    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.984 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.984    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.141 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.146    75.287    alum/temp_out0[10]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.087 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.204 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    76.204    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.321 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.321    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.438 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.555 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.555    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.672 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.672    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.789 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.789    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.906 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.906    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.063 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          1.121    78.183    alum/temp_out0[9]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    78.986 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.986    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.103 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    79.103    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.220 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.220    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.337 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.337    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.454 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.454    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.571 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    79.571    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.688 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.688    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.805 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.805    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.962 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.981    80.943    alum/temp_out0[8]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.332    81.275 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.275    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.825 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.825    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.939 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.939    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.053 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.053    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.167 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.167    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.281 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.281    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.395 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.395    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.509 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.509    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.623 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.623    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.780 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          0.945    83.725    alum/temp_out0[7]
    SLICE_X44Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.510 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.510    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.624 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.624    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.738 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.738    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.852 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.852    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.966 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.966    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.080 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.080    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.194 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.194    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.308 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    85.308    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.465 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.951    86.416    alum/temp_out0[6]
    SLICE_X43Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.745 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.295 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.295    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.409 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.409    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.523 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.523    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.637 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.751 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.751    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.865 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.865    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.979 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.979    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.093 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.093    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.250 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.919    89.169    alum/temp_out0[5]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    89.498 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.498    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.031 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.031    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.148 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.148    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.265 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.265    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.382 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.382    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.499 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.499    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.616 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.616    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.733 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.733    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.850 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.850    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.007 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.993    92.000    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.332    92.332 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.332    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.882 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.882    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.996 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.996    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.110 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.110    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.224 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.224    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.338 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.338    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.452 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.452    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.566 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.566    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.680 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.680    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.837 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.988    94.824    alum/temp_out0[3]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.609 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.609    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.723 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.723    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.837 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.837    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.951 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.951    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.065 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.065    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.179 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.179    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.293 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.293    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.407 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.407    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.564 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.963    97.527    alum/temp_out0[2]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.312 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.312    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.426 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.426    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.540 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.540    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.654 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.654    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.768 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.768    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.882 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.882    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.996 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.110 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.110    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.267 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.862   100.129    alum/temp_out0[1]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329   100.458 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.458    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.008 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.008    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.122 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.122    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.236 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.236    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.350 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.350    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.464 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.464    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.578 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.578    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.692 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.692    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.806 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.806    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.963 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.919   102.882    sm/temp_out0[0]
    SLICE_X50Y16         LUT5 (Prop_lut5_I4_O)        0.329   103.211 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.466   103.677    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X50Y16         LUT4 (Prop_lut4_I0_O)        0.124   103.801 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.303   104.104    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.124   104.228 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.346   105.573    sm/M_alum_out[0]
    SLICE_X38Y6          LUT5 (Prop_lut5_I2_O)        0.153   105.726 f  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.457   106.184    sm/D_states_q[4]_i_13_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I4_O)        0.331   106.515 f  sm/D_states_q[4]_i_4/O
                         net (fo=3, routed)           0.448   106.963    sm/D_states_q[4]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I2_O)        0.124   107.087 r  sm/D_states_q[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   107.466    sm/D_states_q[4]_rep__0_i_1_n_0
    SLICE_X39Y9          FDSE                                         r  sm/D_states_q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X39Y9          FDSE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X39Y9          FDSE (Setup_fdse_C_D)       -0.081   116.030    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        116.030    
                         arrival time                        -107.467    
  -------------------------------------------------------------------
                         slack                                  8.563    

Slack (MET) :             8.603ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.394ns  (logic 60.321ns (58.911%)  route 42.073ns (41.089%))
  Logic Levels:           321  (CARRY4=287 LUT2=1 LUT3=23 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=119, routed)         2.450     8.054    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X43Y5          LUT5 (Prop_lut5_I2_O)        0.152     8.206 f  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.307     8.513    sm/ram_reg_i_153_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I4_O)        0.332     8.845 r  sm/ram_reg_i_124/O
                         net (fo=32, routed)          1.284    10.129    L_reg/M_sm_ra2[1]
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.124    10.253 r  L_reg/ram_reg_i_99/O
                         net (fo=5, routed)           0.750    11.003    sm/M_sm_rd2[0]
    SLICE_X44Y8          LUT5 (Prop_lut5_I4_O)        0.124    11.127 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=118, routed)         1.382    12.509    sm/M_alum_b[0]
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.633 r  sm/D_registers_q[7][31]_i_161/O
                         net (fo=1, routed)           0.000    12.633    alum/S[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.165 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.165    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.279    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.009    13.402    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.516    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.630 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.630    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.744 r  alum/D_registers_q_reg[7][31]_i_127/CO[3]
                         net (fo=1, routed)           0.000    13.744    alum/D_registers_q_reg[7][31]_i_127_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.858 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.858    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.243 r  alum/D_registers_q_reg[7][31]_i_73/CO[0]
                         net (fo=36, routed)          0.929    15.172    alum/temp_out0[31]
    SLICE_X42Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.016 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.016    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.133 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.133    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.250 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.009    16.259    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.376 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.376    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.493 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.493    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.610 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    16.610    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.727 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.727    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.844 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.844    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.001 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.029    18.030    alum/temp_out0[30]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    18.362 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.362    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.912 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.912    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.026    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.009    19.149    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.263 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.263    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.377 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.377    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.491    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.605    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.719    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.876 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.010    20.886    alum/temp_out0[29]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.215 r  alum/D_registers_q[7][28]_i_67/O
                         net (fo=1, routed)           0.000    21.215    alum/D_registers_q[7][28]_i_67_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.765 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.765    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.879 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.879    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.993 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.993    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.107 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.009    22.116    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.230 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.230    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.344 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.344    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.458 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.458    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.572 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.572    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.729 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.031    23.761    alum/temp_out0[28]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.090 r  alum/D_registers_q[7][27]_i_85/O
                         net (fo=1, routed)           0.000    24.090    alum/D_registers_q[7][27]_i_85_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.640 r  alum/D_registers_q_reg[7][27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.640    alum/D_registers_q_reg[7][27]_i_78_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.754 r  alum/D_registers_q_reg[7][27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    24.754    alum/D_registers_q_reg[7][27]_i_73_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.868 r  alum/D_registers_q_reg[7][27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.868    alum/D_registers_q_reg[7][27]_i_68_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.982 r  alum/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.982    alum/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.096 r  alum/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.009    25.105    alum/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.219 r  alum/D_registers_q_reg[7][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    25.219    alum/D_registers_q_reg[7][27]_i_53_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.333 r  alum/D_registers_q_reg[7][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    25.333    alum/D_registers_q_reg[7][27]_i_48_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.447 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.447    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.604 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.190    26.793    alum/temp_out0[27]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.122 r  alum/D_registers_q[7][26]_i_69/O
                         net (fo=1, routed)           0.000    27.122    alum/D_registers_q[7][26]_i_69_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.672 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    27.672    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.786 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.786    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.900 r  alum/D_registers_q_reg[7][26]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.900    alum/D_registers_q_reg[7][26]_i_51_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.014 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.128 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.128    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.242 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    28.251    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.365 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.365    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.522 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          0.854    29.376    alum/temp_out0[26]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    29.705 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    29.705    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.255 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.255    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.369 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.369    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.483 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.483    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.597 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.597    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.711 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.711    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.825 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.009    30.834    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.948 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.948    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.062 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.062    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.219 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.034    32.253    alum/temp_out0[25]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.582 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    32.582    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.115 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.115    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.232 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.232    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.349 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.349    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.466 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.466    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.583 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.583    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.700 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.009    33.709    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.826 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.943 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.943    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.100 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.941    35.041    alum/temp_out0[24]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    35.373 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    35.373    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.923 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.923    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.037 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.037    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.151 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.151    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.265 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.265    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.379 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.379    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.493 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.009    36.502    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.616 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.616    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.730 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.730    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.887 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.926    37.813    alum/temp_out0[23]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.142 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    38.142    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.692 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    38.692    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.806 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    38.806    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.920 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    38.920    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.034 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.034    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.148 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.148    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.262 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.009    39.271    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.385 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.385    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.499 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.499    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.656 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.986    40.642    alum/temp_out0[22]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    40.971 r  alum/D_registers_q[7][21]_i_68/O
                         net (fo=1, routed)           0.000    40.971    alum/D_registers_q[7][21]_i_68_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.504 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.504    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.621 r  alum/D_registers_q_reg[7][21]_i_56/CO[3]
                         net (fo=1, routed)           0.000    41.621    alum/D_registers_q_reg[7][21]_i_56_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.738 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    41.738    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.855 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.855    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.972 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.972    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.089 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.009    42.098    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.215 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    42.215    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.332 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.332    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.489 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.097    43.586    alum/temp_out0[21]
    SLICE_X38Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    44.389 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.389    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.506 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    44.506    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.623 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    44.623    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.740 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.740    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.857 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.857    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.974 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    44.983    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.100 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.100    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.217 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.217    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.374 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.962    46.336    alum/temp_out0[20]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    46.668 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.668    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.218 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.218    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.332 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.332    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.446 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.446    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.560 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.560    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.674 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.674    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.788 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    47.797    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.911 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.911    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.025 r  alum/D_registers_q_reg[7][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.025    alum/D_registers_q_reg[7][19]_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.182 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          0.989    49.171    alum/temp_out0[19]
    SLICE_X44Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.956 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    49.956    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.070 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.070    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.184 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.009    50.193    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.307 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.307    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.421 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.421    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.535 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.535    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.649 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    50.649    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.763 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.763    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.920 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.972    51.892    alum/temp_out0[18]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.221 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.221    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.771 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    52.771    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.885 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    52.885    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.999 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.009    53.008    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.122 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.122    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.236 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.350    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.464 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.464    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.578 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.578    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.735 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.107    54.842    alum/temp_out0[17]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    55.171 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.171    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.721 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.721    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.835 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    55.835    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.949 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    55.949    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.063 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.009    56.072    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.186 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.186    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.300 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.300    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.414 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.414    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.528 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.528    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.685 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.169    57.853    alum/temp_out0[16]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.329    58.182 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    58.182    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.732 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.732    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.846 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.846    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.960 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.960    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.074 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.009    59.083    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.197 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.197    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.311 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.311    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.425 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.425    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.539 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.539    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.696 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.944    60.640    alum/temp_out0[15]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    60.969 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    60.969    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.519 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    61.519    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.633 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.633    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.747 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    61.747    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.861 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.009    61.870    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.984 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.984    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.098 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.098    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.212 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.212    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.326 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.326    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.483 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          1.123    63.607    alum/temp_out0[14]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    63.936 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.936    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.486 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.486    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.600 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.600    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.714 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.714    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.828 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.828    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.942 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.942    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.056 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.056    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.170 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.009    65.179    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.293    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.450 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.140    66.589    alum/temp_out0[13]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.918 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.918    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.451 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.451    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.568 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    67.568    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.685 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.685    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.802 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.802    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.919 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.919    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.036 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    68.036    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.153 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.153    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.270 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.279    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.436 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          0.965    69.401    alum/temp_out0[12]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.332    69.733 r  alum/D_registers_q[7][11]_i_64/O
                         net (fo=1, routed)           0.000    69.733    alum/D_registers_q[7][11]_i_64_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.266 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    70.266    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.383 r  alum/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    70.383    alum/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.500 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.500    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.617 r  alum/D_registers_q_reg[7][11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.617    alum/D_registers_q_reg[7][11]_i_42_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.734 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.734    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.851 r  alum/D_registers_q_reg[7][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.851    alum/D_registers_q_reg[7][11]_i_25_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.968 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.968    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.085 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.009    71.094    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.251 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.053    72.304    alum/temp_out0[11]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    72.636 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    72.636    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.186 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.186    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.300 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    73.300    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.414 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    73.414    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.528 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.528    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.642 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.642    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.756 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.756    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.870 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.870    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.984 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.984    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.141 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.146    75.287    alum/temp_out0[10]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.087 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.204 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    76.204    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.321 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.321    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.438 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.555 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.555    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.672 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.672    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.789 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.789    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.906 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.906    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.063 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          1.121    78.183    alum/temp_out0[9]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    78.986 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.986    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.103 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    79.103    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.220 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.220    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.337 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.337    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.454 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.454    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.571 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    79.571    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.688 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.688    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.805 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.805    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.962 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.981    80.943    alum/temp_out0[8]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.332    81.275 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.275    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.825 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.825    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.939 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.939    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.053 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.053    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.167 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.167    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.281 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.281    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.395 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.395    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.509 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.509    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.623 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.623    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.780 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          0.945    83.725    alum/temp_out0[7]
    SLICE_X44Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.510 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.510    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.624 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.624    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.738 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.738    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.852 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.852    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.966 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.966    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.080 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.080    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.194 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.194    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.308 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    85.308    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.465 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.951    86.416    alum/temp_out0[6]
    SLICE_X43Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.745 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.295 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.295    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.409 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.409    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.523 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.523    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.637 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.751 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.751    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.865 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.865    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.979 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.979    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.093 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.093    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.250 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.919    89.169    alum/temp_out0[5]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    89.498 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.498    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.031 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.031    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.148 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.148    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.265 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.265    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.382 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.382    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.499 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.499    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.616 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.616    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.733 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.733    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.850 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.850    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.007 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.993    92.000    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.332    92.332 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.332    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.882 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.882    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.996 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.996    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.110 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.110    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.224 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.224    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.338 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.338    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.452 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.452    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.566 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.566    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.680 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.680    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.837 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.988    94.824    alum/temp_out0[3]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.609 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.609    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.723 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.723    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.837 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.837    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.951 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.951    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.065 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.065    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.179 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.179    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.293 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.293    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.407 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.407    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.564 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.963    97.527    alum/temp_out0[2]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.312 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.312    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.426 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.426    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.540 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.540    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.654 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.654    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.768 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.768    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.882 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.882    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.996 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.110 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.110    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.267 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.862   100.129    alum/temp_out0[1]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329   100.458 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.458    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.008 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.008    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.122 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.122    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.236 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.236    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.350 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.350    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.464 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.464    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.578 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.578    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.692 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.692    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.806 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.806    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.963 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.919   102.882    sm/temp_out0[0]
    SLICE_X50Y16         LUT5 (Prop_lut5_I4_O)        0.329   103.211 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.466   103.677    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X50Y16         LUT4 (Prop_lut4_I0_O)        0.124   103.801 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.303   104.104    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.124   104.228 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.346   105.573    sm/M_alum_out[0]
    SLICE_X38Y6          LUT5 (Prop_lut5_I2_O)        0.153   105.726 r  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.521   106.247    sm/D_states_q[4]_i_13_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I4_O)        0.331   106.578 f  sm/D_states_q[3]_i_2/O
                         net (fo=4, routed)           0.839   107.417    sm/D_states_q[3]_i_2_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I0_O)        0.124   107.541 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   107.541    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X43Y8          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X43Y8          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X43Y8          FDSE (Setup_fdse_C_D)        0.031   116.145    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.145    
                         arrival time                        -107.542    
  -------------------------------------------------------------------
                         slack                                  8.603    

Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.349ns  (logic 60.321ns (58.936%)  route 42.028ns (41.063%))
  Logic Levels:           321  (CARRY4=287 LUT2=1 LUT3=23 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=119, routed)         2.450     8.054    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X43Y5          LUT5 (Prop_lut5_I2_O)        0.152     8.206 f  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.307     8.513    sm/ram_reg_i_153_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I4_O)        0.332     8.845 r  sm/ram_reg_i_124/O
                         net (fo=32, routed)          1.284    10.129    L_reg/M_sm_ra2[1]
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.124    10.253 r  L_reg/ram_reg_i_99/O
                         net (fo=5, routed)           0.750    11.003    sm/M_sm_rd2[0]
    SLICE_X44Y8          LUT5 (Prop_lut5_I4_O)        0.124    11.127 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=118, routed)         1.382    12.509    sm/M_alum_b[0]
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.633 r  sm/D_registers_q[7][31]_i_161/O
                         net (fo=1, routed)           0.000    12.633    alum/S[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.165 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.165    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.279    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.009    13.402    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.516    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.630 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.630    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.744 r  alum/D_registers_q_reg[7][31]_i_127/CO[3]
                         net (fo=1, routed)           0.000    13.744    alum/D_registers_q_reg[7][31]_i_127_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.858 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.858    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.243 r  alum/D_registers_q_reg[7][31]_i_73/CO[0]
                         net (fo=36, routed)          0.929    15.172    alum/temp_out0[31]
    SLICE_X42Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.016 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.016    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.133 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.133    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.250 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.009    16.259    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.376 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.376    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.493 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.493    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.610 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    16.610    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.727 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.727    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.844 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.844    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.001 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.029    18.030    alum/temp_out0[30]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    18.362 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.362    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.912 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.912    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.026    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.009    19.149    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.263 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.263    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.377 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.377    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.491    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.605    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.719    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.876 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.010    20.886    alum/temp_out0[29]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.215 r  alum/D_registers_q[7][28]_i_67/O
                         net (fo=1, routed)           0.000    21.215    alum/D_registers_q[7][28]_i_67_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.765 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.765    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.879 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.879    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.993 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.993    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.107 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.009    22.116    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.230 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.230    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.344 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.344    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.458 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.458    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.572 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.572    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.729 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.031    23.761    alum/temp_out0[28]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.090 r  alum/D_registers_q[7][27]_i_85/O
                         net (fo=1, routed)           0.000    24.090    alum/D_registers_q[7][27]_i_85_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.640 r  alum/D_registers_q_reg[7][27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.640    alum/D_registers_q_reg[7][27]_i_78_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.754 r  alum/D_registers_q_reg[7][27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    24.754    alum/D_registers_q_reg[7][27]_i_73_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.868 r  alum/D_registers_q_reg[7][27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.868    alum/D_registers_q_reg[7][27]_i_68_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.982 r  alum/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.982    alum/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.096 r  alum/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.009    25.105    alum/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.219 r  alum/D_registers_q_reg[7][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    25.219    alum/D_registers_q_reg[7][27]_i_53_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.333 r  alum/D_registers_q_reg[7][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    25.333    alum/D_registers_q_reg[7][27]_i_48_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.447 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.447    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.604 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.190    26.793    alum/temp_out0[27]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.122 r  alum/D_registers_q[7][26]_i_69/O
                         net (fo=1, routed)           0.000    27.122    alum/D_registers_q[7][26]_i_69_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.672 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    27.672    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.786 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.786    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.900 r  alum/D_registers_q_reg[7][26]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.900    alum/D_registers_q_reg[7][26]_i_51_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.014 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.128 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.128    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.242 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    28.251    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.365 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.365    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.522 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          0.854    29.376    alum/temp_out0[26]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    29.705 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    29.705    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.255 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.255    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.369 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.369    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.483 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.483    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.597 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.597    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.711 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.711    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.825 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.009    30.834    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.948 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.948    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.062 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.062    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.219 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.034    32.253    alum/temp_out0[25]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.582 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    32.582    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.115 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.115    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.232 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.232    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.349 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.349    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.466 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.466    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.583 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.583    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.700 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.009    33.709    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.826 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.943 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.943    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.100 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.941    35.041    alum/temp_out0[24]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    35.373 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    35.373    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.923 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.923    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.037 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.037    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.151 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.151    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.265 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.265    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.379 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.379    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.493 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.009    36.502    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.616 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.616    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.730 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.730    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.887 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.926    37.813    alum/temp_out0[23]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.142 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    38.142    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.692 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    38.692    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.806 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    38.806    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.920 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    38.920    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.034 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.034    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.148 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.148    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.262 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.009    39.271    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.385 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.385    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.499 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.499    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.656 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.986    40.642    alum/temp_out0[22]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    40.971 r  alum/D_registers_q[7][21]_i_68/O
                         net (fo=1, routed)           0.000    40.971    alum/D_registers_q[7][21]_i_68_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.504 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.504    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.621 r  alum/D_registers_q_reg[7][21]_i_56/CO[3]
                         net (fo=1, routed)           0.000    41.621    alum/D_registers_q_reg[7][21]_i_56_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.738 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    41.738    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.855 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.855    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.972 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.972    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.089 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.009    42.098    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.215 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    42.215    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.332 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.332    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.489 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.097    43.586    alum/temp_out0[21]
    SLICE_X38Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    44.389 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.389    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.506 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    44.506    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.623 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    44.623    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.740 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.740    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.857 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.857    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.974 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    44.983    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.100 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.100    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.217 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.217    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.374 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.962    46.336    alum/temp_out0[20]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    46.668 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.668    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.218 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.218    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.332 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.332    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.446 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.446    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.560 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.560    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.674 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.674    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.788 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    47.797    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.911 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.911    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.025 r  alum/D_registers_q_reg[7][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.025    alum/D_registers_q_reg[7][19]_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.182 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          0.989    49.171    alum/temp_out0[19]
    SLICE_X44Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.956 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    49.956    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.070 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.070    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.184 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.009    50.193    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.307 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.307    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.421 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.421    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.535 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.535    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.649 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    50.649    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.763 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.763    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.920 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.972    51.892    alum/temp_out0[18]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.221 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.221    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.771 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    52.771    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.885 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    52.885    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.999 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.009    53.008    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.122 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.122    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.236 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.350    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.464 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.464    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.578 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.578    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.735 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.107    54.842    alum/temp_out0[17]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    55.171 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.171    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.721 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.721    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.835 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    55.835    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.949 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    55.949    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.063 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.009    56.072    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.186 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.186    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.300 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.300    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.414 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.414    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.528 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.528    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.685 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.169    57.853    alum/temp_out0[16]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.329    58.182 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    58.182    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.732 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.732    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.846 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.846    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.960 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.960    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.074 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.009    59.083    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.197 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.197    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.311 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.311    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.425 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.425    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.539 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.539    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.696 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.944    60.640    alum/temp_out0[15]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    60.969 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    60.969    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.519 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    61.519    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.633 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.633    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.747 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    61.747    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.861 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.009    61.870    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.984 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.984    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.098 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.098    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.212 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.212    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.326 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.326    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.483 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          1.123    63.607    alum/temp_out0[14]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    63.936 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.936    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.486 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.486    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.600 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.600    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.714 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.714    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.828 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.828    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.942 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.942    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.056 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.056    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.170 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.009    65.179    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.293    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.450 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.140    66.589    alum/temp_out0[13]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.918 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.918    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.451 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.451    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.568 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    67.568    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.685 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.685    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.802 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.802    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.919 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.919    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.036 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    68.036    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.153 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.153    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.270 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.279    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.436 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          0.965    69.401    alum/temp_out0[12]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.332    69.733 r  alum/D_registers_q[7][11]_i_64/O
                         net (fo=1, routed)           0.000    69.733    alum/D_registers_q[7][11]_i_64_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.266 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    70.266    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.383 r  alum/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    70.383    alum/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.500 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.500    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.617 r  alum/D_registers_q_reg[7][11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.617    alum/D_registers_q_reg[7][11]_i_42_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.734 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.734    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.851 r  alum/D_registers_q_reg[7][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.851    alum/D_registers_q_reg[7][11]_i_25_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.968 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.968    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.085 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.009    71.094    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.251 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.053    72.304    alum/temp_out0[11]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    72.636 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    72.636    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.186 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.186    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.300 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    73.300    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.414 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    73.414    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.528 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.528    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.642 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.642    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.756 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.756    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.870 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.870    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.984 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.984    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.141 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.146    75.287    alum/temp_out0[10]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.087 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.204 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    76.204    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.321 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.321    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.438 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.555 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.555    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.672 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.672    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.789 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.789    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.906 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.906    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.063 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          1.121    78.183    alum/temp_out0[9]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    78.986 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.986    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.103 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    79.103    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.220 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.220    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.337 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.337    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.454 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.454    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.571 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    79.571    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.688 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.688    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.805 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.805    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.962 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.981    80.943    alum/temp_out0[8]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.332    81.275 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.275    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.825 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.825    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.939 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.939    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.053 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.053    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.167 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.167    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.281 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.281    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.395 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.395    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.509 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.509    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.623 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.623    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.780 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          0.945    83.725    alum/temp_out0[7]
    SLICE_X44Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.510 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.510    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.624 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.624    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.738 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.738    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.852 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.852    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.966 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.966    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.080 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.080    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.194 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.194    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.308 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    85.308    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.465 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.951    86.416    alum/temp_out0[6]
    SLICE_X43Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.745 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.295 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.295    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.409 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.409    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.523 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.523    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.637 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.751 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.751    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.865 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.865    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.979 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.979    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.093 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.093    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.250 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.919    89.169    alum/temp_out0[5]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    89.498 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.498    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.031 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.031    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.148 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.148    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.265 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.265    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.382 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.382    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.499 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.499    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.616 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.616    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.733 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.733    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.850 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.850    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.007 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.993    92.000    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.332    92.332 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.332    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.882 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.882    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.996 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.996    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.110 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.110    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.224 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.224    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.338 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.338    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.452 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.452    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.566 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.566    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.680 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.680    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.837 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.988    94.824    alum/temp_out0[3]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.609 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.609    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.723 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.723    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.837 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.837    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.951 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.951    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.065 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.065    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.179 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.179    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.293 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.293    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.407 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.407    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.564 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.963    97.527    alum/temp_out0[2]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.312 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.312    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.426 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.426    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.540 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.540    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.654 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.654    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.768 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.768    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.882 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.882    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.996 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.110 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.110    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.267 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.862   100.129    alum/temp_out0[1]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329   100.458 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.458    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.008 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.008    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.122 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.122    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.236 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.236    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.350 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.350    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.464 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.464    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.578 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.578    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.692 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.692    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.806 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.806    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.963 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.919   102.882    sm/temp_out0[0]
    SLICE_X50Y16         LUT5 (Prop_lut5_I4_O)        0.329   103.211 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.466   103.677    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X50Y16         LUT4 (Prop_lut4_I0_O)        0.124   103.801 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.303   104.104    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.124   104.228 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.346   105.573    sm/M_alum_out[0]
    SLICE_X38Y6          LUT5 (Prop_lut5_I2_O)        0.153   105.726 r  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.521   106.247    sm/D_states_q[4]_i_13_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I4_O)        0.331   106.578 f  sm/D_states_q[3]_i_2/O
                         net (fo=4, routed)           0.794   107.372    sm/D_states_q[3]_i_2_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.124   107.496 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.000   107.496    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X43Y7          FDSE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X43Y7          FDSE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X43Y7          FDSE (Setup_fdse_C_D)        0.032   116.146    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.146    
                         arrival time                        -107.497    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.681ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.317ns  (logic 60.321ns (58.955%)  route 41.996ns (41.045%))
  Logic Levels:           321  (CARRY4=287 LUT2=1 LUT3=23 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=119, routed)         2.450     8.054    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X43Y5          LUT5 (Prop_lut5_I2_O)        0.152     8.206 f  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.307     8.513    sm/ram_reg_i_153_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I4_O)        0.332     8.845 r  sm/ram_reg_i_124/O
                         net (fo=32, routed)          1.284    10.129    L_reg/M_sm_ra2[1]
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.124    10.253 r  L_reg/ram_reg_i_99/O
                         net (fo=5, routed)           0.750    11.003    sm/M_sm_rd2[0]
    SLICE_X44Y8          LUT5 (Prop_lut5_I4_O)        0.124    11.127 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=118, routed)         1.382    12.509    sm/M_alum_b[0]
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.633 r  sm/D_registers_q[7][31]_i_161/O
                         net (fo=1, routed)           0.000    12.633    alum/S[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.165 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.165    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.279    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.009    13.402    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.516    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.630 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.630    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.744 r  alum/D_registers_q_reg[7][31]_i_127/CO[3]
                         net (fo=1, routed)           0.000    13.744    alum/D_registers_q_reg[7][31]_i_127_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.858 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.858    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.243 r  alum/D_registers_q_reg[7][31]_i_73/CO[0]
                         net (fo=36, routed)          0.929    15.172    alum/temp_out0[31]
    SLICE_X42Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.016 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.016    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.133 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.133    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.250 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.009    16.259    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.376 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.376    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.493 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.493    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.610 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    16.610    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.727 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.727    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.844 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.844    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.001 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.029    18.030    alum/temp_out0[30]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    18.362 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.362    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.912 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.912    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.026    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.009    19.149    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.263 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.263    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.377 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.377    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.491    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.605    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.719    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.876 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.010    20.886    alum/temp_out0[29]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.215 r  alum/D_registers_q[7][28]_i_67/O
                         net (fo=1, routed)           0.000    21.215    alum/D_registers_q[7][28]_i_67_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.765 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.765    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.879 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.879    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.993 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.993    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.107 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.009    22.116    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.230 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.230    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.344 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.344    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.458 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.458    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.572 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.572    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.729 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.031    23.761    alum/temp_out0[28]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.090 r  alum/D_registers_q[7][27]_i_85/O
                         net (fo=1, routed)           0.000    24.090    alum/D_registers_q[7][27]_i_85_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.640 r  alum/D_registers_q_reg[7][27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.640    alum/D_registers_q_reg[7][27]_i_78_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.754 r  alum/D_registers_q_reg[7][27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    24.754    alum/D_registers_q_reg[7][27]_i_73_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.868 r  alum/D_registers_q_reg[7][27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.868    alum/D_registers_q_reg[7][27]_i_68_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.982 r  alum/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.982    alum/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.096 r  alum/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.009    25.105    alum/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.219 r  alum/D_registers_q_reg[7][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    25.219    alum/D_registers_q_reg[7][27]_i_53_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.333 r  alum/D_registers_q_reg[7][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    25.333    alum/D_registers_q_reg[7][27]_i_48_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.447 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.447    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.604 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.190    26.793    alum/temp_out0[27]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.122 r  alum/D_registers_q[7][26]_i_69/O
                         net (fo=1, routed)           0.000    27.122    alum/D_registers_q[7][26]_i_69_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.672 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    27.672    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.786 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.786    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.900 r  alum/D_registers_q_reg[7][26]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.900    alum/D_registers_q_reg[7][26]_i_51_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.014 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.128 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.128    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.242 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    28.251    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.365 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.365    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.522 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          0.854    29.376    alum/temp_out0[26]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    29.705 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    29.705    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.255 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.255    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.369 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.369    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.483 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.483    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.597 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.597    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.711 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.711    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.825 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.009    30.834    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.948 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.948    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.062 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.062    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.219 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.034    32.253    alum/temp_out0[25]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.582 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    32.582    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.115 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.115    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.232 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.232    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.349 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.349    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.466 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.466    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.583 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.583    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.700 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.009    33.709    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.826 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.943 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.943    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.100 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.941    35.041    alum/temp_out0[24]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    35.373 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    35.373    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.923 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.923    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.037 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.037    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.151 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.151    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.265 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.265    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.379 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.379    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.493 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.009    36.502    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.616 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.616    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.730 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.730    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.887 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.926    37.813    alum/temp_out0[23]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.142 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    38.142    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.692 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    38.692    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.806 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    38.806    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.920 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    38.920    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.034 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.034    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.148 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.148    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.262 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.009    39.271    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.385 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.385    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.499 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.499    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.656 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.986    40.642    alum/temp_out0[22]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    40.971 r  alum/D_registers_q[7][21]_i_68/O
                         net (fo=1, routed)           0.000    40.971    alum/D_registers_q[7][21]_i_68_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.504 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.504    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.621 r  alum/D_registers_q_reg[7][21]_i_56/CO[3]
                         net (fo=1, routed)           0.000    41.621    alum/D_registers_q_reg[7][21]_i_56_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.738 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    41.738    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.855 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.855    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.972 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.972    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.089 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.009    42.098    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.215 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    42.215    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.332 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.332    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.489 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.097    43.586    alum/temp_out0[21]
    SLICE_X38Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    44.389 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.389    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.506 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    44.506    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.623 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    44.623    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.740 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.740    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.857 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.857    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.974 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    44.983    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.100 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.100    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.217 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.217    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.374 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.962    46.336    alum/temp_out0[20]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    46.668 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.668    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.218 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.218    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.332 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.332    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.446 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.446    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.560 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.560    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.674 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.674    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.788 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    47.797    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.911 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.911    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.025 r  alum/D_registers_q_reg[7][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.025    alum/D_registers_q_reg[7][19]_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.182 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          0.989    49.171    alum/temp_out0[19]
    SLICE_X44Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.956 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    49.956    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.070 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.070    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.184 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.009    50.193    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.307 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.307    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.421 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.421    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.535 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.535    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.649 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    50.649    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.763 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.763    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.920 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.972    51.892    alum/temp_out0[18]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.221 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.221    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.771 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    52.771    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.885 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    52.885    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.999 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.009    53.008    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.122 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.122    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.236 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.350    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.464 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.464    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.578 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.578    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.735 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.107    54.842    alum/temp_out0[17]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    55.171 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.171    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.721 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.721    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.835 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    55.835    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.949 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    55.949    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.063 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.009    56.072    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.186 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.186    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.300 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.300    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.414 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.414    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.528 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.528    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.685 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.169    57.853    alum/temp_out0[16]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.329    58.182 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    58.182    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.732 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.732    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.846 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.846    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.960 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.960    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.074 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.009    59.083    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.197 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.197    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.311 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.311    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.425 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.425    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.539 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.539    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.696 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.944    60.640    alum/temp_out0[15]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    60.969 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    60.969    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.519 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    61.519    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.633 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.633    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.747 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    61.747    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.861 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.009    61.870    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.984 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.984    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.098 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.098    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.212 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.212    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.326 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.326    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.483 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          1.123    63.607    alum/temp_out0[14]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    63.936 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.936    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.486 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.486    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.600 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.600    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.714 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.714    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.828 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.828    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.942 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.942    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.056 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.056    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.170 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.009    65.179    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.293    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.450 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.140    66.589    alum/temp_out0[13]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.918 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.918    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.451 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.451    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.568 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    67.568    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.685 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.685    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.802 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.802    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.919 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.919    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.036 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    68.036    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.153 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.153    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.270 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.279    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.436 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          0.965    69.401    alum/temp_out0[12]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.332    69.733 r  alum/D_registers_q[7][11]_i_64/O
                         net (fo=1, routed)           0.000    69.733    alum/D_registers_q[7][11]_i_64_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.266 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    70.266    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.383 r  alum/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    70.383    alum/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.500 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.500    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.617 r  alum/D_registers_q_reg[7][11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.617    alum/D_registers_q_reg[7][11]_i_42_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.734 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.734    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.851 r  alum/D_registers_q_reg[7][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.851    alum/D_registers_q_reg[7][11]_i_25_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.968 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.968    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.085 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.009    71.094    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.251 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.053    72.304    alum/temp_out0[11]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    72.636 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    72.636    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.186 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.186    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.300 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    73.300    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.414 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    73.414    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.528 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.528    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.642 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.642    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.756 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.756    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.870 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.870    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.984 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.984    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.141 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.146    75.287    alum/temp_out0[10]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.087 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.204 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    76.204    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.321 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.321    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.438 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.555 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.555    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.672 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.672    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.789 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.789    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.906 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.906    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.063 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          1.121    78.183    alum/temp_out0[9]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    78.986 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.986    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.103 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    79.103    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.220 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.220    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.337 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.337    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.454 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.454    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.571 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    79.571    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.688 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.688    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.805 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.805    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.962 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.981    80.943    alum/temp_out0[8]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.332    81.275 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.275    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.825 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.825    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.939 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.939    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.053 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.053    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.167 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.167    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.281 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.281    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.395 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.395    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.509 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.509    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.623 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.623    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.780 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          0.945    83.725    alum/temp_out0[7]
    SLICE_X44Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.510 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.510    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.624 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.624    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.738 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.738    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.852 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.852    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.966 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.966    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.080 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.080    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.194 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.194    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.308 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    85.308    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.465 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.951    86.416    alum/temp_out0[6]
    SLICE_X43Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.745 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.295 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.295    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.409 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.409    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.523 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.523    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.637 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.751 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.751    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.865 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.865    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.979 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.979    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.093 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.093    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.250 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.919    89.169    alum/temp_out0[5]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    89.498 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.498    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.031 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.031    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.148 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.148    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.265 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.265    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.382 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.382    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.499 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.499    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.616 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.616    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.733 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.733    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.850 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.850    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.007 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.993    92.000    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.332    92.332 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.332    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.882 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.882    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.996 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.996    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.110 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.110    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.224 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.224    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.338 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.338    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.452 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.452    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.566 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.566    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.680 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.680    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.837 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.988    94.824    alum/temp_out0[3]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.609 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.609    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.723 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.723    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.837 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.837    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.951 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.951    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.065 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.065    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.179 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.179    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.293 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.293    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.407 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.407    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.564 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.963    97.527    alum/temp_out0[2]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.312 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.312    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.426 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.426    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.540 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.540    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.654 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.654    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.768 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.768    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.882 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.882    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.996 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.110 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.110    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.267 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.862   100.129    alum/temp_out0[1]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329   100.458 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.458    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.008 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.008    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.122 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.122    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.236 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.236    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.350 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.350    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.464 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.464    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.578 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.578    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.692 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.692    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.806 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.806    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.963 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.919   102.882    sm/temp_out0[0]
    SLICE_X50Y16         LUT5 (Prop_lut5_I4_O)        0.329   103.211 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.466   103.677    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X50Y16         LUT4 (Prop_lut4_I0_O)        0.124   103.801 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.303   104.104    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.124   104.228 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.346   105.573    sm/M_alum_out[0]
    SLICE_X38Y6          LUT5 (Prop_lut5_I2_O)        0.153   105.726 r  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.521   106.247    sm/D_states_q[4]_i_13_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I4_O)        0.331   106.578 f  sm/D_states_q[3]_i_2/O
                         net (fo=4, routed)           0.762   107.340    sm/D_states_q[3]_i_2_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.124   107.464 r  sm/D_states_q[3]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   107.464    sm/D_states_q[3]_rep__1_i_1_n_0
    SLICE_X43Y7          FDSE                                         r  sm/D_states_q_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X43Y7          FDSE                                         r  sm/D_states_q_reg[3]_rep__1/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X43Y7          FDSE (Setup_fdse_C_D)        0.031   116.145    sm/D_states_q_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                        116.145    
                         arrival time                        -107.464    
  -------------------------------------------------------------------
                         slack                                  8.681    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.351ns  (logic 60.321ns (58.935%)  route 42.030ns (41.065%))
  Logic Levels:           321  (CARRY4=287 LUT2=1 LUT3=23 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=119, routed)         2.450     8.054    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X43Y5          LUT5 (Prop_lut5_I2_O)        0.152     8.206 f  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.307     8.513    sm/ram_reg_i_153_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I4_O)        0.332     8.845 r  sm/ram_reg_i_124/O
                         net (fo=32, routed)          1.284    10.129    L_reg/M_sm_ra2[1]
    SLICE_X54Y8          LUT6 (Prop_lut6_I2_O)        0.124    10.253 r  L_reg/ram_reg_i_99/O
                         net (fo=5, routed)           0.750    11.003    sm/M_sm_rd2[0]
    SLICE_X44Y8          LUT5 (Prop_lut5_I4_O)        0.124    11.127 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=118, routed)         1.382    12.509    sm/M_alum_b[0]
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.633 r  sm/D_registers_q[7][31]_i_161/O
                         net (fo=1, routed)           0.000    12.633    alum/S[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.165 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.165    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.279    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.009    13.402    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.516    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.630 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.630    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.744 r  alum/D_registers_q_reg[7][31]_i_127/CO[3]
                         net (fo=1, routed)           0.000    13.744    alum/D_registers_q_reg[7][31]_i_127_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.858 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.858    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.972 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.243 r  alum/D_registers_q_reg[7][31]_i_73/CO[0]
                         net (fo=36, routed)          0.929    15.172    alum/temp_out0[31]
    SLICE_X42Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.016 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.016    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.133 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.133    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.250 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.009    16.259    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.376 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    16.376    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.493 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    16.493    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.610 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    16.610    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.727 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.727    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.844 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.844    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.001 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.029    18.030    alum/temp_out0[30]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    18.362 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    18.362    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.912 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    18.912    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.026 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.026    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.140 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.009    19.149    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.263 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.263    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.377 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.377    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.491 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.491    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.605 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.605    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.719 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.719    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.876 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.010    20.886    alum/temp_out0[29]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.215 r  alum/D_registers_q[7][28]_i_67/O
                         net (fo=1, routed)           0.000    21.215    alum/D_registers_q[7][28]_i_67_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.765 r  alum/D_registers_q_reg[7][28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.765    alum/D_registers_q_reg[7][28]_i_60_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.879 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.879    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.993 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.993    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.107 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.009    22.116    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.230 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.230    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.344 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.344    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.458 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.458    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.572 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.572    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.729 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.031    23.761    alum/temp_out0[28]
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.090 r  alum/D_registers_q[7][27]_i_85/O
                         net (fo=1, routed)           0.000    24.090    alum/D_registers_q[7][27]_i_85_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.640 r  alum/D_registers_q_reg[7][27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.640    alum/D_registers_q_reg[7][27]_i_78_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.754 r  alum/D_registers_q_reg[7][27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    24.754    alum/D_registers_q_reg[7][27]_i_73_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.868 r  alum/D_registers_q_reg[7][27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    24.868    alum/D_registers_q_reg[7][27]_i_68_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.982 r  alum/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    24.982    alum/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.096 r  alum/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.009    25.105    alum/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.219 r  alum/D_registers_q_reg[7][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    25.219    alum/D_registers_q_reg[7][27]_i_53_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.333 r  alum/D_registers_q_reg[7][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    25.333    alum/D_registers_q_reg[7][27]_i_48_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.447 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.447    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.604 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.190    26.793    alum/temp_out0[27]
    SLICE_X28Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.122 r  alum/D_registers_q[7][26]_i_69/O
                         net (fo=1, routed)           0.000    27.122    alum/D_registers_q[7][26]_i_69_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.672 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    27.672    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.786 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.786    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.900 r  alum/D_registers_q_reg[7][26]_i_51/CO[3]
                         net (fo=1, routed)           0.000    27.900    alum/D_registers_q_reg[7][26]_i_51_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.014 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.128 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.128    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.242 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    28.251    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.365 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.365    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.522 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          0.854    29.376    alum/temp_out0[26]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    29.705 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    29.705    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.255 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.255    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.369 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.369    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.483 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.483    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.597 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.597    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.711 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.711    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.825 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.009    30.834    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.948 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.948    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.062 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.062    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.219 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.034    32.253    alum/temp_out0[25]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.329    32.582 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    32.582    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.115 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.115    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.232 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.232    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.349 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.349    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.466 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.466    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.583 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.583    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.700 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.009    33.709    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.826 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.826    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.943 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.943    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.100 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.941    35.041    alum/temp_out0[24]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    35.373 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    35.373    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.923 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.923    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.037 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.037    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.151 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.151    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.265 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.265    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.379 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.379    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.493 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.009    36.502    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.616 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.616    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.730 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.730    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.887 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.926    37.813    alum/temp_out0[23]
    SLICE_X33Y19         LUT3 (Prop_lut3_I0_O)        0.329    38.142 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    38.142    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.692 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    38.692    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.806 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    38.806    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.920 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    38.920    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.034 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.034    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.148 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.148    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.262 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.009    39.271    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.385 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.385    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.499 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.499    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.656 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.986    40.642    alum/temp_out0[22]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.329    40.971 r  alum/D_registers_q[7][21]_i_68/O
                         net (fo=1, routed)           0.000    40.971    alum/D_registers_q[7][21]_i_68_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.504 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.504    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.621 r  alum/D_registers_q_reg[7][21]_i_56/CO[3]
                         net (fo=1, routed)           0.000    41.621    alum/D_registers_q_reg[7][21]_i_56_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.738 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    41.738    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.855 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    41.855    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.972 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    41.972    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.089 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.009    42.098    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.215 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    42.215    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.332 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.332    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.489 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.097    43.586    alum/temp_out0[21]
    SLICE_X38Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    44.389 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.389    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.506 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    44.506    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.623 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    44.623    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.740 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.740    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.857 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.857    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.974 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.009    44.983    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.100 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.100    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.217 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.217    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.374 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.962    46.336    alum/temp_out0[20]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    46.668 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.668    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.218 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.218    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.332 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.332    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.446 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.446    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.560 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.560    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.674 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.674    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.788 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.009    47.797    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.911 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.911    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.025 r  alum/D_registers_q_reg[7][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.025    alum/D_registers_q_reg[7][19]_i_15_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.182 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          0.989    49.171    alum/temp_out0[19]
    SLICE_X44Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    49.956 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    49.956    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.070 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    50.070    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.184 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.009    50.193    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.307 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    50.307    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.421 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    50.421    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.535 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    50.535    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.649 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    50.649    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.763 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.763    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.920 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.972    51.892    alum/temp_out0[18]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.221 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    52.221    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.771 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    52.771    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.885 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    52.885    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.999 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.009    53.008    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.122 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.122    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.236 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    53.350    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.464 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    53.464    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.578 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.578    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.735 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          1.107    54.842    alum/temp_out0[17]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    55.171 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.171    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.721 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.721    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.835 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    55.835    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.949 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    55.949    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.063 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.009    56.072    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.186 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.186    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.300 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.300    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.414 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.414    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.528 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.528    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.685 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          1.169    57.853    alum/temp_out0[16]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.329    58.182 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    58.182    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.732 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    58.732    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.846 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.846    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.960 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.960    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.074 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.009    59.083    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.197 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.197    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.311 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.311    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.425 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.425    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.539 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.539    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.696 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.944    60.640    alum/temp_out0[15]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    60.969 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    60.969    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.519 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    61.519    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.633 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    61.633    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.747 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    61.747    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.861 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.009    61.870    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.984 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    61.984    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.098 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.098    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.212 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.212    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.326 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.326    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.483 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          1.123    63.607    alum/temp_out0[14]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    63.936 r  alum/D_registers_q[7][13]_i_57/O
                         net (fo=1, routed)           0.000    63.936    alum/D_registers_q[7][13]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.486 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.486    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.600 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.600    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.714 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.714    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.828 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.828    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.942 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.942    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.056 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.056    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.170 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.009    65.179    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.293    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.450 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.140    66.589    alum/temp_out0[13]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.918 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    66.918    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.451 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    67.451    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.568 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    67.568    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.685 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    67.685    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.802 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.802    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.919 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.919    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.036 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    68.036    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.153 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.153    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.270 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.279    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.436 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          0.965    69.401    alum/temp_out0[12]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.332    69.733 r  alum/D_registers_q[7][11]_i_64/O
                         net (fo=1, routed)           0.000    69.733    alum/D_registers_q[7][11]_i_64_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.266 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    70.266    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.383 r  alum/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    70.383    alum/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.500 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.500    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.617 r  alum/D_registers_q_reg[7][11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.617    alum/D_registers_q_reg[7][11]_i_42_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.734 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.734    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.851 r  alum/D_registers_q_reg[7][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.851    alum/D_registers_q_reg[7][11]_i_25_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.968 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.968    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.085 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.009    71.094    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.251 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.053    72.304    alum/temp_out0[11]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    72.636 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    72.636    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.186 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.186    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.300 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    73.300    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.414 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    73.414    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.528 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.528    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.642 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    73.642    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.756 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.756    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.870 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.870    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.984 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.984    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.141 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.146    75.287    alum/temp_out0[10]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.087 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.204 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    76.204    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.321 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    76.321    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.438 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.555 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.555    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.672 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.672    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.789 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.789    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.906 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.906    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.063 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          1.121    78.183    alum/temp_out0[9]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    78.986 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    78.986    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.103 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    79.103    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.220 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.220    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.337 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    79.337    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.454 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    79.454    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.571 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    79.571    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.688 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    79.688    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.805 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.805    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.962 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.981    80.943    alum/temp_out0[8]
    SLICE_X45Y13         LUT3 (Prop_lut3_I0_O)        0.332    81.275 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.275    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.825 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.825    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.939 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.939    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.053 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.053    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.167 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.167    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.281 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.281    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.395 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    82.395    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.509 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.509    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.623 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    82.623    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.780 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          0.945    83.725    alum/temp_out0[7]
    SLICE_X44Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    84.510 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.510    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.624 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.624    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.738 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.738    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.852 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.852    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.966 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.966    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.080 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.080    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.194 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.194    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.308 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    85.308    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.465 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.951    86.416    alum/temp_out0[6]
    SLICE_X43Y12         LUT3 (Prop_lut3_I0_O)        0.329    86.745 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.295 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.295    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.409 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.409    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.523 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.523    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.637 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.751 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.751    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.865 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.865    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.979 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.979    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.093 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    88.093    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.250 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.919    89.169    alum/temp_out0[5]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    89.498 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.498    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.031 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.031    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.148 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.148    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.265 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.265    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.382 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.382    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.499 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.499    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.616 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.616    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.733 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.733    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.850 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.850    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.007 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          0.993    92.000    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.332    92.332 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.332    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.882 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.882    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.996 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.996    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.110 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.110    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.224 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.224    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.338 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.338    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.452 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.452    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.566 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.566    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.680 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.680    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.837 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.988    94.824    alum/temp_out0[3]
    SLICE_X39Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    95.609 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.609    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.723 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.723    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.837 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.837    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.951 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.951    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.065 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.065    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.179 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.179    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.293 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.293    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.407 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.407    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.564 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.963    97.527    alum/temp_out0[2]
    SLICE_X37Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.312 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.312    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.426 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.426    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.540 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.540    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.654 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.654    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.768 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.768    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.882 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.882    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.996 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.110 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.110    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.267 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          0.862   100.129    alum/temp_out0[1]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329   100.458 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.458    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.008 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.008    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.122 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.122    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.236 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.236    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.350 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.350    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.464 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.464    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.578 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.578    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.692 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.692    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.806 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.806    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.963 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.919   102.882    sm/temp_out0[0]
    SLICE_X50Y16         LUT5 (Prop_lut5_I4_O)        0.329   103.211 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.466   103.677    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X50Y16         LUT4 (Prop_lut4_I0_O)        0.124   103.801 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.303   104.104    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I5_O)        0.124   104.228 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.346   105.573    sm/M_alum_out[0]
    SLICE_X38Y6          LUT5 (Prop_lut5_I2_O)        0.153   105.726 r  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.521   106.247    sm/D_states_q[4]_i_13_n_0
    SLICE_X38Y6          LUT6 (Prop_lut6_I4_O)        0.331   106.578 f  sm/D_states_q[3]_i_2/O
                         net (fo=4, routed)           0.796   107.374    sm/D_states_q[3]_i_2_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I0_O)        0.124   107.498 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000   107.498    sm/D_states_d__0[3]
    SLICE_X42Y8          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X42Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X42Y8          FDSE (Setup_fdse_C_D)        0.077   116.191    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.191    
                         arrival time                        -107.499    
  -------------------------------------------------------------------
                         slack                                  8.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_game_tick_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.243%)  route 0.169ns (44.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.562     1.506    gamecounter/clk_IBUF_BUFG
    SLICE_X34Y5          FDRE                                         r  gamecounter/D_ctr_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  gamecounter/D_ctr_q_reg[20]/Q
                         net (fo=4, routed)           0.169     1.839    sm/M_gamecounter_value[0]
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  sm/D_game_tick_q_i_1/O
                         net (fo=1, routed)           0.000     1.884    sm/D_game_tick_q_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  sm/D_game_tick_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    sm/clk_IBUF_BUFG
    SLICE_X36Y5          FDRE                                         r  sm/D_game_tick_q_reg/C
                         clock pessimism             -0.251     1.771    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.091     1.862    sm/D_game_tick_q_reg
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.991%)  route 0.262ns (65.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X33Y10         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.908    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.539    
    SLICE_X34Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.991%)  route 0.262ns (65.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X33Y10         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.908    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.539    
    SLICE_X34Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.991%)  route 0.262ns (65.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X33Y10         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.908    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.539    
    SLICE_X34Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.991%)  route 0.262ns (65.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X33Y10         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.908    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.539    
    SLICE_X34Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.812%)  route 0.264ns (65.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X36Y2          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.264     1.913    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y2          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y2          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.812%)  route 0.264ns (65.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X36Y2          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.264     1.913    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y2          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y2          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.812%)  route 0.264ns (65.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X36Y2          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.264     1.913    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y2          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y2          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.812%)  route 0.264ns (65.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X36Y2          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.264     1.913    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y2          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y2          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.165%)  route 0.297ns (67.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X33Y6          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.297     1.945    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.850    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y8    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y16   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y16   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y16   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y21   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y21   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y21   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y10   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y10   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y10   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y10   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y10   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y10   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y10   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y10   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y6    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y6    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y10   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y10   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y10   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y10   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y10   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y10   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y10   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y10   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y6    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y6    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.943ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.370ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.236ns  (logic 1.072ns (20.472%)  route 4.164ns (79.528%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X39Y9          FDSE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDSE (Prop_fdse_C_Q)         0.419     5.566 f  sm/D_states_q_reg[4]_rep/Q
                         net (fo=116, routed)         1.311     6.877    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.325     7.202 f  sm/D_stage_q[3]_i_2/O
                         net (fo=13, routed)          2.239     9.441    sm/D_stage_q[3]_i_2_n_0
    SLICE_X35Y2          LUT6 (Prop_lut6_I3_O)        0.328     9.769 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.615    10.384    fifo_reset_cond/AS[0]
    SLICE_X35Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X35Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.754    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.754    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                105.370    

Slack (MET) :             105.370ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.236ns  (logic 1.072ns (20.472%)  route 4.164ns (79.528%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X39Y9          FDSE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDSE (Prop_fdse_C_Q)         0.419     5.566 f  sm/D_states_q_reg[4]_rep/Q
                         net (fo=116, routed)         1.311     6.877    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.325     7.202 f  sm/D_stage_q[3]_i_2/O
                         net (fo=13, routed)          2.239     9.441    sm/D_stage_q[3]_i_2_n_0
    SLICE_X35Y2          LUT6 (Prop_lut6_I3_O)        0.328     9.769 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.615    10.384    fifo_reset_cond/AS[0]
    SLICE_X35Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X35Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.754    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.754    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                105.370    

Slack (MET) :             105.370ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.236ns  (logic 1.072ns (20.472%)  route 4.164ns (79.528%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X39Y9          FDSE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDSE (Prop_fdse_C_Q)         0.419     5.566 f  sm/D_states_q_reg[4]_rep/Q
                         net (fo=116, routed)         1.311     6.877    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.325     7.202 f  sm/D_stage_q[3]_i_2/O
                         net (fo=13, routed)          2.239     9.441    sm/D_stage_q[3]_i_2_n_0
    SLICE_X35Y2          LUT6 (Prop_lut6_I3_O)        0.328     9.769 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.615    10.384    fifo_reset_cond/AS[0]
    SLICE_X35Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X35Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.754    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.754    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                105.370    

Slack (MET) :             105.370ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.236ns  (logic 1.072ns (20.472%)  route 4.164ns (79.528%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X39Y9          FDSE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDSE (Prop_fdse_C_Q)         0.419     5.566 f  sm/D_states_q_reg[4]_rep/Q
                         net (fo=116, routed)         1.311     6.877    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.325     7.202 f  sm/D_stage_q[3]_i_2/O
                         net (fo=13, routed)          2.239     9.441    sm/D_stage_q[3]_i_2_n_0
    SLICE_X35Y2          LUT6 (Prop_lut6_I3_O)        0.328     9.769 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.615    10.384    fifo_reset_cond/AS[0]
    SLICE_X35Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X35Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.754    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.754    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                105.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.227ns (20.406%)  route 0.885ns (79.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.128     1.635 f  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         0.674     2.308    sm/D_states_q[6]
    SLICE_X35Y2          LUT6 (Prop_lut6_I0_O)        0.099     2.407 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.212     2.619    fifo_reset_cond/AS[0]
    SLICE_X35Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X35Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.227ns (20.406%)  route 0.885ns (79.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.128     1.635 f  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         0.674     2.308    sm/D_states_q[6]
    SLICE_X35Y2          LUT6 (Prop_lut6_I0_O)        0.099     2.407 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.212     2.619    fifo_reset_cond/AS[0]
    SLICE_X35Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X35Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.227ns (20.406%)  route 0.885ns (79.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.128     1.635 f  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         0.674     2.308    sm/D_states_q[6]
    SLICE_X35Y2          LUT6 (Prop_lut6_I0_O)        0.099     2.407 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.212     2.619    fifo_reset_cond/AS[0]
    SLICE_X35Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X35Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.227ns (20.406%)  route 0.885ns (79.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.128     1.635 f  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         0.674     2.308    sm/D_states_q[6]
    SLICE_X35Y2          LUT6 (Prop_lut6_I0_O)        0.099     2.407 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.212     2.619    fifo_reset_cond/AS[0]
    SLICE_X35Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X35Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.676    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.943    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.472ns  (logic 11.091ns (29.597%)  route 26.382ns (70.403%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=3 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.625     5.209    L_reg/clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     5.727 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.555     8.282    L_reg/M_sm_timer[13]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.150     8.432 f  L_reg/L_7e92d9d6_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.833     9.265    L_reg/L_7e92d9d6_remainder0_carry_i_23__1_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.328     9.593 f  L_reg/L_7e92d9d6_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.694    10.288    L_reg/L_7e92d9d6_remainder0_carry_i_12__1_n_0
    SLICE_X54Y29         LUT3 (Prop_lut3_I0_O)        0.150    10.438 f  L_reg/L_7e92d9d6_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    11.121    L_reg/L_7e92d9d6_remainder0_carry_i_20__1_n_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.374    11.495 r  L_reg/L_7e92d9d6_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.010    12.505    L_reg/L_7e92d9d6_remainder0_carry_i_10__1_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I1_O)        0.328    12.833 r  L_reg/L_7e92d9d6_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.833    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.473 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_carry/O[3]
                         net (fo=1, routed)           0.580    14.054    L_reg/L_7e92d9d6_remainder0_3[3]
    SLICE_X57Y28         LUT4 (Prop_lut4_I1_O)        0.306    14.360 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.775    16.134    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124    16.258 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.955    17.214    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I1_O)        0.124    17.338 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           1.038    18.375    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.152    18.527 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.999    19.527    L_reg/i__carry_i_19__3_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I1_O)        0.326    19.853 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.647    20.500    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X55Y31         LUT4 (Prop_lut4_I3_O)        0.124    20.624 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.850    21.473    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X54Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.597 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.597    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.977 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.977    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.196 f  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.873    23.069    L_reg/L_7e92d9d6_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X55Y32         LUT5 (Prop_lut5_I2_O)        0.295    23.364 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.264    23.629    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y32         LUT5 (Prop_lut5_I0_O)        0.124    23.753 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.135    24.887    L_reg/i__carry_i_14__1_0
    SLICE_X57Y33         LUT3 (Prop_lut3_I0_O)        0.124    25.011 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.687    L_reg/i__carry_i_25__3_n_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.811 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.371    27.182    L_reg/i__carry_i_14__1_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.124    27.306 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.662    27.968    L_reg/i__carry_i_13__3_n_0
    SLICE_X58Y30         LUT3 (Prop_lut3_I1_O)        0.152    28.120 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.925    29.045    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y30         LUT5 (Prop_lut5_I0_O)        0.332    29.377 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.377    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.910 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.910    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.027 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.027    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.246 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    31.106    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.295    31.401 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.828    32.229    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I1_O)        0.124    32.353 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.884    33.237    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.124    33.361 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.941    34.301    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.124    34.425 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.846    35.271    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y31         LUT4 (Prop_lut4_I1_O)        0.152    35.423 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.498    38.921    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    42.682 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.682    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.464ns  (logic 11.087ns (29.594%)  route 26.377ns (70.406%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=3 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.625     5.209    L_reg/clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     5.727 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.555     8.282    L_reg/M_sm_timer[13]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.150     8.432 f  L_reg/L_7e92d9d6_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.833     9.265    L_reg/L_7e92d9d6_remainder0_carry_i_23__1_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.328     9.593 f  L_reg/L_7e92d9d6_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.694    10.288    L_reg/L_7e92d9d6_remainder0_carry_i_12__1_n_0
    SLICE_X54Y29         LUT3 (Prop_lut3_I0_O)        0.150    10.438 f  L_reg/L_7e92d9d6_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    11.121    L_reg/L_7e92d9d6_remainder0_carry_i_20__1_n_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.374    11.495 r  L_reg/L_7e92d9d6_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.010    12.505    L_reg/L_7e92d9d6_remainder0_carry_i_10__1_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I1_O)        0.328    12.833 r  L_reg/L_7e92d9d6_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.833    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.473 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_carry/O[3]
                         net (fo=1, routed)           0.580    14.054    L_reg/L_7e92d9d6_remainder0_3[3]
    SLICE_X57Y28         LUT4 (Prop_lut4_I1_O)        0.306    14.360 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.775    16.134    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124    16.258 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.955    17.214    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I1_O)        0.124    17.338 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           1.038    18.375    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.152    18.527 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.999    19.527    L_reg/i__carry_i_19__3_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I1_O)        0.326    19.853 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.647    20.500    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X55Y31         LUT4 (Prop_lut4_I3_O)        0.124    20.624 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.850    21.473    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X54Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.597 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.597    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.977 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.977    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.196 f  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.873    23.069    L_reg/L_7e92d9d6_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X55Y32         LUT5 (Prop_lut5_I2_O)        0.295    23.364 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.264    23.629    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y32         LUT5 (Prop_lut5_I0_O)        0.124    23.753 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.135    24.887    L_reg/i__carry_i_14__1_0
    SLICE_X57Y33         LUT3 (Prop_lut3_I0_O)        0.124    25.011 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.687    L_reg/i__carry_i_25__3_n_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.811 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.371    27.182    L_reg/i__carry_i_14__1_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.124    27.306 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.662    27.968    L_reg/i__carry_i_13__3_n_0
    SLICE_X58Y30         LUT3 (Prop_lut3_I1_O)        0.152    28.120 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.925    29.045    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y30         LUT5 (Prop_lut5_I0_O)        0.332    29.377 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.377    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.910 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.910    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.027 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.027    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.246 f  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    31.106    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.295    31.401 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.828    32.229    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I1_O)        0.124    32.353 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.884    33.237    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.124    33.361 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.941    34.301    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.124    34.425 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.839    35.264    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y31         LUT4 (Prop_lut4_I0_O)        0.152    35.416 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.500    38.916    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    42.673 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.673    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.063ns  (logic 10.857ns (29.295%)  route 26.205ns (70.705%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=3 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.625     5.209    L_reg/clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     5.727 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.555     8.282    L_reg/M_sm_timer[13]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.150     8.432 f  L_reg/L_7e92d9d6_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.833     9.265    L_reg/L_7e92d9d6_remainder0_carry_i_23__1_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.328     9.593 f  L_reg/L_7e92d9d6_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.694    10.288    L_reg/L_7e92d9d6_remainder0_carry_i_12__1_n_0
    SLICE_X54Y29         LUT3 (Prop_lut3_I0_O)        0.150    10.438 f  L_reg/L_7e92d9d6_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    11.121    L_reg/L_7e92d9d6_remainder0_carry_i_20__1_n_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.374    11.495 r  L_reg/L_7e92d9d6_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.010    12.505    L_reg/L_7e92d9d6_remainder0_carry_i_10__1_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I1_O)        0.328    12.833 r  L_reg/L_7e92d9d6_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.833    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.473 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_carry/O[3]
                         net (fo=1, routed)           0.580    14.054    L_reg/L_7e92d9d6_remainder0_3[3]
    SLICE_X57Y28         LUT4 (Prop_lut4_I1_O)        0.306    14.360 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.775    16.134    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124    16.258 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.955    17.214    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I1_O)        0.124    17.338 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           1.038    18.375    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.152    18.527 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.999    19.527    L_reg/i__carry_i_19__3_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I1_O)        0.326    19.853 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.647    20.500    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X55Y31         LUT4 (Prop_lut4_I3_O)        0.124    20.624 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.850    21.473    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X54Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.597 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.597    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.977 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.977    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.196 f  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.873    23.069    L_reg/L_7e92d9d6_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X55Y32         LUT5 (Prop_lut5_I2_O)        0.295    23.364 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.264    23.629    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y32         LUT5 (Prop_lut5_I0_O)        0.124    23.753 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.135    24.887    L_reg/i__carry_i_14__1_0
    SLICE_X57Y33         LUT3 (Prop_lut3_I0_O)        0.124    25.011 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.687    L_reg/i__carry_i_25__3_n_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.811 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.371    27.182    L_reg/i__carry_i_14__1_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.124    27.306 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.662    27.968    L_reg/i__carry_i_13__3_n_0
    SLICE_X58Y30         LUT3 (Prop_lut3_I1_O)        0.152    28.120 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.925    29.045    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y30         LUT5 (Prop_lut5_I0_O)        0.332    29.377 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.377    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.910 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.910    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.027 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.027    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.246 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    31.106    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.295    31.401 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.828    32.229    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I1_O)        0.124    32.353 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.884    33.237    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.124    33.361 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.941    34.301    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.124    34.425 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.674    35.099    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y31         LUT4 (Prop_lut4_I0_O)        0.124    35.223 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.494    38.717    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.272 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.272    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.991ns  (logic 10.855ns (29.346%)  route 26.135ns (70.654%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=4 LUT4=4 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.625     5.209    L_reg/clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     5.727 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.555     8.282    L_reg/M_sm_timer[13]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.150     8.432 f  L_reg/L_7e92d9d6_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.833     9.265    L_reg/L_7e92d9d6_remainder0_carry_i_23__1_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.328     9.593 f  L_reg/L_7e92d9d6_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.694    10.288    L_reg/L_7e92d9d6_remainder0_carry_i_12__1_n_0
    SLICE_X54Y29         LUT3 (Prop_lut3_I0_O)        0.150    10.438 f  L_reg/L_7e92d9d6_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    11.121    L_reg/L_7e92d9d6_remainder0_carry_i_20__1_n_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.374    11.495 r  L_reg/L_7e92d9d6_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.010    12.505    L_reg/L_7e92d9d6_remainder0_carry_i_10__1_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I1_O)        0.328    12.833 r  L_reg/L_7e92d9d6_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.833    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.473 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_carry/O[3]
                         net (fo=1, routed)           0.580    14.054    L_reg/L_7e92d9d6_remainder0_3[3]
    SLICE_X57Y28         LUT4 (Prop_lut4_I1_O)        0.306    14.360 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.775    16.134    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124    16.258 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.955    17.214    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I1_O)        0.124    17.338 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           1.038    18.375    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.152    18.527 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.999    19.527    L_reg/i__carry_i_19__3_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I1_O)        0.326    19.853 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.647    20.500    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X55Y31         LUT4 (Prop_lut4_I3_O)        0.124    20.624 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.850    21.473    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X54Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.597 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.597    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.977 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.977    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.196 f  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.873    23.069    L_reg/L_7e92d9d6_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X55Y32         LUT5 (Prop_lut5_I2_O)        0.295    23.364 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.264    23.629    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y32         LUT5 (Prop_lut5_I0_O)        0.124    23.753 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.135    24.887    L_reg/i__carry_i_14__1_0
    SLICE_X57Y33         LUT3 (Prop_lut3_I0_O)        0.124    25.011 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.687    L_reg/i__carry_i_25__3_n_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.811 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.371    27.182    L_reg/i__carry_i_14__1_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.124    27.306 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.662    27.968    L_reg/i__carry_i_13__3_n_0
    SLICE_X58Y30         LUT3 (Prop_lut3_I1_O)        0.152    28.120 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.925    29.045    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y30         LUT5 (Prop_lut5_I0_O)        0.332    29.377 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.377    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.910 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.910    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.027 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.027    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.246 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    31.106    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.295    31.401 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.828    32.229    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I1_O)        0.124    32.353 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.884    33.237    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.124    33.361 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.941    34.301    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.124    34.425 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.667    35.092    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.124    35.216 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.431    38.647    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.200 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.200    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.990ns  (logic 10.846ns (29.322%)  route 26.144ns (70.678%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=3 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.625     5.209    L_reg/clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     5.727 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.555     8.282    L_reg/M_sm_timer[13]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.150     8.432 f  L_reg/L_7e92d9d6_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.833     9.265    L_reg/L_7e92d9d6_remainder0_carry_i_23__1_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.328     9.593 f  L_reg/L_7e92d9d6_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.694    10.288    L_reg/L_7e92d9d6_remainder0_carry_i_12__1_n_0
    SLICE_X54Y29         LUT3 (Prop_lut3_I0_O)        0.150    10.438 f  L_reg/L_7e92d9d6_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    11.121    L_reg/L_7e92d9d6_remainder0_carry_i_20__1_n_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.374    11.495 r  L_reg/L_7e92d9d6_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.010    12.505    L_reg/L_7e92d9d6_remainder0_carry_i_10__1_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I1_O)        0.328    12.833 r  L_reg/L_7e92d9d6_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.833    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.473 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_carry/O[3]
                         net (fo=1, routed)           0.580    14.054    L_reg/L_7e92d9d6_remainder0_3[3]
    SLICE_X57Y28         LUT4 (Prop_lut4_I1_O)        0.306    14.360 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.775    16.134    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124    16.258 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.955    17.214    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I1_O)        0.124    17.338 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           1.038    18.375    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.152    18.527 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.999    19.527    L_reg/i__carry_i_19__3_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I1_O)        0.326    19.853 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.647    20.500    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X55Y31         LUT4 (Prop_lut4_I3_O)        0.124    20.624 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.850    21.473    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X54Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.597 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.597    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.977 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.977    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.196 f  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.873    23.069    L_reg/L_7e92d9d6_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X55Y32         LUT5 (Prop_lut5_I2_O)        0.295    23.364 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.264    23.629    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y32         LUT5 (Prop_lut5_I0_O)        0.124    23.753 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.135    24.887    L_reg/i__carry_i_14__1_0
    SLICE_X57Y33         LUT3 (Prop_lut3_I0_O)        0.124    25.011 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.687    L_reg/i__carry_i_25__3_n_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.811 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.371    27.182    L_reg/i__carry_i_14__1_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.124    27.306 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.662    27.968    L_reg/i__carry_i_13__3_n_0
    SLICE_X58Y30         LUT3 (Prop_lut3_I1_O)        0.152    28.120 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.925    29.045    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y30         LUT5 (Prop_lut5_I0_O)        0.332    29.377 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.377    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.910 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.910    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.027 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.027    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.246 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    31.106    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.295    31.401 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.828    32.229    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I1_O)        0.124    32.353 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.884    33.237    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.124    33.361 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.941    34.301    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.124    34.425 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.839    35.264    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y31         LUT4 (Prop_lut4_I1_O)        0.124    35.388 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.267    38.655    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    42.200 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.200    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.834ns  (logic 11.081ns (30.085%)  route 25.753ns (69.915%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=3 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.625     5.209    L_reg/clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     5.727 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.555     8.282    L_reg/M_sm_timer[13]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.150     8.432 f  L_reg/L_7e92d9d6_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.833     9.265    L_reg/L_7e92d9d6_remainder0_carry_i_23__1_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.328     9.593 f  L_reg/L_7e92d9d6_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.694    10.288    L_reg/L_7e92d9d6_remainder0_carry_i_12__1_n_0
    SLICE_X54Y29         LUT3 (Prop_lut3_I0_O)        0.150    10.438 f  L_reg/L_7e92d9d6_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    11.121    L_reg/L_7e92d9d6_remainder0_carry_i_20__1_n_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.374    11.495 r  L_reg/L_7e92d9d6_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.010    12.505    L_reg/L_7e92d9d6_remainder0_carry_i_10__1_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I1_O)        0.328    12.833 r  L_reg/L_7e92d9d6_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.833    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.473 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_carry/O[3]
                         net (fo=1, routed)           0.580    14.054    L_reg/L_7e92d9d6_remainder0_3[3]
    SLICE_X57Y28         LUT4 (Prop_lut4_I1_O)        0.306    14.360 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.775    16.134    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124    16.258 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.955    17.214    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I1_O)        0.124    17.338 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           1.038    18.375    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.152    18.527 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.999    19.527    L_reg/i__carry_i_19__3_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I1_O)        0.326    19.853 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.647    20.500    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X55Y31         LUT4 (Prop_lut4_I3_O)        0.124    20.624 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.850    21.473    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X54Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.597 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.597    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.977 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.977    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.196 f  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.873    23.069    L_reg/L_7e92d9d6_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X55Y32         LUT5 (Prop_lut5_I2_O)        0.295    23.364 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.264    23.629    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y32         LUT5 (Prop_lut5_I0_O)        0.124    23.753 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.135    24.887    L_reg/i__carry_i_14__1_0
    SLICE_X57Y33         LUT3 (Prop_lut3_I0_O)        0.124    25.011 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.687    L_reg/i__carry_i_25__3_n_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.811 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.371    27.182    L_reg/i__carry_i_14__1_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.124    27.306 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.662    27.968    L_reg/i__carry_i_13__3_n_0
    SLICE_X58Y30         LUT3 (Prop_lut3_I1_O)        0.152    28.120 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.925    29.045    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y30         LUT5 (Prop_lut5_I0_O)        0.332    29.377 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.377    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.910 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.910    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.027 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.027    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.246 f  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    31.106    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.295    31.401 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.828    32.229    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I1_O)        0.124    32.353 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.884    33.237    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.124    33.361 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.941    34.301    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.124    34.425 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.674    35.099    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y31         LUT4 (Prop_lut4_I0_O)        0.153    35.252 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.041    38.293    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    42.044 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.044    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.527ns  (logic 10.853ns (29.711%)  route 25.674ns (70.289%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=3 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.625     5.209    L_reg/clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     5.727 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.555     8.282    L_reg/M_sm_timer[13]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.150     8.432 f  L_reg/L_7e92d9d6_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.833     9.265    L_reg/L_7e92d9d6_remainder0_carry_i_23__1_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I2_O)        0.328     9.593 f  L_reg/L_7e92d9d6_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.694    10.288    L_reg/L_7e92d9d6_remainder0_carry_i_12__1_n_0
    SLICE_X54Y29         LUT3 (Prop_lut3_I0_O)        0.150    10.438 f  L_reg/L_7e92d9d6_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    11.121    L_reg/L_7e92d9d6_remainder0_carry_i_20__1_n_0
    SLICE_X54Y29         LUT5 (Prop_lut5_I4_O)        0.374    11.495 r  L_reg/L_7e92d9d6_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.010    12.505    L_reg/L_7e92d9d6_remainder0_carry_i_10__1_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I1_O)        0.328    12.833 r  L_reg/L_7e92d9d6_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.833    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.473 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_carry/O[3]
                         net (fo=1, routed)           0.580    14.054    L_reg/L_7e92d9d6_remainder0_3[3]
    SLICE_X57Y28         LUT4 (Prop_lut4_I1_O)        0.306    14.360 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.775    16.134    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124    16.258 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.955    17.214    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I1_O)        0.124    17.338 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           1.038    18.375    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X53Y30         LUT5 (Prop_lut5_I1_O)        0.152    18.527 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.999    19.527    L_reg/i__carry_i_19__3_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I1_O)        0.326    19.853 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.647    20.500    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X55Y31         LUT4 (Prop_lut4_I3_O)        0.124    20.624 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.850    21.473    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X54Y31         LUT6 (Prop_lut6_I2_O)        0.124    21.597 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.597    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.977 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.977    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.196 f  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.873    23.069    L_reg/L_7e92d9d6_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X55Y32         LUT5 (Prop_lut5_I2_O)        0.295    23.364 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.264    23.629    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X55Y32         LUT5 (Prop_lut5_I0_O)        0.124    23.753 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.135    24.887    L_reg/i__carry_i_14__1_0
    SLICE_X57Y33         LUT3 (Prop_lut3_I0_O)        0.124    25.011 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.687    L_reg/i__carry_i_25__3_n_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124    25.811 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.371    27.182    L_reg/i__carry_i_14__1_n_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.124    27.306 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.662    27.968    L_reg/i__carry_i_13__3_n_0
    SLICE_X58Y30         LUT3 (Prop_lut3_I1_O)        0.152    28.120 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.925    29.045    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y30         LUT5 (Prop_lut5_I0_O)        0.332    29.377 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.377    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.910 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.910    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.027 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.027    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.246 r  timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    31.106    timerseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.295    31.401 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.828    32.229    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I1_O)        0.124    32.353 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.884    33.237    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.124    33.361 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.941    34.301    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.124    34.425 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.846    35.271    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y31         LUT4 (Prop_lut4_I0_O)        0.124    35.395 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.790    38.186    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.736 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.736    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.902ns  (logic 11.376ns (31.685%)  route 24.527ns (68.315%))
  Logic Levels:           32  (CARRY4=9 LUT2=5 LUT3=3 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.518     5.735 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.969     7.705    L_reg/M_sm_pac[6]
    SLICE_X59Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.857 f  L_reg/L_7e92d9d6_remainder0_carry__0_i_11/O
                         net (fo=2, routed)           0.823     8.680    L_reg/L_7e92d9d6_remainder0_carry__0_i_11_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I2_O)        0.332     9.012 r  L_reg/L_7e92d9d6_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.454     9.466    L_reg/L_7e92d9d6_remainder0_carry__0_i_9_n_0
    SLICE_X60Y5          LUT2 (Prop_lut2_I1_O)        0.116     9.582 f  L_reg/L_7e92d9d6_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.469    10.051    L_reg/L_7e92d9d6_remainder0_carry_i_15_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I3_O)        0.328    10.379 r  L_reg/L_7e92d9d6_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.285    11.664    L_reg/L_7e92d9d6_remainder0_carry_i_8_n_0
    SLICE_X59Y3          LUT2 (Prop_lut2_I0_O)        0.124    11.788 r  L_reg/L_7e92d9d6_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.538    12.327    aseg_driver/decimal_renderer/DI[2]
    SLICE_X58Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.712 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.712    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_carry_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.934 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.244    14.178    L_reg/L_7e92d9d6_remainder0[4]
    SLICE_X57Y1          LUT3 (Prop_lut3_I0_O)        0.327    14.505 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.860    15.365    L_reg/i__carry__1_i_14_n_0
    SLICE_X58Y0          LUT6 (Prop_lut6_I4_O)        0.326    15.691 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.819    16.510    L_reg/i__carry__1_i_15_n_0
    SLICE_X60Y1          LUT5 (Prop_lut5_I3_O)        0.152    16.662 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.018    17.681    L_reg/i__carry__1_i_9_n_0
    SLICE_X62Y1          LUT5 (Prop_lut5_I4_O)        0.348    18.029 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.444    18.473    L_reg/i__carry_i_19_n_0
    SLICE_X62Y1          LUT3 (Prop_lut3_I0_O)        0.150    18.623 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.838    19.461    L_reg/i__carry_i_11_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.787 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    20.109    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X59Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.616 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.616    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.730 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.730    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.969 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.003    21.973    L_reg/L_7e92d9d6_remainder0_inferred__1/i__carry__2[2]
    SLICE_X60Y2          LUT5 (Prop_lut5_I1_O)        0.302    22.275 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    22.740    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.864 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.851    23.716    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y1          LUT2 (Prop_lut2_I0_O)        0.124    23.840 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.607    24.447    L_reg/i__carry_i_13_0
    SLICE_X65Y1          LUT5 (Prop_lut5_I1_O)        0.124    24.571 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           1.114    25.685    L_reg/i__carry_i_18_n_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I5_O)        0.124    25.809 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.950    26.759    L_reg/i__carry_i_13_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.152    26.911 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.556    27.467    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X61Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    28.176 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.176    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.290 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.290    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.404 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.404    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.626 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    29.450    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y2          LUT6 (Prop_lut6_I5_O)        0.299    29.749 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.452    30.201    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.325 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.034    31.359    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.483 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.403    31.886    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.010 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.017    33.027    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I3_O)        0.152    33.179 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.163    37.342    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.120 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.120    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.350ns  (logic 11.138ns (31.508%)  route 24.212ns (68.492%))
  Logic Levels:           32  (CARRY4=9 LUT2=5 LUT3=3 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.518     5.735 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.969     7.705    L_reg/M_sm_pac[6]
    SLICE_X59Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.857 f  L_reg/L_7e92d9d6_remainder0_carry__0_i_11/O
                         net (fo=2, routed)           0.823     8.680    L_reg/L_7e92d9d6_remainder0_carry__0_i_11_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I2_O)        0.332     9.012 r  L_reg/L_7e92d9d6_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.454     9.466    L_reg/L_7e92d9d6_remainder0_carry__0_i_9_n_0
    SLICE_X60Y5          LUT2 (Prop_lut2_I1_O)        0.116     9.582 f  L_reg/L_7e92d9d6_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.469    10.051    L_reg/L_7e92d9d6_remainder0_carry_i_15_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I3_O)        0.328    10.379 r  L_reg/L_7e92d9d6_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.285    11.664    L_reg/L_7e92d9d6_remainder0_carry_i_8_n_0
    SLICE_X59Y3          LUT2 (Prop_lut2_I0_O)        0.124    11.788 r  L_reg/L_7e92d9d6_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.538    12.327    aseg_driver/decimal_renderer/DI[2]
    SLICE_X58Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.712 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.712    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_carry_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.934 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.244    14.178    L_reg/L_7e92d9d6_remainder0[4]
    SLICE_X57Y1          LUT3 (Prop_lut3_I0_O)        0.327    14.505 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.860    15.365    L_reg/i__carry__1_i_14_n_0
    SLICE_X58Y0          LUT6 (Prop_lut6_I4_O)        0.326    15.691 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.819    16.510    L_reg/i__carry__1_i_15_n_0
    SLICE_X60Y1          LUT5 (Prop_lut5_I3_O)        0.152    16.662 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.018    17.681    L_reg/i__carry__1_i_9_n_0
    SLICE_X62Y1          LUT5 (Prop_lut5_I4_O)        0.348    18.029 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.444    18.473    L_reg/i__carry_i_19_n_0
    SLICE_X62Y1          LUT3 (Prop_lut3_I0_O)        0.150    18.623 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.838    19.461    L_reg/i__carry_i_11_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.787 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    20.109    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X59Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.616 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.616    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.730 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.730    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.969 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.003    21.973    L_reg/L_7e92d9d6_remainder0_inferred__1/i__carry__2[2]
    SLICE_X60Y2          LUT5 (Prop_lut5_I1_O)        0.302    22.275 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    22.740    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.864 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.851    23.716    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y1          LUT2 (Prop_lut2_I0_O)        0.124    23.840 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.607    24.447    L_reg/i__carry_i_13_0
    SLICE_X65Y1          LUT5 (Prop_lut5_I1_O)        0.124    24.571 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           1.114    25.685    L_reg/i__carry_i_18_n_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I5_O)        0.124    25.809 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.950    26.759    L_reg/i__carry_i_13_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.152    26.911 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.556    27.467    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X61Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    28.176 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.176    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.290 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.290    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.404 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.404    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.626 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    29.450    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y2          LUT6 (Prop_lut6_I5_O)        0.299    29.749 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.452    30.201    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.325 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.034    31.359    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.483 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.403    31.886    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.010 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.017    33.027    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I3_O)        0.124    33.151 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.848    37.000    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.568 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.568    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.181ns  (logic 11.143ns (31.674%)  route 24.038ns (68.326%))
  Logic Levels:           32  (CARRY4=9 LUT2=5 LUT3=4 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.518     5.735 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.969     7.705    L_reg/M_sm_pac[6]
    SLICE_X59Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.857 f  L_reg/L_7e92d9d6_remainder0_carry__0_i_11/O
                         net (fo=2, routed)           0.823     8.680    L_reg/L_7e92d9d6_remainder0_carry__0_i_11_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I2_O)        0.332     9.012 r  L_reg/L_7e92d9d6_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          0.454     9.466    L_reg/L_7e92d9d6_remainder0_carry__0_i_9_n_0
    SLICE_X60Y5          LUT2 (Prop_lut2_I1_O)        0.116     9.582 f  L_reg/L_7e92d9d6_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.469    10.051    L_reg/L_7e92d9d6_remainder0_carry_i_15_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I3_O)        0.328    10.379 r  L_reg/L_7e92d9d6_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.285    11.664    L_reg/L_7e92d9d6_remainder0_carry_i_8_n_0
    SLICE_X59Y3          LUT2 (Prop_lut2_I0_O)        0.124    11.788 r  L_reg/L_7e92d9d6_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.538    12.327    aseg_driver/decimal_renderer/DI[2]
    SLICE_X58Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.712 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.712    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_carry_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.934 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.244    14.178    L_reg/L_7e92d9d6_remainder0[4]
    SLICE_X57Y1          LUT3 (Prop_lut3_I0_O)        0.327    14.505 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.860    15.365    L_reg/i__carry__1_i_14_n_0
    SLICE_X58Y0          LUT6 (Prop_lut6_I4_O)        0.326    15.691 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.819    16.510    L_reg/i__carry__1_i_15_n_0
    SLICE_X60Y1          LUT5 (Prop_lut5_I3_O)        0.152    16.662 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.018    17.681    L_reg/i__carry__1_i_9_n_0
    SLICE_X62Y1          LUT5 (Prop_lut5_I4_O)        0.348    18.029 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.444    18.473    L_reg/i__carry_i_19_n_0
    SLICE_X62Y1          LUT3 (Prop_lut3_I0_O)        0.150    18.623 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.838    19.461    L_reg/i__carry_i_11_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.787 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    20.109    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X59Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.616 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.616    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.730 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.730    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.969 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.003    21.973    L_reg/L_7e92d9d6_remainder0_inferred__1/i__carry__2[2]
    SLICE_X60Y2          LUT5 (Prop_lut5_I1_O)        0.302    22.275 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    22.740    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.864 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.851    23.716    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y1          LUT2 (Prop_lut2_I0_O)        0.124    23.840 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.607    24.447    L_reg/i__carry_i_13_0
    SLICE_X65Y1          LUT5 (Prop_lut5_I1_O)        0.124    24.571 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           1.114    25.685    L_reg/i__carry_i_18_n_0
    SLICE_X65Y2          LUT6 (Prop_lut6_I5_O)        0.124    25.809 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.950    26.759    L_reg/i__carry_i_13_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.152    26.911 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.556    27.467    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X61Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    28.176 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.176    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.290 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.290    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.404 r  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.404    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.626 f  aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.824    29.450    aseg_driver/decimal_renderer/L_7e92d9d6_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y2          LUT6 (Prop_lut6_I5_O)        0.299    29.749 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.452    30.201    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.325 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.034    31.359    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.483 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.403    31.886    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.010 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.819    32.829    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X63Y4          LUT3 (Prop_lut3_I2_O)        0.124    32.953 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.873    36.826    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.399 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.399    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.409ns (59.486%)  route 0.960ns (40.514%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.141     1.679 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.242     1.921    aseg_driver/ctr/S[1]
    SLICE_X64Y7          LUT2 (Prop_lut2_I0_O)        0.045     1.966 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.718     2.683    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.906 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.906    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.350ns (55.820%)  route 1.068ns (44.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X51Y10         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.068     2.717    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.925 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.925    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.409ns (57.663%)  route 1.035ns (42.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X49Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           1.035     2.686    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.954 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.954    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.407ns (56.948%)  route 1.064ns (43.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X48Y10         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           1.064     2.713    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.979 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.979    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.433ns (58.023%)  route 1.037ns (41.977%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.593     1.537    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y8          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.141     1.678 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.489     2.167    bseg_driver/ctr/S[1]
    SLICE_X63Y18         LUT2 (Prop_lut2_I1_O)        0.045     2.212 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.548     2.760    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     4.007 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.007    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.477ns  (logic 1.431ns (57.759%)  route 1.046ns (42.241%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.593     1.537    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y8          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.487     2.165    bseg_driver/ctr/S[1]
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.045     2.210 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.560     2.769    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     4.014 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.014    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 1.408ns (55.398%)  route 1.134ns (44.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X49Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           1.134     2.784    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     4.051 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.051    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.550ns  (logic 1.420ns (55.687%)  route 1.130ns (44.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X49Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           1.130     2.781    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     4.060 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.060    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.528ns  (logic 1.419ns (56.131%)  route 1.109ns (43.869%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.141     1.679 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.242     1.921    aseg_driver/ctr/S[1]
    SLICE_X64Y7          LUT2 (Prop_lut2_I1_O)        0.045     1.966 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.867     2.833    aseg_OBUF[7]
    M1                   OBUF (Prop_obuf_I_O)         1.233     4.066 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.066    aseg[7]
    M1                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.469ns (57.915%)  route 1.067ns (42.085%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.593     1.537    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y8          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.489     2.167    bseg_driver/ctr/S[1]
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.043     2.210 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.579     2.788    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     4.073 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.073    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.345ns  (logic 1.643ns (30.738%)  route 3.702ns (69.262%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.911     4.430    reset_cond/butt_reset_IBUF
    SLICE_X55Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.791     5.345    reset_cond/M_reset_cond_in
    SLICE_X51Y13         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y13         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.953ns  (logic 1.643ns (33.166%)  route 3.311ns (66.834%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.911     4.430    reset_cond/butt_reset_IBUF
    SLICE_X55Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.399     4.953    reset_cond/M_reset_cond_in
    SLICE_X55Y11         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.449     4.854    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y11         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.953ns  (logic 1.643ns (33.166%)  route 3.311ns (66.834%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.911     4.430    reset_cond/butt_reset_IBUF
    SLICE_X55Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.399     4.953    reset_cond/M_reset_cond_in
    SLICE_X55Y11         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.449     4.854    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y11         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.953ns  (logic 1.643ns (33.166%)  route 3.311ns (66.834%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.911     4.430    reset_cond/butt_reset_IBUF
    SLICE_X55Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.399     4.953    reset_cond/M_reset_cond_in
    SLICE_X55Y11         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.449     4.854    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y11         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.241ns  (logic 1.641ns (38.703%)  route 2.600ns (61.297%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.600     4.117    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.241 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.241    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.447     4.852    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1902423632[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.199ns  (logic 1.639ns (39.025%)  route 2.560ns (60.975%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.560     4.075    forLoop_idx_0_1902423632[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.199 r  forLoop_idx_0_1902423632[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.199    forLoop_idx_0_1902423632[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y29         FDRE                                         r  forLoop_idx_0_1902423632[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.434     4.839    forLoop_idx_0_1902423632[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  forLoop_idx_0_1902423632[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_470700535[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.630ns (38.905%)  route 2.560ns (61.095%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.560     4.066    forLoop_idx_0_470700535[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.190 r  forLoop_idx_0_470700535[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.190    forLoop_idx_0_470700535[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X30Y28         FDRE                                         r  forLoop_idx_0_470700535[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.433     4.838    forLoop_idx_0_470700535[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  forLoop_idx_0_470700535[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_470700535[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.653ns (39.456%)  route 2.537ns (60.544%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.537     4.066    forLoop_idx_0_470700535[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.190 r  forLoop_idx_0_470700535[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.190    forLoop_idx_0_470700535[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X36Y32         FDRE                                         r  forLoop_idx_0_470700535[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.437     4.842    forLoop_idx_0_470700535[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  forLoop_idx_0_470700535[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1902423632[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.160ns  (logic 1.640ns (39.423%)  route 2.520ns (60.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.520     4.036    forLoop_idx_0_1902423632[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.160 r  forLoop_idx_0_1902423632[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.160    forLoop_idx_0_1902423632[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X36Y33         FDRE                                         r  forLoop_idx_0_1902423632[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.438     4.843    forLoop_idx_0_1902423632[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  forLoop_idx_0_1902423632[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_470700535[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.972ns  (logic 1.624ns (40.891%)  route 2.348ns (59.109%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.348     3.848    forLoop_idx_0_470700535[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.972 r  forLoop_idx_0_470700535[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.972    forLoop_idx_0_470700535[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X30Y28         FDRE                                         r  forLoop_idx_0_470700535[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.433     4.838    forLoop_idx_0_470700535[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  forLoop_idx_0_470700535[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_470700535[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.313ns (22.992%)  route 1.048ns (77.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.048     1.316    forLoop_idx_0_470700535[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.361 r  forLoop_idx_0_470700535[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.361    forLoop_idx_0_470700535[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X30Y28         FDRE                                         r  forLoop_idx_0_470700535[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.820     2.010    forLoop_idx_0_470700535[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  forLoop_idx_0_470700535[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_470700535[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.347ns (25.462%)  route 1.015ns (74.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.015     1.317    forLoop_idx_0_470700535[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.362 r  forLoop_idx_0_470700535[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.362    forLoop_idx_0_470700535[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X33Y28         FDRE                                         r  forLoop_idx_0_470700535[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.820     2.010    forLoop_idx_0_470700535[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  forLoop_idx_0_470700535[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_470700535[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.319ns (22.021%)  route 1.129ns (77.979%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.129     1.403    forLoop_idx_0_470700535[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.448 r  forLoop_idx_0_470700535[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.448    forLoop_idx_0_470700535[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X30Y28         FDRE                                         r  forLoop_idx_0_470700535[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.820     2.010    forLoop_idx_0_470700535[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  forLoop_idx_0_470700535[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1902423632[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.453ns  (logic 0.329ns (22.619%)  route 1.124ns (77.381%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.124     1.408    forLoop_idx_0_1902423632[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.453 r  forLoop_idx_0_1902423632[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.453    forLoop_idx_0_1902423632[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X36Y33         FDRE                                         r  forLoop_idx_0_1902423632[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.825     2.015    forLoop_idx_0_1902423632[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  forLoop_idx_0_1902423632[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1902423632[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.327ns (22.458%)  route 1.129ns (77.542%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.129     1.411    forLoop_idx_0_1902423632[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.456 r  forLoop_idx_0_1902423632[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.456    forLoop_idx_0_1902423632[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y29         FDRE                                         r  forLoop_idx_0_1902423632[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.821     2.011    forLoop_idx_0_1902423632[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  forLoop_idx_0_1902423632[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.330ns (22.266%)  route 1.152ns (77.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.152     1.437    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.482 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.482    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.833     2.023    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_470700535[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.341ns (22.928%)  route 1.148ns (77.072%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.148     1.444    forLoop_idx_0_470700535[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.489 r  forLoop_idx_0_470700535[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.489    forLoop_idx_0_470700535[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X36Y32         FDRE                                         r  forLoop_idx_0_470700535[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.824     2.014    forLoop_idx_0_470700535[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  forLoop_idx_0_470700535[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.782ns  (logic 0.331ns (18.594%)  route 1.451ns (81.406%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.319     1.606    reset_cond/butt_reset_IBUF
    SLICE_X55Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.651 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.131     1.782    reset_cond/M_reset_cond_in
    SLICE_X55Y11         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y11         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.782ns  (logic 0.331ns (18.594%)  route 1.451ns (81.406%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.319     1.606    reset_cond/butt_reset_IBUF
    SLICE_X55Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.651 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.131     1.782    reset_cond/M_reset_cond_in
    SLICE_X55Y11         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y11         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.782ns  (logic 0.331ns (18.594%)  route 1.451ns (81.406%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.319     1.606    reset_cond/butt_reset_IBUF
    SLICE_X55Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.651 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.131     1.782    reset_cond/M_reset_cond_in
    SLICE_X55Y11         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y11         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





