
Tp_Final2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002cb4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000144  08002e64  08002e64  00012e64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002fa8  08002fa8  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  08002fa8  08002fa8  00012fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002fb0  08002fb0  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002fb0  08002fb0  00012fb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002fb4  08002fb4  00012fb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08002fb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020084  2**0
                  CONTENTS
 10 .bss          000001a8  20000084  20000084  00020084  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000022c  2000022c  00020084  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d16b  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002053  00000000  00000000  0002d21f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007b0  00000000  00000000  0002f278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000006d8  00000000  00000000  0002fa28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000263ed  00000000  00000000  00030100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ca33  00000000  00000000  000564ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e23db  00000000  00000000  00062f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001452fb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000020a0  00000000  00000000  00145350  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000084 	.word	0x20000084
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08002e4c 	.word	0x08002e4c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000088 	.word	0x20000088
 80001ec:	08002e4c 	.word	0x08002e4c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002b4:	f000 b96e 	b.w	8000594 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468c      	mov	ip, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	f040 8083 	bne.w	80003e6 <__udivmoddi4+0x116>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d947      	bls.n	8000376 <__udivmoddi4+0xa6>
 80002e6:	fab2 f282 	clz	r2, r2
 80002ea:	b142      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ec:	f1c2 0020 	rsb	r0, r2, #32
 80002f0:	fa24 f000 	lsr.w	r0, r4, r0
 80002f4:	4091      	lsls	r1, r2
 80002f6:	4097      	lsls	r7, r2
 80002f8:	ea40 0c01 	orr.w	ip, r0, r1
 80002fc:	4094      	lsls	r4, r2
 80002fe:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000302:	0c23      	lsrs	r3, r4, #16
 8000304:	fbbc f6f8 	udiv	r6, ip, r8
 8000308:	fa1f fe87 	uxth.w	lr, r7
 800030c:	fb08 c116 	mls	r1, r8, r6, ip
 8000310:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000314:	fb06 f10e 	mul.w	r1, r6, lr
 8000318:	4299      	cmp	r1, r3
 800031a:	d909      	bls.n	8000330 <__udivmoddi4+0x60>
 800031c:	18fb      	adds	r3, r7, r3
 800031e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000322:	f080 8119 	bcs.w	8000558 <__udivmoddi4+0x288>
 8000326:	4299      	cmp	r1, r3
 8000328:	f240 8116 	bls.w	8000558 <__udivmoddi4+0x288>
 800032c:	3e02      	subs	r6, #2
 800032e:	443b      	add	r3, r7
 8000330:	1a5b      	subs	r3, r3, r1
 8000332:	b2a4      	uxth	r4, r4
 8000334:	fbb3 f0f8 	udiv	r0, r3, r8
 8000338:	fb08 3310 	mls	r3, r8, r0, r3
 800033c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000340:	fb00 fe0e 	mul.w	lr, r0, lr
 8000344:	45a6      	cmp	lr, r4
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0x8c>
 8000348:	193c      	adds	r4, r7, r4
 800034a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800034e:	f080 8105 	bcs.w	800055c <__udivmoddi4+0x28c>
 8000352:	45a6      	cmp	lr, r4
 8000354:	f240 8102 	bls.w	800055c <__udivmoddi4+0x28c>
 8000358:	3802      	subs	r0, #2
 800035a:	443c      	add	r4, r7
 800035c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000360:	eba4 040e 	sub.w	r4, r4, lr
 8000364:	2600      	movs	r6, #0
 8000366:	b11d      	cbz	r5, 8000370 <__udivmoddi4+0xa0>
 8000368:	40d4      	lsrs	r4, r2
 800036a:	2300      	movs	r3, #0
 800036c:	e9c5 4300 	strd	r4, r3, [r5]
 8000370:	4631      	mov	r1, r6
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	b902      	cbnz	r2, 800037a <__udivmoddi4+0xaa>
 8000378:	deff      	udf	#255	; 0xff
 800037a:	fab2 f282 	clz	r2, r2
 800037e:	2a00      	cmp	r2, #0
 8000380:	d150      	bne.n	8000424 <__udivmoddi4+0x154>
 8000382:	1bcb      	subs	r3, r1, r7
 8000384:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000388:	fa1f f887 	uxth.w	r8, r7
 800038c:	2601      	movs	r6, #1
 800038e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000392:	0c21      	lsrs	r1, r4, #16
 8000394:	fb0e 331c 	mls	r3, lr, ip, r3
 8000398:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800039c:	fb08 f30c 	mul.w	r3, r8, ip
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d907      	bls.n	80003b4 <__udivmoddi4+0xe4>
 80003a4:	1879      	adds	r1, r7, r1
 80003a6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003aa:	d202      	bcs.n	80003b2 <__udivmoddi4+0xe2>
 80003ac:	428b      	cmp	r3, r1
 80003ae:	f200 80e9 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003b2:	4684      	mov	ip, r0
 80003b4:	1ac9      	subs	r1, r1, r3
 80003b6:	b2a3      	uxth	r3, r4
 80003b8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003bc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003c0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003c4:	fb08 f800 	mul.w	r8, r8, r0
 80003c8:	45a0      	cmp	r8, r4
 80003ca:	d907      	bls.n	80003dc <__udivmoddi4+0x10c>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x10a>
 80003d4:	45a0      	cmp	r8, r4
 80003d6:	f200 80d9 	bhi.w	800058c <__udivmoddi4+0x2bc>
 80003da:	4618      	mov	r0, r3
 80003dc:	eba4 0408 	sub.w	r4, r4, r8
 80003e0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003e4:	e7bf      	b.n	8000366 <__udivmoddi4+0x96>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d909      	bls.n	80003fe <__udivmoddi4+0x12e>
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	f000 80b1 	beq.w	8000552 <__udivmoddi4+0x282>
 80003f0:	2600      	movs	r6, #0
 80003f2:	e9c5 0100 	strd	r0, r1, [r5]
 80003f6:	4630      	mov	r0, r6
 80003f8:	4631      	mov	r1, r6
 80003fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fe:	fab3 f683 	clz	r6, r3
 8000402:	2e00      	cmp	r6, #0
 8000404:	d14a      	bne.n	800049c <__udivmoddi4+0x1cc>
 8000406:	428b      	cmp	r3, r1
 8000408:	d302      	bcc.n	8000410 <__udivmoddi4+0x140>
 800040a:	4282      	cmp	r2, r0
 800040c:	f200 80b8 	bhi.w	8000580 <__udivmoddi4+0x2b0>
 8000410:	1a84      	subs	r4, r0, r2
 8000412:	eb61 0103 	sbc.w	r1, r1, r3
 8000416:	2001      	movs	r0, #1
 8000418:	468c      	mov	ip, r1
 800041a:	2d00      	cmp	r5, #0
 800041c:	d0a8      	beq.n	8000370 <__udivmoddi4+0xa0>
 800041e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000422:	e7a5      	b.n	8000370 <__udivmoddi4+0xa0>
 8000424:	f1c2 0320 	rsb	r3, r2, #32
 8000428:	fa20 f603 	lsr.w	r6, r0, r3
 800042c:	4097      	lsls	r7, r2
 800042e:	fa01 f002 	lsl.w	r0, r1, r2
 8000432:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000436:	40d9      	lsrs	r1, r3
 8000438:	4330      	orrs	r0, r6
 800043a:	0c03      	lsrs	r3, r0, #16
 800043c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000440:	fa1f f887 	uxth.w	r8, r7
 8000444:	fb0e 1116 	mls	r1, lr, r6, r1
 8000448:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044c:	fb06 f108 	mul.w	r1, r6, r8
 8000450:	4299      	cmp	r1, r3
 8000452:	fa04 f402 	lsl.w	r4, r4, r2
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x19c>
 8000458:	18fb      	adds	r3, r7, r3
 800045a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800045e:	f080 808d 	bcs.w	800057c <__udivmoddi4+0x2ac>
 8000462:	4299      	cmp	r1, r3
 8000464:	f240 808a 	bls.w	800057c <__udivmoddi4+0x2ac>
 8000468:	3e02      	subs	r6, #2
 800046a:	443b      	add	r3, r7
 800046c:	1a5b      	subs	r3, r3, r1
 800046e:	b281      	uxth	r1, r0
 8000470:	fbb3 f0fe 	udiv	r0, r3, lr
 8000474:	fb0e 3310 	mls	r3, lr, r0, r3
 8000478:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047c:	fb00 f308 	mul.w	r3, r0, r8
 8000480:	428b      	cmp	r3, r1
 8000482:	d907      	bls.n	8000494 <__udivmoddi4+0x1c4>
 8000484:	1879      	adds	r1, r7, r1
 8000486:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800048a:	d273      	bcs.n	8000574 <__udivmoddi4+0x2a4>
 800048c:	428b      	cmp	r3, r1
 800048e:	d971      	bls.n	8000574 <__udivmoddi4+0x2a4>
 8000490:	3802      	subs	r0, #2
 8000492:	4439      	add	r1, r7
 8000494:	1acb      	subs	r3, r1, r3
 8000496:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800049a:	e778      	b.n	800038e <__udivmoddi4+0xbe>
 800049c:	f1c6 0c20 	rsb	ip, r6, #32
 80004a0:	fa03 f406 	lsl.w	r4, r3, r6
 80004a4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004a8:	431c      	orrs	r4, r3
 80004aa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ae:	fa01 f306 	lsl.w	r3, r1, r6
 80004b2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004b6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ba:	431f      	orrs	r7, r3
 80004bc:	0c3b      	lsrs	r3, r7, #16
 80004be:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c2:	fa1f f884 	uxth.w	r8, r4
 80004c6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ca:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ce:	fb09 fa08 	mul.w	sl, r9, r8
 80004d2:	458a      	cmp	sl, r1
 80004d4:	fa02 f206 	lsl.w	r2, r2, r6
 80004d8:	fa00 f306 	lsl.w	r3, r0, r6
 80004dc:	d908      	bls.n	80004f0 <__udivmoddi4+0x220>
 80004de:	1861      	adds	r1, r4, r1
 80004e0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004e4:	d248      	bcs.n	8000578 <__udivmoddi4+0x2a8>
 80004e6:	458a      	cmp	sl, r1
 80004e8:	d946      	bls.n	8000578 <__udivmoddi4+0x2a8>
 80004ea:	f1a9 0902 	sub.w	r9, r9, #2
 80004ee:	4421      	add	r1, r4
 80004f0:	eba1 010a 	sub.w	r1, r1, sl
 80004f4:	b2bf      	uxth	r7, r7
 80004f6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004fa:	fb0e 1110 	mls	r1, lr, r0, r1
 80004fe:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000502:	fb00 f808 	mul.w	r8, r0, r8
 8000506:	45b8      	cmp	r8, r7
 8000508:	d907      	bls.n	800051a <__udivmoddi4+0x24a>
 800050a:	19e7      	adds	r7, r4, r7
 800050c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000510:	d22e      	bcs.n	8000570 <__udivmoddi4+0x2a0>
 8000512:	45b8      	cmp	r8, r7
 8000514:	d92c      	bls.n	8000570 <__udivmoddi4+0x2a0>
 8000516:	3802      	subs	r0, #2
 8000518:	4427      	add	r7, r4
 800051a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800051e:	eba7 0708 	sub.w	r7, r7, r8
 8000522:	fba0 8902 	umull	r8, r9, r0, r2
 8000526:	454f      	cmp	r7, r9
 8000528:	46c6      	mov	lr, r8
 800052a:	4649      	mov	r1, r9
 800052c:	d31a      	bcc.n	8000564 <__udivmoddi4+0x294>
 800052e:	d017      	beq.n	8000560 <__udivmoddi4+0x290>
 8000530:	b15d      	cbz	r5, 800054a <__udivmoddi4+0x27a>
 8000532:	ebb3 020e 	subs.w	r2, r3, lr
 8000536:	eb67 0701 	sbc.w	r7, r7, r1
 800053a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800053e:	40f2      	lsrs	r2, r6
 8000540:	ea4c 0202 	orr.w	r2, ip, r2
 8000544:	40f7      	lsrs	r7, r6
 8000546:	e9c5 2700 	strd	r2, r7, [r5]
 800054a:	2600      	movs	r6, #0
 800054c:	4631      	mov	r1, r6
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e70b      	b.n	8000370 <__udivmoddi4+0xa0>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e9      	b.n	8000330 <__udivmoddi4+0x60>
 800055c:	4618      	mov	r0, r3
 800055e:	e6fd      	b.n	800035c <__udivmoddi4+0x8c>
 8000560:	4543      	cmp	r3, r8
 8000562:	d2e5      	bcs.n	8000530 <__udivmoddi4+0x260>
 8000564:	ebb8 0e02 	subs.w	lr, r8, r2
 8000568:	eb69 0104 	sbc.w	r1, r9, r4
 800056c:	3801      	subs	r0, #1
 800056e:	e7df      	b.n	8000530 <__udivmoddi4+0x260>
 8000570:	4608      	mov	r0, r1
 8000572:	e7d2      	b.n	800051a <__udivmoddi4+0x24a>
 8000574:	4660      	mov	r0, ip
 8000576:	e78d      	b.n	8000494 <__udivmoddi4+0x1c4>
 8000578:	4681      	mov	r9, r0
 800057a:	e7b9      	b.n	80004f0 <__udivmoddi4+0x220>
 800057c:	4666      	mov	r6, ip
 800057e:	e775      	b.n	800046c <__udivmoddi4+0x19c>
 8000580:	4630      	mov	r0, r6
 8000582:	e74a      	b.n	800041a <__udivmoddi4+0x14a>
 8000584:	f1ac 0c02 	sub.w	ip, ip, #2
 8000588:	4439      	add	r1, r7
 800058a:	e713      	b.n	80003b4 <__udivmoddi4+0xe4>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	e724      	b.n	80003dc <__udivmoddi4+0x10c>
 8000592:	bf00      	nop

08000594 <__aeabi_idiv0>:
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop

08000598 <delayInit>:
 * @param  None
 * @retval None
 */

void delayInit( delay_t * delay, tick_t duration )
{
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
 80005a0:	6039      	str	r1, [r7, #0]

	if(delay != NULL )
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d005      	beq.n	80005b4 <delayInit+0x1c>
	{
		delay->duration = duration;
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	683a      	ldr	r2, [r7, #0]
 80005ac:	605a      	str	r2, [r3, #4]
	    delay->running = false;
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	2200      	movs	r2, #0
 80005b2:	721a      	strb	r2, [r3, #8]
	}
}
 80005b4:	bf00      	nop
 80005b6:	370c      	adds	r7, #12
 80005b8:	46bd      	mov	sp, r7
 80005ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005be:	4770      	bx	lr

080005c0 <delayRead>:

bool_t delayRead( delay_t * delay )
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b084      	sub	sp, #16
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]

	bool_t tiempo_cumplido = false;
 80005c8:	2300      	movs	r3, #0
 80005ca:	73fb      	strb	r3, [r7, #15]
	if(delay != NULL )
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d01d      	beq.n	800060e <delayRead+0x4e>
	{
	     if(!delay->running)
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	7a1b      	ldrb	r3, [r3, #8]
 80005d6:	f083 0301 	eor.w	r3, r3, #1
 80005da:	b2db      	uxtb	r3, r3
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d007      	beq.n	80005f0 <delayRead+0x30>
	     {
		     delay->startTime = HAL_GetTick();
 80005e0:	f000 fb28 	bl	8000c34 <HAL_GetTick>
 80005e4:	4602      	mov	r2, r0
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	601a      	str	r2, [r3, #0]
		     delay->running = 1;
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	2201      	movs	r2, #1
 80005ee:	721a      	strb	r2, [r3, #8]
	      }
		 if (((tick_t)HAL_GetTick() - delay->startTime) >= delay->duration)
 80005f0:	f000 fb20 	bl	8000c34 <HAL_GetTick>
 80005f4:	4602      	mov	r2, r0
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	1ad2      	subs	r2, r2, r3
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	685b      	ldr	r3, [r3, #4]
 8000600:	429a      	cmp	r2, r3
 8000602:	d304      	bcc.n	800060e <delayRead+0x4e>
		 {
			 tiempo_cumplido = true;
 8000604:	2301      	movs	r3, #1
 8000606:	73fb      	strb	r3, [r7, #15]
		     delay->running= 0;
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	2200      	movs	r2, #0
 800060c:	721a      	strb	r2, [r3, #8]
		 }
	}
	return tiempo_cumplido;
 800060e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000610:	4618      	mov	r0, r3
 8000612:	3710      	adds	r7, #16
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}

08000618 <uartInit>:
 *  Created on: 24 nov. 2021
 *      Author: ezequiel
 */
#include "API_uart.h"

bool_t uartInit(){
 8000618:	b580      	push	{r7, lr}
 800061a:	b0ac      	sub	sp, #176	; 0xb0
 800061c:	af00      	add	r7, sp, #0

	bool_t EstadoUart;
	uint8_t miString[] = "BaudRate = 9600; StopBits = 1; Parity=NONE\n\rIngrese una trama de datos comenzando\n\rcon los caracteres $GPR seguidos de la palabra -can-\n\ry terminando con el caracter *\n\r";
 800061e:	4a1d      	ldr	r2, [pc, #116]	; (8000694 <uartInit+0x7c>)
 8000620:	1d3b      	adds	r3, r7, #4
 8000622:	4611      	mov	r1, r2
 8000624:	22aa      	movs	r2, #170	; 0xaa
 8000626:	4618      	mov	r0, r3
 8000628:	f001 ffe2 	bl	80025f0 <memcpy>
		                  BE CAREFUL : Program 7 data bits + 1 parity bit in PC HyperTerminal
	      - Stop Bit    = One Stop bit
	      - Parity      = ODD parity
	      - BaudRate    = 9600 baud
	      - Hardware flow control disabled (RTS and CTS signals) */
	  UartHandle.Instance        = USART3;
 800062c:	4b1a      	ldr	r3, [pc, #104]	; (8000698 <uartInit+0x80>)
 800062e:	4a1b      	ldr	r2, [pc, #108]	; (800069c <uartInit+0x84>)
 8000630:	601a      	str	r2, [r3, #0]
	  UartHandle.Init.BaudRate   = 9600;
 8000632:	4b19      	ldr	r3, [pc, #100]	; (8000698 <uartInit+0x80>)
 8000634:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000638:	605a      	str	r2, [r3, #4]
	  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 800063a:	4b17      	ldr	r3, [pc, #92]	; (8000698 <uartInit+0x80>)
 800063c:	2200      	movs	r2, #0
 800063e:	609a      	str	r2, [r3, #8]
	  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 8000640:	4b15      	ldr	r3, [pc, #84]	; (8000698 <uartInit+0x80>)
 8000642:	2200      	movs	r2, #0
 8000644:	60da      	str	r2, [r3, #12]
	  UartHandle.Init.Parity     = UART_PARITY_NONE;
 8000646:	4b14      	ldr	r3, [pc, #80]	; (8000698 <uartInit+0x80>)
 8000648:	2200      	movs	r2, #0
 800064a:	611a      	str	r2, [r3, #16]
	  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 800064c:	4b12      	ldr	r3, [pc, #72]	; (8000698 <uartInit+0x80>)
 800064e:	2200      	movs	r2, #0
 8000650:	619a      	str	r2, [r3, #24]
	  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 8000652:	4b11      	ldr	r3, [pc, #68]	; (8000698 <uartInit+0x80>)
 8000654:	220c      	movs	r2, #12
 8000656:	615a      	str	r2, [r3, #20]
	  UartHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 8000658:	4b0f      	ldr	r3, [pc, #60]	; (8000698 <uartInit+0x80>)
 800065a:	2200      	movs	r2, #0
 800065c:	61da      	str	r2, [r3, #28]

	  if (HAL_UART_Init(&UartHandle) != HAL_OK){
 800065e:	480e      	ldr	r0, [pc, #56]	; (8000698 <uartInit+0x80>)
 8000660:	f001 fa84 	bl	8001b6c <HAL_UART_Init>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d003      	beq.n	8000672 <uartInit+0x5a>
		  EstadoUart = false;
 800066a:	2300      	movs	r3, #0
 800066c:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
 8000670:	e009      	b.n	8000686 <uartInit+0x6e>
	  }	else {
		  EstadoUart = true;
 8000672:	2301      	movs	r3, #1
 8000674:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
		  HAL_UART_Transmit(&UartHandle, (uint8_t *) miString, sizeof(miString)/sizeof(char), 1000);
 8000678:	1d39      	adds	r1, r7, #4
 800067a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800067e:	22aa      	movs	r2, #170	; 0xaa
 8000680:	4805      	ldr	r0, [pc, #20]	; (8000698 <uartInit+0x80>)
 8000682:	f001 fac0 	bl	8001c06 <HAL_UART_Transmit>
	  }

	  return EstadoUart;
 8000686:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf

}
 800068a:	4618      	mov	r0, r3
 800068c:	37b0      	adds	r7, #176	; 0xb0
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	08002e64 	.word	0x08002e64
 8000698:	200001c8 	.word	0x200001c8
 800069c:	40004800 	.word	0x40004800

080006a0 <decodeInit>:
static uint8_t isEndFrame(uint8_t val);

/* Esta funcion se utiliza para la inicializacion de datos y la MEF */

bool_t decodeInit(uint8_t * buffer, uint8_t length)
{
 80006a0:	b480      	push	{r7}
 80006a2:	b083      	sub	sp, #12
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
 80006a8:	460b      	mov	r3, r1
 80006aa:	70fb      	strb	r3, [r7, #3]
	currentStatus = S0;
 80006ac:	4b0d      	ldr	r3, [pc, #52]	; (80006e4 <decodeInit+0x44>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	701a      	strb	r2, [r3, #0]
	startNewState = S0;
 80006b2:	4b0d      	ldr	r3, [pc, #52]	; (80006e8 <decodeInit+0x48>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	701a      	strb	r2, [r3, #0]
	startOldState = S0;
 80006b8:	4b0c      	ldr	r3, [pc, #48]	; (80006ec <decodeInit+0x4c>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	701a      	strb	r2, [r3, #0]
	flagStart = false;
 80006be:	4b0c      	ldr	r3, [pc, #48]	; (80006f0 <decodeInit+0x50>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	701a      	strb	r2, [r3, #0]
	counter = 0;
 80006c4:	4b0b      	ldr	r3, [pc, #44]	; (80006f4 <decodeInit+0x54>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	701a      	strb	r2, [r3, #0]
	myBuffer = buffer;
 80006ca:	4a0b      	ldr	r2, [pc, #44]	; (80006f8 <decodeInit+0x58>)
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	6013      	str	r3, [r2, #0]
	myLength = length;
 80006d0:	4a0a      	ldr	r2, [pc, #40]	; (80006fc <decodeInit+0x5c>)
 80006d2:	78fb      	ldrb	r3, [r7, #3]
 80006d4:	7013      	strb	r3, [r2, #0]
	return true;
 80006d6:	2301      	movs	r3, #1
}
 80006d8:	4618      	mov	r0, r3
 80006da:	370c      	adds	r7, #12
 80006dc:	46bd      	mov	sp, r7
 80006de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e2:	4770      	bx	lr
 80006e4:	200000a0 	.word	0x200000a0
 80006e8:	200000a1 	.word	0x200000a1
 80006ec:	200000a2 	.word	0x200000a2
 80006f0:	2000020c 	.word	0x2000020c
 80006f4:	20000215 	.word	0x20000215
 80006f8:	20000210 	.word	0x20000210
 80006fc:	20000214 	.word	0x20000214

08000700 <getData>:

/* Esta funcion recibe un dato del puerto serie y los analiza*/

int8_t getData(uint8_t data, uint8_t largo_trama){
 8000700:	b580      	push	{r7, lr}
 8000702:	b084      	sub	sp, #16
 8000704:	af00      	add	r7, sp, #0
 8000706:	4603      	mov	r3, r0
 8000708:	460a      	mov	r2, r1
 800070a:	71fb      	strb	r3, [r7, #7]
 800070c:	4613      	mov	r3, r2
 800070e:	71bb      	strb	r3, [r7, #6]
	int8_t r = 0;
 8000710:	2300      	movs	r3, #0
 8000712:	73fb      	strb	r3, [r7, #15]

	if (isStartFrame(data) && !flagStart) {
 8000714:	79fb      	ldrb	r3, [r7, #7]
 8000716:	4618      	mov	r0, r3
 8000718:	f000 f842 	bl	80007a0 <isStartFrame>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d00a      	beq.n	8000738 <getData+0x38>
 8000722:	4b1c      	ldr	r3, [pc, #112]	; (8000794 <getData+0x94>)
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	f083 0301 	eor.w	r3, r3, #1
 800072a:	b2db      	uxtb	r3, r3
 800072c:	2b00      	cmp	r3, #0
 800072e:	d003      	beq.n	8000738 <getData+0x38>
		flagStart = true;
 8000730:	4b18      	ldr	r3, [pc, #96]	; (8000794 <getData+0x94>)
 8000732:	2201      	movs	r2, #1
 8000734:	701a      	strb	r2, [r3, #0]
 8000736:	e026      	b.n	8000786 <getData+0x86>
	} else {
		if (flagStart) {
 8000738:	4b16      	ldr	r3, [pc, #88]	; (8000794 <getData+0x94>)
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d022      	beq.n	8000786 <getData+0x86>
			if (isEndFrame(data)) {
 8000740:	79fb      	ldrb	r3, [r7, #7]
 8000742:	4618      	mov	r0, r3
 8000744:	f000 f88a 	bl	800085c <isEndFrame>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d00e      	beq.n	800076c <getData+0x6c>
				if (largo_trama == counter) {
 800074e:	4b12      	ldr	r3, [pc, #72]	; (8000798 <getData+0x98>)
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	79ba      	ldrb	r2, [r7, #6]
 8000754:	429a      	cmp	r2, r3
 8000756:	d102      	bne.n	800075e <getData+0x5e>
					r= counter;
 8000758:	4b0f      	ldr	r3, [pc, #60]	; (8000798 <getData+0x98>)
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	73fb      	strb	r3, [r7, #15]
				}
				flagStart=false;
 800075e:	4b0d      	ldr	r3, [pc, #52]	; (8000794 <getData+0x94>)
 8000760:	2200      	movs	r2, #0
 8000762:	701a      	strb	r2, [r3, #0]
				counter=0;
 8000764:	4b0c      	ldr	r3, [pc, #48]	; (8000798 <getData+0x98>)
 8000766:	2200      	movs	r2, #0
 8000768:	701a      	strb	r2, [r3, #0]
 800076a:	e00c      	b.n	8000786 <getData+0x86>
			} else {
				myBuffer[counter] = data;
 800076c:	4b0b      	ldr	r3, [pc, #44]	; (800079c <getData+0x9c>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4a09      	ldr	r2, [pc, #36]	; (8000798 <getData+0x98>)
 8000772:	7812      	ldrb	r2, [r2, #0]
 8000774:	4413      	add	r3, r2
 8000776:	79fa      	ldrb	r2, [r7, #7]
 8000778:	701a      	strb	r2, [r3, #0]
				counter++;
 800077a:	4b07      	ldr	r3, [pc, #28]	; (8000798 <getData+0x98>)
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	3301      	adds	r3, #1
 8000780:	b2da      	uxtb	r2, r3
 8000782:	4b05      	ldr	r3, [pc, #20]	; (8000798 <getData+0x98>)
 8000784:	701a      	strb	r2, [r3, #0]
			}
		}
	}


	return r;
 8000786:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800078a:	4618      	mov	r0, r3
 800078c:	3710      	adds	r7, #16
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	2000020c 	.word	0x2000020c
 8000798:	20000215 	.word	0x20000215
 800079c:	20000210 	.word	0x20000210

080007a0 <isStartFrame>:

/* Esta función se utiliza para validar el inicio de la trama  con el patron de caracteres $GPR*/

uint8_t isStartFrame(uint8_t val){
 80007a0:	b480      	push	{r7}
 80007a2:	b085      	sub	sp, #20
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	4603      	mov	r3, r0
 80007a8:	71fb      	strb	r3, [r7, #7]

	bool_t flag = false;
 80007aa:	2300      	movs	r3, #0
 80007ac:	73fb      	strb	r3, [r7, #15]
	switch (startOldState){
 80007ae:	4b28      	ldr	r3, [pc, #160]	; (8000850 <isStartFrame+0xb0>)
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	2b03      	cmp	r3, #3
 80007b4:	d840      	bhi.n	8000838 <isStartFrame+0x98>
 80007b6:	a201      	add	r2, pc, #4	; (adr r2, 80007bc <isStartFrame+0x1c>)
 80007b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007bc:	080007cd 	.word	0x080007cd
 80007c0:	080007e7 	.word	0x080007e7
 80007c4:	08000801 	.word	0x08000801
 80007c8:	0800081b 	.word	0x0800081b
		case S0:
		{
			if(val ^ startFrame[0]){
 80007cc:	4b21      	ldr	r3, [pc, #132]	; (8000854 <isStartFrame+0xb4>)
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	79fa      	ldrb	r2, [r7, #7]
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d003      	beq.n	80007de <isStartFrame+0x3e>
				startNewState = S0;
 80007d6:	4b20      	ldr	r3, [pc, #128]	; (8000858 <isStartFrame+0xb8>)
 80007d8:	2200      	movs	r2, #0
 80007da:	701a      	strb	r2, [r3, #0]
			}else{
				startNewState = S1;
			}
			break;
 80007dc:	e02d      	b.n	800083a <isStartFrame+0x9a>
				startNewState = S1;
 80007de:	4b1e      	ldr	r3, [pc, #120]	; (8000858 <isStartFrame+0xb8>)
 80007e0:	2201      	movs	r2, #1
 80007e2:	701a      	strb	r2, [r3, #0]
			break;
 80007e4:	e029      	b.n	800083a <isStartFrame+0x9a>
		}
		case S1:
		{
			if(val ^ startFrame[1]){
 80007e6:	4b1b      	ldr	r3, [pc, #108]	; (8000854 <isStartFrame+0xb4>)
 80007e8:	785b      	ldrb	r3, [r3, #1]
 80007ea:	79fa      	ldrb	r2, [r7, #7]
 80007ec:	429a      	cmp	r2, r3
 80007ee:	d003      	beq.n	80007f8 <isStartFrame+0x58>
				startNewState = S0;
 80007f0:	4b19      	ldr	r3, [pc, #100]	; (8000858 <isStartFrame+0xb8>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	701a      	strb	r2, [r3, #0]
			}else{
				startNewState = S2;
			}
			break;
 80007f6:	e020      	b.n	800083a <isStartFrame+0x9a>
				startNewState = S2;
 80007f8:	4b17      	ldr	r3, [pc, #92]	; (8000858 <isStartFrame+0xb8>)
 80007fa:	2202      	movs	r2, #2
 80007fc:	701a      	strb	r2, [r3, #0]
			break;
 80007fe:	e01c      	b.n	800083a <isStartFrame+0x9a>
		}
		case S2:
		{
			if(val ^ startFrame[2]){
 8000800:	4b14      	ldr	r3, [pc, #80]	; (8000854 <isStartFrame+0xb4>)
 8000802:	789b      	ldrb	r3, [r3, #2]
 8000804:	79fa      	ldrb	r2, [r7, #7]
 8000806:	429a      	cmp	r2, r3
 8000808:	d003      	beq.n	8000812 <isStartFrame+0x72>
				startNewState = S0;
 800080a:	4b13      	ldr	r3, [pc, #76]	; (8000858 <isStartFrame+0xb8>)
 800080c:	2200      	movs	r2, #0
 800080e:	701a      	strb	r2, [r3, #0]
			}else{
				startNewState = S3;
			}
			break;
 8000810:	e013      	b.n	800083a <isStartFrame+0x9a>
				startNewState = S3;
 8000812:	4b11      	ldr	r3, [pc, #68]	; (8000858 <isStartFrame+0xb8>)
 8000814:	2203      	movs	r2, #3
 8000816:	701a      	strb	r2, [r3, #0]
			break;
 8000818:	e00f      	b.n	800083a <isStartFrame+0x9a>
		}
		case S3:
		{
			if(val ^ startFrame[3]){
 800081a:	4b0e      	ldr	r3, [pc, #56]	; (8000854 <isStartFrame+0xb4>)
 800081c:	78db      	ldrb	r3, [r3, #3]
 800081e:	79fa      	ldrb	r2, [r7, #7]
 8000820:	429a      	cmp	r2, r3
 8000822:	d003      	beq.n	800082c <isStartFrame+0x8c>
				startNewState = S0;
 8000824:	4b0c      	ldr	r3, [pc, #48]	; (8000858 <isStartFrame+0xb8>)
 8000826:	2200      	movs	r2, #0
 8000828:	701a      	strb	r2, [r3, #0]
			}else{
				startNewState = S0; //ver
				flag = true;
			}

			break;
 800082a:	e006      	b.n	800083a <isStartFrame+0x9a>
				startNewState = S0; //ver
 800082c:	4b0a      	ldr	r3, [pc, #40]	; (8000858 <isStartFrame+0xb8>)
 800082e:	2200      	movs	r2, #0
 8000830:	701a      	strb	r2, [r3, #0]
				flag = true;
 8000832:	2301      	movs	r3, #1
 8000834:	73fb      	strb	r3, [r7, #15]
			break;
 8000836:	e000      	b.n	800083a <isStartFrame+0x9a>
		}
		default:
			//decodeInit();
			break;
 8000838:	bf00      	nop
	}
	startOldState = startNewState;
 800083a:	4b07      	ldr	r3, [pc, #28]	; (8000858 <isStartFrame+0xb8>)
 800083c:	781a      	ldrb	r2, [r3, #0]
 800083e:	4b04      	ldr	r3, [pc, #16]	; (8000850 <isStartFrame+0xb0>)
 8000840:	701a      	strb	r2, [r3, #0]

	return flag;
 8000842:	7bfb      	ldrb	r3, [r7, #15]
}
 8000844:	4618      	mov	r0, r3
 8000846:	3714      	adds	r7, #20
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr
 8000850:	200000a2 	.word	0x200000a2
 8000854:	20000000 	.word	0x20000000
 8000858:	200000a1 	.word	0x200000a1

0800085c <isEndFrame>:

/* Esta función se utiliza para validar el fin de la trama con el caracter (*)   */

uint8_t isEndFrame(uint8_t val){
 800085c:	b480      	push	{r7}
 800085e:	b085      	sub	sp, #20
 8000860:	af00      	add	r7, sp, #0
 8000862:	4603      	mov	r3, r0
 8000864:	71fb      	strb	r3, [r7, #7]

	bool_t flag = false;
 8000866:	2300      	movs	r3, #0
 8000868:	73fb      	strb	r3, [r7, #15]
	if(val == endFrame){
 800086a:	4b07      	ldr	r3, [pc, #28]	; (8000888 <isEndFrame+0x2c>)
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	79fa      	ldrb	r2, [r7, #7]
 8000870:	429a      	cmp	r2, r3
 8000872:	d101      	bne.n	8000878 <isEndFrame+0x1c>
		flag = true;
 8000874:	2301      	movs	r3, #1
 8000876:	73fb      	strb	r3, [r7, #15]
	}
	return flag;
 8000878:	7bfb      	ldrb	r3, [r7, #15]
}
 800087a:	4618      	mov	r0, r3
 800087c:	3714      	adds	r7, #20
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	20000004 	.word	0x20000004

0800088c <filter>:

/* Esta función se utiliza para obtener los datos de horario, latitud ylongitud*/

uint8_t * filter(uint8_t *data){
 800088c:	b580      	push	{r7, lr}
 800088e:	b08e      	sub	sp, #56	; 0x38
 8000890:	af02      	add	r7, sp, #8
 8000892:	6078      	str	r0, [r7, #4]
	static uint8_t salida[255];
	uint8_t horario[7];
	uint8_t latitud[12];
	uint8_t longitud[13];
	memcpy(horario,data+3,6);     //hora
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	1cd9      	adds	r1, r3, #3
 8000898:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800089c:	2206      	movs	r2, #6
 800089e:	4618      	mov	r0, r3
 80008a0:	f001 fea6 	bl	80025f0 <memcpy>
	memcpy(latitud,data+16,11);   //latitud
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	f103 0110 	add.w	r1, r3, #16
 80008aa:	f107 031c 	add.w	r3, r7, #28
 80008ae:	220b      	movs	r2, #11
 80008b0:	4618      	mov	r0, r3
 80008b2:	f001 fe9d 	bl	80025f0 <memcpy>
	memcpy(longitud,data+28,12);  //longitud
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	f103 011c 	add.w	r1, r3, #28
 80008bc:	f107 030c 	add.w	r3, r7, #12
 80008c0:	220c      	movs	r2, #12
 80008c2:	4618      	mov	r0, r3
 80008c4:	f001 fe94 	bl	80025f0 <memcpy>
	horario[6] = 0;
 80008c8:	2300      	movs	r3, #0
 80008ca:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	latitud[11] = 0;
 80008ce:	2300      	movs	r3, #0
 80008d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	longitud[12] = 0;
 80008d4:	2300      	movs	r3, #0
 80008d6:	763b      	strb	r3, [r7, #24]
	sprintf((char *)salida,"\nDatos de posicionamiento Hora UTC: %s  Latitud: %s  Longitud %s\n\r",horario,latitud,longitud);
 80008d8:	f107 011c 	add.w	r1, r7, #28
 80008dc:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80008e0:	f107 030c 	add.w	r3, r7, #12
 80008e4:	9300      	str	r3, [sp, #0]
 80008e6:	460b      	mov	r3, r1
 80008e8:	4904      	ldr	r1, [pc, #16]	; (80008fc <filter+0x70>)
 80008ea:	4805      	ldr	r0, [pc, #20]	; (8000900 <filter+0x74>)
 80008ec:	f001 ff48 	bl	8002780 <siprintf>

	return salida;
 80008f0:	4b03      	ldr	r3, [pc, #12]	; (8000900 <filter+0x74>)
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	3730      	adds	r7, #48	; 0x30
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	08002f10 	.word	0x08002f10
 8000900:	200000a4 	.word	0x200000a4

08000904 <BSP_LED_Init>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b08a      	sub	sp, #40	; 0x28
 8000908:	af00      	add	r7, sp, #0
 800090a:	4603      	mov	r3, r0
 800090c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800090e:	79fb      	ldrb	r3, [r7, #7]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d10e      	bne.n	8000932 <BSP_LED_Init+0x2e>
 8000914:	2300      	movs	r3, #0
 8000916:	613b      	str	r3, [r7, #16]
 8000918:	4b1f      	ldr	r3, [pc, #124]	; (8000998 <BSP_LED_Init+0x94>)
 800091a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091c:	4a1e      	ldr	r2, [pc, #120]	; (8000998 <BSP_LED_Init+0x94>)
 800091e:	f043 0302 	orr.w	r3, r3, #2
 8000922:	6313      	str	r3, [r2, #48]	; 0x30
 8000924:	4b1c      	ldr	r3, [pc, #112]	; (8000998 <BSP_LED_Init+0x94>)
 8000926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000928:	f003 0302 	and.w	r3, r3, #2
 800092c:	613b      	str	r3, [r7, #16]
 800092e:	693b      	ldr	r3, [r7, #16]
 8000930:	e00d      	b.n	800094e <BSP_LED_Init+0x4a>
 8000932:	2300      	movs	r3, #0
 8000934:	60fb      	str	r3, [r7, #12]
 8000936:	4b18      	ldr	r3, [pc, #96]	; (8000998 <BSP_LED_Init+0x94>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093a:	4a17      	ldr	r2, [pc, #92]	; (8000998 <BSP_LED_Init+0x94>)
 800093c:	f043 0302 	orr.w	r3, r3, #2
 8000940:	6313      	str	r3, [r2, #48]	; 0x30
 8000942:	4b15      	ldr	r3, [pc, #84]	; (8000998 <BSP_LED_Init+0x94>)
 8000944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000946:	f003 0302 	and.w	r3, r3, #2
 800094a:	60fb      	str	r3, [r7, #12]
 800094c:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 800094e:	79fb      	ldrb	r3, [r7, #7]
 8000950:	4a12      	ldr	r2, [pc, #72]	; (800099c <BSP_LED_Init+0x98>)
 8000952:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000956:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000958:	2301      	movs	r3, #1
 800095a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095c:	2300      	movs	r3, #0
 800095e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000960:	2302      	movs	r3, #2
 8000962:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8000964:	79fb      	ldrb	r3, [r7, #7]
 8000966:	4a0e      	ldr	r2, [pc, #56]	; (80009a0 <BSP_LED_Init+0x9c>)
 8000968:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800096c:	f107 0214 	add.w	r2, r7, #20
 8000970:	4611      	mov	r1, r2
 8000972:	4618      	mov	r0, r3
 8000974:	f000 fa50 	bl	8000e18 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8000978:	79fb      	ldrb	r3, [r7, #7]
 800097a:	4a09      	ldr	r2, [pc, #36]	; (80009a0 <BSP_LED_Init+0x9c>)
 800097c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000980:	79fb      	ldrb	r3, [r7, #7]
 8000982:	4a06      	ldr	r2, [pc, #24]	; (800099c <BSP_LED_Init+0x98>)
 8000984:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000988:	2200      	movs	r2, #0
 800098a:	4619      	mov	r1, r3
 800098c:	f000 fbf0 	bl	8001170 <HAL_GPIO_WritePin>
}
 8000990:	bf00      	nop
 8000992:	3728      	adds	r7, #40	; 0x28
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	40023800 	.word	0x40023800
 800099c:	08002f54 	.word	0x08002f54
 80009a0:	20000008 	.word	0x20000008

080009a4 <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 80009ae:	79fb      	ldrb	r3, [r7, #7]
 80009b0:	4a07      	ldr	r2, [pc, #28]	; (80009d0 <BSP_LED_On+0x2c>)
 80009b2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80009b6:	79fb      	ldrb	r3, [r7, #7]
 80009b8:	4a06      	ldr	r2, [pc, #24]	; (80009d4 <BSP_LED_On+0x30>)
 80009ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80009be:	2201      	movs	r2, #1
 80009c0:	4619      	mov	r1, r3
 80009c2:	f000 fbd5 	bl	8001170 <HAL_GPIO_WritePin>
}
 80009c6:	bf00      	nop
 80009c8:	3708      	adds	r7, #8
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	20000008 	.word	0x20000008
 80009d4:	08002f54 	.word	0x08002f54

080009d8 <BSP_LED_Off>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	4603      	mov	r3, r0
 80009e0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 80009e2:	79fb      	ldrb	r3, [r7, #7]
 80009e4:	4a07      	ldr	r2, [pc, #28]	; (8000a04 <BSP_LED_Off+0x2c>)
 80009e6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80009ea:	79fb      	ldrb	r3, [r7, #7]
 80009ec:	4a06      	ldr	r2, [pc, #24]	; (8000a08 <BSP_LED_Off+0x30>)
 80009ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80009f2:	2200      	movs	r2, #0
 80009f4:	4619      	mov	r1, r3
 80009f6:	f000 fbbb 	bl	8001170 <HAL_GPIO_WritePin>
}
 80009fa:	bf00      	nop
 80009fc:	3708      	adds	r7, #8
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	20000008 	.word	0x20000008
 8000a08:	08002f54 	.word	0x08002f54

08000a0c <BSP_LED_Toggle>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3 
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b082      	sub	sp, #8
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	4603      	mov	r3, r0
 8000a14:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8000a16:	79fb      	ldrb	r3, [r7, #7]
 8000a18:	4a07      	ldr	r2, [pc, #28]	; (8000a38 <BSP_LED_Toggle+0x2c>)
 8000a1a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a1e:	79fb      	ldrb	r3, [r7, #7]
 8000a20:	4906      	ldr	r1, [pc, #24]	; (8000a3c <BSP_LED_Toggle+0x30>)
 8000a22:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000a26:	4619      	mov	r1, r3
 8000a28:	4610      	mov	r0, r2
 8000a2a:	f000 fbba 	bl	80011a2 <HAL_GPIO_TogglePin>
}
 8000a2e:	bf00      	nop
 8000a30:	3708      	adds	r7, #8
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	20000008 	.word	0x20000008
 8000a3c:	08002f54 	.word	0x08002f54

08000a40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a44:	4b16      	ldr	r3, [pc, #88]	; (8000aa0 <SystemInit+0x60>)
 8000a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a4a:	4a15      	ldr	r2, [pc, #84]	; (8000aa0 <SystemInit+0x60>)
 8000a4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000a54:	4b13      	ldr	r3, [pc, #76]	; (8000aa4 <SystemInit+0x64>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a12      	ldr	r2, [pc, #72]	; (8000aa4 <SystemInit+0x64>)
 8000a5a:	f043 0301 	orr.w	r3, r3, #1
 8000a5e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000a60:	4b10      	ldr	r3, [pc, #64]	; (8000aa4 <SystemInit+0x64>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000a66:	4b0f      	ldr	r3, [pc, #60]	; (8000aa4 <SystemInit+0x64>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	4a0e      	ldr	r2, [pc, #56]	; (8000aa4 <SystemInit+0x64>)
 8000a6c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000a70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a74:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000a76:	4b0b      	ldr	r3, [pc, #44]	; (8000aa4 <SystemInit+0x64>)
 8000a78:	4a0b      	ldr	r2, [pc, #44]	; (8000aa8 <SystemInit+0x68>)
 8000a7a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000a7c:	4b09      	ldr	r3, [pc, #36]	; (8000aa4 <SystemInit+0x64>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a08      	ldr	r2, [pc, #32]	; (8000aa4 <SystemInit+0x64>)
 8000a82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a86:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000a88:	4b06      	ldr	r3, [pc, #24]	; (8000aa4 <SystemInit+0x64>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a8e:	4b04      	ldr	r3, [pc, #16]	; (8000aa0 <SystemInit+0x60>)
 8000a90:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a94:	609a      	str	r2, [r3, #8]
#endif
}
 8000a96:	bf00      	nop
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr
 8000aa0:	e000ed00 	.word	0xe000ed00
 8000aa4:	40023800 	.word	0x40023800
 8000aa8:	24003010 	.word	0x24003010

08000aac <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
}
 8000ab0:	bf00      	nop
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr

08000aba <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000aba:	b480      	push	{r7}
 8000abc:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000abe:	e7fe      	b.n	8000abe <HardFault_Handler+0x4>

08000ac0 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000ac4:	e7fe      	b.n	8000ac4 <MemManage_Handler+0x4>

08000ac6 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000ac6:	b480      	push	{r7}
 8000ac8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000aca:	e7fe      	b.n	8000aca <BusFault_Handler+0x4>

08000acc <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000ad0:	e7fe      	b.n	8000ad0 <UsageFault_Handler+0x4>

08000ad2 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000ad2:	b480      	push	{r7}
 8000ad4:	af00      	add	r7, sp, #0
}
 8000ad6:	bf00      	nop
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ade:	4770      	bx	lr

08000ae0 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
}
 8000ae4:	bf00      	nop
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr

08000aee <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000aee:	b480      	push	{r7}
 8000af0:	af00      	add	r7, sp, #0
}
 8000af2:	bf00      	nop
 8000af4:	46bd      	mov	sp, r7
 8000af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afa:	4770      	bx	lr

08000afc <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8000b00:	f000 f884 	bl	8000c0c <HAL_IncTick>
}
 8000b04:	bf00      	nop
 8000b06:	bd80      	pop	{r7, pc}

08000b08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b086      	sub	sp, #24
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b10:	4a14      	ldr	r2, [pc, #80]	; (8000b64 <_sbrk+0x5c>)
 8000b12:	4b15      	ldr	r3, [pc, #84]	; (8000b68 <_sbrk+0x60>)
 8000b14:	1ad3      	subs	r3, r2, r3
 8000b16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b1c:	4b13      	ldr	r3, [pc, #76]	; (8000b6c <_sbrk+0x64>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d102      	bne.n	8000b2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b24:	4b11      	ldr	r3, [pc, #68]	; (8000b6c <_sbrk+0x64>)
 8000b26:	4a12      	ldr	r2, [pc, #72]	; (8000b70 <_sbrk+0x68>)
 8000b28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b2a:	4b10      	ldr	r3, [pc, #64]	; (8000b6c <_sbrk+0x64>)
 8000b2c:	681a      	ldr	r2, [r3, #0]
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	4413      	add	r3, r2
 8000b32:	693a      	ldr	r2, [r7, #16]
 8000b34:	429a      	cmp	r2, r3
 8000b36:	d207      	bcs.n	8000b48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b38:	f001 fd28 	bl	800258c <__errno>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	220c      	movs	r2, #12
 8000b40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b46:	e009      	b.n	8000b5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b48:	4b08      	ldr	r3, [pc, #32]	; (8000b6c <_sbrk+0x64>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b4e:	4b07      	ldr	r3, [pc, #28]	; (8000b6c <_sbrk+0x64>)
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	4413      	add	r3, r2
 8000b56:	4a05      	ldr	r2, [pc, #20]	; (8000b6c <_sbrk+0x64>)
 8000b58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b5a:	68fb      	ldr	r3, [r7, #12]
}
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	3718      	adds	r7, #24
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	20030000 	.word	0x20030000
 8000b68:	00000400 	.word	0x00000400
 8000b6c:	200001a4 	.word	0x200001a4
 8000b70:	20000230 	.word	0x20000230

08000b74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b78:	4b0b      	ldr	r3, [pc, #44]	; (8000ba8 <HAL_Init+0x34>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a0a      	ldr	r2, [pc, #40]	; (8000ba8 <HAL_Init+0x34>)
 8000b7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b82:	6013      	str	r3, [r2, #0]
#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b84:	4b08      	ldr	r3, [pc, #32]	; (8000ba8 <HAL_Init+0x34>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a07      	ldr	r2, [pc, #28]	; (8000ba8 <HAL_Init+0x34>)
 8000b8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b90:	2003      	movs	r0, #3
 8000b92:	f000 f90d 	bl	8000db0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b96:	200f      	movs	r0, #15
 8000b98:	f000 f808 	bl	8000bac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b9c:	f000 fb1b 	bl	80011d6 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ba0:	2300      	movs	r3, #0
}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	40023c00 	.word	0x40023c00

08000bac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bb4:	4b12      	ldr	r3, [pc, #72]	; (8000c00 <HAL_InitTick+0x54>)
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	4b12      	ldr	r3, [pc, #72]	; (8000c04 <HAL_InitTick+0x58>)
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f000 f917 	bl	8000dfe <HAL_SYSTICK_Config>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	e00e      	b.n	8000bf8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	2b0f      	cmp	r3, #15
 8000bde:	d80a      	bhi.n	8000bf6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000be0:	2200      	movs	r2, #0
 8000be2:	6879      	ldr	r1, [r7, #4]
 8000be4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be8:	f000 f8ed 	bl	8000dc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bec:	4a06      	ldr	r2, [pc, #24]	; (8000c08 <HAL_InitTick+0x5c>)
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	e000      	b.n	8000bf8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bf6:	2301      	movs	r3, #1
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	3708      	adds	r7, #8
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	20000014 	.word	0x20000014
 8000c04:	2000001c 	.word	0x2000001c
 8000c08:	20000018 	.word	0x20000018

08000c0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c10:	4b06      	ldr	r3, [pc, #24]	; (8000c2c <HAL_IncTick+0x20>)
 8000c12:	781b      	ldrb	r3, [r3, #0]
 8000c14:	461a      	mov	r2, r3
 8000c16:	4b06      	ldr	r3, [pc, #24]	; (8000c30 <HAL_IncTick+0x24>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	4413      	add	r3, r2
 8000c1c:	4a04      	ldr	r2, [pc, #16]	; (8000c30 <HAL_IncTick+0x24>)
 8000c1e:	6013      	str	r3, [r2, #0]
}
 8000c20:	bf00      	nop
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	2000001c 	.word	0x2000001c
 8000c30:	20000218 	.word	0x20000218

08000c34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  return uwTick;
 8000c38:	4b03      	ldr	r3, [pc, #12]	; (8000c48 <HAL_GetTick+0x14>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	20000218 	.word	0x20000218

08000c4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b085      	sub	sp, #20
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	f003 0307 	and.w	r3, r3, #7
 8000c5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c5c:	4b0c      	ldr	r3, [pc, #48]	; (8000c90 <__NVIC_SetPriorityGrouping+0x44>)
 8000c5e:	68db      	ldr	r3, [r3, #12]
 8000c60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c62:	68ba      	ldr	r2, [r7, #8]
 8000c64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c68:	4013      	ands	r3, r2
 8000c6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c7e:	4a04      	ldr	r2, [pc, #16]	; (8000c90 <__NVIC_SetPriorityGrouping+0x44>)
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	60d3      	str	r3, [r2, #12]
}
 8000c84:	bf00      	nop
 8000c86:	3714      	adds	r7, #20
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr
 8000c90:	e000ed00 	.word	0xe000ed00

08000c94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c98:	4b04      	ldr	r3, [pc, #16]	; (8000cac <__NVIC_GetPriorityGrouping+0x18>)
 8000c9a:	68db      	ldr	r3, [r3, #12]
 8000c9c:	0a1b      	lsrs	r3, r3, #8
 8000c9e:	f003 0307 	and.w	r3, r3, #7
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr
 8000cac:	e000ed00 	.word	0xe000ed00

08000cb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	6039      	str	r1, [r7, #0]
 8000cba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	db0a      	blt.n	8000cda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	b2da      	uxtb	r2, r3
 8000cc8:	490c      	ldr	r1, [pc, #48]	; (8000cfc <__NVIC_SetPriority+0x4c>)
 8000cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cce:	0112      	lsls	r2, r2, #4
 8000cd0:	b2d2      	uxtb	r2, r2
 8000cd2:	440b      	add	r3, r1
 8000cd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cd8:	e00a      	b.n	8000cf0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	b2da      	uxtb	r2, r3
 8000cde:	4908      	ldr	r1, [pc, #32]	; (8000d00 <__NVIC_SetPriority+0x50>)
 8000ce0:	79fb      	ldrb	r3, [r7, #7]
 8000ce2:	f003 030f 	and.w	r3, r3, #15
 8000ce6:	3b04      	subs	r3, #4
 8000ce8:	0112      	lsls	r2, r2, #4
 8000cea:	b2d2      	uxtb	r2, r2
 8000cec:	440b      	add	r3, r1
 8000cee:	761a      	strb	r2, [r3, #24]
}
 8000cf0:	bf00      	nop
 8000cf2:	370c      	adds	r7, #12
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr
 8000cfc:	e000e100 	.word	0xe000e100
 8000d00:	e000ed00 	.word	0xe000ed00

08000d04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b089      	sub	sp, #36	; 0x24
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	60f8      	str	r0, [r7, #12]
 8000d0c:	60b9      	str	r1, [r7, #8]
 8000d0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	f003 0307 	and.w	r3, r3, #7
 8000d16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d18:	69fb      	ldr	r3, [r7, #28]
 8000d1a:	f1c3 0307 	rsb	r3, r3, #7
 8000d1e:	2b04      	cmp	r3, #4
 8000d20:	bf28      	it	cs
 8000d22:	2304      	movcs	r3, #4
 8000d24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d26:	69fb      	ldr	r3, [r7, #28]
 8000d28:	3304      	adds	r3, #4
 8000d2a:	2b06      	cmp	r3, #6
 8000d2c:	d902      	bls.n	8000d34 <NVIC_EncodePriority+0x30>
 8000d2e:	69fb      	ldr	r3, [r7, #28]
 8000d30:	3b03      	subs	r3, #3
 8000d32:	e000      	b.n	8000d36 <NVIC_EncodePriority+0x32>
 8000d34:	2300      	movs	r3, #0
 8000d36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d38:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000d3c:	69bb      	ldr	r3, [r7, #24]
 8000d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d42:	43da      	mvns	r2, r3
 8000d44:	68bb      	ldr	r3, [r7, #8]
 8000d46:	401a      	ands	r2, r3
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d4c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	fa01 f303 	lsl.w	r3, r1, r3
 8000d56:	43d9      	mvns	r1, r3
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d5c:	4313      	orrs	r3, r2
         );
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	3724      	adds	r7, #36	; 0x24
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
	...

08000d6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	3b01      	subs	r3, #1
 8000d78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d7c:	d301      	bcc.n	8000d82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d7e:	2301      	movs	r3, #1
 8000d80:	e00f      	b.n	8000da2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d82:	4a0a      	ldr	r2, [pc, #40]	; (8000dac <SysTick_Config+0x40>)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	3b01      	subs	r3, #1
 8000d88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d8a:	210f      	movs	r1, #15
 8000d8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d90:	f7ff ff8e 	bl	8000cb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d94:	4b05      	ldr	r3, [pc, #20]	; (8000dac <SysTick_Config+0x40>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d9a:	4b04      	ldr	r3, [pc, #16]	; (8000dac <SysTick_Config+0x40>)
 8000d9c:	2207      	movs	r2, #7
 8000d9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000da0:	2300      	movs	r3, #0
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	e000e010 	.word	0xe000e010

08000db0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000db8:	6878      	ldr	r0, [r7, #4]
 8000dba:	f7ff ff47 	bl	8000c4c <__NVIC_SetPriorityGrouping>
}
 8000dbe:	bf00      	nop
 8000dc0:	3708      	adds	r7, #8
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}

08000dc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dc6:	b580      	push	{r7, lr}
 8000dc8:	b086      	sub	sp, #24
 8000dca:	af00      	add	r7, sp, #0
 8000dcc:	4603      	mov	r3, r0
 8000dce:	60b9      	str	r1, [r7, #8]
 8000dd0:	607a      	str	r2, [r7, #4]
 8000dd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dd8:	f7ff ff5c 	bl	8000c94 <__NVIC_GetPriorityGrouping>
 8000ddc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dde:	687a      	ldr	r2, [r7, #4]
 8000de0:	68b9      	ldr	r1, [r7, #8]
 8000de2:	6978      	ldr	r0, [r7, #20]
 8000de4:	f7ff ff8e 	bl	8000d04 <NVIC_EncodePriority>
 8000de8:	4602      	mov	r2, r0
 8000dea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dee:	4611      	mov	r1, r2
 8000df0:	4618      	mov	r0, r3
 8000df2:	f7ff ff5d 	bl	8000cb0 <__NVIC_SetPriority>
}
 8000df6:	bf00      	nop
 8000df8:	3718      	adds	r7, #24
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}

08000dfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dfe:	b580      	push	{r7, lr}
 8000e00:	b082      	sub	sp, #8
 8000e02:	af00      	add	r7, sp, #0
 8000e04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e06:	6878      	ldr	r0, [r7, #4]
 8000e08:	f7ff ffb0 	bl	8000d6c <SysTick_Config>
 8000e0c:	4603      	mov	r3, r0
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
	...

08000e18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b089      	sub	sp, #36	; 0x24
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
 8000e20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e22:	2300      	movs	r3, #0
 8000e24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e26:	2300      	movs	r3, #0
 8000e28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e2e:	2300      	movs	r3, #0
 8000e30:	61fb      	str	r3, [r7, #28]
 8000e32:	e177      	b.n	8001124 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e34:	2201      	movs	r2, #1
 8000e36:	69fb      	ldr	r3, [r7, #28]
 8000e38:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	697a      	ldr	r2, [r7, #20]
 8000e44:	4013      	ands	r3, r2
 8000e46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e48:	693a      	ldr	r2, [r7, #16]
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	f040 8166 	bne.w	800111e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	f003 0303 	and.w	r3, r3, #3
 8000e5a:	2b01      	cmp	r3, #1
 8000e5c:	d005      	beq.n	8000e6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e66:	2b02      	cmp	r3, #2
 8000e68:	d130      	bne.n	8000ecc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	689b      	ldr	r3, [r3, #8]
 8000e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e70:	69fb      	ldr	r3, [r7, #28]
 8000e72:	005b      	lsls	r3, r3, #1
 8000e74:	2203      	movs	r2, #3
 8000e76:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7a:	43db      	mvns	r3, r3
 8000e7c:	69ba      	ldr	r2, [r7, #24]
 8000e7e:	4013      	ands	r3, r2
 8000e80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	68da      	ldr	r2, [r3, #12]
 8000e86:	69fb      	ldr	r3, [r7, #28]
 8000e88:	005b      	lsls	r3, r3, #1
 8000e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8e:	69ba      	ldr	r2, [r7, #24]
 8000e90:	4313      	orrs	r3, r2
 8000e92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	69ba      	ldr	r2, [r7, #24]
 8000e98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	69fb      	ldr	r3, [r7, #28]
 8000ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea8:	43db      	mvns	r3, r3
 8000eaa:	69ba      	ldr	r2, [r7, #24]
 8000eac:	4013      	ands	r3, r2
 8000eae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	091b      	lsrs	r3, r3, #4
 8000eb6:	f003 0201 	and.w	r2, r3, #1
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec0:	69ba      	ldr	r2, [r7, #24]
 8000ec2:	4313      	orrs	r3, r2
 8000ec4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	69ba      	ldr	r2, [r7, #24]
 8000eca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f003 0303 	and.w	r3, r3, #3
 8000ed4:	2b03      	cmp	r3, #3
 8000ed6:	d017      	beq.n	8000f08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	68db      	ldr	r3, [r3, #12]
 8000edc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	005b      	lsls	r3, r3, #1
 8000ee2:	2203      	movs	r2, #3
 8000ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee8:	43db      	mvns	r3, r3
 8000eea:	69ba      	ldr	r2, [r7, #24]
 8000eec:	4013      	ands	r3, r2
 8000eee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	689a      	ldr	r2, [r3, #8]
 8000ef4:	69fb      	ldr	r3, [r7, #28]
 8000ef6:	005b      	lsls	r3, r3, #1
 8000ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8000efc:	69ba      	ldr	r2, [r7, #24]
 8000efe:	4313      	orrs	r3, r2
 8000f00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	69ba      	ldr	r2, [r7, #24]
 8000f06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	f003 0303 	and.w	r3, r3, #3
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d123      	bne.n	8000f5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f14:	69fb      	ldr	r3, [r7, #28]
 8000f16:	08da      	lsrs	r2, r3, #3
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	3208      	adds	r2, #8
 8000f1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	f003 0307 	and.w	r3, r3, #7
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	220f      	movs	r2, #15
 8000f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f30:	43db      	mvns	r3, r3
 8000f32:	69ba      	ldr	r2, [r7, #24]
 8000f34:	4013      	ands	r3, r2
 8000f36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	691a      	ldr	r2, [r3, #16]
 8000f3c:	69fb      	ldr	r3, [r7, #28]
 8000f3e:	f003 0307 	and.w	r3, r3, #7
 8000f42:	009b      	lsls	r3, r3, #2
 8000f44:	fa02 f303 	lsl.w	r3, r2, r3
 8000f48:	69ba      	ldr	r2, [r7, #24]
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	08da      	lsrs	r2, r3, #3
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	3208      	adds	r2, #8
 8000f56:	69b9      	ldr	r1, [r7, #24]
 8000f58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f62:	69fb      	ldr	r3, [r7, #28]
 8000f64:	005b      	lsls	r3, r3, #1
 8000f66:	2203      	movs	r2, #3
 8000f68:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6c:	43db      	mvns	r3, r3
 8000f6e:	69ba      	ldr	r2, [r7, #24]
 8000f70:	4013      	ands	r3, r2
 8000f72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	f003 0203 	and.w	r2, r3, #3
 8000f7c:	69fb      	ldr	r3, [r7, #28]
 8000f7e:	005b      	lsls	r3, r3, #1
 8000f80:	fa02 f303 	lsl.w	r3, r2, r3
 8000f84:	69ba      	ldr	r2, [r7, #24]
 8000f86:	4313      	orrs	r3, r2
 8000f88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	69ba      	ldr	r2, [r7, #24]
 8000f8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	f000 80c0 	beq.w	800111e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	60fb      	str	r3, [r7, #12]
 8000fa2:	4b66      	ldr	r3, [pc, #408]	; (800113c <HAL_GPIO_Init+0x324>)
 8000fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fa6:	4a65      	ldr	r2, [pc, #404]	; (800113c <HAL_GPIO_Init+0x324>)
 8000fa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fac:	6453      	str	r3, [r2, #68]	; 0x44
 8000fae:	4b63      	ldr	r3, [pc, #396]	; (800113c <HAL_GPIO_Init+0x324>)
 8000fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fb6:	60fb      	str	r3, [r7, #12]
 8000fb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000fba:	4a61      	ldr	r2, [pc, #388]	; (8001140 <HAL_GPIO_Init+0x328>)
 8000fbc:	69fb      	ldr	r3, [r7, #28]
 8000fbe:	089b      	lsrs	r3, r3, #2
 8000fc0:	3302      	adds	r3, #2
 8000fc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	f003 0303 	and.w	r3, r3, #3
 8000fce:	009b      	lsls	r3, r3, #2
 8000fd0:	220f      	movs	r2, #15
 8000fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd6:	43db      	mvns	r3, r3
 8000fd8:	69ba      	ldr	r2, [r7, #24]
 8000fda:	4013      	ands	r3, r2
 8000fdc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4a58      	ldr	r2, [pc, #352]	; (8001144 <HAL_GPIO_Init+0x32c>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d037      	beq.n	8001056 <HAL_GPIO_Init+0x23e>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a57      	ldr	r2, [pc, #348]	; (8001148 <HAL_GPIO_Init+0x330>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d031      	beq.n	8001052 <HAL_GPIO_Init+0x23a>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4a56      	ldr	r2, [pc, #344]	; (800114c <HAL_GPIO_Init+0x334>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d02b      	beq.n	800104e <HAL_GPIO_Init+0x236>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4a55      	ldr	r2, [pc, #340]	; (8001150 <HAL_GPIO_Init+0x338>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d025      	beq.n	800104a <HAL_GPIO_Init+0x232>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4a54      	ldr	r2, [pc, #336]	; (8001154 <HAL_GPIO_Init+0x33c>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d01f      	beq.n	8001046 <HAL_GPIO_Init+0x22e>
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	4a53      	ldr	r2, [pc, #332]	; (8001158 <HAL_GPIO_Init+0x340>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d019      	beq.n	8001042 <HAL_GPIO_Init+0x22a>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4a52      	ldr	r2, [pc, #328]	; (800115c <HAL_GPIO_Init+0x344>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d013      	beq.n	800103e <HAL_GPIO_Init+0x226>
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	4a51      	ldr	r2, [pc, #324]	; (8001160 <HAL_GPIO_Init+0x348>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d00d      	beq.n	800103a <HAL_GPIO_Init+0x222>
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4a50      	ldr	r2, [pc, #320]	; (8001164 <HAL_GPIO_Init+0x34c>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d007      	beq.n	8001036 <HAL_GPIO_Init+0x21e>
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	4a4f      	ldr	r2, [pc, #316]	; (8001168 <HAL_GPIO_Init+0x350>)
 800102a:	4293      	cmp	r3, r2
 800102c:	d101      	bne.n	8001032 <HAL_GPIO_Init+0x21a>
 800102e:	2309      	movs	r3, #9
 8001030:	e012      	b.n	8001058 <HAL_GPIO_Init+0x240>
 8001032:	230a      	movs	r3, #10
 8001034:	e010      	b.n	8001058 <HAL_GPIO_Init+0x240>
 8001036:	2308      	movs	r3, #8
 8001038:	e00e      	b.n	8001058 <HAL_GPIO_Init+0x240>
 800103a:	2307      	movs	r3, #7
 800103c:	e00c      	b.n	8001058 <HAL_GPIO_Init+0x240>
 800103e:	2306      	movs	r3, #6
 8001040:	e00a      	b.n	8001058 <HAL_GPIO_Init+0x240>
 8001042:	2305      	movs	r3, #5
 8001044:	e008      	b.n	8001058 <HAL_GPIO_Init+0x240>
 8001046:	2304      	movs	r3, #4
 8001048:	e006      	b.n	8001058 <HAL_GPIO_Init+0x240>
 800104a:	2303      	movs	r3, #3
 800104c:	e004      	b.n	8001058 <HAL_GPIO_Init+0x240>
 800104e:	2302      	movs	r3, #2
 8001050:	e002      	b.n	8001058 <HAL_GPIO_Init+0x240>
 8001052:	2301      	movs	r3, #1
 8001054:	e000      	b.n	8001058 <HAL_GPIO_Init+0x240>
 8001056:	2300      	movs	r3, #0
 8001058:	69fa      	ldr	r2, [r7, #28]
 800105a:	f002 0203 	and.w	r2, r2, #3
 800105e:	0092      	lsls	r2, r2, #2
 8001060:	4093      	lsls	r3, r2
 8001062:	69ba      	ldr	r2, [r7, #24]
 8001064:	4313      	orrs	r3, r2
 8001066:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001068:	4935      	ldr	r1, [pc, #212]	; (8001140 <HAL_GPIO_Init+0x328>)
 800106a:	69fb      	ldr	r3, [r7, #28]
 800106c:	089b      	lsrs	r3, r3, #2
 800106e:	3302      	adds	r3, #2
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001076:	4b3d      	ldr	r3, [pc, #244]	; (800116c <HAL_GPIO_Init+0x354>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	43db      	mvns	r3, r3
 8001080:	69ba      	ldr	r2, [r7, #24]
 8001082:	4013      	ands	r3, r2
 8001084:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800108e:	2b00      	cmp	r3, #0
 8001090:	d003      	beq.n	800109a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001092:	69ba      	ldr	r2, [r7, #24]
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	4313      	orrs	r3, r2
 8001098:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800109a:	4a34      	ldr	r2, [pc, #208]	; (800116c <HAL_GPIO_Init+0x354>)
 800109c:	69bb      	ldr	r3, [r7, #24]
 800109e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80010a0:	4b32      	ldr	r3, [pc, #200]	; (800116c <HAL_GPIO_Init+0x354>)
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010a6:	693b      	ldr	r3, [r7, #16]
 80010a8:	43db      	mvns	r3, r3
 80010aa:	69ba      	ldr	r2, [r7, #24]
 80010ac:	4013      	ands	r3, r2
 80010ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d003      	beq.n	80010c4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80010bc:	69ba      	ldr	r2, [r7, #24]
 80010be:	693b      	ldr	r3, [r7, #16]
 80010c0:	4313      	orrs	r3, r2
 80010c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010c4:	4a29      	ldr	r2, [pc, #164]	; (800116c <HAL_GPIO_Init+0x354>)
 80010c6:	69bb      	ldr	r3, [r7, #24]
 80010c8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010ca:	4b28      	ldr	r3, [pc, #160]	; (800116c <HAL_GPIO_Init+0x354>)
 80010cc:	689b      	ldr	r3, [r3, #8]
 80010ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	43db      	mvns	r3, r3
 80010d4:	69ba      	ldr	r2, [r7, #24]
 80010d6:	4013      	ands	r3, r2
 80010d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d003      	beq.n	80010ee <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80010e6:	69ba      	ldr	r2, [r7, #24]
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	4313      	orrs	r3, r2
 80010ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010ee:	4a1f      	ldr	r2, [pc, #124]	; (800116c <HAL_GPIO_Init+0x354>)
 80010f0:	69bb      	ldr	r3, [r7, #24]
 80010f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010f4:	4b1d      	ldr	r3, [pc, #116]	; (800116c <HAL_GPIO_Init+0x354>)
 80010f6:	68db      	ldr	r3, [r3, #12]
 80010f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	43db      	mvns	r3, r3
 80010fe:	69ba      	ldr	r2, [r7, #24]
 8001100:	4013      	ands	r3, r2
 8001102:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800110c:	2b00      	cmp	r3, #0
 800110e:	d003      	beq.n	8001118 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001110:	69ba      	ldr	r2, [r7, #24]
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	4313      	orrs	r3, r2
 8001116:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001118:	4a14      	ldr	r2, [pc, #80]	; (800116c <HAL_GPIO_Init+0x354>)
 800111a:	69bb      	ldr	r3, [r7, #24]
 800111c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	3301      	adds	r3, #1
 8001122:	61fb      	str	r3, [r7, #28]
 8001124:	69fb      	ldr	r3, [r7, #28]
 8001126:	2b0f      	cmp	r3, #15
 8001128:	f67f ae84 	bls.w	8000e34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800112c:	bf00      	nop
 800112e:	bf00      	nop
 8001130:	3724      	adds	r7, #36	; 0x24
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	40023800 	.word	0x40023800
 8001140:	40013800 	.word	0x40013800
 8001144:	40020000 	.word	0x40020000
 8001148:	40020400 	.word	0x40020400
 800114c:	40020800 	.word	0x40020800
 8001150:	40020c00 	.word	0x40020c00
 8001154:	40021000 	.word	0x40021000
 8001158:	40021400 	.word	0x40021400
 800115c:	40021800 	.word	0x40021800
 8001160:	40021c00 	.word	0x40021c00
 8001164:	40022000 	.word	0x40022000
 8001168:	40022400 	.word	0x40022400
 800116c:	40013c00 	.word	0x40013c00

08001170 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	460b      	mov	r3, r1
 800117a:	807b      	strh	r3, [r7, #2]
 800117c:	4613      	mov	r3, r2
 800117e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001180:	787b      	ldrb	r3, [r7, #1]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d003      	beq.n	800118e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001186:	887a      	ldrh	r2, [r7, #2]
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800118c:	e003      	b.n	8001196 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800118e:	887b      	ldrh	r3, [r7, #2]
 8001190:	041a      	lsls	r2, r3, #16
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	619a      	str	r2, [r3, #24]
}
 8001196:	bf00      	nop
 8001198:	370c      	adds	r7, #12
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr

080011a2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80011a2:	b480      	push	{r7}
 80011a4:	b085      	sub	sp, #20
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	6078      	str	r0, [r7, #4]
 80011aa:	460b      	mov	r3, r1
 80011ac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	695b      	ldr	r3, [r3, #20]
 80011b2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80011b4:	887a      	ldrh	r2, [r7, #2]
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	4013      	ands	r3, r2
 80011ba:	041a      	lsls	r2, r3, #16
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	43d9      	mvns	r1, r3
 80011c0:	887b      	ldrh	r3, [r7, #2]
 80011c2:	400b      	ands	r3, r1
 80011c4:	431a      	orrs	r2, r3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	619a      	str	r2, [r3, #24]
}
 80011ca:	bf00      	nop
 80011cc:	3714      	adds	r7, #20
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr

080011d6 <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 80011d6:	b480      	push	{r7}
 80011d8:	af00      	add	r7, sp, #0

}
 80011da:	bf00      	nop
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr

080011e4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80011ea:	2300      	movs	r3, #0
 80011ec:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80011ee:	2300      	movs	r3, #0
 80011f0:	603b      	str	r3, [r7, #0]
 80011f2:	4b20      	ldr	r3, [pc, #128]	; (8001274 <HAL_PWREx_EnableOverDrive+0x90>)
 80011f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f6:	4a1f      	ldr	r2, [pc, #124]	; (8001274 <HAL_PWREx_EnableOverDrive+0x90>)
 80011f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011fc:	6413      	str	r3, [r2, #64]	; 0x40
 80011fe:	4b1d      	ldr	r3, [pc, #116]	; (8001274 <HAL_PWREx_EnableOverDrive+0x90>)
 8001200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001202:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001206:	603b      	str	r3, [r7, #0]
 8001208:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800120a:	4b1b      	ldr	r3, [pc, #108]	; (8001278 <HAL_PWREx_EnableOverDrive+0x94>)
 800120c:	2201      	movs	r2, #1
 800120e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001210:	f7ff fd10 	bl	8000c34 <HAL_GetTick>
 8001214:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001216:	e009      	b.n	800122c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001218:	f7ff fd0c 	bl	8000c34 <HAL_GetTick>
 800121c:	4602      	mov	r2, r0
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001226:	d901      	bls.n	800122c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001228:	2303      	movs	r3, #3
 800122a:	e01f      	b.n	800126c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800122c:	4b13      	ldr	r3, [pc, #76]	; (800127c <HAL_PWREx_EnableOverDrive+0x98>)
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001234:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001238:	d1ee      	bne.n	8001218 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800123a:	4b11      	ldr	r3, [pc, #68]	; (8001280 <HAL_PWREx_EnableOverDrive+0x9c>)
 800123c:	2201      	movs	r2, #1
 800123e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001240:	f7ff fcf8 	bl	8000c34 <HAL_GetTick>
 8001244:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001246:	e009      	b.n	800125c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001248:	f7ff fcf4 	bl	8000c34 <HAL_GetTick>
 800124c:	4602      	mov	r2, r0
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	1ad3      	subs	r3, r2, r3
 8001252:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001256:	d901      	bls.n	800125c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001258:	2303      	movs	r3, #3
 800125a:	e007      	b.n	800126c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800125c:	4b07      	ldr	r3, [pc, #28]	; (800127c <HAL_PWREx_EnableOverDrive+0x98>)
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001264:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001268:	d1ee      	bne.n	8001248 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800126a:	2300      	movs	r3, #0
}
 800126c:	4618      	mov	r0, r3
 800126e:	3708      	adds	r7, #8
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	40023800 	.word	0x40023800
 8001278:	420e0040 	.word	0x420e0040
 800127c:	40007000 	.word	0x40007000
 8001280:	420e0044 	.word	0x420e0044

08001284 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b086      	sub	sp, #24
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d101      	bne.n	8001296 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	e264      	b.n	8001760 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f003 0301 	and.w	r3, r3, #1
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d075      	beq.n	800138e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012a2:	4ba3      	ldr	r3, [pc, #652]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 80012a4:	689b      	ldr	r3, [r3, #8]
 80012a6:	f003 030c 	and.w	r3, r3, #12
 80012aa:	2b04      	cmp	r3, #4
 80012ac:	d00c      	beq.n	80012c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012ae:	4ba0      	ldr	r3, [pc, #640]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012b6:	2b08      	cmp	r3, #8
 80012b8:	d112      	bne.n	80012e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012ba:	4b9d      	ldr	r3, [pc, #628]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80012c6:	d10b      	bne.n	80012e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012c8:	4b99      	ldr	r3, [pc, #612]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d05b      	beq.n	800138c <HAL_RCC_OscConfig+0x108>
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d157      	bne.n	800138c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012dc:	2301      	movs	r3, #1
 80012de:	e23f      	b.n	8001760 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012e8:	d106      	bne.n	80012f8 <HAL_RCC_OscConfig+0x74>
 80012ea:	4b91      	ldr	r3, [pc, #580]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4a90      	ldr	r2, [pc, #576]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 80012f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012f4:	6013      	str	r3, [r2, #0]
 80012f6:	e01d      	b.n	8001334 <HAL_RCC_OscConfig+0xb0>
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001300:	d10c      	bne.n	800131c <HAL_RCC_OscConfig+0x98>
 8001302:	4b8b      	ldr	r3, [pc, #556]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4a8a      	ldr	r2, [pc, #552]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 8001308:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800130c:	6013      	str	r3, [r2, #0]
 800130e:	4b88      	ldr	r3, [pc, #544]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a87      	ldr	r2, [pc, #540]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 8001314:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001318:	6013      	str	r3, [r2, #0]
 800131a:	e00b      	b.n	8001334 <HAL_RCC_OscConfig+0xb0>
 800131c:	4b84      	ldr	r3, [pc, #528]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a83      	ldr	r2, [pc, #524]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 8001322:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001326:	6013      	str	r3, [r2, #0]
 8001328:	4b81      	ldr	r3, [pc, #516]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a80      	ldr	r2, [pc, #512]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 800132e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001332:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d013      	beq.n	8001364 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800133c:	f7ff fc7a 	bl	8000c34 <HAL_GetTick>
 8001340:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001342:	e008      	b.n	8001356 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001344:	f7ff fc76 	bl	8000c34 <HAL_GetTick>
 8001348:	4602      	mov	r2, r0
 800134a:	693b      	ldr	r3, [r7, #16]
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	2b64      	cmp	r3, #100	; 0x64
 8001350:	d901      	bls.n	8001356 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001352:	2303      	movs	r3, #3
 8001354:	e204      	b.n	8001760 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001356:	4b76      	ldr	r3, [pc, #472]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800135e:	2b00      	cmp	r3, #0
 8001360:	d0f0      	beq.n	8001344 <HAL_RCC_OscConfig+0xc0>
 8001362:	e014      	b.n	800138e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001364:	f7ff fc66 	bl	8000c34 <HAL_GetTick>
 8001368:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800136a:	e008      	b.n	800137e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800136c:	f7ff fc62 	bl	8000c34 <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	2b64      	cmp	r3, #100	; 0x64
 8001378:	d901      	bls.n	800137e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800137a:	2303      	movs	r3, #3
 800137c:	e1f0      	b.n	8001760 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800137e:	4b6c      	ldr	r3, [pc, #432]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d1f0      	bne.n	800136c <HAL_RCC_OscConfig+0xe8>
 800138a:	e000      	b.n	800138e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800138c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 0302 	and.w	r3, r3, #2
 8001396:	2b00      	cmp	r3, #0
 8001398:	d063      	beq.n	8001462 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800139a:	4b65      	ldr	r3, [pc, #404]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	f003 030c 	and.w	r3, r3, #12
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d00b      	beq.n	80013be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013a6:	4b62      	ldr	r3, [pc, #392]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013ae:	2b08      	cmp	r3, #8
 80013b0:	d11c      	bne.n	80013ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013b2:	4b5f      	ldr	r3, [pc, #380]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d116      	bne.n	80013ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013be:	4b5c      	ldr	r3, [pc, #368]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f003 0302 	and.w	r3, r3, #2
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d005      	beq.n	80013d6 <HAL_RCC_OscConfig+0x152>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	68db      	ldr	r3, [r3, #12]
 80013ce:	2b01      	cmp	r3, #1
 80013d0:	d001      	beq.n	80013d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e1c4      	b.n	8001760 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013d6:	4b56      	ldr	r3, [pc, #344]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	691b      	ldr	r3, [r3, #16]
 80013e2:	00db      	lsls	r3, r3, #3
 80013e4:	4952      	ldr	r1, [pc, #328]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 80013e6:	4313      	orrs	r3, r2
 80013e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013ea:	e03a      	b.n	8001462 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	68db      	ldr	r3, [r3, #12]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d020      	beq.n	8001436 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013f4:	4b4f      	ldr	r3, [pc, #316]	; (8001534 <HAL_RCC_OscConfig+0x2b0>)
 80013f6:	2201      	movs	r2, #1
 80013f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013fa:	f7ff fc1b 	bl	8000c34 <HAL_GetTick>
 80013fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001400:	e008      	b.n	8001414 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001402:	f7ff fc17 	bl	8000c34 <HAL_GetTick>
 8001406:	4602      	mov	r2, r0
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	2b02      	cmp	r3, #2
 800140e:	d901      	bls.n	8001414 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001410:	2303      	movs	r3, #3
 8001412:	e1a5      	b.n	8001760 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001414:	4b46      	ldr	r3, [pc, #280]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f003 0302 	and.w	r3, r3, #2
 800141c:	2b00      	cmp	r3, #0
 800141e:	d0f0      	beq.n	8001402 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001420:	4b43      	ldr	r3, [pc, #268]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	691b      	ldr	r3, [r3, #16]
 800142c:	00db      	lsls	r3, r3, #3
 800142e:	4940      	ldr	r1, [pc, #256]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 8001430:	4313      	orrs	r3, r2
 8001432:	600b      	str	r3, [r1, #0]
 8001434:	e015      	b.n	8001462 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001436:	4b3f      	ldr	r3, [pc, #252]	; (8001534 <HAL_RCC_OscConfig+0x2b0>)
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800143c:	f7ff fbfa 	bl	8000c34 <HAL_GetTick>
 8001440:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001442:	e008      	b.n	8001456 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001444:	f7ff fbf6 	bl	8000c34 <HAL_GetTick>
 8001448:	4602      	mov	r2, r0
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	2b02      	cmp	r3, #2
 8001450:	d901      	bls.n	8001456 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001452:	2303      	movs	r3, #3
 8001454:	e184      	b.n	8001760 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001456:	4b36      	ldr	r3, [pc, #216]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f003 0302 	and.w	r3, r3, #2
 800145e:	2b00      	cmp	r3, #0
 8001460:	d1f0      	bne.n	8001444 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 0308 	and.w	r3, r3, #8
 800146a:	2b00      	cmp	r3, #0
 800146c:	d030      	beq.n	80014d0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	695b      	ldr	r3, [r3, #20]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d016      	beq.n	80014a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001476:	4b30      	ldr	r3, [pc, #192]	; (8001538 <HAL_RCC_OscConfig+0x2b4>)
 8001478:	2201      	movs	r2, #1
 800147a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800147c:	f7ff fbda 	bl	8000c34 <HAL_GetTick>
 8001480:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001482:	e008      	b.n	8001496 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001484:	f7ff fbd6 	bl	8000c34 <HAL_GetTick>
 8001488:	4602      	mov	r2, r0
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	2b02      	cmp	r3, #2
 8001490:	d901      	bls.n	8001496 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e164      	b.n	8001760 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001496:	4b26      	ldr	r3, [pc, #152]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 8001498:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800149a:	f003 0302 	and.w	r3, r3, #2
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d0f0      	beq.n	8001484 <HAL_RCC_OscConfig+0x200>
 80014a2:	e015      	b.n	80014d0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014a4:	4b24      	ldr	r3, [pc, #144]	; (8001538 <HAL_RCC_OscConfig+0x2b4>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014aa:	f7ff fbc3 	bl	8000c34 <HAL_GetTick>
 80014ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014b0:	e008      	b.n	80014c4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014b2:	f7ff fbbf 	bl	8000c34 <HAL_GetTick>
 80014b6:	4602      	mov	r2, r0
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d901      	bls.n	80014c4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80014c0:	2303      	movs	r3, #3
 80014c2:	e14d      	b.n	8001760 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014c4:	4b1a      	ldr	r3, [pc, #104]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 80014c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014c8:	f003 0302 	and.w	r3, r3, #2
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d1f0      	bne.n	80014b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f003 0304 	and.w	r3, r3, #4
 80014d8:	2b00      	cmp	r3, #0
 80014da:	f000 80a0 	beq.w	800161e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014de:	2300      	movs	r3, #0
 80014e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014e2:	4b13      	ldr	r3, [pc, #76]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 80014e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d10f      	bne.n	800150e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014ee:	2300      	movs	r3, #0
 80014f0:	60bb      	str	r3, [r7, #8]
 80014f2:	4b0f      	ldr	r3, [pc, #60]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 80014f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f6:	4a0e      	ldr	r2, [pc, #56]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 80014f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014fc:	6413      	str	r3, [r2, #64]	; 0x40
 80014fe:	4b0c      	ldr	r3, [pc, #48]	; (8001530 <HAL_RCC_OscConfig+0x2ac>)
 8001500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001502:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001506:	60bb      	str	r3, [r7, #8]
 8001508:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800150a:	2301      	movs	r3, #1
 800150c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800150e:	4b0b      	ldr	r3, [pc, #44]	; (800153c <HAL_RCC_OscConfig+0x2b8>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001516:	2b00      	cmp	r3, #0
 8001518:	d121      	bne.n	800155e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800151a:	4b08      	ldr	r3, [pc, #32]	; (800153c <HAL_RCC_OscConfig+0x2b8>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4a07      	ldr	r2, [pc, #28]	; (800153c <HAL_RCC_OscConfig+0x2b8>)
 8001520:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001524:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001526:	f7ff fb85 	bl	8000c34 <HAL_GetTick>
 800152a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800152c:	e011      	b.n	8001552 <HAL_RCC_OscConfig+0x2ce>
 800152e:	bf00      	nop
 8001530:	40023800 	.word	0x40023800
 8001534:	42470000 	.word	0x42470000
 8001538:	42470e80 	.word	0x42470e80
 800153c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001540:	f7ff fb78 	bl	8000c34 <HAL_GetTick>
 8001544:	4602      	mov	r2, r0
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	2b02      	cmp	r3, #2
 800154c:	d901      	bls.n	8001552 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800154e:	2303      	movs	r3, #3
 8001550:	e106      	b.n	8001760 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001552:	4b85      	ldr	r3, [pc, #532]	; (8001768 <HAL_RCC_OscConfig+0x4e4>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800155a:	2b00      	cmp	r3, #0
 800155c:	d0f0      	beq.n	8001540 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	689b      	ldr	r3, [r3, #8]
 8001562:	2b01      	cmp	r3, #1
 8001564:	d106      	bne.n	8001574 <HAL_RCC_OscConfig+0x2f0>
 8001566:	4b81      	ldr	r3, [pc, #516]	; (800176c <HAL_RCC_OscConfig+0x4e8>)
 8001568:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800156a:	4a80      	ldr	r2, [pc, #512]	; (800176c <HAL_RCC_OscConfig+0x4e8>)
 800156c:	f043 0301 	orr.w	r3, r3, #1
 8001570:	6713      	str	r3, [r2, #112]	; 0x70
 8001572:	e01c      	b.n	80015ae <HAL_RCC_OscConfig+0x32a>
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	2b05      	cmp	r3, #5
 800157a:	d10c      	bne.n	8001596 <HAL_RCC_OscConfig+0x312>
 800157c:	4b7b      	ldr	r3, [pc, #492]	; (800176c <HAL_RCC_OscConfig+0x4e8>)
 800157e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001580:	4a7a      	ldr	r2, [pc, #488]	; (800176c <HAL_RCC_OscConfig+0x4e8>)
 8001582:	f043 0304 	orr.w	r3, r3, #4
 8001586:	6713      	str	r3, [r2, #112]	; 0x70
 8001588:	4b78      	ldr	r3, [pc, #480]	; (800176c <HAL_RCC_OscConfig+0x4e8>)
 800158a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800158c:	4a77      	ldr	r2, [pc, #476]	; (800176c <HAL_RCC_OscConfig+0x4e8>)
 800158e:	f043 0301 	orr.w	r3, r3, #1
 8001592:	6713      	str	r3, [r2, #112]	; 0x70
 8001594:	e00b      	b.n	80015ae <HAL_RCC_OscConfig+0x32a>
 8001596:	4b75      	ldr	r3, [pc, #468]	; (800176c <HAL_RCC_OscConfig+0x4e8>)
 8001598:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800159a:	4a74      	ldr	r2, [pc, #464]	; (800176c <HAL_RCC_OscConfig+0x4e8>)
 800159c:	f023 0301 	bic.w	r3, r3, #1
 80015a0:	6713      	str	r3, [r2, #112]	; 0x70
 80015a2:	4b72      	ldr	r3, [pc, #456]	; (800176c <HAL_RCC_OscConfig+0x4e8>)
 80015a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015a6:	4a71      	ldr	r2, [pc, #452]	; (800176c <HAL_RCC_OscConfig+0x4e8>)
 80015a8:	f023 0304 	bic.w	r3, r3, #4
 80015ac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d015      	beq.n	80015e2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015b6:	f7ff fb3d 	bl	8000c34 <HAL_GetTick>
 80015ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015bc:	e00a      	b.n	80015d4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015be:	f7ff fb39 	bl	8000c34 <HAL_GetTick>
 80015c2:	4602      	mov	r2, r0
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	1ad3      	subs	r3, r2, r3
 80015c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80015cc:	4293      	cmp	r3, r2
 80015ce:	d901      	bls.n	80015d4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80015d0:	2303      	movs	r3, #3
 80015d2:	e0c5      	b.n	8001760 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015d4:	4b65      	ldr	r3, [pc, #404]	; (800176c <HAL_RCC_OscConfig+0x4e8>)
 80015d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015d8:	f003 0302 	and.w	r3, r3, #2
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d0ee      	beq.n	80015be <HAL_RCC_OscConfig+0x33a>
 80015e0:	e014      	b.n	800160c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015e2:	f7ff fb27 	bl	8000c34 <HAL_GetTick>
 80015e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015e8:	e00a      	b.n	8001600 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015ea:	f7ff fb23 	bl	8000c34 <HAL_GetTick>
 80015ee:	4602      	mov	r2, r0
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d901      	bls.n	8001600 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80015fc:	2303      	movs	r3, #3
 80015fe:	e0af      	b.n	8001760 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001600:	4b5a      	ldr	r3, [pc, #360]	; (800176c <HAL_RCC_OscConfig+0x4e8>)
 8001602:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001604:	f003 0302 	and.w	r3, r3, #2
 8001608:	2b00      	cmp	r3, #0
 800160a:	d1ee      	bne.n	80015ea <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800160c:	7dfb      	ldrb	r3, [r7, #23]
 800160e:	2b01      	cmp	r3, #1
 8001610:	d105      	bne.n	800161e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001612:	4b56      	ldr	r3, [pc, #344]	; (800176c <HAL_RCC_OscConfig+0x4e8>)
 8001614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001616:	4a55      	ldr	r2, [pc, #340]	; (800176c <HAL_RCC_OscConfig+0x4e8>)
 8001618:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800161c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	699b      	ldr	r3, [r3, #24]
 8001622:	2b00      	cmp	r3, #0
 8001624:	f000 809b 	beq.w	800175e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001628:	4b50      	ldr	r3, [pc, #320]	; (800176c <HAL_RCC_OscConfig+0x4e8>)
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	f003 030c 	and.w	r3, r3, #12
 8001630:	2b08      	cmp	r3, #8
 8001632:	d05c      	beq.n	80016ee <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	699b      	ldr	r3, [r3, #24]
 8001638:	2b02      	cmp	r3, #2
 800163a:	d141      	bne.n	80016c0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800163c:	4b4c      	ldr	r3, [pc, #304]	; (8001770 <HAL_RCC_OscConfig+0x4ec>)
 800163e:	2200      	movs	r2, #0
 8001640:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001642:	f7ff faf7 	bl	8000c34 <HAL_GetTick>
 8001646:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001648:	e008      	b.n	800165c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800164a:	f7ff faf3 	bl	8000c34 <HAL_GetTick>
 800164e:	4602      	mov	r2, r0
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	1ad3      	subs	r3, r2, r3
 8001654:	2b02      	cmp	r3, #2
 8001656:	d901      	bls.n	800165c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001658:	2303      	movs	r3, #3
 800165a:	e081      	b.n	8001760 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800165c:	4b43      	ldr	r3, [pc, #268]	; (800176c <HAL_RCC_OscConfig+0x4e8>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001664:	2b00      	cmp	r3, #0
 8001666:	d1f0      	bne.n	800164a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	69da      	ldr	r2, [r3, #28]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6a1b      	ldr	r3, [r3, #32]
 8001670:	431a      	orrs	r2, r3
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001676:	019b      	lsls	r3, r3, #6
 8001678:	431a      	orrs	r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800167e:	085b      	lsrs	r3, r3, #1
 8001680:	3b01      	subs	r3, #1
 8001682:	041b      	lsls	r3, r3, #16
 8001684:	431a      	orrs	r2, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800168a:	061b      	lsls	r3, r3, #24
 800168c:	4937      	ldr	r1, [pc, #220]	; (800176c <HAL_RCC_OscConfig+0x4e8>)
 800168e:	4313      	orrs	r3, r2
 8001690:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001692:	4b37      	ldr	r3, [pc, #220]	; (8001770 <HAL_RCC_OscConfig+0x4ec>)
 8001694:	2201      	movs	r2, #1
 8001696:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001698:	f7ff facc 	bl	8000c34 <HAL_GetTick>
 800169c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800169e:	e008      	b.n	80016b2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016a0:	f7ff fac8 	bl	8000c34 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e056      	b.n	8001760 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016b2:	4b2e      	ldr	r3, [pc, #184]	; (800176c <HAL_RCC_OscConfig+0x4e8>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d0f0      	beq.n	80016a0 <HAL_RCC_OscConfig+0x41c>
 80016be:	e04e      	b.n	800175e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016c0:	4b2b      	ldr	r3, [pc, #172]	; (8001770 <HAL_RCC_OscConfig+0x4ec>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c6:	f7ff fab5 	bl	8000c34 <HAL_GetTick>
 80016ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016cc:	e008      	b.n	80016e0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016ce:	f7ff fab1 	bl	8000c34 <HAL_GetTick>
 80016d2:	4602      	mov	r2, r0
 80016d4:	693b      	ldr	r3, [r7, #16]
 80016d6:	1ad3      	subs	r3, r2, r3
 80016d8:	2b02      	cmp	r3, #2
 80016da:	d901      	bls.n	80016e0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80016dc:	2303      	movs	r3, #3
 80016de:	e03f      	b.n	8001760 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016e0:	4b22      	ldr	r3, [pc, #136]	; (800176c <HAL_RCC_OscConfig+0x4e8>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d1f0      	bne.n	80016ce <HAL_RCC_OscConfig+0x44a>
 80016ec:	e037      	b.n	800175e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	699b      	ldr	r3, [r3, #24]
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d101      	bne.n	80016fa <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e032      	b.n	8001760 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80016fa:	4b1c      	ldr	r3, [pc, #112]	; (800176c <HAL_RCC_OscConfig+0x4e8>)
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	699b      	ldr	r3, [r3, #24]
 8001704:	2b01      	cmp	r3, #1
 8001706:	d028      	beq.n	800175a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001712:	429a      	cmp	r2, r3
 8001714:	d121      	bne.n	800175a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001720:	429a      	cmp	r2, r3
 8001722:	d11a      	bne.n	800175a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001724:	68fa      	ldr	r2, [r7, #12]
 8001726:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800172a:	4013      	ands	r3, r2
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001730:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001732:	4293      	cmp	r3, r2
 8001734:	d111      	bne.n	800175a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001740:	085b      	lsrs	r3, r3, #1
 8001742:	3b01      	subs	r3, #1
 8001744:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001746:	429a      	cmp	r2, r3
 8001748:	d107      	bne.n	800175a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001754:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001756:	429a      	cmp	r2, r3
 8001758:	d001      	beq.n	800175e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	e000      	b.n	8001760 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800175e:	2300      	movs	r3, #0
}
 8001760:	4618      	mov	r0, r3
 8001762:	3718      	adds	r7, #24
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	40007000 	.word	0x40007000
 800176c:	40023800 	.word	0x40023800
 8001770:	42470060 	.word	0x42470060

08001774 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d101      	bne.n	8001788 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	e0cc      	b.n	8001922 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001788:	4b68      	ldr	r3, [pc, #416]	; (800192c <HAL_RCC_ClockConfig+0x1b8>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 030f 	and.w	r3, r3, #15
 8001790:	683a      	ldr	r2, [r7, #0]
 8001792:	429a      	cmp	r2, r3
 8001794:	d90c      	bls.n	80017b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001796:	4b65      	ldr	r3, [pc, #404]	; (800192c <HAL_RCC_ClockConfig+0x1b8>)
 8001798:	683a      	ldr	r2, [r7, #0]
 800179a:	b2d2      	uxtb	r2, r2
 800179c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800179e:	4b63      	ldr	r3, [pc, #396]	; (800192c <HAL_RCC_ClockConfig+0x1b8>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f003 030f 	and.w	r3, r3, #15
 80017a6:	683a      	ldr	r2, [r7, #0]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d001      	beq.n	80017b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017ac:	2301      	movs	r3, #1
 80017ae:	e0b8      	b.n	8001922 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 0302 	and.w	r3, r3, #2
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d020      	beq.n	80017fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 0304 	and.w	r3, r3, #4
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d005      	beq.n	80017d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017c8:	4b59      	ldr	r3, [pc, #356]	; (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	4a58      	ldr	r2, [pc, #352]	; (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80017ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80017d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 0308 	and.w	r3, r3, #8
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d005      	beq.n	80017ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017e0:	4b53      	ldr	r3, [pc, #332]	; (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	4a52      	ldr	r2, [pc, #328]	; (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80017e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80017ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017ec:	4b50      	ldr	r3, [pc, #320]	; (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	494d      	ldr	r1, [pc, #308]	; (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80017fa:	4313      	orrs	r3, r2
 80017fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	2b00      	cmp	r3, #0
 8001808:	d044      	beq.n	8001894 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	2b01      	cmp	r3, #1
 8001810:	d107      	bne.n	8001822 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001812:	4b47      	ldr	r3, [pc, #284]	; (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800181a:	2b00      	cmp	r3, #0
 800181c:	d119      	bne.n	8001852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e07f      	b.n	8001922 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	2b02      	cmp	r3, #2
 8001828:	d003      	beq.n	8001832 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800182e:	2b03      	cmp	r3, #3
 8001830:	d107      	bne.n	8001842 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001832:	4b3f      	ldr	r3, [pc, #252]	; (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800183a:	2b00      	cmp	r3, #0
 800183c:	d109      	bne.n	8001852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	e06f      	b.n	8001922 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001842:	4b3b      	ldr	r3, [pc, #236]	; (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0302 	and.w	r3, r3, #2
 800184a:	2b00      	cmp	r3, #0
 800184c:	d101      	bne.n	8001852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e067      	b.n	8001922 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001852:	4b37      	ldr	r3, [pc, #220]	; (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	f023 0203 	bic.w	r2, r3, #3
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	4934      	ldr	r1, [pc, #208]	; (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 8001860:	4313      	orrs	r3, r2
 8001862:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001864:	f7ff f9e6 	bl	8000c34 <HAL_GetTick>
 8001868:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800186a:	e00a      	b.n	8001882 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800186c:	f7ff f9e2 	bl	8000c34 <HAL_GetTick>
 8001870:	4602      	mov	r2, r0
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	1ad3      	subs	r3, r2, r3
 8001876:	f241 3288 	movw	r2, #5000	; 0x1388
 800187a:	4293      	cmp	r3, r2
 800187c:	d901      	bls.n	8001882 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800187e:	2303      	movs	r3, #3
 8001880:	e04f      	b.n	8001922 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001882:	4b2b      	ldr	r3, [pc, #172]	; (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	f003 020c 	and.w	r2, r3, #12
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	429a      	cmp	r2, r3
 8001892:	d1eb      	bne.n	800186c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001894:	4b25      	ldr	r3, [pc, #148]	; (800192c <HAL_RCC_ClockConfig+0x1b8>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f003 030f 	and.w	r3, r3, #15
 800189c:	683a      	ldr	r2, [r7, #0]
 800189e:	429a      	cmp	r2, r3
 80018a0:	d20c      	bcs.n	80018bc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018a2:	4b22      	ldr	r3, [pc, #136]	; (800192c <HAL_RCC_ClockConfig+0x1b8>)
 80018a4:	683a      	ldr	r2, [r7, #0]
 80018a6:	b2d2      	uxtb	r2, r2
 80018a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018aa:	4b20      	ldr	r3, [pc, #128]	; (800192c <HAL_RCC_ClockConfig+0x1b8>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 030f 	and.w	r3, r3, #15
 80018b2:	683a      	ldr	r2, [r7, #0]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d001      	beq.n	80018bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	e032      	b.n	8001922 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f003 0304 	and.w	r3, r3, #4
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d008      	beq.n	80018da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018c8:	4b19      	ldr	r3, [pc, #100]	; (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	4916      	ldr	r1, [pc, #88]	; (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80018d6:	4313      	orrs	r3, r2
 80018d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 0308 	and.w	r3, r3, #8
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d009      	beq.n	80018fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018e6:	4b12      	ldr	r3, [pc, #72]	; (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	691b      	ldr	r3, [r3, #16]
 80018f2:	00db      	lsls	r3, r3, #3
 80018f4:	490e      	ldr	r1, [pc, #56]	; (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80018f6:	4313      	orrs	r3, r2
 80018f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018fa:	f000 f821 	bl	8001940 <HAL_RCC_GetSysClockFreq>
 80018fe:	4602      	mov	r2, r0
 8001900:	4b0b      	ldr	r3, [pc, #44]	; (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	091b      	lsrs	r3, r3, #4
 8001906:	f003 030f 	and.w	r3, r3, #15
 800190a:	490a      	ldr	r1, [pc, #40]	; (8001934 <HAL_RCC_ClockConfig+0x1c0>)
 800190c:	5ccb      	ldrb	r3, [r1, r3]
 800190e:	fa22 f303 	lsr.w	r3, r2, r3
 8001912:	4a09      	ldr	r2, [pc, #36]	; (8001938 <HAL_RCC_ClockConfig+0x1c4>)
 8001914:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001916:	4b09      	ldr	r3, [pc, #36]	; (800193c <HAL_RCC_ClockConfig+0x1c8>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4618      	mov	r0, r3
 800191c:	f7ff f946 	bl	8000bac <HAL_InitTick>

  return HAL_OK;
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	3710      	adds	r7, #16
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	40023c00 	.word	0x40023c00
 8001930:	40023800 	.word	0x40023800
 8001934:	08002f5c 	.word	0x08002f5c
 8001938:	20000014 	.word	0x20000014
 800193c:	20000018 	.word	0x20000018

08001940 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001940:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001944:	b084      	sub	sp, #16
 8001946:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001948:	2300      	movs	r3, #0
 800194a:	607b      	str	r3, [r7, #4]
 800194c:	2300      	movs	r3, #0
 800194e:	60fb      	str	r3, [r7, #12]
 8001950:	2300      	movs	r3, #0
 8001952:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001954:	2300      	movs	r3, #0
 8001956:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001958:	4b67      	ldr	r3, [pc, #412]	; (8001af8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	f003 030c 	and.w	r3, r3, #12
 8001960:	2b08      	cmp	r3, #8
 8001962:	d00d      	beq.n	8001980 <HAL_RCC_GetSysClockFreq+0x40>
 8001964:	2b08      	cmp	r3, #8
 8001966:	f200 80bd 	bhi.w	8001ae4 <HAL_RCC_GetSysClockFreq+0x1a4>
 800196a:	2b00      	cmp	r3, #0
 800196c:	d002      	beq.n	8001974 <HAL_RCC_GetSysClockFreq+0x34>
 800196e:	2b04      	cmp	r3, #4
 8001970:	d003      	beq.n	800197a <HAL_RCC_GetSysClockFreq+0x3a>
 8001972:	e0b7      	b.n	8001ae4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001974:	4b61      	ldr	r3, [pc, #388]	; (8001afc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001976:	60bb      	str	r3, [r7, #8]
       break;
 8001978:	e0b7      	b.n	8001aea <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800197a:	4b61      	ldr	r3, [pc, #388]	; (8001b00 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800197c:	60bb      	str	r3, [r7, #8]
      break;
 800197e:	e0b4      	b.n	8001aea <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001980:	4b5d      	ldr	r3, [pc, #372]	; (8001af8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001988:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800198a:	4b5b      	ldr	r3, [pc, #364]	; (8001af8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001992:	2b00      	cmp	r3, #0
 8001994:	d04d      	beq.n	8001a32 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001996:	4b58      	ldr	r3, [pc, #352]	; (8001af8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	099b      	lsrs	r3, r3, #6
 800199c:	461a      	mov	r2, r3
 800199e:	f04f 0300 	mov.w	r3, #0
 80019a2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80019a6:	f04f 0100 	mov.w	r1, #0
 80019aa:	ea02 0800 	and.w	r8, r2, r0
 80019ae:	ea03 0901 	and.w	r9, r3, r1
 80019b2:	4640      	mov	r0, r8
 80019b4:	4649      	mov	r1, r9
 80019b6:	f04f 0200 	mov.w	r2, #0
 80019ba:	f04f 0300 	mov.w	r3, #0
 80019be:	014b      	lsls	r3, r1, #5
 80019c0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80019c4:	0142      	lsls	r2, r0, #5
 80019c6:	4610      	mov	r0, r2
 80019c8:	4619      	mov	r1, r3
 80019ca:	ebb0 0008 	subs.w	r0, r0, r8
 80019ce:	eb61 0109 	sbc.w	r1, r1, r9
 80019d2:	f04f 0200 	mov.w	r2, #0
 80019d6:	f04f 0300 	mov.w	r3, #0
 80019da:	018b      	lsls	r3, r1, #6
 80019dc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80019e0:	0182      	lsls	r2, r0, #6
 80019e2:	1a12      	subs	r2, r2, r0
 80019e4:	eb63 0301 	sbc.w	r3, r3, r1
 80019e8:	f04f 0000 	mov.w	r0, #0
 80019ec:	f04f 0100 	mov.w	r1, #0
 80019f0:	00d9      	lsls	r1, r3, #3
 80019f2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80019f6:	00d0      	lsls	r0, r2, #3
 80019f8:	4602      	mov	r2, r0
 80019fa:	460b      	mov	r3, r1
 80019fc:	eb12 0208 	adds.w	r2, r2, r8
 8001a00:	eb43 0309 	adc.w	r3, r3, r9
 8001a04:	f04f 0000 	mov.w	r0, #0
 8001a08:	f04f 0100 	mov.w	r1, #0
 8001a0c:	0259      	lsls	r1, r3, #9
 8001a0e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001a12:	0250      	lsls	r0, r2, #9
 8001a14:	4602      	mov	r2, r0
 8001a16:	460b      	mov	r3, r1
 8001a18:	4610      	mov	r0, r2
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	461a      	mov	r2, r3
 8001a20:	f04f 0300 	mov.w	r3, #0
 8001a24:	f7fe fc3c 	bl	80002a0 <__aeabi_uldivmod>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	460b      	mov	r3, r1
 8001a2c:	4613      	mov	r3, r2
 8001a2e:	60fb      	str	r3, [r7, #12]
 8001a30:	e04a      	b.n	8001ac8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a32:	4b31      	ldr	r3, [pc, #196]	; (8001af8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	099b      	lsrs	r3, r3, #6
 8001a38:	461a      	mov	r2, r3
 8001a3a:	f04f 0300 	mov.w	r3, #0
 8001a3e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001a42:	f04f 0100 	mov.w	r1, #0
 8001a46:	ea02 0400 	and.w	r4, r2, r0
 8001a4a:	ea03 0501 	and.w	r5, r3, r1
 8001a4e:	4620      	mov	r0, r4
 8001a50:	4629      	mov	r1, r5
 8001a52:	f04f 0200 	mov.w	r2, #0
 8001a56:	f04f 0300 	mov.w	r3, #0
 8001a5a:	014b      	lsls	r3, r1, #5
 8001a5c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001a60:	0142      	lsls	r2, r0, #5
 8001a62:	4610      	mov	r0, r2
 8001a64:	4619      	mov	r1, r3
 8001a66:	1b00      	subs	r0, r0, r4
 8001a68:	eb61 0105 	sbc.w	r1, r1, r5
 8001a6c:	f04f 0200 	mov.w	r2, #0
 8001a70:	f04f 0300 	mov.w	r3, #0
 8001a74:	018b      	lsls	r3, r1, #6
 8001a76:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001a7a:	0182      	lsls	r2, r0, #6
 8001a7c:	1a12      	subs	r2, r2, r0
 8001a7e:	eb63 0301 	sbc.w	r3, r3, r1
 8001a82:	f04f 0000 	mov.w	r0, #0
 8001a86:	f04f 0100 	mov.w	r1, #0
 8001a8a:	00d9      	lsls	r1, r3, #3
 8001a8c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001a90:	00d0      	lsls	r0, r2, #3
 8001a92:	4602      	mov	r2, r0
 8001a94:	460b      	mov	r3, r1
 8001a96:	1912      	adds	r2, r2, r4
 8001a98:	eb45 0303 	adc.w	r3, r5, r3
 8001a9c:	f04f 0000 	mov.w	r0, #0
 8001aa0:	f04f 0100 	mov.w	r1, #0
 8001aa4:	0299      	lsls	r1, r3, #10
 8001aa6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001aaa:	0290      	lsls	r0, r2, #10
 8001aac:	4602      	mov	r2, r0
 8001aae:	460b      	mov	r3, r1
 8001ab0:	4610      	mov	r0, r2
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	f04f 0300 	mov.w	r3, #0
 8001abc:	f7fe fbf0 	bl	80002a0 <__aeabi_uldivmod>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001ac8:	4b0b      	ldr	r3, [pc, #44]	; (8001af8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	0c1b      	lsrs	r3, r3, #16
 8001ace:	f003 0303 	and.w	r3, r3, #3
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001ad8:	68fa      	ldr	r2, [r7, #12]
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ae0:	60bb      	str	r3, [r7, #8]
      break;
 8001ae2:	e002      	b.n	8001aea <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ae4:	4b05      	ldr	r3, [pc, #20]	; (8001afc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001ae6:	60bb      	str	r3, [r7, #8]
      break;
 8001ae8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001aea:	68bb      	ldr	r3, [r7, #8]
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3710      	adds	r7, #16
 8001af0:	46bd      	mov	sp, r7
 8001af2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001af6:	bf00      	nop
 8001af8:	40023800 	.word	0x40023800
 8001afc:	00f42400 	.word	0x00f42400
 8001b00:	007a1200 	.word	0x007a1200

08001b04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b08:	4b03      	ldr	r3, [pc, #12]	; (8001b18 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	20000014 	.word	0x20000014

08001b1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b20:	f7ff fff0 	bl	8001b04 <HAL_RCC_GetHCLKFreq>
 8001b24:	4602      	mov	r2, r0
 8001b26:	4b05      	ldr	r3, [pc, #20]	; (8001b3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	0a9b      	lsrs	r3, r3, #10
 8001b2c:	f003 0307 	and.w	r3, r3, #7
 8001b30:	4903      	ldr	r1, [pc, #12]	; (8001b40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b32:	5ccb      	ldrb	r3, [r1, r3]
 8001b34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	40023800 	.word	0x40023800
 8001b40:	08002f6c 	.word	0x08002f6c

08001b44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001b48:	f7ff ffdc 	bl	8001b04 <HAL_RCC_GetHCLKFreq>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	4b05      	ldr	r3, [pc, #20]	; (8001b64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	0b5b      	lsrs	r3, r3, #13
 8001b54:	f003 0307 	and.w	r3, r3, #7
 8001b58:	4903      	ldr	r1, [pc, #12]	; (8001b68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b5a:	5ccb      	ldrb	r3, [r1, r3]
 8001b5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	40023800 	.word	0x40023800
 8001b68:	08002f6c 	.word	0x08002f6c

08001b6c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d101      	bne.n	8001b7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e03f      	b.n	8001bfe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d106      	bne.n	8001b98 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f000 fc7e 	bl	8002494 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2224      	movs	r2, #36	; 0x24
 8001b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	68da      	ldr	r2, [r3, #12]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001bae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001bb0:	6878      	ldr	r0, [r7, #4]
 8001bb2:	f000 f9cb 	bl	8001f4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	691a      	ldr	r2, [r3, #16]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001bc4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	695a      	ldr	r2, [r3, #20]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001bd4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	68da      	ldr	r2, [r3, #12]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001be4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2200      	movs	r2, #0
 8001bea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2220      	movs	r2, #32
 8001bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2220      	movs	r2, #32
 8001bf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001bfc:	2300      	movs	r3, #0
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3708      	adds	r7, #8
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}

08001c06 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c06:	b580      	push	{r7, lr}
 8001c08:	b08a      	sub	sp, #40	; 0x28
 8001c0a:	af02      	add	r7, sp, #8
 8001c0c:	60f8      	str	r0, [r7, #12]
 8001c0e:	60b9      	str	r1, [r7, #8]
 8001c10:	603b      	str	r3, [r7, #0]
 8001c12:	4613      	mov	r3, r2
 8001c14:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001c16:	2300      	movs	r3, #0
 8001c18:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	2b20      	cmp	r3, #32
 8001c24:	d17c      	bne.n	8001d20 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d002      	beq.n	8001c32 <HAL_UART_Transmit+0x2c>
 8001c2c:	88fb      	ldrh	r3, [r7, #6]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d101      	bne.n	8001c36 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e075      	b.n	8001d22 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d101      	bne.n	8001c44 <HAL_UART_Transmit+0x3e>
 8001c40:	2302      	movs	r3, #2
 8001c42:	e06e      	b.n	8001d22 <HAL_UART_Transmit+0x11c>
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	2201      	movs	r2, #1
 8001c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	2200      	movs	r2, #0
 8001c50:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	2221      	movs	r2, #33	; 0x21
 8001c56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001c5a:	f7fe ffeb 	bl	8000c34 <HAL_GetTick>
 8001c5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	88fa      	ldrh	r2, [r7, #6]
 8001c64:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	88fa      	ldrh	r2, [r7, #6]
 8001c6a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c74:	d108      	bne.n	8001c88 <HAL_UART_Transmit+0x82>
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	691b      	ldr	r3, [r3, #16]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d104      	bne.n	8001c88 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001c82:	68bb      	ldr	r3, [r7, #8]
 8001c84:	61bb      	str	r3, [r7, #24]
 8001c86:	e003      	b.n	8001c90 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	2200      	movs	r2, #0
 8001c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001c98:	e02a      	b.n	8001cf0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	9300      	str	r3, [sp, #0]
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	2180      	movs	r1, #128	; 0x80
 8001ca4:	68f8      	ldr	r0, [r7, #12]
 8001ca6:	f000 f8e2 	bl	8001e6e <UART_WaitOnFlagUntilTimeout>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e036      	b.n	8001d22 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d10b      	bne.n	8001cd2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	881b      	ldrh	r3, [r3, #0]
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001cc8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	3302      	adds	r3, #2
 8001cce:	61bb      	str	r3, [r7, #24]
 8001cd0:	e007      	b.n	8001ce2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001cd2:	69fb      	ldr	r3, [r7, #28]
 8001cd4:	781a      	ldrb	r2, [r3, #0]
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001cdc:	69fb      	ldr	r3, [r7, #28]
 8001cde:	3301      	adds	r3, #1
 8001ce0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001ce6:	b29b      	uxth	r3, r3
 8001ce8:	3b01      	subs	r3, #1
 8001cea:	b29a      	uxth	r2, r3
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001cf4:	b29b      	uxth	r3, r3
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d1cf      	bne.n	8001c9a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	9300      	str	r3, [sp, #0]
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	2200      	movs	r2, #0
 8001d02:	2140      	movs	r1, #64	; 0x40
 8001d04:	68f8      	ldr	r0, [r7, #12]
 8001d06:	f000 f8b2 	bl	8001e6e <UART_WaitOnFlagUntilTimeout>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001d10:	2303      	movs	r3, #3
 8001d12:	e006      	b.n	8001d22 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2220      	movs	r2, #32
 8001d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	e000      	b.n	8001d22 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001d20:	2302      	movs	r3, #2
  }
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3720      	adds	r7, #32
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}

08001d2a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d2a:	b580      	push	{r7, lr}
 8001d2c:	b08a      	sub	sp, #40	; 0x28
 8001d2e:	af02      	add	r7, sp, #8
 8001d30:	60f8      	str	r0, [r7, #12]
 8001d32:	60b9      	str	r1, [r7, #8]
 8001d34:	603b      	str	r3, [r7, #0]
 8001d36:	4613      	mov	r3, r2
 8001d38:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	2b20      	cmp	r3, #32
 8001d48:	f040 808c 	bne.w	8001e64 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d002      	beq.n	8001d58 <HAL_UART_Receive+0x2e>
 8001d52:	88fb      	ldrh	r3, [r7, #6]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d101      	bne.n	8001d5c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	e084      	b.n	8001e66 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	d101      	bne.n	8001d6a <HAL_UART_Receive+0x40>
 8001d66:	2302      	movs	r3, #2
 8001d68:	e07d      	b.n	8001e66 <HAL_UART_Receive+0x13c>
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2200      	movs	r2, #0
 8001d76:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	2222      	movs	r2, #34	; 0x22
 8001d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	2200      	movs	r2, #0
 8001d84:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001d86:	f7fe ff55 	bl	8000c34 <HAL_GetTick>
 8001d8a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	88fa      	ldrh	r2, [r7, #6]
 8001d90:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	88fa      	ldrh	r2, [r7, #6]
 8001d96:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001da0:	d108      	bne.n	8001db4 <HAL_UART_Receive+0x8a>
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	691b      	ldr	r3, [r3, #16]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d104      	bne.n	8001db4 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8001daa:	2300      	movs	r3, #0
 8001dac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001dae:	68bb      	ldr	r3, [r7, #8]
 8001db0:	61bb      	str	r3, [r7, #24]
 8001db2:	e003      	b.n	8001dbc <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001db8:	2300      	movs	r3, #0
 8001dba:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8001dc4:	e043      	b.n	8001e4e <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	9300      	str	r3, [sp, #0]
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	2120      	movs	r1, #32
 8001dd0:	68f8      	ldr	r0, [r7, #12]
 8001dd2:	f000 f84c 	bl	8001e6e <UART_WaitOnFlagUntilTimeout>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	e042      	b.n	8001e66 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d10c      	bne.n	8001e00 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001df2:	b29a      	uxth	r2, r3
 8001df4:	69bb      	ldr	r3, [r7, #24]
 8001df6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8001df8:	69bb      	ldr	r3, [r7, #24]
 8001dfa:	3302      	adds	r3, #2
 8001dfc:	61bb      	str	r3, [r7, #24]
 8001dfe:	e01f      	b.n	8001e40 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e08:	d007      	beq.n	8001e1a <HAL_UART_Receive+0xf0>
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d10a      	bne.n	8001e28 <HAL_UART_Receive+0xfe>
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	691b      	ldr	r3, [r3, #16]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d106      	bne.n	8001e28 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	b2da      	uxtb	r2, r3
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	701a      	strb	r2, [r3, #0]
 8001e26:	e008      	b.n	8001e3a <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001e34:	b2da      	uxtb	r2, r3
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	3301      	adds	r3, #1
 8001e3e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	3b01      	subs	r3, #1
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001e52:	b29b      	uxth	r3, r3
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d1b6      	bne.n	8001dc6 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	2220      	movs	r2, #32
 8001e5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8001e60:	2300      	movs	r3, #0
 8001e62:	e000      	b.n	8001e66 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8001e64:	2302      	movs	r3, #2
  }
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3720      	adds	r7, #32
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}

08001e6e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	b090      	sub	sp, #64	; 0x40
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	60f8      	str	r0, [r7, #12]
 8001e76:	60b9      	str	r1, [r7, #8]
 8001e78:	603b      	str	r3, [r7, #0]
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e7e:	e050      	b.n	8001f22 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e86:	d04c      	beq.n	8001f22 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001e88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d007      	beq.n	8001e9e <UART_WaitOnFlagUntilTimeout+0x30>
 8001e8e:	f7fe fed1 	bl	8000c34 <HAL_GetTick>
 8001e92:	4602      	mov	r2, r0
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d241      	bcs.n	8001f22 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	330c      	adds	r3, #12
 8001ea4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ea8:	e853 3f00 	ldrex	r3, [r3]
 8001eac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001eb4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	330c      	adds	r3, #12
 8001ebc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001ebe:	637a      	str	r2, [r7, #52]	; 0x34
 8001ec0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ec2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001ec4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001ec6:	e841 2300 	strex	r3, r2, [r1]
 8001eca:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001ecc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d1e5      	bne.n	8001e9e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	3314      	adds	r3, #20
 8001ed8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	e853 3f00 	ldrex	r3, [r3]
 8001ee0:	613b      	str	r3, [r7, #16]
   return(result);
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	f023 0301 	bic.w	r3, r3, #1
 8001ee8:	63bb      	str	r3, [r7, #56]	; 0x38
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	3314      	adds	r3, #20
 8001ef0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001ef2:	623a      	str	r2, [r7, #32]
 8001ef4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ef6:	69f9      	ldr	r1, [r7, #28]
 8001ef8:	6a3a      	ldr	r2, [r7, #32]
 8001efa:	e841 2300 	strex	r3, r2, [r1]
 8001efe:	61bb      	str	r3, [r7, #24]
   return(result);
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d1e5      	bne.n	8001ed2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	2220      	movs	r2, #32
 8001f0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	2220      	movs	r2, #32
 8001f12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e00f      	b.n	8001f42 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	68ba      	ldr	r2, [r7, #8]
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	bf0c      	ite	eq
 8001f32:	2301      	moveq	r3, #1
 8001f34:	2300      	movne	r3, #0
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	461a      	mov	r2, r3
 8001f3a:	79fb      	ldrb	r3, [r7, #7]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d09f      	beq.n	8001e80 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3740      	adds	r7, #64	; 0x40
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
	...

08001f4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f50:	b09f      	sub	sp, #124	; 0x7c
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	691b      	ldr	r3, [r3, #16]
 8001f5c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001f60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f62:	68d9      	ldr	r1, [r3, #12]
 8001f64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	ea40 0301 	orr.w	r3, r0, r1
 8001f6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001f6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f70:	689a      	ldr	r2, [r3, #8]
 8001f72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f74:	691b      	ldr	r3, [r3, #16]
 8001f76:	431a      	orrs	r2, r3
 8001f78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f7a:	695b      	ldr	r3, [r3, #20]
 8001f7c:	431a      	orrs	r2, r3
 8001f7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f80:	69db      	ldr	r3, [r3, #28]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8001f86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001f90:	f021 010c 	bic.w	r1, r1, #12
 8001f94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001f9a:	430b      	orrs	r3, r1
 8001f9c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001f9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	695b      	ldr	r3, [r3, #20]
 8001fa4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001fa8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001faa:	6999      	ldr	r1, [r3, #24]
 8001fac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	ea40 0301 	orr.w	r3, r0, r1
 8001fb4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001fb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	4bc5      	ldr	r3, [pc, #788]	; (80022d0 <UART_SetConfig+0x384>)
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d004      	beq.n	8001fca <UART_SetConfig+0x7e>
 8001fc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	4bc3      	ldr	r3, [pc, #780]	; (80022d4 <UART_SetConfig+0x388>)
 8001fc6:	429a      	cmp	r2, r3
 8001fc8:	d103      	bne.n	8001fd2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001fca:	f7ff fdbb 	bl	8001b44 <HAL_RCC_GetPCLK2Freq>
 8001fce:	6778      	str	r0, [r7, #116]	; 0x74
 8001fd0:	e002      	b.n	8001fd8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001fd2:	f7ff fda3 	bl	8001b1c <HAL_RCC_GetPCLK1Freq>
 8001fd6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001fd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fda:	69db      	ldr	r3, [r3, #28]
 8001fdc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001fe0:	f040 80b6 	bne.w	8002150 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001fe4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001fe6:	461c      	mov	r4, r3
 8001fe8:	f04f 0500 	mov.w	r5, #0
 8001fec:	4622      	mov	r2, r4
 8001fee:	462b      	mov	r3, r5
 8001ff0:	1891      	adds	r1, r2, r2
 8001ff2:	6439      	str	r1, [r7, #64]	; 0x40
 8001ff4:	415b      	adcs	r3, r3
 8001ff6:	647b      	str	r3, [r7, #68]	; 0x44
 8001ff8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001ffc:	1912      	adds	r2, r2, r4
 8001ffe:	eb45 0303 	adc.w	r3, r5, r3
 8002002:	f04f 0000 	mov.w	r0, #0
 8002006:	f04f 0100 	mov.w	r1, #0
 800200a:	00d9      	lsls	r1, r3, #3
 800200c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002010:	00d0      	lsls	r0, r2, #3
 8002012:	4602      	mov	r2, r0
 8002014:	460b      	mov	r3, r1
 8002016:	1911      	adds	r1, r2, r4
 8002018:	6639      	str	r1, [r7, #96]	; 0x60
 800201a:	416b      	adcs	r3, r5
 800201c:	667b      	str	r3, [r7, #100]	; 0x64
 800201e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	461a      	mov	r2, r3
 8002024:	f04f 0300 	mov.w	r3, #0
 8002028:	1891      	adds	r1, r2, r2
 800202a:	63b9      	str	r1, [r7, #56]	; 0x38
 800202c:	415b      	adcs	r3, r3
 800202e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002030:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002034:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002038:	f7fe f932 	bl	80002a0 <__aeabi_uldivmod>
 800203c:	4602      	mov	r2, r0
 800203e:	460b      	mov	r3, r1
 8002040:	4ba5      	ldr	r3, [pc, #660]	; (80022d8 <UART_SetConfig+0x38c>)
 8002042:	fba3 2302 	umull	r2, r3, r3, r2
 8002046:	095b      	lsrs	r3, r3, #5
 8002048:	011e      	lsls	r6, r3, #4
 800204a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800204c:	461c      	mov	r4, r3
 800204e:	f04f 0500 	mov.w	r5, #0
 8002052:	4622      	mov	r2, r4
 8002054:	462b      	mov	r3, r5
 8002056:	1891      	adds	r1, r2, r2
 8002058:	6339      	str	r1, [r7, #48]	; 0x30
 800205a:	415b      	adcs	r3, r3
 800205c:	637b      	str	r3, [r7, #52]	; 0x34
 800205e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002062:	1912      	adds	r2, r2, r4
 8002064:	eb45 0303 	adc.w	r3, r5, r3
 8002068:	f04f 0000 	mov.w	r0, #0
 800206c:	f04f 0100 	mov.w	r1, #0
 8002070:	00d9      	lsls	r1, r3, #3
 8002072:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002076:	00d0      	lsls	r0, r2, #3
 8002078:	4602      	mov	r2, r0
 800207a:	460b      	mov	r3, r1
 800207c:	1911      	adds	r1, r2, r4
 800207e:	65b9      	str	r1, [r7, #88]	; 0x58
 8002080:	416b      	adcs	r3, r5
 8002082:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002084:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	461a      	mov	r2, r3
 800208a:	f04f 0300 	mov.w	r3, #0
 800208e:	1891      	adds	r1, r2, r2
 8002090:	62b9      	str	r1, [r7, #40]	; 0x28
 8002092:	415b      	adcs	r3, r3
 8002094:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002096:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800209a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800209e:	f7fe f8ff 	bl	80002a0 <__aeabi_uldivmod>
 80020a2:	4602      	mov	r2, r0
 80020a4:	460b      	mov	r3, r1
 80020a6:	4b8c      	ldr	r3, [pc, #560]	; (80022d8 <UART_SetConfig+0x38c>)
 80020a8:	fba3 1302 	umull	r1, r3, r3, r2
 80020ac:	095b      	lsrs	r3, r3, #5
 80020ae:	2164      	movs	r1, #100	; 0x64
 80020b0:	fb01 f303 	mul.w	r3, r1, r3
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	00db      	lsls	r3, r3, #3
 80020b8:	3332      	adds	r3, #50	; 0x32
 80020ba:	4a87      	ldr	r2, [pc, #540]	; (80022d8 <UART_SetConfig+0x38c>)
 80020bc:	fba2 2303 	umull	r2, r3, r2, r3
 80020c0:	095b      	lsrs	r3, r3, #5
 80020c2:	005b      	lsls	r3, r3, #1
 80020c4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80020c8:	441e      	add	r6, r3
 80020ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80020cc:	4618      	mov	r0, r3
 80020ce:	f04f 0100 	mov.w	r1, #0
 80020d2:	4602      	mov	r2, r0
 80020d4:	460b      	mov	r3, r1
 80020d6:	1894      	adds	r4, r2, r2
 80020d8:	623c      	str	r4, [r7, #32]
 80020da:	415b      	adcs	r3, r3
 80020dc:	627b      	str	r3, [r7, #36]	; 0x24
 80020de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80020e2:	1812      	adds	r2, r2, r0
 80020e4:	eb41 0303 	adc.w	r3, r1, r3
 80020e8:	f04f 0400 	mov.w	r4, #0
 80020ec:	f04f 0500 	mov.w	r5, #0
 80020f0:	00dd      	lsls	r5, r3, #3
 80020f2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80020f6:	00d4      	lsls	r4, r2, #3
 80020f8:	4622      	mov	r2, r4
 80020fa:	462b      	mov	r3, r5
 80020fc:	1814      	adds	r4, r2, r0
 80020fe:	653c      	str	r4, [r7, #80]	; 0x50
 8002100:	414b      	adcs	r3, r1
 8002102:	657b      	str	r3, [r7, #84]	; 0x54
 8002104:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	461a      	mov	r2, r3
 800210a:	f04f 0300 	mov.w	r3, #0
 800210e:	1891      	adds	r1, r2, r2
 8002110:	61b9      	str	r1, [r7, #24]
 8002112:	415b      	adcs	r3, r3
 8002114:	61fb      	str	r3, [r7, #28]
 8002116:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800211a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800211e:	f7fe f8bf 	bl	80002a0 <__aeabi_uldivmod>
 8002122:	4602      	mov	r2, r0
 8002124:	460b      	mov	r3, r1
 8002126:	4b6c      	ldr	r3, [pc, #432]	; (80022d8 <UART_SetConfig+0x38c>)
 8002128:	fba3 1302 	umull	r1, r3, r3, r2
 800212c:	095b      	lsrs	r3, r3, #5
 800212e:	2164      	movs	r1, #100	; 0x64
 8002130:	fb01 f303 	mul.w	r3, r1, r3
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	00db      	lsls	r3, r3, #3
 8002138:	3332      	adds	r3, #50	; 0x32
 800213a:	4a67      	ldr	r2, [pc, #412]	; (80022d8 <UART_SetConfig+0x38c>)
 800213c:	fba2 2303 	umull	r2, r3, r2, r3
 8002140:	095b      	lsrs	r3, r3, #5
 8002142:	f003 0207 	and.w	r2, r3, #7
 8002146:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4432      	add	r2, r6
 800214c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800214e:	e0b9      	b.n	80022c4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002150:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002152:	461c      	mov	r4, r3
 8002154:	f04f 0500 	mov.w	r5, #0
 8002158:	4622      	mov	r2, r4
 800215a:	462b      	mov	r3, r5
 800215c:	1891      	adds	r1, r2, r2
 800215e:	6139      	str	r1, [r7, #16]
 8002160:	415b      	adcs	r3, r3
 8002162:	617b      	str	r3, [r7, #20]
 8002164:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002168:	1912      	adds	r2, r2, r4
 800216a:	eb45 0303 	adc.w	r3, r5, r3
 800216e:	f04f 0000 	mov.w	r0, #0
 8002172:	f04f 0100 	mov.w	r1, #0
 8002176:	00d9      	lsls	r1, r3, #3
 8002178:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800217c:	00d0      	lsls	r0, r2, #3
 800217e:	4602      	mov	r2, r0
 8002180:	460b      	mov	r3, r1
 8002182:	eb12 0804 	adds.w	r8, r2, r4
 8002186:	eb43 0905 	adc.w	r9, r3, r5
 800218a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	4618      	mov	r0, r3
 8002190:	f04f 0100 	mov.w	r1, #0
 8002194:	f04f 0200 	mov.w	r2, #0
 8002198:	f04f 0300 	mov.w	r3, #0
 800219c:	008b      	lsls	r3, r1, #2
 800219e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80021a2:	0082      	lsls	r2, r0, #2
 80021a4:	4640      	mov	r0, r8
 80021a6:	4649      	mov	r1, r9
 80021a8:	f7fe f87a 	bl	80002a0 <__aeabi_uldivmod>
 80021ac:	4602      	mov	r2, r0
 80021ae:	460b      	mov	r3, r1
 80021b0:	4b49      	ldr	r3, [pc, #292]	; (80022d8 <UART_SetConfig+0x38c>)
 80021b2:	fba3 2302 	umull	r2, r3, r3, r2
 80021b6:	095b      	lsrs	r3, r3, #5
 80021b8:	011e      	lsls	r6, r3, #4
 80021ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80021bc:	4618      	mov	r0, r3
 80021be:	f04f 0100 	mov.w	r1, #0
 80021c2:	4602      	mov	r2, r0
 80021c4:	460b      	mov	r3, r1
 80021c6:	1894      	adds	r4, r2, r2
 80021c8:	60bc      	str	r4, [r7, #8]
 80021ca:	415b      	adcs	r3, r3
 80021cc:	60fb      	str	r3, [r7, #12]
 80021ce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80021d2:	1812      	adds	r2, r2, r0
 80021d4:	eb41 0303 	adc.w	r3, r1, r3
 80021d8:	f04f 0400 	mov.w	r4, #0
 80021dc:	f04f 0500 	mov.w	r5, #0
 80021e0:	00dd      	lsls	r5, r3, #3
 80021e2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80021e6:	00d4      	lsls	r4, r2, #3
 80021e8:	4622      	mov	r2, r4
 80021ea:	462b      	mov	r3, r5
 80021ec:	1814      	adds	r4, r2, r0
 80021ee:	64bc      	str	r4, [r7, #72]	; 0x48
 80021f0:	414b      	adcs	r3, r1
 80021f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80021f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	4618      	mov	r0, r3
 80021fa:	f04f 0100 	mov.w	r1, #0
 80021fe:	f04f 0200 	mov.w	r2, #0
 8002202:	f04f 0300 	mov.w	r3, #0
 8002206:	008b      	lsls	r3, r1, #2
 8002208:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800220c:	0082      	lsls	r2, r0, #2
 800220e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002212:	f7fe f845 	bl	80002a0 <__aeabi_uldivmod>
 8002216:	4602      	mov	r2, r0
 8002218:	460b      	mov	r3, r1
 800221a:	4b2f      	ldr	r3, [pc, #188]	; (80022d8 <UART_SetConfig+0x38c>)
 800221c:	fba3 1302 	umull	r1, r3, r3, r2
 8002220:	095b      	lsrs	r3, r3, #5
 8002222:	2164      	movs	r1, #100	; 0x64
 8002224:	fb01 f303 	mul.w	r3, r1, r3
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	011b      	lsls	r3, r3, #4
 800222c:	3332      	adds	r3, #50	; 0x32
 800222e:	4a2a      	ldr	r2, [pc, #168]	; (80022d8 <UART_SetConfig+0x38c>)
 8002230:	fba2 2303 	umull	r2, r3, r2, r3
 8002234:	095b      	lsrs	r3, r3, #5
 8002236:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800223a:	441e      	add	r6, r3
 800223c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800223e:	4618      	mov	r0, r3
 8002240:	f04f 0100 	mov.w	r1, #0
 8002244:	4602      	mov	r2, r0
 8002246:	460b      	mov	r3, r1
 8002248:	1894      	adds	r4, r2, r2
 800224a:	603c      	str	r4, [r7, #0]
 800224c:	415b      	adcs	r3, r3
 800224e:	607b      	str	r3, [r7, #4]
 8002250:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002254:	1812      	adds	r2, r2, r0
 8002256:	eb41 0303 	adc.w	r3, r1, r3
 800225a:	f04f 0400 	mov.w	r4, #0
 800225e:	f04f 0500 	mov.w	r5, #0
 8002262:	00dd      	lsls	r5, r3, #3
 8002264:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002268:	00d4      	lsls	r4, r2, #3
 800226a:	4622      	mov	r2, r4
 800226c:	462b      	mov	r3, r5
 800226e:	eb12 0a00 	adds.w	sl, r2, r0
 8002272:	eb43 0b01 	adc.w	fp, r3, r1
 8002276:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	4618      	mov	r0, r3
 800227c:	f04f 0100 	mov.w	r1, #0
 8002280:	f04f 0200 	mov.w	r2, #0
 8002284:	f04f 0300 	mov.w	r3, #0
 8002288:	008b      	lsls	r3, r1, #2
 800228a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800228e:	0082      	lsls	r2, r0, #2
 8002290:	4650      	mov	r0, sl
 8002292:	4659      	mov	r1, fp
 8002294:	f7fe f804 	bl	80002a0 <__aeabi_uldivmod>
 8002298:	4602      	mov	r2, r0
 800229a:	460b      	mov	r3, r1
 800229c:	4b0e      	ldr	r3, [pc, #56]	; (80022d8 <UART_SetConfig+0x38c>)
 800229e:	fba3 1302 	umull	r1, r3, r3, r2
 80022a2:	095b      	lsrs	r3, r3, #5
 80022a4:	2164      	movs	r1, #100	; 0x64
 80022a6:	fb01 f303 	mul.w	r3, r1, r3
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	011b      	lsls	r3, r3, #4
 80022ae:	3332      	adds	r3, #50	; 0x32
 80022b0:	4a09      	ldr	r2, [pc, #36]	; (80022d8 <UART_SetConfig+0x38c>)
 80022b2:	fba2 2303 	umull	r2, r3, r2, r3
 80022b6:	095b      	lsrs	r3, r3, #5
 80022b8:	f003 020f 	and.w	r2, r3, #15
 80022bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4432      	add	r2, r6
 80022c2:	609a      	str	r2, [r3, #8]
}
 80022c4:	bf00      	nop
 80022c6:	377c      	adds	r7, #124	; 0x7c
 80022c8:	46bd      	mov	sp, r7
 80022ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80022ce:	bf00      	nop
 80022d0:	40011000 	.word	0x40011000
 80022d4:	40011400 	.word	0x40011400
 80022d8:	51eb851f 	.word	0x51eb851f

080022dc <main>:
static void SystemClock_Config(void);
static void Error_Handler(void);


int main(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80022e2:	af00      	add	r7, sp, #0
         duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and 
         handled in milliseconds basis.
       - Set NVIC Group Priority to 4
       - Low Level Initialization
     */
  HAL_Init();
 80022e4:	f7fe fc46 	bl	8000b74 <HAL_Init>
  /* Configure the system clock to 180 MHz */
  SystemClock_Config();
 80022e8:	f000 f86c 	bl	80023c4 <SystemClock_Config>

  /* Initialize BSP Led for LED2 and LED3*/
  BSP_LED_Init(LED1);
 80022ec:	2000      	movs	r0, #0
 80022ee:	f7fe fb09 	bl	8000904 <BSP_LED_Init>
  BSP_LED_Init(LED2);
 80022f2:	2001      	movs	r0, #1
 80022f4:	f7fe fb06 	bl	8000904 <BSP_LED_Init>
  BSP_LED_Init(LED3);
 80022f8:	2002      	movs	r0, #2
 80022fa:	f7fe fb03 	bl	8000904 <BSP_LED_Init>


  int8_t len = 0;
 80022fe:	2300      	movs	r3, #0
 8002300:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
  uint8_t rcvBuffer[255];
  uint8_t decodeBuffer[255];

  /* Inicializa la decodificacion y los retardos no bloqueantes */
  decodeInit(decodeBuffer,255);
 8002304:	463b      	mov	r3, r7
 8002306:	21ff      	movs	r1, #255	; 0xff
 8002308:	4618      	mov	r0, r3
 800230a:	f7fe f9c9 	bl	80006a0 <decodeInit>
  delayInit(&delayLed1, DELAY1_LED1);
 800230e:	2164      	movs	r1, #100	; 0x64
 8002310:	4829      	ldr	r0, [pc, #164]	; (80023b8 <main+0xdc>)
 8002312:	f7fe f941 	bl	8000598 <delayInit>
  delayInit(&delayLed2, DELAY1_LED2);
 8002316:	21c8      	movs	r1, #200	; 0xc8
 8002318:	4828      	ldr	r0, [pc, #160]	; (80023bc <main+0xe0>)
 800231a:	f7fe f93d 	bl	8000598 <delayInit>

  /* Inicializa la UART */
  uartInit();
 800231e:	f7fe f97b 	bl	8000618 <uartInit>

  /* Loop infito */
  while (1)
  {
	  if(HAL_UART_Receive(&UartHandle,rcvBuffer,1,10) == HAL_OK){
 8002322:	f507 7180 	add.w	r1, r7, #256	; 0x100
 8002326:	230a      	movs	r3, #10
 8002328:	2201      	movs	r2, #1
 800232a:	4825      	ldr	r0, [pc, #148]	; (80023c0 <main+0xe4>)
 800232c:	f7ff fcfd 	bl	8001d2a <HAL_UART_Receive>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d12a      	bne.n	800238c <main+0xb0>
		  len = getData(rcvBuffer[0], 62);
 8002336:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	213e      	movs	r1, #62	; 0x3e
 800233e:	4618      	mov	r0, r3
 8002340:	f7fe f9de 	bl	8000700 <getData>
 8002344:	4603      	mov	r3, r0
 8002346:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
		  BSP_LED_On(LED2);   /* Led enciende cada vez que llega un dato*/
 800234a:	2001      	movs	r0, #1
 800234c:	f7fe fb2a 	bl	80009a4 <BSP_LED_On>
		  if(len > 0){        /* Consulta si los datos almacenados es la palabra """"can""" */
 8002350:	f997 3207 	ldrsb.w	r3, [r7, #519]	; 0x207
 8002354:	2b00      	cmp	r3, #0
 8002356:	dd19      	ble.n	800238c <main+0xb0>
			  uint8_t *vector = filter(decodeBuffer);
 8002358:	463b      	mov	r3, r7
 800235a:	4618      	mov	r0, r3
 800235c:	f7fe fa96 	bl	800088c <filter>
 8002360:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
			  HAL_UART_Transmit(&UartHandle, vector,strlen((char *) vector),1000); /* imprime OK*/
 8002364:	f8d7 0200 	ldr.w	r0, [r7, #512]	; 0x200
 8002368:	f7fd ff42 	bl	80001f0 <strlen>
 800236c:	4603      	mov	r3, r0
 800236e:	b29a      	uxth	r2, r3
 8002370:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002374:	f8d7 1200 	ldr.w	r1, [r7, #512]	; 0x200
 8002378:	4811      	ldr	r0, [pc, #68]	; (80023c0 <main+0xe4>)
 800237a:	f7ff fc44 	bl	8001c06 <HAL_UART_Transmit>
			  free(vector);
 800237e:	f8d7 0200 	ldr.w	r0, [r7, #512]	; 0x200
 8002382:	f000 f92d 	bl	80025e0 <free>
			  BSP_LED_On(LED1);
 8002386:	2000      	movs	r0, #0
 8002388:	f7fe fb0c 	bl	80009a4 <BSP_LED_On>
		  }
	  }

	  if (delayRead(&delayLed1)) {  /* Led parpadea cada 100ms OK*/
 800238c:	480a      	ldr	r0, [pc, #40]	; (80023b8 <main+0xdc>)
 800238e:	f7fe f917 	bl	80005c0 <delayRead>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d005      	beq.n	80023a4 <main+0xc8>
		  BSP_LED_Toggle(LED3);
 8002398:	2002      	movs	r0, #2
 800239a:	f7fe fb37 	bl	8000a0c <BSP_LED_Toggle>
		  BSP_LED_Off(LED1);
 800239e:	2000      	movs	r0, #0
 80023a0:	f7fe fb1a 	bl	80009d8 <BSP_LED_Off>
	  }

	  if (delayRead(&delayLed2)) {
 80023a4:	4805      	ldr	r0, [pc, #20]	; (80023bc <main+0xe0>)
 80023a6:	f7fe f90b 	bl	80005c0 <delayRead>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d0b8      	beq.n	8002322 <main+0x46>
		  BSP_LED_Off(LED2);
 80023b0:	2001      	movs	r0, #1
 80023b2:	f7fe fb11 	bl	80009d8 <BSP_LED_Off>
	  if(HAL_UART_Receive(&UartHandle,rcvBuffer,1,10) == HAL_OK){
 80023b6:	e7b4      	b.n	8002322 <main+0x46>
 80023b8:	200001a8 	.word	0x200001a8
 80023bc:	200001b4 	.word	0x200001b4
 80023c0:	200001c8 	.word	0x200001c8

080023c4 <SystemClock_Config>:
  *            Flash Latency(WS)              = 5
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b094      	sub	sp, #80	; 0x50
 80023c8:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 80023ca:	2300      	movs	r3, #0
 80023cc:	60bb      	str	r3, [r7, #8]
 80023ce:	4b2c      	ldr	r3, [pc, #176]	; (8002480 <SystemClock_Config+0xbc>)
 80023d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d2:	4a2b      	ldr	r2, [pc, #172]	; (8002480 <SystemClock_Config+0xbc>)
 80023d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023d8:	6413      	str	r3, [r2, #64]	; 0x40
 80023da:	4b29      	ldr	r3, [pc, #164]	; (8002480 <SystemClock_Config+0xbc>)
 80023dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023e2:	60bb      	str	r3, [r7, #8]
 80023e4:	68bb      	ldr	r3, [r7, #8]
  
  /* The voltage scaling allows optimizing the power consumption when the device is 
     clocked below the maximum system frequency, to update the voltage scaling value 
     regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80023e6:	2300      	movs	r3, #0
 80023e8:	607b      	str	r3, [r7, #4]
 80023ea:	4b26      	ldr	r3, [pc, #152]	; (8002484 <SystemClock_Config+0xc0>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a25      	ldr	r2, [pc, #148]	; (8002484 <SystemClock_Config+0xc0>)
 80023f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80023f4:	6013      	str	r3, [r2, #0]
 80023f6:	4b23      	ldr	r3, [pc, #140]	; (8002484 <SystemClock_Config+0xc0>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80023fe:	607b      	str	r3, [r7, #4]
 8002400:	687b      	ldr	r3, [r7, #4]
  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002402:	2301      	movs	r3, #1
 8002404:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002406:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800240a:	613b      	str	r3, [r7, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800240c:	2302      	movs	r3, #2
 800240e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002410:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002414:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002416:	2308      	movs	r3, #8
 8002418:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLN = 360;
 800241a:	f44f 73b4 	mov.w	r3, #360	; 0x168
 800241e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002420:	2302      	movs	r3, #2
 8002422:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002424:	2307      	movs	r3, #7
 8002426:	63bb      	str	r3, [r7, #56]	; 0x38
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002428:	f107 030c 	add.w	r3, r7, #12
 800242c:	4618      	mov	r0, r3
 800242e:	f7fe ff29 	bl	8001284 <HAL_RCC_OscConfig>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <SystemClock_Config+0x78>
  {
    /* Initialization Error */
    Error_Handler();
 8002438:	f000 f826 	bl	8002488 <Error_Handler>
  }
  
  if(HAL_PWREx_EnableOverDrive() != HAL_OK)
 800243c:	f7fe fed2 	bl	80011e4 <HAL_PWREx_EnableOverDrive>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <SystemClock_Config+0x86>
  {
    /* Initialization Error */
    Error_Handler();
 8002446:	f000 f81f 	bl	8002488 <Error_Handler>
  }
  
  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 800244a:	230f      	movs	r3, #15
 800244c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800244e:	2302      	movs	r3, #2
 8002450:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002452:	2300      	movs	r3, #0
 8002454:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;  
 8002456:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800245a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;  
 800245c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002460:	64fb      	str	r3, [r7, #76]	; 0x4c
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002462:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002466:	2105      	movs	r1, #5
 8002468:	4618      	mov	r0, r3
 800246a:	f7ff f983 	bl	8001774 <HAL_RCC_ClockConfig>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <SystemClock_Config+0xb4>
  {
    /* Initialization Error */
    Error_Handler();
 8002474:	f000 f808 	bl	8002488 <Error_Handler>
  }
}
 8002478:	bf00      	nop
 800247a:	3750      	adds	r7, #80	; 0x50
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	40023800 	.word	0x40023800
 8002484:	40007000 	.word	0x40007000

08002488 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
static void Error_Handler(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* Turn LED2 on */
  BSP_LED_On(LED2);
 800248c:	2001      	movs	r0, #1
 800248e:	f7fe fa89 	bl	80009a4 <BSP_LED_On>
  while (1)
 8002492:	e7fe      	b.n	8002492 <Error_Handler+0xa>

08002494 <HAL_UART_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b08a      	sub	sp, #40	; 0x28
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;


  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 800249c:	2300      	movs	r3, #0
 800249e:	613b      	str	r3, [r7, #16]
 80024a0:	4b23      	ldr	r3, [pc, #140]	; (8002530 <HAL_UART_MspInit+0x9c>)
 80024a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a4:	4a22      	ldr	r2, [pc, #136]	; (8002530 <HAL_UART_MspInit+0x9c>)
 80024a6:	f043 0308 	orr.w	r3, r3, #8
 80024aa:	6313      	str	r3, [r2, #48]	; 0x30
 80024ac:	4b20      	ldr	r3, [pc, #128]	; (8002530 <HAL_UART_MspInit+0x9c>)
 80024ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b0:	f003 0308 	and.w	r3, r3, #8
 80024b4:	613b      	str	r3, [r7, #16]
 80024b6:	693b      	ldr	r3, [r7, #16]
  USARTx_RX_GPIO_CLK_ENABLE();
 80024b8:	2300      	movs	r3, #0
 80024ba:	60fb      	str	r3, [r7, #12]
 80024bc:	4b1c      	ldr	r3, [pc, #112]	; (8002530 <HAL_UART_MspInit+0x9c>)
 80024be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c0:	4a1b      	ldr	r2, [pc, #108]	; (8002530 <HAL_UART_MspInit+0x9c>)
 80024c2:	f043 0308 	orr.w	r3, r3, #8
 80024c6:	6313      	str	r3, [r2, #48]	; 0x30
 80024c8:	4b19      	ldr	r3, [pc, #100]	; (8002530 <HAL_UART_MspInit+0x9c>)
 80024ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024cc:	f003 0308 	and.w	r3, r3, #8
 80024d0:	60fb      	str	r3, [r7, #12]
 80024d2:	68fb      	ldr	r3, [r7, #12]


  /* Enable USARTx clock */
  USARTx_CLK_ENABLE();
 80024d4:	2300      	movs	r3, #0
 80024d6:	60bb      	str	r3, [r7, #8]
 80024d8:	4b15      	ldr	r3, [pc, #84]	; (8002530 <HAL_UART_MspInit+0x9c>)
 80024da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024dc:	4a14      	ldr	r2, [pc, #80]	; (8002530 <HAL_UART_MspInit+0x9c>)
 80024de:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024e2:	6413      	str	r3, [r2, #64]	; 0x40
 80024e4:	4b12      	ldr	r3, [pc, #72]	; (8002530 <HAL_UART_MspInit+0x9c>)
 80024e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024ec:	60bb      	str	r3, [r7, #8]
 80024ee:	68bb      	ldr	r3, [r7, #8]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
 80024f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80024f6:	2302      	movs	r3, #2
 80024f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80024fa:	2301      	movs	r3, #1
 80024fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80024fe:	2303      	movs	r3, #3
 8002500:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 8002502:	2307      	movs	r3, #7
 8002504:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8002506:	f107 0314 	add.w	r3, r7, #20
 800250a:	4619      	mov	r1, r3
 800250c:	4809      	ldr	r0, [pc, #36]	; (8002534 <HAL_UART_MspInit+0xa0>)
 800250e:	f7fe fc83 	bl	8000e18 <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 8002512:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002516:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 8002518:	2307      	movs	r3, #7
 800251a:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 800251c:	f107 0314 	add.w	r3, r7, #20
 8002520:	4619      	mov	r1, r3
 8002522:	4804      	ldr	r0, [pc, #16]	; (8002534 <HAL_UART_MspInit+0xa0>)
 8002524:	f7fe fc78 	bl	8000e18 <HAL_GPIO_Init>
}
 8002528:	bf00      	nop
 800252a:	3728      	adds	r7, #40	; 0x28
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	40023800 	.word	0x40023800
 8002534:	40020c00 	.word	0x40020c00

08002538 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002538:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002570 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800253c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800253e:	e003      	b.n	8002548 <LoopCopyDataInit>

08002540 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002540:	4b0c      	ldr	r3, [pc, #48]	; (8002574 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002542:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002544:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002546:	3104      	adds	r1, #4

08002548 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002548:	480b      	ldr	r0, [pc, #44]	; (8002578 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800254a:	4b0c      	ldr	r3, [pc, #48]	; (800257c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800254c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800254e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002550:	d3f6      	bcc.n	8002540 <CopyDataInit>
  ldr  r2, =_sbss
 8002552:	4a0b      	ldr	r2, [pc, #44]	; (8002580 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002554:	e002      	b.n	800255c <LoopFillZerobss>

08002556 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002556:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002558:	f842 3b04 	str.w	r3, [r2], #4

0800255c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800255c:	4b09      	ldr	r3, [pc, #36]	; (8002584 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800255e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002560:	d3f9      	bcc.n	8002556 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002562:	f7fe fa6d 	bl	8000a40 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002566:	f000 f817 	bl	8002598 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800256a:	f7ff feb7 	bl	80022dc <main>
  bx  lr    
 800256e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002570:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8002574:	08002fb8 	.word	0x08002fb8
  ldr  r0, =_sdata
 8002578:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800257c:	20000084 	.word	0x20000084
  ldr  r2, =_sbss
 8002580:	20000084 	.word	0x20000084
  ldr  r3, = _ebss
 8002584:	2000022c 	.word	0x2000022c

08002588 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002588:	e7fe      	b.n	8002588 <ADC_IRQHandler>
	...

0800258c <__errno>:
 800258c:	4b01      	ldr	r3, [pc, #4]	; (8002594 <__errno+0x8>)
 800258e:	6818      	ldr	r0, [r3, #0]
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	20000020 	.word	0x20000020

08002598 <__libc_init_array>:
 8002598:	b570      	push	{r4, r5, r6, lr}
 800259a:	4d0d      	ldr	r5, [pc, #52]	; (80025d0 <__libc_init_array+0x38>)
 800259c:	4c0d      	ldr	r4, [pc, #52]	; (80025d4 <__libc_init_array+0x3c>)
 800259e:	1b64      	subs	r4, r4, r5
 80025a0:	10a4      	asrs	r4, r4, #2
 80025a2:	2600      	movs	r6, #0
 80025a4:	42a6      	cmp	r6, r4
 80025a6:	d109      	bne.n	80025bc <__libc_init_array+0x24>
 80025a8:	4d0b      	ldr	r5, [pc, #44]	; (80025d8 <__libc_init_array+0x40>)
 80025aa:	4c0c      	ldr	r4, [pc, #48]	; (80025dc <__libc_init_array+0x44>)
 80025ac:	f000 fc4e 	bl	8002e4c <_init>
 80025b0:	1b64      	subs	r4, r4, r5
 80025b2:	10a4      	asrs	r4, r4, #2
 80025b4:	2600      	movs	r6, #0
 80025b6:	42a6      	cmp	r6, r4
 80025b8:	d105      	bne.n	80025c6 <__libc_init_array+0x2e>
 80025ba:	bd70      	pop	{r4, r5, r6, pc}
 80025bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80025c0:	4798      	blx	r3
 80025c2:	3601      	adds	r6, #1
 80025c4:	e7ee      	b.n	80025a4 <__libc_init_array+0xc>
 80025c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80025ca:	4798      	blx	r3
 80025cc:	3601      	adds	r6, #1
 80025ce:	e7f2      	b.n	80025b6 <__libc_init_array+0x1e>
 80025d0:	08002fb0 	.word	0x08002fb0
 80025d4:	08002fb0 	.word	0x08002fb0
 80025d8:	08002fb0 	.word	0x08002fb0
 80025dc:	08002fb4 	.word	0x08002fb4

080025e0 <free>:
 80025e0:	4b02      	ldr	r3, [pc, #8]	; (80025ec <free+0xc>)
 80025e2:	4601      	mov	r1, r0
 80025e4:	6818      	ldr	r0, [r3, #0]
 80025e6:	f000 b811 	b.w	800260c <_free_r>
 80025ea:	bf00      	nop
 80025ec:	20000020 	.word	0x20000020

080025f0 <memcpy>:
 80025f0:	440a      	add	r2, r1
 80025f2:	4291      	cmp	r1, r2
 80025f4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80025f8:	d100      	bne.n	80025fc <memcpy+0xc>
 80025fa:	4770      	bx	lr
 80025fc:	b510      	push	{r4, lr}
 80025fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002602:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002606:	4291      	cmp	r1, r2
 8002608:	d1f9      	bne.n	80025fe <memcpy+0xe>
 800260a:	bd10      	pop	{r4, pc}

0800260c <_free_r>:
 800260c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800260e:	2900      	cmp	r1, #0
 8002610:	d048      	beq.n	80026a4 <_free_r+0x98>
 8002612:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002616:	9001      	str	r0, [sp, #4]
 8002618:	2b00      	cmp	r3, #0
 800261a:	f1a1 0404 	sub.w	r4, r1, #4
 800261e:	bfb8      	it	lt
 8002620:	18e4      	addlt	r4, r4, r3
 8002622:	f000 f8cd 	bl	80027c0 <__malloc_lock>
 8002626:	4a20      	ldr	r2, [pc, #128]	; (80026a8 <_free_r+0x9c>)
 8002628:	9801      	ldr	r0, [sp, #4]
 800262a:	6813      	ldr	r3, [r2, #0]
 800262c:	4615      	mov	r5, r2
 800262e:	b933      	cbnz	r3, 800263e <_free_r+0x32>
 8002630:	6063      	str	r3, [r4, #4]
 8002632:	6014      	str	r4, [r2, #0]
 8002634:	b003      	add	sp, #12
 8002636:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800263a:	f000 b8c7 	b.w	80027cc <__malloc_unlock>
 800263e:	42a3      	cmp	r3, r4
 8002640:	d90b      	bls.n	800265a <_free_r+0x4e>
 8002642:	6821      	ldr	r1, [r4, #0]
 8002644:	1862      	adds	r2, r4, r1
 8002646:	4293      	cmp	r3, r2
 8002648:	bf04      	itt	eq
 800264a:	681a      	ldreq	r2, [r3, #0]
 800264c:	685b      	ldreq	r3, [r3, #4]
 800264e:	6063      	str	r3, [r4, #4]
 8002650:	bf04      	itt	eq
 8002652:	1852      	addeq	r2, r2, r1
 8002654:	6022      	streq	r2, [r4, #0]
 8002656:	602c      	str	r4, [r5, #0]
 8002658:	e7ec      	b.n	8002634 <_free_r+0x28>
 800265a:	461a      	mov	r2, r3
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	b10b      	cbz	r3, 8002664 <_free_r+0x58>
 8002660:	42a3      	cmp	r3, r4
 8002662:	d9fa      	bls.n	800265a <_free_r+0x4e>
 8002664:	6811      	ldr	r1, [r2, #0]
 8002666:	1855      	adds	r5, r2, r1
 8002668:	42a5      	cmp	r5, r4
 800266a:	d10b      	bne.n	8002684 <_free_r+0x78>
 800266c:	6824      	ldr	r4, [r4, #0]
 800266e:	4421      	add	r1, r4
 8002670:	1854      	adds	r4, r2, r1
 8002672:	42a3      	cmp	r3, r4
 8002674:	6011      	str	r1, [r2, #0]
 8002676:	d1dd      	bne.n	8002634 <_free_r+0x28>
 8002678:	681c      	ldr	r4, [r3, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	6053      	str	r3, [r2, #4]
 800267e:	4421      	add	r1, r4
 8002680:	6011      	str	r1, [r2, #0]
 8002682:	e7d7      	b.n	8002634 <_free_r+0x28>
 8002684:	d902      	bls.n	800268c <_free_r+0x80>
 8002686:	230c      	movs	r3, #12
 8002688:	6003      	str	r3, [r0, #0]
 800268a:	e7d3      	b.n	8002634 <_free_r+0x28>
 800268c:	6825      	ldr	r5, [r4, #0]
 800268e:	1961      	adds	r1, r4, r5
 8002690:	428b      	cmp	r3, r1
 8002692:	bf04      	itt	eq
 8002694:	6819      	ldreq	r1, [r3, #0]
 8002696:	685b      	ldreq	r3, [r3, #4]
 8002698:	6063      	str	r3, [r4, #4]
 800269a:	bf04      	itt	eq
 800269c:	1949      	addeq	r1, r1, r5
 800269e:	6021      	streq	r1, [r4, #0]
 80026a0:	6054      	str	r4, [r2, #4]
 80026a2:	e7c7      	b.n	8002634 <_free_r+0x28>
 80026a4:	b003      	add	sp, #12
 80026a6:	bd30      	pop	{r4, r5, pc}
 80026a8:	200001c0 	.word	0x200001c0

080026ac <_malloc_r>:
 80026ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026ae:	1ccd      	adds	r5, r1, #3
 80026b0:	f025 0503 	bic.w	r5, r5, #3
 80026b4:	3508      	adds	r5, #8
 80026b6:	2d0c      	cmp	r5, #12
 80026b8:	bf38      	it	cc
 80026ba:	250c      	movcc	r5, #12
 80026bc:	2d00      	cmp	r5, #0
 80026be:	4606      	mov	r6, r0
 80026c0:	db01      	blt.n	80026c6 <_malloc_r+0x1a>
 80026c2:	42a9      	cmp	r1, r5
 80026c4:	d903      	bls.n	80026ce <_malloc_r+0x22>
 80026c6:	230c      	movs	r3, #12
 80026c8:	6033      	str	r3, [r6, #0]
 80026ca:	2000      	movs	r0, #0
 80026cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80026ce:	f000 f877 	bl	80027c0 <__malloc_lock>
 80026d2:	4921      	ldr	r1, [pc, #132]	; (8002758 <_malloc_r+0xac>)
 80026d4:	680a      	ldr	r2, [r1, #0]
 80026d6:	4614      	mov	r4, r2
 80026d8:	b99c      	cbnz	r4, 8002702 <_malloc_r+0x56>
 80026da:	4f20      	ldr	r7, [pc, #128]	; (800275c <_malloc_r+0xb0>)
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	b923      	cbnz	r3, 80026ea <_malloc_r+0x3e>
 80026e0:	4621      	mov	r1, r4
 80026e2:	4630      	mov	r0, r6
 80026e4:	f000 f83c 	bl	8002760 <_sbrk_r>
 80026e8:	6038      	str	r0, [r7, #0]
 80026ea:	4629      	mov	r1, r5
 80026ec:	4630      	mov	r0, r6
 80026ee:	f000 f837 	bl	8002760 <_sbrk_r>
 80026f2:	1c43      	adds	r3, r0, #1
 80026f4:	d123      	bne.n	800273e <_malloc_r+0x92>
 80026f6:	230c      	movs	r3, #12
 80026f8:	6033      	str	r3, [r6, #0]
 80026fa:	4630      	mov	r0, r6
 80026fc:	f000 f866 	bl	80027cc <__malloc_unlock>
 8002700:	e7e3      	b.n	80026ca <_malloc_r+0x1e>
 8002702:	6823      	ldr	r3, [r4, #0]
 8002704:	1b5b      	subs	r3, r3, r5
 8002706:	d417      	bmi.n	8002738 <_malloc_r+0x8c>
 8002708:	2b0b      	cmp	r3, #11
 800270a:	d903      	bls.n	8002714 <_malloc_r+0x68>
 800270c:	6023      	str	r3, [r4, #0]
 800270e:	441c      	add	r4, r3
 8002710:	6025      	str	r5, [r4, #0]
 8002712:	e004      	b.n	800271e <_malloc_r+0x72>
 8002714:	6863      	ldr	r3, [r4, #4]
 8002716:	42a2      	cmp	r2, r4
 8002718:	bf0c      	ite	eq
 800271a:	600b      	streq	r3, [r1, #0]
 800271c:	6053      	strne	r3, [r2, #4]
 800271e:	4630      	mov	r0, r6
 8002720:	f000 f854 	bl	80027cc <__malloc_unlock>
 8002724:	f104 000b 	add.w	r0, r4, #11
 8002728:	1d23      	adds	r3, r4, #4
 800272a:	f020 0007 	bic.w	r0, r0, #7
 800272e:	1ac2      	subs	r2, r0, r3
 8002730:	d0cc      	beq.n	80026cc <_malloc_r+0x20>
 8002732:	1a1b      	subs	r3, r3, r0
 8002734:	50a3      	str	r3, [r4, r2]
 8002736:	e7c9      	b.n	80026cc <_malloc_r+0x20>
 8002738:	4622      	mov	r2, r4
 800273a:	6864      	ldr	r4, [r4, #4]
 800273c:	e7cc      	b.n	80026d8 <_malloc_r+0x2c>
 800273e:	1cc4      	adds	r4, r0, #3
 8002740:	f024 0403 	bic.w	r4, r4, #3
 8002744:	42a0      	cmp	r0, r4
 8002746:	d0e3      	beq.n	8002710 <_malloc_r+0x64>
 8002748:	1a21      	subs	r1, r4, r0
 800274a:	4630      	mov	r0, r6
 800274c:	f000 f808 	bl	8002760 <_sbrk_r>
 8002750:	3001      	adds	r0, #1
 8002752:	d1dd      	bne.n	8002710 <_malloc_r+0x64>
 8002754:	e7cf      	b.n	80026f6 <_malloc_r+0x4a>
 8002756:	bf00      	nop
 8002758:	200001c0 	.word	0x200001c0
 800275c:	200001c4 	.word	0x200001c4

08002760 <_sbrk_r>:
 8002760:	b538      	push	{r3, r4, r5, lr}
 8002762:	4d06      	ldr	r5, [pc, #24]	; (800277c <_sbrk_r+0x1c>)
 8002764:	2300      	movs	r3, #0
 8002766:	4604      	mov	r4, r0
 8002768:	4608      	mov	r0, r1
 800276a:	602b      	str	r3, [r5, #0]
 800276c:	f7fe f9cc 	bl	8000b08 <_sbrk>
 8002770:	1c43      	adds	r3, r0, #1
 8002772:	d102      	bne.n	800277a <_sbrk_r+0x1a>
 8002774:	682b      	ldr	r3, [r5, #0]
 8002776:	b103      	cbz	r3, 800277a <_sbrk_r+0x1a>
 8002778:	6023      	str	r3, [r4, #0]
 800277a:	bd38      	pop	{r3, r4, r5, pc}
 800277c:	2000021c 	.word	0x2000021c

08002780 <siprintf>:
 8002780:	b40e      	push	{r1, r2, r3}
 8002782:	b500      	push	{lr}
 8002784:	b09c      	sub	sp, #112	; 0x70
 8002786:	ab1d      	add	r3, sp, #116	; 0x74
 8002788:	9002      	str	r0, [sp, #8]
 800278a:	9006      	str	r0, [sp, #24]
 800278c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002790:	4809      	ldr	r0, [pc, #36]	; (80027b8 <siprintf+0x38>)
 8002792:	9107      	str	r1, [sp, #28]
 8002794:	9104      	str	r1, [sp, #16]
 8002796:	4909      	ldr	r1, [pc, #36]	; (80027bc <siprintf+0x3c>)
 8002798:	f853 2b04 	ldr.w	r2, [r3], #4
 800279c:	9105      	str	r1, [sp, #20]
 800279e:	6800      	ldr	r0, [r0, #0]
 80027a0:	9301      	str	r3, [sp, #4]
 80027a2:	a902      	add	r1, sp, #8
 80027a4:	f000 f874 	bl	8002890 <_svfiprintf_r>
 80027a8:	9b02      	ldr	r3, [sp, #8]
 80027aa:	2200      	movs	r2, #0
 80027ac:	701a      	strb	r2, [r3, #0]
 80027ae:	b01c      	add	sp, #112	; 0x70
 80027b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80027b4:	b003      	add	sp, #12
 80027b6:	4770      	bx	lr
 80027b8:	20000020 	.word	0x20000020
 80027bc:	ffff0208 	.word	0xffff0208

080027c0 <__malloc_lock>:
 80027c0:	4801      	ldr	r0, [pc, #4]	; (80027c8 <__malloc_lock+0x8>)
 80027c2:	f000 baf9 	b.w	8002db8 <__retarget_lock_acquire_recursive>
 80027c6:	bf00      	nop
 80027c8:	20000224 	.word	0x20000224

080027cc <__malloc_unlock>:
 80027cc:	4801      	ldr	r0, [pc, #4]	; (80027d4 <__malloc_unlock+0x8>)
 80027ce:	f000 baf4 	b.w	8002dba <__retarget_lock_release_recursive>
 80027d2:	bf00      	nop
 80027d4:	20000224 	.word	0x20000224

080027d8 <__ssputs_r>:
 80027d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80027dc:	688e      	ldr	r6, [r1, #8]
 80027de:	429e      	cmp	r6, r3
 80027e0:	4682      	mov	sl, r0
 80027e2:	460c      	mov	r4, r1
 80027e4:	4690      	mov	r8, r2
 80027e6:	461f      	mov	r7, r3
 80027e8:	d838      	bhi.n	800285c <__ssputs_r+0x84>
 80027ea:	898a      	ldrh	r2, [r1, #12]
 80027ec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80027f0:	d032      	beq.n	8002858 <__ssputs_r+0x80>
 80027f2:	6825      	ldr	r5, [r4, #0]
 80027f4:	6909      	ldr	r1, [r1, #16]
 80027f6:	eba5 0901 	sub.w	r9, r5, r1
 80027fa:	6965      	ldr	r5, [r4, #20]
 80027fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002800:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002804:	3301      	adds	r3, #1
 8002806:	444b      	add	r3, r9
 8002808:	106d      	asrs	r5, r5, #1
 800280a:	429d      	cmp	r5, r3
 800280c:	bf38      	it	cc
 800280e:	461d      	movcc	r5, r3
 8002810:	0553      	lsls	r3, r2, #21
 8002812:	d531      	bpl.n	8002878 <__ssputs_r+0xa0>
 8002814:	4629      	mov	r1, r5
 8002816:	f7ff ff49 	bl	80026ac <_malloc_r>
 800281a:	4606      	mov	r6, r0
 800281c:	b950      	cbnz	r0, 8002834 <__ssputs_r+0x5c>
 800281e:	230c      	movs	r3, #12
 8002820:	f8ca 3000 	str.w	r3, [sl]
 8002824:	89a3      	ldrh	r3, [r4, #12]
 8002826:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800282a:	81a3      	strh	r3, [r4, #12]
 800282c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002830:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002834:	6921      	ldr	r1, [r4, #16]
 8002836:	464a      	mov	r2, r9
 8002838:	f7ff feda 	bl	80025f0 <memcpy>
 800283c:	89a3      	ldrh	r3, [r4, #12]
 800283e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002842:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002846:	81a3      	strh	r3, [r4, #12]
 8002848:	6126      	str	r6, [r4, #16]
 800284a:	6165      	str	r5, [r4, #20]
 800284c:	444e      	add	r6, r9
 800284e:	eba5 0509 	sub.w	r5, r5, r9
 8002852:	6026      	str	r6, [r4, #0]
 8002854:	60a5      	str	r5, [r4, #8]
 8002856:	463e      	mov	r6, r7
 8002858:	42be      	cmp	r6, r7
 800285a:	d900      	bls.n	800285e <__ssputs_r+0x86>
 800285c:	463e      	mov	r6, r7
 800285e:	4632      	mov	r2, r6
 8002860:	6820      	ldr	r0, [r4, #0]
 8002862:	4641      	mov	r1, r8
 8002864:	f000 faaa 	bl	8002dbc <memmove>
 8002868:	68a3      	ldr	r3, [r4, #8]
 800286a:	6822      	ldr	r2, [r4, #0]
 800286c:	1b9b      	subs	r3, r3, r6
 800286e:	4432      	add	r2, r6
 8002870:	60a3      	str	r3, [r4, #8]
 8002872:	6022      	str	r2, [r4, #0]
 8002874:	2000      	movs	r0, #0
 8002876:	e7db      	b.n	8002830 <__ssputs_r+0x58>
 8002878:	462a      	mov	r2, r5
 800287a:	f000 fab9 	bl	8002df0 <_realloc_r>
 800287e:	4606      	mov	r6, r0
 8002880:	2800      	cmp	r0, #0
 8002882:	d1e1      	bne.n	8002848 <__ssputs_r+0x70>
 8002884:	6921      	ldr	r1, [r4, #16]
 8002886:	4650      	mov	r0, sl
 8002888:	f7ff fec0 	bl	800260c <_free_r>
 800288c:	e7c7      	b.n	800281e <__ssputs_r+0x46>
	...

08002890 <_svfiprintf_r>:
 8002890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002894:	4698      	mov	r8, r3
 8002896:	898b      	ldrh	r3, [r1, #12]
 8002898:	061b      	lsls	r3, r3, #24
 800289a:	b09d      	sub	sp, #116	; 0x74
 800289c:	4607      	mov	r7, r0
 800289e:	460d      	mov	r5, r1
 80028a0:	4614      	mov	r4, r2
 80028a2:	d50e      	bpl.n	80028c2 <_svfiprintf_r+0x32>
 80028a4:	690b      	ldr	r3, [r1, #16]
 80028a6:	b963      	cbnz	r3, 80028c2 <_svfiprintf_r+0x32>
 80028a8:	2140      	movs	r1, #64	; 0x40
 80028aa:	f7ff feff 	bl	80026ac <_malloc_r>
 80028ae:	6028      	str	r0, [r5, #0]
 80028b0:	6128      	str	r0, [r5, #16]
 80028b2:	b920      	cbnz	r0, 80028be <_svfiprintf_r+0x2e>
 80028b4:	230c      	movs	r3, #12
 80028b6:	603b      	str	r3, [r7, #0]
 80028b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80028bc:	e0d1      	b.n	8002a62 <_svfiprintf_r+0x1d2>
 80028be:	2340      	movs	r3, #64	; 0x40
 80028c0:	616b      	str	r3, [r5, #20]
 80028c2:	2300      	movs	r3, #0
 80028c4:	9309      	str	r3, [sp, #36]	; 0x24
 80028c6:	2320      	movs	r3, #32
 80028c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80028cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80028d0:	2330      	movs	r3, #48	; 0x30
 80028d2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8002a7c <_svfiprintf_r+0x1ec>
 80028d6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80028da:	f04f 0901 	mov.w	r9, #1
 80028de:	4623      	mov	r3, r4
 80028e0:	469a      	mov	sl, r3
 80028e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80028e6:	b10a      	cbz	r2, 80028ec <_svfiprintf_r+0x5c>
 80028e8:	2a25      	cmp	r2, #37	; 0x25
 80028ea:	d1f9      	bne.n	80028e0 <_svfiprintf_r+0x50>
 80028ec:	ebba 0b04 	subs.w	fp, sl, r4
 80028f0:	d00b      	beq.n	800290a <_svfiprintf_r+0x7a>
 80028f2:	465b      	mov	r3, fp
 80028f4:	4622      	mov	r2, r4
 80028f6:	4629      	mov	r1, r5
 80028f8:	4638      	mov	r0, r7
 80028fa:	f7ff ff6d 	bl	80027d8 <__ssputs_r>
 80028fe:	3001      	adds	r0, #1
 8002900:	f000 80aa 	beq.w	8002a58 <_svfiprintf_r+0x1c8>
 8002904:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002906:	445a      	add	r2, fp
 8002908:	9209      	str	r2, [sp, #36]	; 0x24
 800290a:	f89a 3000 	ldrb.w	r3, [sl]
 800290e:	2b00      	cmp	r3, #0
 8002910:	f000 80a2 	beq.w	8002a58 <_svfiprintf_r+0x1c8>
 8002914:	2300      	movs	r3, #0
 8002916:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800291a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800291e:	f10a 0a01 	add.w	sl, sl, #1
 8002922:	9304      	str	r3, [sp, #16]
 8002924:	9307      	str	r3, [sp, #28]
 8002926:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800292a:	931a      	str	r3, [sp, #104]	; 0x68
 800292c:	4654      	mov	r4, sl
 800292e:	2205      	movs	r2, #5
 8002930:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002934:	4851      	ldr	r0, [pc, #324]	; (8002a7c <_svfiprintf_r+0x1ec>)
 8002936:	f7fd fc63 	bl	8000200 <memchr>
 800293a:	9a04      	ldr	r2, [sp, #16]
 800293c:	b9d8      	cbnz	r0, 8002976 <_svfiprintf_r+0xe6>
 800293e:	06d0      	lsls	r0, r2, #27
 8002940:	bf44      	itt	mi
 8002942:	2320      	movmi	r3, #32
 8002944:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002948:	0711      	lsls	r1, r2, #28
 800294a:	bf44      	itt	mi
 800294c:	232b      	movmi	r3, #43	; 0x2b
 800294e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002952:	f89a 3000 	ldrb.w	r3, [sl]
 8002956:	2b2a      	cmp	r3, #42	; 0x2a
 8002958:	d015      	beq.n	8002986 <_svfiprintf_r+0xf6>
 800295a:	9a07      	ldr	r2, [sp, #28]
 800295c:	4654      	mov	r4, sl
 800295e:	2000      	movs	r0, #0
 8002960:	f04f 0c0a 	mov.w	ip, #10
 8002964:	4621      	mov	r1, r4
 8002966:	f811 3b01 	ldrb.w	r3, [r1], #1
 800296a:	3b30      	subs	r3, #48	; 0x30
 800296c:	2b09      	cmp	r3, #9
 800296e:	d94e      	bls.n	8002a0e <_svfiprintf_r+0x17e>
 8002970:	b1b0      	cbz	r0, 80029a0 <_svfiprintf_r+0x110>
 8002972:	9207      	str	r2, [sp, #28]
 8002974:	e014      	b.n	80029a0 <_svfiprintf_r+0x110>
 8002976:	eba0 0308 	sub.w	r3, r0, r8
 800297a:	fa09 f303 	lsl.w	r3, r9, r3
 800297e:	4313      	orrs	r3, r2
 8002980:	9304      	str	r3, [sp, #16]
 8002982:	46a2      	mov	sl, r4
 8002984:	e7d2      	b.n	800292c <_svfiprintf_r+0x9c>
 8002986:	9b03      	ldr	r3, [sp, #12]
 8002988:	1d19      	adds	r1, r3, #4
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	9103      	str	r1, [sp, #12]
 800298e:	2b00      	cmp	r3, #0
 8002990:	bfbb      	ittet	lt
 8002992:	425b      	neglt	r3, r3
 8002994:	f042 0202 	orrlt.w	r2, r2, #2
 8002998:	9307      	strge	r3, [sp, #28]
 800299a:	9307      	strlt	r3, [sp, #28]
 800299c:	bfb8      	it	lt
 800299e:	9204      	strlt	r2, [sp, #16]
 80029a0:	7823      	ldrb	r3, [r4, #0]
 80029a2:	2b2e      	cmp	r3, #46	; 0x2e
 80029a4:	d10c      	bne.n	80029c0 <_svfiprintf_r+0x130>
 80029a6:	7863      	ldrb	r3, [r4, #1]
 80029a8:	2b2a      	cmp	r3, #42	; 0x2a
 80029aa:	d135      	bne.n	8002a18 <_svfiprintf_r+0x188>
 80029ac:	9b03      	ldr	r3, [sp, #12]
 80029ae:	1d1a      	adds	r2, r3, #4
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	9203      	str	r2, [sp, #12]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	bfb8      	it	lt
 80029b8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80029bc:	3402      	adds	r4, #2
 80029be:	9305      	str	r3, [sp, #20]
 80029c0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002a8c <_svfiprintf_r+0x1fc>
 80029c4:	7821      	ldrb	r1, [r4, #0]
 80029c6:	2203      	movs	r2, #3
 80029c8:	4650      	mov	r0, sl
 80029ca:	f7fd fc19 	bl	8000200 <memchr>
 80029ce:	b140      	cbz	r0, 80029e2 <_svfiprintf_r+0x152>
 80029d0:	2340      	movs	r3, #64	; 0x40
 80029d2:	eba0 000a 	sub.w	r0, r0, sl
 80029d6:	fa03 f000 	lsl.w	r0, r3, r0
 80029da:	9b04      	ldr	r3, [sp, #16]
 80029dc:	4303      	orrs	r3, r0
 80029de:	3401      	adds	r4, #1
 80029e0:	9304      	str	r3, [sp, #16]
 80029e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80029e6:	4826      	ldr	r0, [pc, #152]	; (8002a80 <_svfiprintf_r+0x1f0>)
 80029e8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80029ec:	2206      	movs	r2, #6
 80029ee:	f7fd fc07 	bl	8000200 <memchr>
 80029f2:	2800      	cmp	r0, #0
 80029f4:	d038      	beq.n	8002a68 <_svfiprintf_r+0x1d8>
 80029f6:	4b23      	ldr	r3, [pc, #140]	; (8002a84 <_svfiprintf_r+0x1f4>)
 80029f8:	bb1b      	cbnz	r3, 8002a42 <_svfiprintf_r+0x1b2>
 80029fa:	9b03      	ldr	r3, [sp, #12]
 80029fc:	3307      	adds	r3, #7
 80029fe:	f023 0307 	bic.w	r3, r3, #7
 8002a02:	3308      	adds	r3, #8
 8002a04:	9303      	str	r3, [sp, #12]
 8002a06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002a08:	4433      	add	r3, r6
 8002a0a:	9309      	str	r3, [sp, #36]	; 0x24
 8002a0c:	e767      	b.n	80028de <_svfiprintf_r+0x4e>
 8002a0e:	fb0c 3202 	mla	r2, ip, r2, r3
 8002a12:	460c      	mov	r4, r1
 8002a14:	2001      	movs	r0, #1
 8002a16:	e7a5      	b.n	8002964 <_svfiprintf_r+0xd4>
 8002a18:	2300      	movs	r3, #0
 8002a1a:	3401      	adds	r4, #1
 8002a1c:	9305      	str	r3, [sp, #20]
 8002a1e:	4619      	mov	r1, r3
 8002a20:	f04f 0c0a 	mov.w	ip, #10
 8002a24:	4620      	mov	r0, r4
 8002a26:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002a2a:	3a30      	subs	r2, #48	; 0x30
 8002a2c:	2a09      	cmp	r2, #9
 8002a2e:	d903      	bls.n	8002a38 <_svfiprintf_r+0x1a8>
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d0c5      	beq.n	80029c0 <_svfiprintf_r+0x130>
 8002a34:	9105      	str	r1, [sp, #20]
 8002a36:	e7c3      	b.n	80029c0 <_svfiprintf_r+0x130>
 8002a38:	fb0c 2101 	mla	r1, ip, r1, r2
 8002a3c:	4604      	mov	r4, r0
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e7f0      	b.n	8002a24 <_svfiprintf_r+0x194>
 8002a42:	ab03      	add	r3, sp, #12
 8002a44:	9300      	str	r3, [sp, #0]
 8002a46:	462a      	mov	r2, r5
 8002a48:	4b0f      	ldr	r3, [pc, #60]	; (8002a88 <_svfiprintf_r+0x1f8>)
 8002a4a:	a904      	add	r1, sp, #16
 8002a4c:	4638      	mov	r0, r7
 8002a4e:	f3af 8000 	nop.w
 8002a52:	1c42      	adds	r2, r0, #1
 8002a54:	4606      	mov	r6, r0
 8002a56:	d1d6      	bne.n	8002a06 <_svfiprintf_r+0x176>
 8002a58:	89ab      	ldrh	r3, [r5, #12]
 8002a5a:	065b      	lsls	r3, r3, #25
 8002a5c:	f53f af2c 	bmi.w	80028b8 <_svfiprintf_r+0x28>
 8002a60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002a62:	b01d      	add	sp, #116	; 0x74
 8002a64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a68:	ab03      	add	r3, sp, #12
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	462a      	mov	r2, r5
 8002a6e:	4b06      	ldr	r3, [pc, #24]	; (8002a88 <_svfiprintf_r+0x1f8>)
 8002a70:	a904      	add	r1, sp, #16
 8002a72:	4638      	mov	r0, r7
 8002a74:	f000 f87a 	bl	8002b6c <_printf_i>
 8002a78:	e7eb      	b.n	8002a52 <_svfiprintf_r+0x1c2>
 8002a7a:	bf00      	nop
 8002a7c:	08002f74 	.word	0x08002f74
 8002a80:	08002f7e 	.word	0x08002f7e
 8002a84:	00000000 	.word	0x00000000
 8002a88:	080027d9 	.word	0x080027d9
 8002a8c:	08002f7a 	.word	0x08002f7a

08002a90 <_printf_common>:
 8002a90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a94:	4616      	mov	r6, r2
 8002a96:	4699      	mov	r9, r3
 8002a98:	688a      	ldr	r2, [r1, #8]
 8002a9a:	690b      	ldr	r3, [r1, #16]
 8002a9c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	bfb8      	it	lt
 8002aa4:	4613      	movlt	r3, r2
 8002aa6:	6033      	str	r3, [r6, #0]
 8002aa8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002aac:	4607      	mov	r7, r0
 8002aae:	460c      	mov	r4, r1
 8002ab0:	b10a      	cbz	r2, 8002ab6 <_printf_common+0x26>
 8002ab2:	3301      	adds	r3, #1
 8002ab4:	6033      	str	r3, [r6, #0]
 8002ab6:	6823      	ldr	r3, [r4, #0]
 8002ab8:	0699      	lsls	r1, r3, #26
 8002aba:	bf42      	ittt	mi
 8002abc:	6833      	ldrmi	r3, [r6, #0]
 8002abe:	3302      	addmi	r3, #2
 8002ac0:	6033      	strmi	r3, [r6, #0]
 8002ac2:	6825      	ldr	r5, [r4, #0]
 8002ac4:	f015 0506 	ands.w	r5, r5, #6
 8002ac8:	d106      	bne.n	8002ad8 <_printf_common+0x48>
 8002aca:	f104 0a19 	add.w	sl, r4, #25
 8002ace:	68e3      	ldr	r3, [r4, #12]
 8002ad0:	6832      	ldr	r2, [r6, #0]
 8002ad2:	1a9b      	subs	r3, r3, r2
 8002ad4:	42ab      	cmp	r3, r5
 8002ad6:	dc26      	bgt.n	8002b26 <_printf_common+0x96>
 8002ad8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002adc:	1e13      	subs	r3, r2, #0
 8002ade:	6822      	ldr	r2, [r4, #0]
 8002ae0:	bf18      	it	ne
 8002ae2:	2301      	movne	r3, #1
 8002ae4:	0692      	lsls	r2, r2, #26
 8002ae6:	d42b      	bmi.n	8002b40 <_printf_common+0xb0>
 8002ae8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002aec:	4649      	mov	r1, r9
 8002aee:	4638      	mov	r0, r7
 8002af0:	47c0      	blx	r8
 8002af2:	3001      	adds	r0, #1
 8002af4:	d01e      	beq.n	8002b34 <_printf_common+0xa4>
 8002af6:	6823      	ldr	r3, [r4, #0]
 8002af8:	68e5      	ldr	r5, [r4, #12]
 8002afa:	6832      	ldr	r2, [r6, #0]
 8002afc:	f003 0306 	and.w	r3, r3, #6
 8002b00:	2b04      	cmp	r3, #4
 8002b02:	bf08      	it	eq
 8002b04:	1aad      	subeq	r5, r5, r2
 8002b06:	68a3      	ldr	r3, [r4, #8]
 8002b08:	6922      	ldr	r2, [r4, #16]
 8002b0a:	bf0c      	ite	eq
 8002b0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002b10:	2500      	movne	r5, #0
 8002b12:	4293      	cmp	r3, r2
 8002b14:	bfc4      	itt	gt
 8002b16:	1a9b      	subgt	r3, r3, r2
 8002b18:	18ed      	addgt	r5, r5, r3
 8002b1a:	2600      	movs	r6, #0
 8002b1c:	341a      	adds	r4, #26
 8002b1e:	42b5      	cmp	r5, r6
 8002b20:	d11a      	bne.n	8002b58 <_printf_common+0xc8>
 8002b22:	2000      	movs	r0, #0
 8002b24:	e008      	b.n	8002b38 <_printf_common+0xa8>
 8002b26:	2301      	movs	r3, #1
 8002b28:	4652      	mov	r2, sl
 8002b2a:	4649      	mov	r1, r9
 8002b2c:	4638      	mov	r0, r7
 8002b2e:	47c0      	blx	r8
 8002b30:	3001      	adds	r0, #1
 8002b32:	d103      	bne.n	8002b3c <_printf_common+0xac>
 8002b34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002b38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b3c:	3501      	adds	r5, #1
 8002b3e:	e7c6      	b.n	8002ace <_printf_common+0x3e>
 8002b40:	18e1      	adds	r1, r4, r3
 8002b42:	1c5a      	adds	r2, r3, #1
 8002b44:	2030      	movs	r0, #48	; 0x30
 8002b46:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002b4a:	4422      	add	r2, r4
 8002b4c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002b50:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002b54:	3302      	adds	r3, #2
 8002b56:	e7c7      	b.n	8002ae8 <_printf_common+0x58>
 8002b58:	2301      	movs	r3, #1
 8002b5a:	4622      	mov	r2, r4
 8002b5c:	4649      	mov	r1, r9
 8002b5e:	4638      	mov	r0, r7
 8002b60:	47c0      	blx	r8
 8002b62:	3001      	adds	r0, #1
 8002b64:	d0e6      	beq.n	8002b34 <_printf_common+0xa4>
 8002b66:	3601      	adds	r6, #1
 8002b68:	e7d9      	b.n	8002b1e <_printf_common+0x8e>
	...

08002b6c <_printf_i>:
 8002b6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002b70:	460c      	mov	r4, r1
 8002b72:	4691      	mov	r9, r2
 8002b74:	7e27      	ldrb	r7, [r4, #24]
 8002b76:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002b78:	2f78      	cmp	r7, #120	; 0x78
 8002b7a:	4680      	mov	r8, r0
 8002b7c:	469a      	mov	sl, r3
 8002b7e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002b82:	d807      	bhi.n	8002b94 <_printf_i+0x28>
 8002b84:	2f62      	cmp	r7, #98	; 0x62
 8002b86:	d80a      	bhi.n	8002b9e <_printf_i+0x32>
 8002b88:	2f00      	cmp	r7, #0
 8002b8a:	f000 80d8 	beq.w	8002d3e <_printf_i+0x1d2>
 8002b8e:	2f58      	cmp	r7, #88	; 0x58
 8002b90:	f000 80a3 	beq.w	8002cda <_printf_i+0x16e>
 8002b94:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002b98:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002b9c:	e03a      	b.n	8002c14 <_printf_i+0xa8>
 8002b9e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002ba2:	2b15      	cmp	r3, #21
 8002ba4:	d8f6      	bhi.n	8002b94 <_printf_i+0x28>
 8002ba6:	a001      	add	r0, pc, #4	; (adr r0, 8002bac <_printf_i+0x40>)
 8002ba8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002bac:	08002c05 	.word	0x08002c05
 8002bb0:	08002c19 	.word	0x08002c19
 8002bb4:	08002b95 	.word	0x08002b95
 8002bb8:	08002b95 	.word	0x08002b95
 8002bbc:	08002b95 	.word	0x08002b95
 8002bc0:	08002b95 	.word	0x08002b95
 8002bc4:	08002c19 	.word	0x08002c19
 8002bc8:	08002b95 	.word	0x08002b95
 8002bcc:	08002b95 	.word	0x08002b95
 8002bd0:	08002b95 	.word	0x08002b95
 8002bd4:	08002b95 	.word	0x08002b95
 8002bd8:	08002d25 	.word	0x08002d25
 8002bdc:	08002c49 	.word	0x08002c49
 8002be0:	08002d07 	.word	0x08002d07
 8002be4:	08002b95 	.word	0x08002b95
 8002be8:	08002b95 	.word	0x08002b95
 8002bec:	08002d47 	.word	0x08002d47
 8002bf0:	08002b95 	.word	0x08002b95
 8002bf4:	08002c49 	.word	0x08002c49
 8002bf8:	08002b95 	.word	0x08002b95
 8002bfc:	08002b95 	.word	0x08002b95
 8002c00:	08002d0f 	.word	0x08002d0f
 8002c04:	680b      	ldr	r3, [r1, #0]
 8002c06:	1d1a      	adds	r2, r3, #4
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	600a      	str	r2, [r1, #0]
 8002c0c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002c10:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002c14:	2301      	movs	r3, #1
 8002c16:	e0a3      	b.n	8002d60 <_printf_i+0x1f4>
 8002c18:	6825      	ldr	r5, [r4, #0]
 8002c1a:	6808      	ldr	r0, [r1, #0]
 8002c1c:	062e      	lsls	r6, r5, #24
 8002c1e:	f100 0304 	add.w	r3, r0, #4
 8002c22:	d50a      	bpl.n	8002c3a <_printf_i+0xce>
 8002c24:	6805      	ldr	r5, [r0, #0]
 8002c26:	600b      	str	r3, [r1, #0]
 8002c28:	2d00      	cmp	r5, #0
 8002c2a:	da03      	bge.n	8002c34 <_printf_i+0xc8>
 8002c2c:	232d      	movs	r3, #45	; 0x2d
 8002c2e:	426d      	negs	r5, r5
 8002c30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c34:	485e      	ldr	r0, [pc, #376]	; (8002db0 <_printf_i+0x244>)
 8002c36:	230a      	movs	r3, #10
 8002c38:	e019      	b.n	8002c6e <_printf_i+0x102>
 8002c3a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002c3e:	6805      	ldr	r5, [r0, #0]
 8002c40:	600b      	str	r3, [r1, #0]
 8002c42:	bf18      	it	ne
 8002c44:	b22d      	sxthne	r5, r5
 8002c46:	e7ef      	b.n	8002c28 <_printf_i+0xbc>
 8002c48:	680b      	ldr	r3, [r1, #0]
 8002c4a:	6825      	ldr	r5, [r4, #0]
 8002c4c:	1d18      	adds	r0, r3, #4
 8002c4e:	6008      	str	r0, [r1, #0]
 8002c50:	0628      	lsls	r0, r5, #24
 8002c52:	d501      	bpl.n	8002c58 <_printf_i+0xec>
 8002c54:	681d      	ldr	r5, [r3, #0]
 8002c56:	e002      	b.n	8002c5e <_printf_i+0xf2>
 8002c58:	0669      	lsls	r1, r5, #25
 8002c5a:	d5fb      	bpl.n	8002c54 <_printf_i+0xe8>
 8002c5c:	881d      	ldrh	r5, [r3, #0]
 8002c5e:	4854      	ldr	r0, [pc, #336]	; (8002db0 <_printf_i+0x244>)
 8002c60:	2f6f      	cmp	r7, #111	; 0x6f
 8002c62:	bf0c      	ite	eq
 8002c64:	2308      	moveq	r3, #8
 8002c66:	230a      	movne	r3, #10
 8002c68:	2100      	movs	r1, #0
 8002c6a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002c6e:	6866      	ldr	r6, [r4, #4]
 8002c70:	60a6      	str	r6, [r4, #8]
 8002c72:	2e00      	cmp	r6, #0
 8002c74:	bfa2      	ittt	ge
 8002c76:	6821      	ldrge	r1, [r4, #0]
 8002c78:	f021 0104 	bicge.w	r1, r1, #4
 8002c7c:	6021      	strge	r1, [r4, #0]
 8002c7e:	b90d      	cbnz	r5, 8002c84 <_printf_i+0x118>
 8002c80:	2e00      	cmp	r6, #0
 8002c82:	d04d      	beq.n	8002d20 <_printf_i+0x1b4>
 8002c84:	4616      	mov	r6, r2
 8002c86:	fbb5 f1f3 	udiv	r1, r5, r3
 8002c8a:	fb03 5711 	mls	r7, r3, r1, r5
 8002c8e:	5dc7      	ldrb	r7, [r0, r7]
 8002c90:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002c94:	462f      	mov	r7, r5
 8002c96:	42bb      	cmp	r3, r7
 8002c98:	460d      	mov	r5, r1
 8002c9a:	d9f4      	bls.n	8002c86 <_printf_i+0x11a>
 8002c9c:	2b08      	cmp	r3, #8
 8002c9e:	d10b      	bne.n	8002cb8 <_printf_i+0x14c>
 8002ca0:	6823      	ldr	r3, [r4, #0]
 8002ca2:	07df      	lsls	r7, r3, #31
 8002ca4:	d508      	bpl.n	8002cb8 <_printf_i+0x14c>
 8002ca6:	6923      	ldr	r3, [r4, #16]
 8002ca8:	6861      	ldr	r1, [r4, #4]
 8002caa:	4299      	cmp	r1, r3
 8002cac:	bfde      	ittt	le
 8002cae:	2330      	movle	r3, #48	; 0x30
 8002cb0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002cb4:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8002cb8:	1b92      	subs	r2, r2, r6
 8002cba:	6122      	str	r2, [r4, #16]
 8002cbc:	f8cd a000 	str.w	sl, [sp]
 8002cc0:	464b      	mov	r3, r9
 8002cc2:	aa03      	add	r2, sp, #12
 8002cc4:	4621      	mov	r1, r4
 8002cc6:	4640      	mov	r0, r8
 8002cc8:	f7ff fee2 	bl	8002a90 <_printf_common>
 8002ccc:	3001      	adds	r0, #1
 8002cce:	d14c      	bne.n	8002d6a <_printf_i+0x1fe>
 8002cd0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002cd4:	b004      	add	sp, #16
 8002cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cda:	4835      	ldr	r0, [pc, #212]	; (8002db0 <_printf_i+0x244>)
 8002cdc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002ce0:	6823      	ldr	r3, [r4, #0]
 8002ce2:	680e      	ldr	r6, [r1, #0]
 8002ce4:	061f      	lsls	r7, r3, #24
 8002ce6:	f856 5b04 	ldr.w	r5, [r6], #4
 8002cea:	600e      	str	r6, [r1, #0]
 8002cec:	d514      	bpl.n	8002d18 <_printf_i+0x1ac>
 8002cee:	07d9      	lsls	r1, r3, #31
 8002cf0:	bf44      	itt	mi
 8002cf2:	f043 0320 	orrmi.w	r3, r3, #32
 8002cf6:	6023      	strmi	r3, [r4, #0]
 8002cf8:	b91d      	cbnz	r5, 8002d02 <_printf_i+0x196>
 8002cfa:	6823      	ldr	r3, [r4, #0]
 8002cfc:	f023 0320 	bic.w	r3, r3, #32
 8002d00:	6023      	str	r3, [r4, #0]
 8002d02:	2310      	movs	r3, #16
 8002d04:	e7b0      	b.n	8002c68 <_printf_i+0xfc>
 8002d06:	6823      	ldr	r3, [r4, #0]
 8002d08:	f043 0320 	orr.w	r3, r3, #32
 8002d0c:	6023      	str	r3, [r4, #0]
 8002d0e:	2378      	movs	r3, #120	; 0x78
 8002d10:	4828      	ldr	r0, [pc, #160]	; (8002db4 <_printf_i+0x248>)
 8002d12:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002d16:	e7e3      	b.n	8002ce0 <_printf_i+0x174>
 8002d18:	065e      	lsls	r6, r3, #25
 8002d1a:	bf48      	it	mi
 8002d1c:	b2ad      	uxthmi	r5, r5
 8002d1e:	e7e6      	b.n	8002cee <_printf_i+0x182>
 8002d20:	4616      	mov	r6, r2
 8002d22:	e7bb      	b.n	8002c9c <_printf_i+0x130>
 8002d24:	680b      	ldr	r3, [r1, #0]
 8002d26:	6826      	ldr	r6, [r4, #0]
 8002d28:	6960      	ldr	r0, [r4, #20]
 8002d2a:	1d1d      	adds	r5, r3, #4
 8002d2c:	600d      	str	r5, [r1, #0]
 8002d2e:	0635      	lsls	r5, r6, #24
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	d501      	bpl.n	8002d38 <_printf_i+0x1cc>
 8002d34:	6018      	str	r0, [r3, #0]
 8002d36:	e002      	b.n	8002d3e <_printf_i+0x1d2>
 8002d38:	0671      	lsls	r1, r6, #25
 8002d3a:	d5fb      	bpl.n	8002d34 <_printf_i+0x1c8>
 8002d3c:	8018      	strh	r0, [r3, #0]
 8002d3e:	2300      	movs	r3, #0
 8002d40:	6123      	str	r3, [r4, #16]
 8002d42:	4616      	mov	r6, r2
 8002d44:	e7ba      	b.n	8002cbc <_printf_i+0x150>
 8002d46:	680b      	ldr	r3, [r1, #0]
 8002d48:	1d1a      	adds	r2, r3, #4
 8002d4a:	600a      	str	r2, [r1, #0]
 8002d4c:	681e      	ldr	r6, [r3, #0]
 8002d4e:	6862      	ldr	r2, [r4, #4]
 8002d50:	2100      	movs	r1, #0
 8002d52:	4630      	mov	r0, r6
 8002d54:	f7fd fa54 	bl	8000200 <memchr>
 8002d58:	b108      	cbz	r0, 8002d5e <_printf_i+0x1f2>
 8002d5a:	1b80      	subs	r0, r0, r6
 8002d5c:	6060      	str	r0, [r4, #4]
 8002d5e:	6863      	ldr	r3, [r4, #4]
 8002d60:	6123      	str	r3, [r4, #16]
 8002d62:	2300      	movs	r3, #0
 8002d64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002d68:	e7a8      	b.n	8002cbc <_printf_i+0x150>
 8002d6a:	6923      	ldr	r3, [r4, #16]
 8002d6c:	4632      	mov	r2, r6
 8002d6e:	4649      	mov	r1, r9
 8002d70:	4640      	mov	r0, r8
 8002d72:	47d0      	blx	sl
 8002d74:	3001      	adds	r0, #1
 8002d76:	d0ab      	beq.n	8002cd0 <_printf_i+0x164>
 8002d78:	6823      	ldr	r3, [r4, #0]
 8002d7a:	079b      	lsls	r3, r3, #30
 8002d7c:	d413      	bmi.n	8002da6 <_printf_i+0x23a>
 8002d7e:	68e0      	ldr	r0, [r4, #12]
 8002d80:	9b03      	ldr	r3, [sp, #12]
 8002d82:	4298      	cmp	r0, r3
 8002d84:	bfb8      	it	lt
 8002d86:	4618      	movlt	r0, r3
 8002d88:	e7a4      	b.n	8002cd4 <_printf_i+0x168>
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	4632      	mov	r2, r6
 8002d8e:	4649      	mov	r1, r9
 8002d90:	4640      	mov	r0, r8
 8002d92:	47d0      	blx	sl
 8002d94:	3001      	adds	r0, #1
 8002d96:	d09b      	beq.n	8002cd0 <_printf_i+0x164>
 8002d98:	3501      	adds	r5, #1
 8002d9a:	68e3      	ldr	r3, [r4, #12]
 8002d9c:	9903      	ldr	r1, [sp, #12]
 8002d9e:	1a5b      	subs	r3, r3, r1
 8002da0:	42ab      	cmp	r3, r5
 8002da2:	dcf2      	bgt.n	8002d8a <_printf_i+0x21e>
 8002da4:	e7eb      	b.n	8002d7e <_printf_i+0x212>
 8002da6:	2500      	movs	r5, #0
 8002da8:	f104 0619 	add.w	r6, r4, #25
 8002dac:	e7f5      	b.n	8002d9a <_printf_i+0x22e>
 8002dae:	bf00      	nop
 8002db0:	08002f85 	.word	0x08002f85
 8002db4:	08002f96 	.word	0x08002f96

08002db8 <__retarget_lock_acquire_recursive>:
 8002db8:	4770      	bx	lr

08002dba <__retarget_lock_release_recursive>:
 8002dba:	4770      	bx	lr

08002dbc <memmove>:
 8002dbc:	4288      	cmp	r0, r1
 8002dbe:	b510      	push	{r4, lr}
 8002dc0:	eb01 0402 	add.w	r4, r1, r2
 8002dc4:	d902      	bls.n	8002dcc <memmove+0x10>
 8002dc6:	4284      	cmp	r4, r0
 8002dc8:	4623      	mov	r3, r4
 8002dca:	d807      	bhi.n	8002ddc <memmove+0x20>
 8002dcc:	1e43      	subs	r3, r0, #1
 8002dce:	42a1      	cmp	r1, r4
 8002dd0:	d008      	beq.n	8002de4 <memmove+0x28>
 8002dd2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002dd6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002dda:	e7f8      	b.n	8002dce <memmove+0x12>
 8002ddc:	4402      	add	r2, r0
 8002dde:	4601      	mov	r1, r0
 8002de0:	428a      	cmp	r2, r1
 8002de2:	d100      	bne.n	8002de6 <memmove+0x2a>
 8002de4:	bd10      	pop	{r4, pc}
 8002de6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002dea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002dee:	e7f7      	b.n	8002de0 <memmove+0x24>

08002df0 <_realloc_r>:
 8002df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002df2:	4607      	mov	r7, r0
 8002df4:	4614      	mov	r4, r2
 8002df6:	460e      	mov	r6, r1
 8002df8:	b921      	cbnz	r1, 8002e04 <_realloc_r+0x14>
 8002dfa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002dfe:	4611      	mov	r1, r2
 8002e00:	f7ff bc54 	b.w	80026ac <_malloc_r>
 8002e04:	b922      	cbnz	r2, 8002e10 <_realloc_r+0x20>
 8002e06:	f7ff fc01 	bl	800260c <_free_r>
 8002e0a:	4625      	mov	r5, r4
 8002e0c:	4628      	mov	r0, r5
 8002e0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e10:	f000 f814 	bl	8002e3c <_malloc_usable_size_r>
 8002e14:	42a0      	cmp	r0, r4
 8002e16:	d20f      	bcs.n	8002e38 <_realloc_r+0x48>
 8002e18:	4621      	mov	r1, r4
 8002e1a:	4638      	mov	r0, r7
 8002e1c:	f7ff fc46 	bl	80026ac <_malloc_r>
 8002e20:	4605      	mov	r5, r0
 8002e22:	2800      	cmp	r0, #0
 8002e24:	d0f2      	beq.n	8002e0c <_realloc_r+0x1c>
 8002e26:	4631      	mov	r1, r6
 8002e28:	4622      	mov	r2, r4
 8002e2a:	f7ff fbe1 	bl	80025f0 <memcpy>
 8002e2e:	4631      	mov	r1, r6
 8002e30:	4638      	mov	r0, r7
 8002e32:	f7ff fbeb 	bl	800260c <_free_r>
 8002e36:	e7e9      	b.n	8002e0c <_realloc_r+0x1c>
 8002e38:	4635      	mov	r5, r6
 8002e3a:	e7e7      	b.n	8002e0c <_realloc_r+0x1c>

08002e3c <_malloc_usable_size_r>:
 8002e3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002e40:	1f18      	subs	r0, r3, #4
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	bfbc      	itt	lt
 8002e46:	580b      	ldrlt	r3, [r1, r0]
 8002e48:	18c0      	addlt	r0, r0, r3
 8002e4a:	4770      	bx	lr

08002e4c <_init>:
 8002e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e4e:	bf00      	nop
 8002e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e52:	bc08      	pop	{r3}
 8002e54:	469e      	mov	lr, r3
 8002e56:	4770      	bx	lr

08002e58 <_fini>:
 8002e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e5a:	bf00      	nop
 8002e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e5e:	bc08      	pop	{r3}
 8002e60:	469e      	mov	lr, r3
 8002e62:	4770      	bx	lr
