

================================================================
== Vivado HLS Report for 'keccak_squeezeblocks_2'
================================================================
* Date:           Tue Apr  4 23:21:12 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 us | 6.812 ns |   1.25 us  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      285|     1421| 2.850 ms | 14.210 ms |  285|  1421|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_KeccakF1600_StatePer_1_fu_143  |KeccakF1600_StatePer_1  |       50|       50| 0.500 ms | 0.500 ms |   50|   50|   none  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1         |      284|     1420|       284|          -|          -| 1 ~ 5 |    no    |
        | + Loop 1.1      |      231|      231|        11|          -|          -|     21|    no    |
        |  ++ Loop 1.1.1  |        8|        8|         1|          -|          -|      8|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     303|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        2|      -|    3110|   16883|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     131|    -|
|Register         |        -|      -|     114|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      0|    3224|   17317|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|       1|      12|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+------+-------+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +-----------------------------------+------------------------+---------+-------+------+-------+-----+
    |grp_KeccakF1600_StatePer_1_fu_143  |KeccakF1600_StatePer_1  |        2|      0|  3110|  16883|    0|
    +-----------------------------------+------------------------+---------+-------+------+-------+-----+
    |Total                              |                        |        2|      0|  3110|  16883|    0|
    +-----------------------------------+------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |add_ln478_fu_191_p2   |     +    |      0|  0|   17|          10|           8|
    |add_ln479_fu_197_p2   |     +    |      0|  0|   13|           4|           2|
    |add_ln48_2_fu_253_p2  |     +    |      0|  0|   15|           8|           8|
    |add_ln48_fu_262_p2    |     +    |      0|  0|   17|          10|          10|
    |i_30_fu_217_p2        |     +    |      0|  0|   13|           4|           1|
    |i_fu_180_p2           |     +    |      0|  0|   15|           5|           1|
    |icmp_ln474_fu_151_p2  |   icmp   |      0|  0|    9|           4|           1|
    |icmp_ln476_fu_174_p2  |   icmp   |      0|  0|   11|           5|           5|
    |icmp_ln47_fu_211_p2   |   icmp   |      0|  0|   11|           4|           5|
    |lshr_ln48_fu_239_p2   |   lshr   |      0|  0|  182|          64|          64|
    +----------------------+----------+-------+---+-----+------------+------------+
    |Total                 |          |      0|  0|  303|         118|         105|
    +----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |i_0_i_reg_132            |   9|          2|    4|          8|
    |i_0_reg_120              |   9|          2|    5|         10|
    |nblocks_assign_1_reg_98  |   9|          2|    4|          8|
    |p_0_rec_reg_108          |   9|          2|   10|         20|
    |s_address0               |  15|          3|    5|         15|
    |s_ce0                    |  15|          3|    1|          3|
    |s_ce1                    |   9|          2|    1|          2|
    |s_we0                    |   9|          2|    1|          2|
    |s_we1                    |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 131|         27|   33|         77|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |add_ln48_1_reg_285                              |  10|   0|   10|          0|
    |ap_CS_fsm                                       |   6|   0|    6|          0|
    |grp_KeccakF1600_StatePer_1_fu_143_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i_reg_132                                   |   4|   0|    4|          0|
    |i_0_reg_120                                     |   5|   0|    5|          0|
    |i_reg_293                                       |   5|   0|    5|          0|
    |nblocks_assign_1_reg_98                         |   4|   0|    4|          0|
    |p_0_rec_reg_108                                 |  10|   0|   10|          0|
    |s_load_reg_318                                  |  64|   0|   64|          0|
    |shl_ln_reg_313                                  |   5|   0|    8|          3|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 114|   0|  117|          3|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | keccak_squeezeblocks.2 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | keccak_squeezeblocks.2 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | keccak_squeezeblocks.2 | return value |
|ap_done         | out |    1| ap_ctrl_hs | keccak_squeezeblocks.2 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | keccak_squeezeblocks.2 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | keccak_squeezeblocks.2 | return value |
|out_r_address0  | out |   10|  ap_memory |          out_r         |     array    |
|out_r_ce0       | out |    1|  ap_memory |          out_r         |     array    |
|out_r_we0       | out |    1|  ap_memory |          out_r         |     array    |
|out_r_d0        | out |    8|  ap_memory |          out_r         |     array    |
|out_offset      |  in |    2|   ap_none  |       out_offset       |    scalar    |
|nblocks         |  in |    4|   ap_none  |         nblocks        |    scalar    |
|s_address0      | out |    5|  ap_memory |            s           |     array    |
|s_ce0           | out |    1|  ap_memory |            s           |     array    |
|s_we0           | out |    1|  ap_memory |            s           |     array    |
|s_d0            | out |   64|  ap_memory |            s           |     array    |
|s_q0            |  in |   64|  ap_memory |            s           |     array    |
|s_address1      | out |    5|  ap_memory |            s           |     array    |
|s_ce1           | out |    1|  ap_memory |            s           |     array    |
|s_we1           | out |    1|  ap_memory |            s           |     array    |
|s_d1            | out |   64|  ap_memory |            s           |     array    |
|s_q1            |  in |   64|  ap_memory |            s           |     array    |
+----------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 
6 --> 6 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%nblocks_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %nblocks)" [fips202.c:467]   --->   Operation 7 'read' 'nblocks_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%out_offset_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %out_offset)" [fips202.c:467]   --->   Operation 8 'read' 'out_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.35ns)   --->   "br label %1" [fips202.c:474]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%nblocks_assign_1 = phi i4 [ %nblocks_read, %0 ], [ %add_ln479, %6 ]" [fips202.c:467]   --->   Operation 10 'phi' 'nblocks_assign_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_rec = phi i10 [ 0, %0 ], [ %add_ln478, %6 ]" [fips202.c:478]   --->   Operation 11 'phi' 'p_0_rec' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.21ns)   --->   "%icmp_ln474 = icmp eq i4 %nblocks_assign_1, 0" [fips202.c:474]   --->   Operation 12 'icmp' 'icmp_ln474' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 5, i64 0)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln474, label %7, label %2" [fips202.c:474]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %s)" [fips202.c:475]   --->   Operation 15 'call' <Predicate = (!icmp_ln474)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [fips202.c:481]   --->   Operation 16 'ret' <Predicate = (icmp_ln474)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 17 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %s)" [fips202.c:475]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %p_0_rec, i32 2, i32 9)" [fips202.c:48->fips202.c:477]   --->   Operation 18 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%add_ln48_1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp, i2 %out_offset_read)" [fips202.c:48->fips202.c:477]   --->   Operation 19 'bitconcatenate' 'add_ln48_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.35ns)   --->   "br label %store64.1.exit" [fips202.c:476]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %2 ], [ %i, %store64.1.exit.loopexit ]"   --->   Operation 21 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21, i64 21, i64 21)"   --->   Operation 22 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (1.21ns)   --->   "%icmp_ln476 = icmp eq i5 %i_0, -11" [fips202.c:476]   --->   Operation 23 'icmp' 'icmp_ln476' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 24 [1/1] (1.54ns)   --->   "%i = add i5 %i_0, 1" [fips202.c:476]   --->   Operation 24 'add' 'i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln476, label %6, label %3" [fips202.c:476]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln477 = zext i5 %i_0 to i64" [fips202.c:477]   --->   Operation 26 'zext' 'zext_ln477' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln477" [fips202.c:477]   --->   Operation 27 'getelementptr' 's_addr' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_4 : Operation 28 [2/2] (2.77ns)   --->   "%s_load = load i64* %s_addr, align 8" [fips202.c:477]   --->   Operation 28 'load' 's_load' <Predicate = (!icmp_ln476)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 29 [1/1] (1.74ns)   --->   "%add_ln478 = add i10 %p_0_rec, 168" [fips202.c:478]   --->   Operation 29 'add' 'add_ln478' <Predicate = (icmp_ln476)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (1.49ns)   --->   "%add_ln479 = add i4 %nblocks_assign_1, -1" [fips202.c:479]   --->   Operation 30 'add' 'add_ln479' <Predicate = (icmp_ln476)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br label %1" [fips202.c:480]   --->   Operation 31 'br' <Predicate = (icmp_ln476)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0, i3 0)" [fips202.c:477]   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/2] (2.77ns)   --->   "%s_load = load i64* %s_addr, align 8" [fips202.c:477]   --->   Operation 33 'load' 's_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 34 [1/1] (1.35ns)   --->   "br label %4" [fips202.c:47->fips202.c:477]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.35>

State 6 <SV = 5> <Delay = 6.24>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ 0, %3 ], [ %i_30, %5 ]"   --->   Operation 35 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (1.21ns)   --->   "%icmp_ln47 = icmp eq i4 %i_0_i, -8" [fips202.c:47->fips202.c:477]   --->   Operation 36 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 37 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (1.49ns)   --->   "%i_30 = add i4 %i_0_i, 1" [fips202.c:47->fips202.c:477]   --->   Operation 38 'add' 'i_30' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %store64.1.exit.loopexit, label %5" [fips202.c:47->fips202.c:477]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i4 %i_0_i to i3" [fips202.c:48->fips202.c:477]   --->   Operation 40 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln16 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln48, i3 0)" [fips202.c:48->fips202.c:477]   --->   Operation 41 'bitconcatenate' 'shl_ln16' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i6 %shl_ln16 to i64" [fips202.c:48->fips202.c:477]   --->   Operation 42 'zext' 'zext_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (3.47ns)   --->   "%lshr_ln48 = lshr i64 %s_load, %zext_ln48" [fips202.c:48->fips202.c:477]   --->   Operation 43 'lshr' 'lshr_ln48' <Predicate = (!icmp_ln47)> <Delay = 3.47> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = trunc i64 %lshr_ln48 to i8" [fips202.c:48->fips202.c:477]   --->   Operation 44 'trunc' 'trunc_ln48_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i4 %i_0_i to i8" [fips202.c:48->fips202.c:477]   --->   Operation 45 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (1.71ns)   --->   "%add_ln48_2 = add i8 %zext_ln48_1, %shl_ln" [fips202.c:48->fips202.c:477]   --->   Operation 46 'add' 'add_ln48_2' <Predicate = (!icmp_ln47)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i8 %add_ln48_2 to i10" [fips202.c:48->fips202.c:477]   --->   Operation 47 'zext' 'zext_ln48_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (1.74ns)   --->   "%add_ln48 = add i10 %add_ln48_1, %zext_ln48_2" [fips202.c:48->fips202.c:477]   --->   Operation 48 'add' 'add_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln48_3 = zext i10 %add_ln48 to i64" [fips202.c:48->fips202.c:477]   --->   Operation 49 'zext' 'zext_ln48_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [842 x i8]* %out_r, i64 0, i64 %zext_ln48_3" [fips202.c:48->fips202.c:477]   --->   Operation 50 'getelementptr' 'out_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (2.77ns)   --->   "store i8 %trunc_ln48_1, i8* %out_addr, align 1" [fips202.c:48->fips202.c:477]   --->   Operation 51 'store' <Predicate = (!icmp_ln47)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "br label %4" [fips202.c:47->fips202.c:477]   --->   Operation 52 'br' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "br label %store64.1.exit"   --->   Operation 53 'br' <Predicate = (icmp_ln47)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nblocks]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ KeccakF_RoundConstan]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nblocks_read     (read             ) [ 0111111]
out_offset_read  (read             ) [ 0011111]
br_ln474         (br               ) [ 0111111]
nblocks_assign_1 (phi              ) [ 0011111]
p_0_rec          (phi              ) [ 0011111]
icmp_ln474       (icmp             ) [ 0011111]
empty            (speclooptripcount) [ 0000000]
br_ln474         (br               ) [ 0000000]
ret_ln481        (ret              ) [ 0000000]
call_ln475       (call             ) [ 0000000]
tmp              (partselect       ) [ 0000000]
add_ln48_1       (bitconcatenate   ) [ 0000111]
br_ln476         (br               ) [ 0011111]
i_0              (phi              ) [ 0000110]
empty_57         (speclooptripcount) [ 0000000]
icmp_ln476       (icmp             ) [ 0011111]
i                (add              ) [ 0011111]
br_ln476         (br               ) [ 0000000]
zext_ln477       (zext             ) [ 0000000]
s_addr           (getelementptr    ) [ 0000010]
add_ln478        (add              ) [ 0111111]
add_ln479        (add              ) [ 0111111]
br_ln480         (br               ) [ 0111111]
shl_ln           (bitconcatenate   ) [ 0000001]
s_load           (load             ) [ 0000001]
br_ln47          (br               ) [ 0011111]
i_0_i            (phi              ) [ 0000001]
icmp_ln47        (icmp             ) [ 0011111]
empty_58         (speclooptripcount) [ 0000000]
i_30             (add              ) [ 0011111]
br_ln47          (br               ) [ 0000000]
trunc_ln48       (trunc            ) [ 0000000]
shl_ln16         (bitconcatenate   ) [ 0000000]
zext_ln48        (zext             ) [ 0000000]
lshr_ln48        (lshr             ) [ 0000000]
trunc_ln48_1     (trunc            ) [ 0000000]
zext_ln48_1      (zext             ) [ 0000000]
add_ln48_2       (add              ) [ 0000000]
zext_ln48_2      (zext             ) [ 0000000]
add_ln48         (add              ) [ 0000000]
zext_ln48_3      (zext             ) [ 0000000]
out_addr         (getelementptr    ) [ 0000000]
store_ln48       (store            ) [ 0000000]
br_ln47          (br               ) [ 0011111]
br_ln0           (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="nblocks">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nblocks"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="KeccakF_RoundConstan">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstan"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePer.1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="nblocks_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="4" slack="0"/>
<pin id="62" dir="0" index="1" bw="4" slack="0"/>
<pin id="63" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nblocks_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="out_offset_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="2" slack="0"/>
<pin id="68" dir="0" index="1" bw="2" slack="0"/>
<pin id="69" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_offset_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="s_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="5" slack="0"/>
<pin id="76" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/4 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="5" slack="0"/>
<pin id="81" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="out_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="10" slack="0"/>
<pin id="89" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/6 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln48_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/6 "/>
</bind>
</comp>

<comp id="98" class="1005" name="nblocks_assign_1_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="2"/>
<pin id="100" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="nblocks_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="nblocks_assign_1_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="4" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nblocks_assign_1/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="p_0_rec_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="1"/>
<pin id="110" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_0_rec_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="10" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_rec/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="i_0_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="1"/>
<pin id="122" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_0_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="132" class="1005" name="i_0_i_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="1"/>
<pin id="134" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_0_i_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_KeccakF1600_StatePer_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="0" index="2" bw="64" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln475/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln474_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="4" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln474/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="10" slack="1"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="0" index="3" bw="5" slack="0"/>
<pin id="162" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln48_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="0"/>
<pin id="170" dir="0" index="2" bw="2" slack="2"/>
<pin id="171" dir="1" index="3" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln48_1/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln476_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="0" index="1" bw="5" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln476/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln477_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln477/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln478_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="2"/>
<pin id="193" dir="0" index="1" bw="9" slack="0"/>
<pin id="194" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln478/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln479_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="2"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln479/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="shl_ln_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="5" slack="1"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln47_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="4" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_30_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_30/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln48_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="shl_ln16_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="0" index="1" bw="3" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln16/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln48_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/6 "/>
</bind>
</comp>

<comp id="239" class="1004" name="lshr_ln48_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="1"/>
<pin id="241" dir="0" index="1" bw="6" slack="0"/>
<pin id="242" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln48/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln48_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_1/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln48_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln48_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="1"/>
<pin id="256" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_2/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln48_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_2/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln48_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="3"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln48_3_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_3/6 "/>
</bind>
</comp>

<comp id="272" class="1005" name="nblocks_read_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="1"/>
<pin id="274" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="nblocks_read "/>
</bind>
</comp>

<comp id="277" class="1005" name="out_offset_read_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="2" slack="2"/>
<pin id="279" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="out_offset_read "/>
</bind>
</comp>

<comp id="285" class="1005" name="add_ln48_1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="3"/>
<pin id="287" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="add_ln48_1 "/>
</bind>
</comp>

<comp id="293" class="1005" name="i_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="298" class="1005" name="s_addr_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="1"/>
<pin id="300" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr "/>
</bind>
</comp>

<comp id="303" class="1005" name="add_ln478_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="10" slack="1"/>
<pin id="305" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln478 "/>
</bind>
</comp>

<comp id="308" class="1005" name="add_ln479_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="1"/>
<pin id="310" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln479 "/>
</bind>
</comp>

<comp id="313" class="1005" name="shl_ln_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="1"/>
<pin id="315" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="318" class="1005" name="s_load_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_load "/>
</bind>
</comp>

<comp id="326" class="1005" name="i_30_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_30 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="24" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="107"><net_src comp="101" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="112" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="124" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="155"><net_src comp="101" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="108" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="157" pin="4"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="124" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="124" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="124" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="195"><net_src comp="108" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="98" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="120" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="50" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="136" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="52" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="136" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="56" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="136" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="58" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="50" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="238"><net_src comp="227" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="239" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="252"><net_src comp="136" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="262" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="275"><net_src comp="60" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="280"><net_src comp="66" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="288"><net_src comp="167" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="296"><net_src comp="180" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="301"><net_src comp="72" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="306"><net_src comp="191" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="311"><net_src comp="197" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="316"><net_src comp="203" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="321"><net_src comp="79" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="329"><net_src comp="217" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="136" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {6 }
	Port: s | {2 3 }
	Port: KeccakF_RoundConstan | {}
 - Input state : 
	Port: keccak_squeezeblocks.2 : out_offset | {1 }
	Port: keccak_squeezeblocks.2 : nblocks | {1 }
	Port: keccak_squeezeblocks.2 : s | {2 3 4 5 }
	Port: keccak_squeezeblocks.2 : KeccakF_RoundConstan | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln474 : 1
		br_ln474 : 2
	State 3
		add_ln48_1 : 1
	State 4
		icmp_ln476 : 1
		i : 1
		br_ln476 : 2
		zext_ln477 : 1
		s_addr : 2
		s_load : 3
	State 5
	State 6
		icmp_ln47 : 1
		i_30 : 1
		br_ln47 : 2
		trunc_ln48 : 1
		shl_ln16 : 2
		zext_ln48 : 3
		lshr_ln48 : 4
		trunc_ln48_1 : 5
		zext_ln48_1 : 1
		add_ln48_2 : 2
		zext_ln48_2 : 3
		add_ln48 : 4
		zext_ln48_3 : 5
		out_addr : 6
		store_ln48 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   call   | grp_KeccakF1600_StatePer_1_fu_143 | 11.5955 |   4945  |  16607  |
|----------|-----------------------------------|---------|---------|---------|
|   lshr   |          lshr_ln48_fu_239         |    0    |    0    |   182   |
|----------|-----------------------------------|---------|---------|---------|
|          |              i_fu_180             |    0    |    0    |    15   |
|          |          add_ln478_fu_191         |    0    |    0    |    17   |
|    add   |          add_ln479_fu_197         |    0    |    0    |    13   |
|          |            i_30_fu_217            |    0    |    0    |    13   |
|          |         add_ln48_2_fu_253         |    0    |    0    |    15   |
|          |          add_ln48_fu_262          |    0    |    0    |    17   |
|----------|-----------------------------------|---------|---------|---------|
|          |         icmp_ln474_fu_151         |    0    |    0    |    9    |
|   icmp   |         icmp_ln476_fu_174         |    0    |    0    |    11   |
|          |          icmp_ln47_fu_211         |    0    |    0    |    9    |
|----------|-----------------------------------|---------|---------|---------|
|   read   |      nblocks_read_read_fu_60      |    0    |    0    |    0    |
|          |     out_offset_read_read_fu_66    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|partselect|             tmp_fu_157            |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         add_ln48_1_fu_167         |    0    |    0    |    0    |
|bitconcatenate|           shl_ln_fu_203           |    0    |    0    |    0    |
|          |          shl_ln16_fu_227          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         zext_ln477_fu_186         |    0    |    0    |    0    |
|          |          zext_ln48_fu_235         |    0    |    0    |    0    |
|   zext   |         zext_ln48_1_fu_249        |    0    |    0    |    0    |
|          |         zext_ln48_2_fu_258        |    0    |    0    |    0    |
|          |         zext_ln48_3_fu_267        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln48_fu_223         |    0    |    0    |    0    |
|          |        trunc_ln48_1_fu_244        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   | 11.5955 |   4945  |  16908  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln478_reg_303   |   10   |
|   add_ln479_reg_308   |    4   |
|   add_ln48_1_reg_285  |   10   |
|     i_0_i_reg_132     |    4   |
|      i_0_reg_120      |    5   |
|      i_30_reg_326     |    4   |
|       i_reg_293       |    5   |
|nblocks_assign_1_reg_98|    4   |
|  nblocks_read_reg_272 |    4   |
|out_offset_read_reg_277|    2   |
|    p_0_rec_reg_108    |   10   |
|     s_addr_reg_298    |    5   |
|     s_load_reg_318    |   64   |
|     shl_ln_reg_313    |    8   |
+-----------------------+--------+
|         Total         |   139  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |   5  |   10   ||    9    |
|  p_0_rec_reg_108 |  p0  |   2  |  10  |   20   ||    9    |
|    i_0_reg_120   |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||   4.05  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   11   |  4945  |  16908 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   139  |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |  5084  |  16935 |
+-----------+--------+--------+--------+
