<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="47" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1490" height="952" x="286" y="124" />
 <generation synthesis="VHDL" simulation="VHDL" path="_PROJECT_NAME_/" />
</preferences>
