-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
-- Date        : Mon Jan 15 00:30:15 2024
-- Host        : hglee-3900X running 64-bit Ubuntu 22.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/hglee/Workspace/GenesysZu3EGFpgaExample/PCAMPetaLinux/hw/hw.gen/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_0/bd_2d50_csc_0_sim_netlist.vhdl
-- Design      : bd_2d50_csc_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu3eg-sfvc784-1-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_Block_entry3_proc is
  port (
    ap_return_16_preg : out STD_LOGIC;
    ap_return_17_preg : out STD_LOGIC;
    ap_return_18_preg : out STD_LOGIC;
    ap_return_19_preg : out STD_LOGIC;
    ap_done_reg : out STD_LOGIC;
    Block_entry3_proc_U0_ap_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_done_reg_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_4 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_5 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_return_8_preg_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_sync_channel_write_bPassThru_420_In_loc_channel : out STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_sync_channel_write_bPassThru_420_Out_loc_channel : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel : out STD_LOGIC;
    push_1 : out STD_LOGIC;
    ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel : out STD_LOGIC;
    push_2 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K12_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K11_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K21_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K13_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K23_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K22_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K32_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K31_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_OutVideoFormat_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K33_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_height_c30_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ROffset_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_width_c24_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_GOffset_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_BOffset_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ClipMax_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ClampMin_channel : out STD_LOGIC;
    ap_sync_channel_write_HwReg_InVideoFormat_channel : out STD_LOGIC;
    \ap_return_9_preg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_10_preg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_11_preg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_12_preg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_13_preg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_14_preg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_15_preg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_20_preg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_return_21_preg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    Block_entry3_proc_U0_ap_return_16 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Block_entry3_proc_U0_ap_return_17 : in STD_LOGIC;
    Block_entry3_proc_U0_ap_return_18 : in STD_LOGIC;
    Block_entry3_proc_U0_ap_return_19 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_channel_reg : in STD_LOGIC;
    \ap_return_1_preg_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_1_preg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_2_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_3_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_4_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_5_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_6_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_7_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_7_preg_reg[5]_0\ : in STD_LOGIC;
    \ap_return_8_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_channel_write_bPassThru_420_In_loc_channel : in STD_LOGIC;
    bPassThru_420_In_loc_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_2 : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel : in STD_LOGIC;
    bPassThru_420_Out_loc_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel : in STD_LOGIC;
    bPassThru_422_or_420_In_loc_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_3 : in STD_LOGIC;
    bPassThru_422_or_420_Out_loc_channel_full_n : in STD_LOGIC;
    HwReg_GOffset_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_channel : in STD_LOGIC;
    HwReg_K21_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_channel : in STD_LOGIC;
    HwReg_K13_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_channel : in STD_LOGIC;
    ap_done_reg_i_2_0 : in STD_LOGIC;
    HwReg_K12_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_channel : in STD_LOGIC;
    HwReg_K11_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_channel : in STD_LOGIC;
    HwReg_K32_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_channel : in STD_LOGIC;
    HwReg_K31_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_channel : in STD_LOGIC;
    ap_done_reg_i_2_1 : in STD_LOGIC;
    HwReg_K23_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_channel : in STD_LOGIC;
    HwReg_K22_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_channel : in STD_LOGIC;
    HwReg_OutVideoFormat_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel : in STD_LOGIC;
    HwReg_K33_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_channel : in STD_LOGIC;
    HwReg_height_c30_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_height_c30_channel : in STD_LOGIC;
    HwReg_ROffset_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_channel : in STD_LOGIC;
    HwReg_width_c24_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_width_c24_channel : in STD_LOGIC;
    HwReg_ClampMin_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_channel : in STD_LOGIC;
    HwReg_InVideoFormat_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel : in STD_LOGIC;
    ap_done_reg_i_3_0 : in STD_LOGIC;
    HwReg_BOffset_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_channel : in STD_LOGIC;
    HwReg_ClipMax_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_channel : in STD_LOGIC;
    \ap_return_8_preg_reg[14]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_return_9_preg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_10_preg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_11_preg_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_12_preg_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_13_preg_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_14_preg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_15_preg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_20_preg_reg[11]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_return_21_preg_reg[11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end bd_2d50_csc_0_Block_entry3_proc;

architecture STRUCTURE of bd_2d50_csc_0_Block_entry3_proc is
  signal \^block_entry3_proc_u0_ap_done\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_done_reg\ : STD_LOGIC;
  signal ap_done_reg_i_10_n_5 : STD_LOGIC;
  signal ap_done_reg_i_1_n_5 : STD_LOGIC;
  signal ap_done_reg_i_2_n_5 : STD_LOGIC;
  signal ap_done_reg_i_3_n_5 : STD_LOGIC;
  signal ap_done_reg_i_8_n_5 : STD_LOGIC;
  signal ap_done_reg_i_9_n_5 : STD_LOGIC;
  signal \^ap_done_reg_reg_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_return_0_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_1_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_2_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_3_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_4_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_5_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_6_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_7_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_8_preg : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[5][0]_srl6_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[6][0]_srl7_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_bPassThru_420_In_loc_channel_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel_i_1 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_i_2 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_i_1 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of empty_n_i_3 : label is "soft_lutpair49";
begin
  Block_entry3_proc_U0_ap_done <= \^block_entry3_proc_u0_ap_done\;
  D(7 downto 0) <= \^d\(7 downto 0);
  ap_done_reg <= \^ap_done_reg\;
  ap_done_reg_reg_0(15 downto 0) <= \^ap_done_reg_reg_0\(15 downto 0);
  ap_done_reg_reg_1(15 downto 0) <= \^ap_done_reg_reg_1\(15 downto 0);
  ap_done_reg_reg_2(15 downto 0) <= \^ap_done_reg_reg_2\(15 downto 0);
  ap_done_reg_reg_3(15 downto 0) <= \^ap_done_reg_reg_3\(15 downto 0);
  ap_done_reg_reg_4(15 downto 0) <= \^ap_done_reg_reg_4\(15 downto 0);
  ap_done_reg_reg_5(15 downto 0) <= \^ap_done_reg_reg_5\(15 downto 0);
  ap_done_reg_reg_6(0) <= \^ap_done_reg_reg_6\(0);
  \in\(7 downto 0) <= \^in\(7 downto 0);
\SRL_SIG_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => bPassThru_420_In_loc_channel_full_n,
      O => push
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => bPassThru_422_or_420_In_loc_channel_full_n,
      O => push_1
    );
\SRL_SIG_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_3,
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => bPassThru_422_or_420_Out_loc_channel_full_n,
      O => push_2
    );
\SRL_SIG_reg[6][0]_srl7_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => bPassThru_420_Out_loc_channel_full_n,
      O => push_0
    );
ap_done_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_done_reg\,
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_done_reg_i_2_n_5,
      I4 => ap_done_reg_i_3_n_5,
      O => ap_done_reg_i_1_n_5
    );
ap_done_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070757FF"
    )
        port map (
      I0 => \^block_entry3_proc_u0_ap_done\,
      I1 => HwReg_ClampMin_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      I3 => HwReg_InVideoFormat_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      I5 => ap_done_reg_i_3_0,
      O => ap_done_reg_i_10_n_5
    );
ap_done_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg,
      I1 => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_0,
      I2 => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_1,
      I3 => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_2,
      I4 => ap_done_reg_i_8_n_5,
      I5 => ap_done_reg_i_9_n_5,
      O => ap_done_reg_i_2_n_5
    );
ap_done_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAABFBBBFFFFF"
    )
        port map (
      I0 => ap_done_reg_i_10_n_5,
      I1 => \^block_entry3_proc_u0_ap_done\,
      I2 => HwReg_GOffset_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      I4 => bPassThru_422_or_420_Out_loc_channel_full_n,
      I5 => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_3,
      O => ap_done_reg_i_3_n_5
    );
ap_done_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070757FF"
    )
        port map (
      I0 => \^block_entry3_proc_u0_ap_done\,
      I1 => HwReg_K21_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_K21_channel,
      I3 => HwReg_K13_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_K13_channel,
      I5 => ap_done_reg_i_2_0,
      O => ap_done_reg_i_8_n_5
    );
ap_done_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070757FF"
    )
        port map (
      I0 => \^block_entry3_proc_u0_ap_done\,
      I1 => HwReg_K32_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel,
      I3 => HwReg_K31_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_K31_channel,
      I5 => ap_done_reg_i_2_1,
      O => ap_done_reg_i_9_n_5
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_5,
      Q => \^ap_done_reg\,
      R => '0'
    );
\ap_return_0_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(0),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_0_preg(0),
      O => \^d\(0)
    );
\ap_return_0_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(1),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_0_preg(1),
      O => \^d\(1)
    );
\ap_return_0_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(2),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_0_preg(2),
      O => \^d\(2)
    );
\ap_return_0_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(3),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_0_preg(3),
      O => \^d\(3)
    );
\ap_return_0_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(4),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_0_preg(4),
      O => \^d\(4)
    );
\ap_return_0_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(5),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_0_preg(5),
      O => \^d\(5)
    );
\ap_return_0_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(6),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_0_preg(6),
      O => \^d\(6)
    );
\ap_return_0_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(7),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_0_preg(7),
      O => \^d\(7)
    );
\ap_return_0_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(0),
      Q => ap_return_0_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(1),
      Q => ap_return_0_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(2),
      Q => ap_return_0_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(3),
      Q => ap_return_0_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(4),
      Q => ap_return_0_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(5),
      Q => ap_return_0_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(6),
      Q => ap_return_0_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(7),
      Q => ap_return_0_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(0),
      Q => \ap_return_10_preg_reg[15]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(10),
      Q => \ap_return_10_preg_reg[15]_0\(10),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(11),
      Q => \ap_return_10_preg_reg[15]_0\(11),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(12),
      Q => \ap_return_10_preg_reg[15]_0\(12),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(13),
      Q => \ap_return_10_preg_reg[15]_0\(13),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(14),
      Q => \ap_return_10_preg_reg[15]_0\(14),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(15),
      Q => \ap_return_10_preg_reg[15]_0\(15),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(1),
      Q => \ap_return_10_preg_reg[15]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(2),
      Q => \ap_return_10_preg_reg[15]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(3),
      Q => \ap_return_10_preg_reg[15]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(4),
      Q => \ap_return_10_preg_reg[15]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(5),
      Q => \ap_return_10_preg_reg[15]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(6),
      Q => \ap_return_10_preg_reg[15]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(7),
      Q => \ap_return_10_preg_reg[15]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(8),
      Q => \ap_return_10_preg_reg[15]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_10_preg_reg[15]_1\(9),
      Q => \ap_return_10_preg_reg[15]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_11_preg_reg[9]_1\(0),
      Q => \ap_return_11_preg_reg[9]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_11_preg_reg[9]_1\(1),
      Q => \ap_return_11_preg_reg[9]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_11_preg_reg[9]_1\(2),
      Q => \ap_return_11_preg_reg[9]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_11_preg_reg[9]_1\(3),
      Q => \ap_return_11_preg_reg[9]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_11_preg_reg[9]_1\(4),
      Q => \ap_return_11_preg_reg[9]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_11_preg_reg[9]_1\(5),
      Q => \ap_return_11_preg_reg[9]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_11_preg_reg[9]_1\(6),
      Q => \ap_return_11_preg_reg[9]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_11_preg_reg[9]_1\(7),
      Q => \ap_return_11_preg_reg[9]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_11_preg_reg[9]_1\(8),
      Q => \ap_return_11_preg_reg[9]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_11_preg_reg[9]_1\(9),
      Q => \ap_return_11_preg_reg[9]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_12_preg_reg[9]_1\(0),
      Q => \ap_return_12_preg_reg[9]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_12_preg_reg[9]_1\(1),
      Q => \ap_return_12_preg_reg[9]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_12_preg_reg[9]_1\(2),
      Q => \ap_return_12_preg_reg[9]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_12_preg_reg[9]_1\(3),
      Q => \ap_return_12_preg_reg[9]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_12_preg_reg[9]_1\(4),
      Q => \ap_return_12_preg_reg[9]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_12_preg_reg[9]_1\(5),
      Q => \ap_return_12_preg_reg[9]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_12_preg_reg[9]_1\(6),
      Q => \ap_return_12_preg_reg[9]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_12_preg_reg[9]_1\(7),
      Q => \ap_return_12_preg_reg[9]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_12_preg_reg[9]_1\(8),
      Q => \ap_return_12_preg_reg[9]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_12_preg_reg[9]_1\(9),
      Q => \ap_return_12_preg_reg[9]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_13_preg_reg[9]_1\(0),
      Q => \ap_return_13_preg_reg[9]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_13_preg_reg[9]_1\(1),
      Q => \ap_return_13_preg_reg[9]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_13_preg_reg[9]_1\(2),
      Q => \ap_return_13_preg_reg[9]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_13_preg_reg[9]_1\(3),
      Q => \ap_return_13_preg_reg[9]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_13_preg_reg[9]_1\(4),
      Q => \ap_return_13_preg_reg[9]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_13_preg_reg[9]_1\(5),
      Q => \ap_return_13_preg_reg[9]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_13_preg_reg[9]_1\(6),
      Q => \ap_return_13_preg_reg[9]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_13_preg_reg[9]_1\(7),
      Q => \ap_return_13_preg_reg[9]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_13_preg_reg[9]_1\(8),
      Q => \ap_return_13_preg_reg[9]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_13_preg_reg[9]_1\(9),
      Q => \ap_return_13_preg_reg[9]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_14_preg_reg[7]_1\(0),
      Q => \ap_return_14_preg_reg[7]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_14_preg_reg[7]_1\(1),
      Q => \ap_return_14_preg_reg[7]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_14_preg_reg[7]_1\(2),
      Q => \ap_return_14_preg_reg[7]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_14_preg_reg[7]_1\(3),
      Q => \ap_return_14_preg_reg[7]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_14_preg_reg[7]_1\(4),
      Q => \ap_return_14_preg_reg[7]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_14_preg_reg[7]_1\(5),
      Q => \ap_return_14_preg_reg[7]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_14_preg_reg[7]_1\(6),
      Q => \ap_return_14_preg_reg[7]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_14_preg_reg[7]_1\(7),
      Q => \ap_return_14_preg_reg[7]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_15_preg_reg[7]_1\(0),
      Q => \ap_return_15_preg_reg[7]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_15_preg_reg[7]_1\(1),
      Q => \ap_return_15_preg_reg[7]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_15_preg_reg[7]_1\(2),
      Q => \ap_return_15_preg_reg[7]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_15_preg_reg[7]_1\(3),
      Q => \ap_return_15_preg_reg[7]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_15_preg_reg[7]_1\(4),
      Q => \ap_return_15_preg_reg[7]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_15_preg_reg[7]_1\(5),
      Q => \ap_return_15_preg_reg[7]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_15_preg_reg[7]_1\(6),
      Q => \ap_return_15_preg_reg[7]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_15_preg_reg[7]_1\(7),
      Q => \ap_return_15_preg_reg[7]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Block_entry3_proc_U0_ap_return_16,
      Q => ap_return_16_preg,
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Block_entry3_proc_U0_ap_return_17,
      Q => ap_return_17_preg,
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Block_entry3_proc_U0_ap_return_18,
      Q => ap_return_18_preg,
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Block_entry3_proc_U0_ap_return_19,
      Q => ap_return_19_preg,
      R => ap_rst_n_inv
    );
\ap_return_1_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[7]_0\(0),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_1_preg(0),
      O => \^in\(0)
    );
\ap_return_1_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[7]_0\(1),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_1_preg(1),
      O => \^in\(1)
    );
\ap_return_1_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[7]_0\(2),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_1_preg(2),
      O => \^in\(2)
    );
\ap_return_1_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[7]_0\(3),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_1_preg(3),
      O => \^in\(3)
    );
\ap_return_1_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[7]_0\(4),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_1_preg(4),
      O => \^in\(4)
    );
\ap_return_1_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[7]_0\(5),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_1_preg(5),
      O => \^in\(5)
    );
\ap_return_1_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[7]_0\(6),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_1_preg(6),
      O => \^in\(6)
    );
\ap_return_1_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[7]_0\(7),
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => ap_return_1_preg(7),
      O => \^in\(7)
    );
\ap_return_1_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(0),
      Q => ap_return_1_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(1),
      Q => ap_return_1_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(2),
      Q => ap_return_1_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(3),
      Q => ap_return_1_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(4),
      Q => ap_return_1_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(5),
      Q => ap_return_1_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(6),
      Q => ap_return_1_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^in\(7),
      Q => ap_return_1_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[11]_1\(9),
      Q => \ap_return_20_preg_reg[11]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[11]_1\(10),
      Q => \ap_return_20_preg_reg[11]_0\(10),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[11]_1\(0),
      Q => \ap_return_20_preg_reg[11]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[11]_1\(1),
      Q => \ap_return_20_preg_reg[11]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[11]_1\(2),
      Q => \ap_return_20_preg_reg[11]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[11]_1\(3),
      Q => \ap_return_20_preg_reg[11]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[11]_1\(4),
      Q => \ap_return_20_preg_reg[11]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[11]_1\(5),
      Q => \ap_return_20_preg_reg[11]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[11]_1\(6),
      Q => \ap_return_20_preg_reg[11]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[11]_1\(7),
      Q => \ap_return_20_preg_reg[11]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[11]_1\(8),
      Q => \ap_return_20_preg_reg[11]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[11]_1\(0),
      Q => \ap_return_21_preg_reg[11]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[11]_1\(10),
      Q => \ap_return_21_preg_reg[11]_0\(10),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[11]_1\(11),
      Q => \ap_return_21_preg_reg[11]_0\(11),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[11]_1\(1),
      Q => \ap_return_21_preg_reg[11]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[11]_1\(2),
      Q => \ap_return_21_preg_reg[11]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[11]_1\(3),
      Q => \ap_return_21_preg_reg[11]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[11]_1\(4),
      Q => \ap_return_21_preg_reg[11]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[11]_1\(5),
      Q => \ap_return_21_preg_reg[11]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[11]_1\(6),
      Q => \ap_return_21_preg_reg[11]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[11]_1\(7),
      Q => \ap_return_21_preg_reg[11]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[11]_1\(8),
      Q => \ap_return_21_preg_reg[11]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[11]_1\(9),
      Q => \ap_return_21_preg_reg[11]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_2_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(0),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_2_preg(0),
      O => \^ap_done_reg_reg_0\(0)
    );
\ap_return_2_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(10),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_2_preg(10),
      O => \^ap_done_reg_reg_0\(10)
    );
\ap_return_2_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(11),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_2_preg(11),
      O => \^ap_done_reg_reg_0\(11)
    );
\ap_return_2_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(12),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_2_preg(12),
      O => \^ap_done_reg_reg_0\(12)
    );
\ap_return_2_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(13),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_2_preg(13),
      O => \^ap_done_reg_reg_0\(13)
    );
\ap_return_2_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(14),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_2_preg(14),
      O => \^ap_done_reg_reg_0\(14)
    );
\ap_return_2_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(15),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_2_preg(15),
      O => \^ap_done_reg_reg_0\(15)
    );
\ap_return_2_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(1),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_2_preg(1),
      O => \^ap_done_reg_reg_0\(1)
    );
\ap_return_2_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(2),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_2_preg(2),
      O => \^ap_done_reg_reg_0\(2)
    );
\ap_return_2_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(3),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_2_preg(3),
      O => \^ap_done_reg_reg_0\(3)
    );
\ap_return_2_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(4),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_2_preg(4),
      O => \^ap_done_reg_reg_0\(4)
    );
\ap_return_2_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(5),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_2_preg(5),
      O => \^ap_done_reg_reg_0\(5)
    );
\ap_return_2_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(6),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_2_preg(6),
      O => \^ap_done_reg_reg_0\(6)
    );
\ap_return_2_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(7),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_2_preg(7),
      O => \^ap_done_reg_reg_0\(7)
    );
\ap_return_2_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(8),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_2_preg(8),
      O => \^ap_done_reg_reg_0\(8)
    );
\ap_return_2_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(9),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_2_preg(9),
      O => \^ap_done_reg_reg_0\(9)
    );
\ap_return_2_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(0),
      Q => ap_return_2_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(10),
      Q => ap_return_2_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(11),
      Q => ap_return_2_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(12),
      Q => ap_return_2_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(13),
      Q => ap_return_2_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(14),
      Q => ap_return_2_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(15),
      Q => ap_return_2_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(1),
      Q => ap_return_2_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(2),
      Q => ap_return_2_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(3),
      Q => ap_return_2_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(4),
      Q => ap_return_2_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(5),
      Q => ap_return_2_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(6),
      Q => ap_return_2_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(7),
      Q => ap_return_2_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(8),
      Q => ap_return_2_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(9),
      Q => ap_return_2_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_3_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(0),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_3_preg(0),
      O => \^ap_done_reg_reg_1\(0)
    );
\ap_return_3_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(10),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_3_preg(10),
      O => \^ap_done_reg_reg_1\(10)
    );
\ap_return_3_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(11),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_3_preg(11),
      O => \^ap_done_reg_reg_1\(11)
    );
\ap_return_3_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(12),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_3_preg(12),
      O => \^ap_done_reg_reg_1\(12)
    );
\ap_return_3_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(13),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_3_preg(13),
      O => \^ap_done_reg_reg_1\(13)
    );
\ap_return_3_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(14),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_3_preg(14),
      O => \^ap_done_reg_reg_1\(14)
    );
\ap_return_3_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(15),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_3_preg(15),
      O => \^ap_done_reg_reg_1\(15)
    );
\ap_return_3_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(1),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_3_preg(1),
      O => \^ap_done_reg_reg_1\(1)
    );
\ap_return_3_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(2),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_3_preg(2),
      O => \^ap_done_reg_reg_1\(2)
    );
\ap_return_3_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(3),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_3_preg(3),
      O => \^ap_done_reg_reg_1\(3)
    );
\ap_return_3_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(4),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_3_preg(4),
      O => \^ap_done_reg_reg_1\(4)
    );
\ap_return_3_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(5),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_3_preg(5),
      O => \^ap_done_reg_reg_1\(5)
    );
\ap_return_3_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(6),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_3_preg(6),
      O => \^ap_done_reg_reg_1\(6)
    );
\ap_return_3_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(7),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_3_preg(7),
      O => \^ap_done_reg_reg_1\(7)
    );
\ap_return_3_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(8),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_3_preg(8),
      O => \^ap_done_reg_reg_1\(8)
    );
\ap_return_3_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(9),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_3_preg(9),
      O => \^ap_done_reg_reg_1\(9)
    );
\ap_return_3_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(0),
      Q => ap_return_3_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(10),
      Q => ap_return_3_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(11),
      Q => ap_return_3_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(12),
      Q => ap_return_3_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(13),
      Q => ap_return_3_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(14),
      Q => ap_return_3_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(15),
      Q => ap_return_3_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(1),
      Q => ap_return_3_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(2),
      Q => ap_return_3_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(3),
      Q => ap_return_3_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(4),
      Q => ap_return_3_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(5),
      Q => ap_return_3_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(6),
      Q => ap_return_3_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(7),
      Q => ap_return_3_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(8),
      Q => ap_return_3_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(9),
      Q => ap_return_3_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_4_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(0),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_4_preg(0),
      O => \^ap_done_reg_reg_2\(0)
    );
\ap_return_4_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(10),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_4_preg(10),
      O => \^ap_done_reg_reg_2\(10)
    );
\ap_return_4_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(11),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_4_preg(11),
      O => \^ap_done_reg_reg_2\(11)
    );
\ap_return_4_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(12),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_4_preg(12),
      O => \^ap_done_reg_reg_2\(12)
    );
\ap_return_4_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(13),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_4_preg(13),
      O => \^ap_done_reg_reg_2\(13)
    );
\ap_return_4_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(14),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_4_preg(14),
      O => \^ap_done_reg_reg_2\(14)
    );
\ap_return_4_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(15),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_4_preg(15),
      O => \^ap_done_reg_reg_2\(15)
    );
\ap_return_4_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(1),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_4_preg(1),
      O => \^ap_done_reg_reg_2\(1)
    );
\ap_return_4_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(2),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_4_preg(2),
      O => \^ap_done_reg_reg_2\(2)
    );
\ap_return_4_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(3),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_4_preg(3),
      O => \^ap_done_reg_reg_2\(3)
    );
\ap_return_4_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(4),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_4_preg(4),
      O => \^ap_done_reg_reg_2\(4)
    );
\ap_return_4_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(5),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_4_preg(5),
      O => \^ap_done_reg_reg_2\(5)
    );
\ap_return_4_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(6),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_4_preg(6),
      O => \^ap_done_reg_reg_2\(6)
    );
\ap_return_4_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(7),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_4_preg(7),
      O => \^ap_done_reg_reg_2\(7)
    );
\ap_return_4_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(8),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_4_preg(8),
      O => \^ap_done_reg_reg_2\(8)
    );
\ap_return_4_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(9),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_4_preg(9),
      O => \^ap_done_reg_reg_2\(9)
    );
\ap_return_4_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(0),
      Q => ap_return_4_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(10),
      Q => ap_return_4_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(11),
      Q => ap_return_4_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(12),
      Q => ap_return_4_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(13),
      Q => ap_return_4_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(14),
      Q => ap_return_4_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(15),
      Q => ap_return_4_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(1),
      Q => ap_return_4_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(2),
      Q => ap_return_4_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(3),
      Q => ap_return_4_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(4),
      Q => ap_return_4_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(5),
      Q => ap_return_4_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(6),
      Q => ap_return_4_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(7),
      Q => ap_return_4_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(8),
      Q => ap_return_4_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(9),
      Q => ap_return_4_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_5_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(0),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_5_preg(0),
      O => \^ap_done_reg_reg_3\(0)
    );
\ap_return_5_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(10),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_5_preg(10),
      O => \^ap_done_reg_reg_3\(10)
    );
\ap_return_5_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(11),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_5_preg(11),
      O => \^ap_done_reg_reg_3\(11)
    );
\ap_return_5_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(12),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_5_preg(12),
      O => \^ap_done_reg_reg_3\(12)
    );
\ap_return_5_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(13),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_5_preg(13),
      O => \^ap_done_reg_reg_3\(13)
    );
\ap_return_5_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(14),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_5_preg(14),
      O => \^ap_done_reg_reg_3\(14)
    );
\ap_return_5_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(15),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_5_preg(15),
      O => \^ap_done_reg_reg_3\(15)
    );
\ap_return_5_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(1),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_5_preg(1),
      O => \^ap_done_reg_reg_3\(1)
    );
\ap_return_5_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(2),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_5_preg(2),
      O => \^ap_done_reg_reg_3\(2)
    );
\ap_return_5_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(3),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_5_preg(3),
      O => \^ap_done_reg_reg_3\(3)
    );
\ap_return_5_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(4),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_5_preg(4),
      O => \^ap_done_reg_reg_3\(4)
    );
\ap_return_5_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(5),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_5_preg(5),
      O => \^ap_done_reg_reg_3\(5)
    );
\ap_return_5_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(6),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_5_preg(6),
      O => \^ap_done_reg_reg_3\(6)
    );
\ap_return_5_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(7),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_5_preg(7),
      O => \^ap_done_reg_reg_3\(7)
    );
\ap_return_5_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(8),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_5_preg(8),
      O => \^ap_done_reg_reg_3\(8)
    );
\ap_return_5_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(9),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_5_preg(9),
      O => \^ap_done_reg_reg_3\(9)
    );
\ap_return_5_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(0),
      Q => ap_return_5_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(10),
      Q => ap_return_5_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(11),
      Q => ap_return_5_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(12),
      Q => ap_return_5_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(13),
      Q => ap_return_5_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(14),
      Q => ap_return_5_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(15),
      Q => ap_return_5_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(1),
      Q => ap_return_5_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(2),
      Q => ap_return_5_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(3),
      Q => ap_return_5_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(4),
      Q => ap_return_5_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(5),
      Q => ap_return_5_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(6),
      Q => ap_return_5_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(7),
      Q => ap_return_5_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(8),
      Q => ap_return_5_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(9),
      Q => ap_return_5_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_6_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(0),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_6_preg(0),
      O => \^ap_done_reg_reg_4\(0)
    );
\ap_return_6_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(10),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_6_preg(10),
      O => \^ap_done_reg_reg_4\(10)
    );
\ap_return_6_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(11),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_6_preg(11),
      O => \^ap_done_reg_reg_4\(11)
    );
\ap_return_6_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(12),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_6_preg(12),
      O => \^ap_done_reg_reg_4\(12)
    );
\ap_return_6_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(13),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_6_preg(13),
      O => \^ap_done_reg_reg_4\(13)
    );
\ap_return_6_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(14),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_6_preg(14),
      O => \^ap_done_reg_reg_4\(14)
    );
\ap_return_6_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(15),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_6_preg(15),
      O => \^ap_done_reg_reg_4\(15)
    );
\ap_return_6_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(1),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_6_preg(1),
      O => \^ap_done_reg_reg_4\(1)
    );
\ap_return_6_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(2),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_6_preg(2),
      O => \^ap_done_reg_reg_4\(2)
    );
\ap_return_6_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(3),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_6_preg(3),
      O => \^ap_done_reg_reg_4\(3)
    );
\ap_return_6_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(4),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_6_preg(4),
      O => \^ap_done_reg_reg_4\(4)
    );
\ap_return_6_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(5),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_6_preg(5),
      O => \^ap_done_reg_reg_4\(5)
    );
\ap_return_6_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(6),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_6_preg(6),
      O => \^ap_done_reg_reg_4\(6)
    );
\ap_return_6_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(7),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_6_preg(7),
      O => \^ap_done_reg_reg_4\(7)
    );
\ap_return_6_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(8),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_6_preg(8),
      O => \^ap_done_reg_reg_4\(8)
    );
\ap_return_6_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(9),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_6_preg(9),
      O => \^ap_done_reg_reg_4\(9)
    );
\ap_return_6_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(0),
      Q => ap_return_6_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(10),
      Q => ap_return_6_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(11),
      Q => ap_return_6_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(12),
      Q => ap_return_6_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(13),
      Q => ap_return_6_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(14),
      Q => ap_return_6_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(15),
      Q => ap_return_6_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(1),
      Q => ap_return_6_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(2),
      Q => ap_return_6_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(3),
      Q => ap_return_6_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(4),
      Q => ap_return_6_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(5),
      Q => ap_return_6_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(6),
      Q => ap_return_6_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(7),
      Q => ap_return_6_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(8),
      Q => ap_return_6_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(9),
      Q => ap_return_6_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_7_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(0),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_7_preg(0),
      O => \^ap_done_reg_reg_5\(0)
    );
\ap_return_7_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(10),
      I2 => \ap_return_7_preg_reg[5]_0\,
      I3 => ap_return_7_preg(10),
      O => \^ap_done_reg_reg_5\(10)
    );
\ap_return_7_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(11),
      I2 => \ap_return_7_preg_reg[5]_0\,
      I3 => ap_return_7_preg(11),
      O => \^ap_done_reg_reg_5\(11)
    );
\ap_return_7_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(12),
      I2 => \ap_return_7_preg_reg[5]_0\,
      I3 => ap_return_7_preg(12),
      O => \^ap_done_reg_reg_5\(12)
    );
\ap_return_7_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(13),
      I2 => \ap_return_7_preg_reg[5]_0\,
      I3 => ap_return_7_preg(13),
      O => \^ap_done_reg_reg_5\(13)
    );
\ap_return_7_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(14),
      I2 => \ap_return_7_preg_reg[5]_0\,
      I3 => ap_return_7_preg(14),
      O => \^ap_done_reg_reg_5\(14)
    );
\ap_return_7_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(15),
      I2 => \ap_return_7_preg_reg[5]_0\,
      I3 => ap_return_7_preg(15),
      O => \^ap_done_reg_reg_5\(15)
    );
\ap_return_7_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(1),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_7_preg(1),
      O => \^ap_done_reg_reg_5\(1)
    );
\ap_return_7_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(2),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_7_preg(2),
      O => \^ap_done_reg_reg_5\(2)
    );
\ap_return_7_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(3),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_7_preg(3),
      O => \^ap_done_reg_reg_5\(3)
    );
\ap_return_7_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(4),
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => ap_return_7_preg(4),
      O => \^ap_done_reg_reg_5\(4)
    );
\ap_return_7_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(5),
      I2 => \ap_return_7_preg_reg[5]_0\,
      I3 => ap_return_7_preg(5),
      O => \^ap_done_reg_reg_5\(5)
    );
\ap_return_7_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(6),
      I2 => \ap_return_7_preg_reg[5]_0\,
      I3 => ap_return_7_preg(6),
      O => \^ap_done_reg_reg_5\(6)
    );
\ap_return_7_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(7),
      I2 => \ap_return_7_preg_reg[5]_0\,
      I3 => ap_return_7_preg(7),
      O => \^ap_done_reg_reg_5\(7)
    );
\ap_return_7_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(8),
      I2 => \ap_return_7_preg_reg[5]_0\,
      I3 => ap_return_7_preg(8),
      O => \^ap_done_reg_reg_5\(8)
    );
\ap_return_7_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(9),
      I2 => \ap_return_7_preg_reg[5]_0\,
      I3 => ap_return_7_preg(9),
      O => \^ap_done_reg_reg_5\(9)
    );
\ap_return_7_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(0),
      Q => ap_return_7_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(10),
      Q => ap_return_7_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(11),
      Q => ap_return_7_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(12),
      Q => ap_return_7_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(13),
      Q => ap_return_7_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(14),
      Q => ap_return_7_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(15),
      Q => ap_return_7_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(1),
      Q => ap_return_7_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(2),
      Q => ap_return_7_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(3),
      Q => ap_return_7_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(4),
      Q => ap_return_7_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(5),
      Q => ap_return_7_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(6),
      Q => ap_return_7_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(7),
      Q => ap_return_7_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(8),
      Q => ap_return_7_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(9),
      Q => ap_return_7_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_8_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_8_preg_reg[15]_0\(0),
      I2 => \ap_return_7_preg_reg[5]_0\,
      I3 => ap_return_8_preg(15),
      O => \^ap_done_reg_reg_6\(0)
    );
\ap_return_8_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(0),
      Q => \ap_return_8_preg_reg[14]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(10),
      Q => \ap_return_8_preg_reg[14]_0\(10),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(11),
      Q => \ap_return_8_preg_reg[14]_0\(11),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(12),
      Q => \ap_return_8_preg_reg[14]_0\(12),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(13),
      Q => \ap_return_8_preg_reg[14]_0\(13),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(14),
      Q => \ap_return_8_preg_reg[14]_0\(14),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_6\(0),
      Q => ap_return_8_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(1),
      Q => \ap_return_8_preg_reg[14]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(2),
      Q => \ap_return_8_preg_reg[14]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(3),
      Q => \ap_return_8_preg_reg[14]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(4),
      Q => \ap_return_8_preg_reg[14]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(5),
      Q => \ap_return_8_preg_reg[14]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(6),
      Q => \ap_return_8_preg_reg[14]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(7),
      Q => \ap_return_8_preg_reg[14]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(8),
      Q => \ap_return_8_preg_reg[14]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_8_preg_reg[14]_1\(9),
      Q => \ap_return_8_preg_reg[14]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(0),
      Q => \ap_return_9_preg_reg[15]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(10),
      Q => \ap_return_9_preg_reg[15]_0\(10),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(11),
      Q => \ap_return_9_preg_reg[15]_0\(11),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(12),
      Q => \ap_return_9_preg_reg[15]_0\(12),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(13),
      Q => \ap_return_9_preg_reg[15]_0\(13),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(14),
      Q => \ap_return_9_preg_reg[15]_0\(14),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(15),
      Q => \ap_return_9_preg_reg[15]_0\(15),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(1),
      Q => \ap_return_9_preg_reg[15]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(2),
      Q => \ap_return_9_preg_reg[15]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(3),
      Q => \ap_return_9_preg_reg[15]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(4),
      Q => \ap_return_9_preg_reg[15]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(5),
      Q => \ap_return_9_preg_reg[15]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(6),
      Q => \ap_return_9_preg_reg[15]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(7),
      Q => \ap_return_9_preg_reg[15]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(8),
      Q => \ap_return_9_preg_reg[15]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_9_preg_reg[15]_1\(9),
      Q => \ap_return_9_preg_reg[15]_0\(9),
      R => ap_rst_n_inv
    );
ap_sync_reg_channel_write_HwReg_BOffset_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[0]_0\,
      I2 => HwReg_BOffset_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      O => ap_sync_channel_write_HwReg_BOffset_channel
    );
ap_sync_reg_channel_write_HwReg_ClampMin_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[0]_0\,
      I2 => HwReg_ClampMin_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      O => ap_sync_channel_write_HwReg_ClampMin_channel
    );
ap_sync_reg_channel_write_HwReg_ClipMax_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[0]_0\,
      I2 => HwReg_ClipMax_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      O => ap_sync_channel_write_HwReg_ClipMax_channel
    );
ap_sync_reg_channel_write_HwReg_GOffset_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[0]_0\,
      I2 => HwReg_GOffset_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      O => ap_sync_channel_write_HwReg_GOffset_channel
    );
ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[0]_0\,
      I2 => HwReg_InVideoFormat_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      O => ap_sync_channel_write_HwReg_InVideoFormat_channel
    );
ap_sync_reg_channel_write_HwReg_K11_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[0]_0\,
      I2 => HwReg_K11_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K11_channel,
      O => ap_sync_channel_write_HwReg_K11_channel
    );
ap_sync_reg_channel_write_HwReg_K12_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[0]_0\,
      I2 => HwReg_K12_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K12_channel,
      O => ap_sync_channel_write_HwReg_K12_channel
    );
ap_sync_reg_channel_write_HwReg_K13_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[0]_0\,
      I2 => HwReg_K13_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K13_channel,
      O => ap_sync_channel_write_HwReg_K13_channel
    );
ap_sync_reg_channel_write_HwReg_K21_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[0]_0\,
      I2 => HwReg_K21_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K21_channel,
      O => ap_sync_channel_write_HwReg_K21_channel
    );
ap_sync_reg_channel_write_HwReg_K22_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[0]_0\,
      I2 => HwReg_K22_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K22_channel,
      O => ap_sync_channel_write_HwReg_K22_channel
    );
ap_sync_reg_channel_write_HwReg_K23_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[0]_0\,
      I2 => HwReg_K23_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K23_channel,
      O => ap_sync_channel_write_HwReg_K23_channel
    );
ap_sync_reg_channel_write_HwReg_K31_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[0]_0\,
      I2 => HwReg_K31_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K31_channel,
      O => ap_sync_channel_write_HwReg_K31_channel
    );
ap_sync_reg_channel_write_HwReg_K32_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I2 => HwReg_K32_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K32_channel,
      O => ap_sync_channel_write_HwReg_K32_channel
    );
ap_sync_reg_channel_write_HwReg_K33_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I2 => HwReg_K33_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_K33_channel,
      O => ap_sync_channel_write_HwReg_K33_channel
    );
ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I2 => HwReg_OutVideoFormat_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      O => ap_sync_channel_write_HwReg_OutVideoFormat_channel
    );
ap_sync_reg_channel_write_HwReg_ROffset_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I2 => HwReg_ROffset_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      O => ap_sync_channel_write_HwReg_ROffset_channel
    );
ap_sync_reg_channel_write_HwReg_height_c30_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I2 => HwReg_height_c30_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_height_c30_channel,
      O => ap_sync_channel_write_HwReg_height_c30_channel
    );
ap_sync_reg_channel_write_HwReg_width_c24_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I2 => HwReg_width_c24_channel_full_n,
      I3 => ap_sync_reg_channel_write_HwReg_width_c24_channel,
      O => ap_sync_channel_write_HwReg_width_c24_channel
    );
ap_sync_reg_channel_write_bPassThru_420_In_loc_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => bPassThru_420_In_loc_channel_full_n,
      O => ap_sync_channel_write_bPassThru_420_In_loc_channel
    );
ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
      I1 => \^ap_done_reg\,
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => bPassThru_420_Out_loc_channel_full_n,
      O => ap_sync_channel_write_bPassThru_420_Out_loc_channel
    );
ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0054FFFF"
    )
        port map (
      I0 => ap_done_reg_i_2_n_5,
      I1 => \ap_return_1_preg_reg[0]_0\,
      I2 => \^ap_done_reg\,
      I3 => ap_done_reg_i_3_n_5,
      I4 => ap_rst_n,
      O => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      I1 => \^ap_done_reg\,
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I3 => bPassThru_422_or_420_In_loc_channel_full_n,
      O => ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel
    );
ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_3,
      I1 => \^ap_done_reg\,
      I2 => \ap_return_1_preg_reg[0]_0\,
      I3 => bPassThru_422_or_420_Out_loc_channel_full_n,
      O => ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
empty_n_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[0]_0\,
      O => \^block_entry3_proc_u0_ap_done\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_CTRL_s_axi is
  port (
    Block_entry3_proc_U0_ap_return_18 : out STD_LOGIC;
    InVideoFormat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    int_ap_start_reg_rep_0 : out STD_LOGIC;
    Block_entry3_proc_U0_ap_return_16 : out STD_LOGIC;
    Block_entry3_proc_U0_ap_return_19 : out STD_LOGIC;
    OutVideoFormat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Block_entry3_proc_U0_ap_return_17 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \int_K31_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_ap_start_reg_rep__1_0\ : out STD_LOGIC;
    \int_K32_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_K33_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_ROffset_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \int_GOffset_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \int_BOffset_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \int_ClampMin_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_ClipMax_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_height_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n_inv : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    \int_ap_start_reg_rep__0_0\ : out STD_LOGIC;
    K11 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K12 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K13 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K21 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K22 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K23 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    interrupt : out STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_return_18_preg : in STD_LOGIC;
    ap_return_16_preg : in STD_LOGIC;
    ap_return_19_preg : in STD_LOGIC;
    ap_return_17_preg : in STD_LOGIC;
    \ap_return_8_preg_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_return_9_preg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_10_preg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_11_preg_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_12_preg_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_13_preg_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_14_preg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_15_preg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[0][11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n : in STD_LOGIC;
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_done : in STD_LOGIC;
    ap_idle : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC
  );
end bd_2d50_csc_0_CTRL_s_axi;

architecture STRUCTURE of bd_2d50_csc_0_CTRL_s_axi is
  signal BOffset : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Block_entry3_proc_U0_ap_start : STD_LOGIC;
  signal ClampMin : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ClipMax : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FSM_onehot_rstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal GOffset : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^invideoformat\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^k11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k12\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k13\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k21\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k22\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k23\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K31 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal K32 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K33 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^outvideoformat\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ROffset : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \ap_return_16_preg[0]_i_2_n_5\ : STD_LOGIC;
  signal \ap_return_17_preg[0]_i_2_n_5\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_5 : STD_LOGIC;
  signal auto_restart_status_reg_n_5 : STD_LOGIC;
  signal height : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal int_BOffset0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_BOffset[9]_i_1_n_5\ : STD_LOGIC;
  signal int_ClampMin0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_ClampMin[7]_i_1_n_5\ : STD_LOGIC;
  signal int_ClipMax0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_ClipMax[7]_i_1_n_5\ : STD_LOGIC;
  signal int_GOffset0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_GOffset[9]_i_1_n_5\ : STD_LOGIC;
  signal int_InVideoFormat0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_InVideoFormat[7]_i_1_n_5\ : STD_LOGIC;
  signal \int_InVideoFormat[7]_i_3_n_5\ : STD_LOGIC;
  signal int_K110 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K11[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_K11[15]_i_3_n_5\ : STD_LOGIC;
  signal \int_K11[15]_i_4_n_5\ : STD_LOGIC;
  signal int_K120 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K12[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K130 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K13[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K210 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K21[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K220 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K22[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K230 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K23[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K310 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K31[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_k31_reg[15]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_K320 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K32[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K330 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K33[15]_i_1_n_5\ : STD_LOGIC;
  signal int_OutVideoFormat0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_OutVideoFormat[7]_i_1_n_5\ : STD_LOGIC;
  signal int_ROffset0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_ROffset[9]_i_1_n_5\ : STD_LOGIC;
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_5 : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start_i_1_n_5 : STD_LOGIC;
  signal \^int_ap_start_reg_rep_0\ : STD_LOGIC;
  signal \^int_ap_start_reg_rep__1_0\ : STD_LOGIC;
  signal \int_ap_start_rep_i_1__0_n_5\ : STD_LOGIC;
  signal \int_ap_start_rep_i_1__1_n_5\ : STD_LOGIC;
  signal int_ap_start_rep_i_1_n_5 : STD_LOGIC;
  signal int_auto_restart_i_1_n_5 : STD_LOGIC;
  signal int_auto_restart_i_2_n_5 : STD_LOGIC;
  signal int_gie_i_1_n_5 : STD_LOGIC;
  signal int_gie_i_2_n_5 : STD_LOGIC;
  signal int_gie_reg_n_5 : STD_LOGIC;
  signal int_height0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_height[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_height_reg_n_5_[12]\ : STD_LOGIC;
  signal \int_height_reg_n_5_[13]\ : STD_LOGIC;
  signal \int_height_reg_n_5_[14]\ : STD_LOGIC;
  signal \int_height_reg_n_5_[15]\ : STD_LOGIC;
  signal int_ier10_out : STD_LOGIC;
  signal \int_ier[1]_i_2_n_5\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[0]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[1]\ : STD_LOGIC;
  signal int_task_ap_done0 : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_5 : STD_LOGIC;
  signal int_width0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_width[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_width_reg_n_5_[0]\ : STD_LOGIC;
  signal \int_width_reg_n_5_[12]\ : STD_LOGIC;
  signal \int_width_reg_n_5_[13]\ : STD_LOGIC;
  signal \int_width_reg_n_5_[14]\ : STD_LOGIC;
  signal \int_width_reg_n_5_[15]\ : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal rdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rdata[0]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_9_n_5\ : STD_LOGIC;
  signal \rdata_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \rdata_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[10]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \rdata_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \rdata_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[12]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \rdata_reg[13]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[13]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \rdata_reg[14]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[14]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[15]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[15]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[9]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[9]_i_3_n_5\ : STD_LOGIC;
  signal \^s_axi_ctrl_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_5_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[7]\ : STD_LOGIC;
  signal width : STD_LOGIC_VECTOR ( 11 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair57";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \int_BOffset[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_BOffset[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_BOffset[2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_BOffset[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_BOffset[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_BOffset[5]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_BOffset[6]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_BOffset[7]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_BOffset[8]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_BOffset[9]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_ClampMin[0]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_ClampMin[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_ClampMin[2]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_ClampMin[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_ClampMin[4]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_ClampMin[5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_ClampMin[6]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_ClampMin[7]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_ClipMax[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_ClipMax[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_ClipMax[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_ClipMax[3]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_ClipMax[4]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_ClipMax[5]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_ClipMax[6]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_ClipMax[7]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_GOffset[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_GOffset[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_GOffset[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_GOffset[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_GOffset[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_GOffset[5]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_GOffset[6]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_GOffset[7]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_GOffset[8]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_GOffset[9]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_InVideoFormat[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_InVideoFormat[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_InVideoFormat[2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_InVideoFormat[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_InVideoFormat[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_InVideoFormat[5]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_InVideoFormat[6]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_InVideoFormat[7]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_InVideoFormat[7]_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_K11[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_K11[10]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_K11[11]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_K11[12]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_K11[13]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_K11[14]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_K11[15]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_K11[15]_i_4\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_K11[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_K11[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_K11[3]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_K11[4]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_K11[5]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_K11[6]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_K11[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_K11[8]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_K11[9]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_K12[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_K12[10]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_K12[11]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_K12[12]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_K12[13]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_K12[14]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_K12[15]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_K12[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_K12[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_K12[3]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_K12[4]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_K12[5]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_K12[6]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_K12[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_K12[8]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_K12[9]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_K13[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_K13[10]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_K13[11]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_K13[12]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_K13[13]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_K13[14]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_K13[15]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_K13[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_K13[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_K13[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_K13[4]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_K13[5]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_K13[6]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_K13[7]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_K13[8]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_K13[9]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_K21[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_K21[10]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_K21[11]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_K21[12]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_K21[13]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_K21[14]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_K21[15]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_K21[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_K21[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_K21[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_K21[4]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_K21[5]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_K21[6]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_K21[7]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_K21[8]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_K21[9]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_K22[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_K22[10]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_K22[11]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_K22[12]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_K22[13]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_K22[14]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_K22[15]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_K22[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_K22[2]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_K22[3]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_K22[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_K22[5]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_K22[6]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_K22[7]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_K22[8]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_K22[9]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_K23[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_K23[10]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_K23[11]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_K23[12]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_K23[13]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_K23[14]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_K23[15]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_K23[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_K23[2]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_K23[3]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_K23[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_K23[5]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_K23[6]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_K23[7]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_K23[8]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_K23[9]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_K31[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_K31[10]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_K31[11]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_K31[12]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_K31[13]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_K31[14]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_K31[15]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_K31[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_K31[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_K31[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_K31[4]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_K31[5]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_K31[6]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_K31[7]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_K31[8]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_K31[9]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_K32[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_K32[10]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_K32[11]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_K32[12]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_K32[13]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_K32[14]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_K32[15]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_K32[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_K32[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_K32[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_K32[4]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_K32[5]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_K32[6]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_K32[7]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_K32[8]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_K32[9]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_K33[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_K33[10]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_K33[11]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_K33[12]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_K33[13]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_K33[14]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_K33[15]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_K33[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_K33[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_K33[3]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_K33[4]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_K33[5]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_K33[6]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_K33[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_K33[8]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_K33[9]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[0]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[2]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[4]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[6]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[7]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_ROffset[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_ROffset[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_ROffset[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_ROffset[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_ROffset[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_ROffset[5]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_ROffset[6]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_ROffset[7]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_ROffset[8]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_ROffset[9]_i_2\ : label is "soft_lutpair59";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of int_ap_start_reg : label is "int_ap_start_reg";
  attribute ORIG_CELL_NAME of int_ap_start_reg_rep : label is "int_ap_start_reg";
  attribute ORIG_CELL_NAME of \int_ap_start_reg_rep__0\ : label is "int_ap_start_reg";
  attribute ORIG_CELL_NAME of \int_ap_start_reg_rep__1\ : label is "int_ap_start_reg";
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of int_gie_i_2 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_height[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_height[10]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_height[11]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_height[12]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_height[13]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_height[14]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_height[15]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_height[1]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_height[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_height[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_height[4]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_height[5]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_height[6]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_height[7]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_height[8]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_height[9]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of int_interrupt_i_1 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_width[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_width[10]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_width[11]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_width[12]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_width[13]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_width[14]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_width[15]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_width[1]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_width[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_width[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_width[4]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_width[5]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_width[6]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_width[7]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_width[8]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_width[9]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \rdata[0]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \rdata[8]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \rdata[9]_i_1\ : label is "soft_lutpair58";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  InVideoFormat(7 downto 0) <= \^invideoformat\(7 downto 0);
  K11(15 downto 0) <= \^k11\(15 downto 0);
  K12(15 downto 0) <= \^k12\(15 downto 0);
  K13(15 downto 0) <= \^k13\(15 downto 0);
  K21(15 downto 0) <= \^k21\(15 downto 0);
  K22(15 downto 0) <= \^k22\(15 downto 0);
  K23(15 downto 0) <= \^k23\(15 downto 0);
  OutVideoFormat(7 downto 0) <= \^outvideoformat\(7 downto 0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  \int_K31_reg[15]_0\(0) <= \^int_k31_reg[15]_0\(0);
  int_ap_start_reg_rep_0 <= \^int_ap_start_reg_rep_0\;
  \int_ap_start_reg_rep__1_0\ <= \^int_ap_start_reg_rep__1_0\;
  interrupt <= \^interrupt\;
  s_axi_CTRL_BVALID <= \^s_axi_ctrl_bvalid\;
  s_axi_CTRL_RVALID <= \^s_axi_ctrl_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_ctrl_rvalid\,
      I3 => s_axi_CTRL_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_5\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_CTRL_RREADY,
      I3 => \^s_axi_ctrl_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_5\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_5\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_5\,
      Q => \^s_axi_ctrl_rvalid\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_CTRL_BREADY,
      I1 => \^s_axi_ctrl_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_CTRL_AWVALID,
      O => \FSM_onehot_wstate[1]_i_2_n_5\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_5\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CTRL_BREADY,
      I3 => \^s_axi_ctrl_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_5\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_5\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_5\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_5\,
      Q => \^s_axi_ctrl_bvalid\,
      R => \^ap_rst_n_inv\
    );
\ap_return_10_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(0),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_10_preg_reg[15]\(0),
      O => \int_K33_reg[15]_0\(0)
    );
\ap_return_10_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(10),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_10_preg_reg[15]\(10),
      O => \int_K33_reg[15]_0\(10)
    );
\ap_return_10_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(11),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_10_preg_reg[15]\(11),
      O => \int_K33_reg[15]_0\(11)
    );
\ap_return_10_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(12),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_10_preg_reg[15]\(12),
      O => \int_K33_reg[15]_0\(12)
    );
\ap_return_10_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(13),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_10_preg_reg[15]\(13),
      O => \int_K33_reg[15]_0\(13)
    );
\ap_return_10_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(14),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_10_preg_reg[15]\(14),
      O => \int_K33_reg[15]_0\(14)
    );
\ap_return_10_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(15),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_10_preg_reg[15]\(15),
      O => \int_K33_reg[15]_0\(15)
    );
\ap_return_10_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(1),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_10_preg_reg[15]\(1),
      O => \int_K33_reg[15]_0\(1)
    );
\ap_return_10_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(2),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_10_preg_reg[15]\(2),
      O => \int_K33_reg[15]_0\(2)
    );
\ap_return_10_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(3),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_10_preg_reg[15]\(3),
      O => \int_K33_reg[15]_0\(3)
    );
\ap_return_10_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(4),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_10_preg_reg[15]\(4),
      O => \int_K33_reg[15]_0\(4)
    );
\ap_return_10_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(5),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_10_preg_reg[15]\(5),
      O => \int_K33_reg[15]_0\(5)
    );
\ap_return_10_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(6),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_10_preg_reg[15]\(6),
      O => \int_K33_reg[15]_0\(6)
    );
\ap_return_10_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(7),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_10_preg_reg[15]\(7),
      O => \int_K33_reg[15]_0\(7)
    );
\ap_return_10_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(8),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_10_preg_reg[15]\(8),
      O => \int_K33_reg[15]_0\(8)
    );
\ap_return_10_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K33(9),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_10_preg_reg[15]\(9),
      O => \int_K33_reg[15]_0\(9)
    );
\ap_return_11_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ROffset(0),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_11_preg_reg[9]\(0),
      O => \int_ROffset_reg[9]_0\(0)
    );
\ap_return_11_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ROffset(1),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_11_preg_reg[9]\(1),
      O => \int_ROffset_reg[9]_0\(1)
    );
\ap_return_11_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ROffset(2),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_11_preg_reg[9]\(2),
      O => \int_ROffset_reg[9]_0\(2)
    );
\ap_return_11_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ROffset(3),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_11_preg_reg[9]\(3),
      O => \int_ROffset_reg[9]_0\(3)
    );
\ap_return_11_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ROffset(4),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_11_preg_reg[9]\(4),
      O => \int_ROffset_reg[9]_0\(4)
    );
\ap_return_11_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ROffset(5),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_11_preg_reg[9]\(5),
      O => \int_ROffset_reg[9]_0\(5)
    );
\ap_return_11_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ROffset(6),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_11_preg_reg[9]\(6),
      O => \int_ROffset_reg[9]_0\(6)
    );
\ap_return_11_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ROffset(7),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_11_preg_reg[9]\(7),
      O => \int_ROffset_reg[9]_0\(7)
    );
\ap_return_11_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ROffset(8),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_11_preg_reg[9]\(8),
      O => \int_ROffset_reg[9]_0\(8)
    );
\ap_return_11_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ROffset(9),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_11_preg_reg[9]\(9),
      O => \int_ROffset_reg[9]_0\(9)
    );
\ap_return_12_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => GOffset(0),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_12_preg_reg[9]\(0),
      O => \int_GOffset_reg[9]_0\(0)
    );
\ap_return_12_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => GOffset(1),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_12_preg_reg[9]\(1),
      O => \int_GOffset_reg[9]_0\(1)
    );
\ap_return_12_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => GOffset(2),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_12_preg_reg[9]\(2),
      O => \int_GOffset_reg[9]_0\(2)
    );
\ap_return_12_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => GOffset(3),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_12_preg_reg[9]\(3),
      O => \int_GOffset_reg[9]_0\(3)
    );
\ap_return_12_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => GOffset(4),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_12_preg_reg[9]\(4),
      O => \int_GOffset_reg[9]_0\(4)
    );
\ap_return_12_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => GOffset(5),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_12_preg_reg[9]\(5),
      O => \int_GOffset_reg[9]_0\(5)
    );
\ap_return_12_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => GOffset(6),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_12_preg_reg[9]\(6),
      O => \int_GOffset_reg[9]_0\(6)
    );
\ap_return_12_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => GOffset(7),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_12_preg_reg[9]\(7),
      O => \int_GOffset_reg[9]_0\(7)
    );
\ap_return_12_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => GOffset(8),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_12_preg_reg[9]\(8),
      O => \int_GOffset_reg[9]_0\(8)
    );
\ap_return_12_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => GOffset(9),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_12_preg_reg[9]\(9),
      O => \int_GOffset_reg[9]_0\(9)
    );
\ap_return_13_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => BOffset(0),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_13_preg_reg[9]\(0),
      O => \int_BOffset_reg[9]_0\(0)
    );
\ap_return_13_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => BOffset(1),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_13_preg_reg[9]\(1),
      O => \int_BOffset_reg[9]_0\(1)
    );
\ap_return_13_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => BOffset(2),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_13_preg_reg[9]\(2),
      O => \int_BOffset_reg[9]_0\(2)
    );
\ap_return_13_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => BOffset(3),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_13_preg_reg[9]\(3),
      O => \int_BOffset_reg[9]_0\(3)
    );
\ap_return_13_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => BOffset(4),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_13_preg_reg[9]\(4),
      O => \int_BOffset_reg[9]_0\(4)
    );
\ap_return_13_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => BOffset(5),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_13_preg_reg[9]\(5),
      O => \int_BOffset_reg[9]_0\(5)
    );
\ap_return_13_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => BOffset(6),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_13_preg_reg[9]\(6),
      O => \int_BOffset_reg[9]_0\(6)
    );
\ap_return_13_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => BOffset(7),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_13_preg_reg[9]\(7),
      O => \int_BOffset_reg[9]_0\(7)
    );
\ap_return_13_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => BOffset(8),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_13_preg_reg[9]\(8),
      O => \int_BOffset_reg[9]_0\(8)
    );
\ap_return_13_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => BOffset(9),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_13_preg_reg[9]\(9),
      O => \int_BOffset_reg[9]_0\(9)
    );
\ap_return_14_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClampMin(0),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_14_preg_reg[7]\(0),
      O => \int_ClampMin_reg[7]_0\(0)
    );
\ap_return_14_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClampMin(1),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_14_preg_reg[7]\(1),
      O => \int_ClampMin_reg[7]_0\(1)
    );
\ap_return_14_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClampMin(2),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_14_preg_reg[7]\(2),
      O => \int_ClampMin_reg[7]_0\(2)
    );
\ap_return_14_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClampMin(3),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_14_preg_reg[7]\(3),
      O => \int_ClampMin_reg[7]_0\(3)
    );
\ap_return_14_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClampMin(4),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_14_preg_reg[7]\(4),
      O => \int_ClampMin_reg[7]_0\(4)
    );
\ap_return_14_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClampMin(5),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_14_preg_reg[7]\(5),
      O => \int_ClampMin_reg[7]_0\(5)
    );
\ap_return_14_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClampMin(6),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_14_preg_reg[7]\(6),
      O => \int_ClampMin_reg[7]_0\(6)
    );
\ap_return_14_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClampMin(7),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_14_preg_reg[7]\(7),
      O => \int_ClampMin_reg[7]_0\(7)
    );
\ap_return_15_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClipMax(0),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_15_preg_reg[7]\(0),
      O => \int_ClipMax_reg[7]_0\(0)
    );
\ap_return_15_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClipMax(1),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_15_preg_reg[7]\(1),
      O => \int_ClipMax_reg[7]_0\(1)
    );
\ap_return_15_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClipMax(2),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_15_preg_reg[7]\(2),
      O => \int_ClipMax_reg[7]_0\(2)
    );
\ap_return_15_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClipMax(3),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_15_preg_reg[7]\(3),
      O => \int_ClipMax_reg[7]_0\(3)
    );
\ap_return_15_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClipMax(4),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_15_preg_reg[7]\(4),
      O => \int_ClipMax_reg[7]_0\(4)
    );
\ap_return_15_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClipMax(5),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_15_preg_reg[7]\(5),
      O => \int_ClipMax_reg[7]_0\(5)
    );
\ap_return_15_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClipMax(6),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_15_preg_reg[7]\(6),
      O => \int_ClipMax_reg[7]_0\(6)
    );
\ap_return_15_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ClipMax(7),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_15_preg_reg[7]\(7),
      O => \int_ClipMax_reg[7]_0\(7)
    );
\ap_return_16_preg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF54550000"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^invideoformat\(7),
      I2 => \ap_return_16_preg[0]_i_2_n_5\,
      I3 => \^invideoformat\(0),
      I4 => \^int_ap_start_reg_rep_0\,
      I5 => ap_return_16_preg,
      O => Block_entry3_proc_U0_ap_return_16
    );
\ap_return_16_preg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \^invideoformat\(5),
      I1 => \^invideoformat\(3),
      I2 => \^invideoformat\(2),
      I3 => \^invideoformat\(1),
      I4 => \^invideoformat\(4),
      I5 => \^invideoformat\(6),
      O => \ap_return_16_preg[0]_i_2_n_5\
    );
\ap_return_17_preg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF54550000"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^outvideoformat\(7),
      I2 => \ap_return_17_preg[0]_i_2_n_5\,
      I3 => \^outvideoformat\(0),
      I4 => \^int_ap_start_reg_rep_0\,
      I5 => ap_return_17_preg,
      O => Block_entry3_proc_U0_ap_return_17
    );
\ap_return_17_preg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \^outvideoformat\(5),
      I1 => \^outvideoformat\(3),
      I2 => \^outvideoformat\(2),
      I3 => \^outvideoformat\(1),
      I4 => \^outvideoformat\(4),
      I5 => \^outvideoformat\(6),
      O => \ap_return_17_preg[0]_i_2_n_5\
    );
\ap_return_18_preg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF5400"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \ap_return_16_preg[0]_i_2_n_5\,
      I2 => \^invideoformat\(7),
      I3 => \^int_ap_start_reg_rep_0\,
      I4 => ap_return_18_preg,
      O => Block_entry3_proc_U0_ap_return_18
    );
\ap_return_19_preg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF5400"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \ap_return_17_preg[0]_i_2_n_5\,
      I2 => \^outvideoformat\(7),
      I3 => \^int_ap_start_reg_rep_0\,
      I4 => ap_return_19_preg,
      O => Block_entry3_proc_U0_ap_return_19
    );
\ap_return_20_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => width(10),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]\(9),
      O => D(9)
    );
\ap_return_20_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => width(11),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]\(10),
      O => D(10)
    );
\ap_return_20_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => width(1),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]\(0),
      O => D(0)
    );
\ap_return_20_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => width(2),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]\(1),
      O => D(1)
    );
\ap_return_20_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => width(3),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]\(2),
      O => D(2)
    );
\ap_return_20_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => width(4),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]\(3),
      O => D(3)
    );
\ap_return_20_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => width(5),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]\(4),
      O => D(4)
    );
\ap_return_20_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => width(6),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]\(5),
      O => D(5)
    );
\ap_return_20_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => width(7),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]\(6),
      O => D(6)
    );
\ap_return_20_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => width(8),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]\(7),
      O => D(7)
    );
\ap_return_20_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => width(9),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]\(8),
      O => D(8)
    );
\ap_return_21_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(0),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]_0\(0),
      O => \int_height_reg[11]_0\(0)
    );
\ap_return_21_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(10),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]_0\(10),
      O => \int_height_reg[11]_0\(10)
    );
\ap_return_21_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(11),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]_0\(11),
      O => \int_height_reg[11]_0\(11)
    );
\ap_return_21_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(1),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]_0\(1),
      O => \int_height_reg[11]_0\(1)
    );
\ap_return_21_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(2),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]_0\(2),
      O => \int_height_reg[11]_0\(2)
    );
\ap_return_21_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(3),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]_0\(3),
      O => \int_height_reg[11]_0\(3)
    );
\ap_return_21_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(4),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]_0\(4),
      O => \int_height_reg[11]_0\(4)
    );
\ap_return_21_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(5),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]_0\(5),
      O => \int_height_reg[11]_0\(5)
    );
\ap_return_21_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(6),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]_0\(6),
      O => \int_height_reg[11]_0\(6)
    );
\ap_return_21_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(7),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]_0\(7),
      O => \int_height_reg[11]_0\(7)
    );
\ap_return_21_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(8),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]_0\(8),
      O => \int_height_reg[11]_0\(8)
    );
\ap_return_21_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => height(9),
      I1 => \^int_ap_start_reg_rep_0\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]_0\(9),
      O => \int_height_reg[11]_0\(9)
    );
\ap_return_8_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF20"
    )
        port map (
      I0 => K31(0),
      I1 => ap_done_reg,
      I2 => \^int_ap_start_reg_rep__1_0\,
      I3 => \ap_return_8_preg_reg[14]\(0),
      O => \in\(0)
    );
\ap_return_8_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF20"
    )
        port map (
      I0 => K31(10),
      I1 => ap_done_reg,
      I2 => \^int_ap_start_reg_rep__1_0\,
      I3 => \ap_return_8_preg_reg[14]\(10),
      O => \in\(10)
    );
\ap_return_8_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF20"
    )
        port map (
      I0 => K31(11),
      I1 => ap_done_reg,
      I2 => \^int_ap_start_reg_rep__1_0\,
      I3 => \ap_return_8_preg_reg[14]\(11),
      O => \in\(11)
    );
\ap_return_8_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF20"
    )
        port map (
      I0 => K31(12),
      I1 => ap_done_reg,
      I2 => \^int_ap_start_reg_rep__1_0\,
      I3 => \ap_return_8_preg_reg[14]\(12),
      O => \in\(12)
    );
\ap_return_8_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF20"
    )
        port map (
      I0 => K31(13),
      I1 => ap_done_reg,
      I2 => \^int_ap_start_reg_rep__1_0\,
      I3 => \ap_return_8_preg_reg[14]\(13),
      O => \in\(13)
    );
\ap_return_8_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF20"
    )
        port map (
      I0 => K31(14),
      I1 => ap_done_reg,
      I2 => \^int_ap_start_reg_rep__1_0\,
      I3 => \ap_return_8_preg_reg[14]\(14),
      O => \in\(14)
    );
\ap_return_8_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF20"
    )
        port map (
      I0 => K31(1),
      I1 => ap_done_reg,
      I2 => \^int_ap_start_reg_rep__1_0\,
      I3 => \ap_return_8_preg_reg[14]\(1),
      O => \in\(1)
    );
\ap_return_8_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF20"
    )
        port map (
      I0 => K31(2),
      I1 => ap_done_reg,
      I2 => \^int_ap_start_reg_rep__1_0\,
      I3 => \ap_return_8_preg_reg[14]\(2),
      O => \in\(2)
    );
\ap_return_8_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF20"
    )
        port map (
      I0 => K31(3),
      I1 => ap_done_reg,
      I2 => \^int_ap_start_reg_rep__1_0\,
      I3 => \ap_return_8_preg_reg[14]\(3),
      O => \in\(3)
    );
\ap_return_8_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF20"
    )
        port map (
      I0 => K31(4),
      I1 => ap_done_reg,
      I2 => \^int_ap_start_reg_rep__1_0\,
      I3 => \ap_return_8_preg_reg[14]\(4),
      O => \in\(4)
    );
\ap_return_8_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF20"
    )
        port map (
      I0 => K31(5),
      I1 => ap_done_reg,
      I2 => \^int_ap_start_reg_rep__1_0\,
      I3 => \ap_return_8_preg_reg[14]\(5),
      O => \in\(5)
    );
\ap_return_8_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF20"
    )
        port map (
      I0 => K31(6),
      I1 => ap_done_reg,
      I2 => \^int_ap_start_reg_rep__1_0\,
      I3 => \ap_return_8_preg_reg[14]\(6),
      O => \in\(6)
    );
\ap_return_8_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF20"
    )
        port map (
      I0 => K31(7),
      I1 => ap_done_reg,
      I2 => \^int_ap_start_reg_rep__1_0\,
      I3 => \ap_return_8_preg_reg[14]\(7),
      O => \in\(7)
    );
\ap_return_8_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF20"
    )
        port map (
      I0 => K31(8),
      I1 => ap_done_reg,
      I2 => \^int_ap_start_reg_rep__1_0\,
      I3 => \ap_return_8_preg_reg[14]\(8),
      O => \in\(8)
    );
\ap_return_8_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF20"
    )
        port map (
      I0 => K31(9),
      I1 => ap_done_reg,
      I2 => \^int_ap_start_reg_rep__1_0\,
      I3 => \ap_return_8_preg_reg[14]\(9),
      O => \in\(9)
    );
\ap_return_9_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(0),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_9_preg_reg[15]\(0),
      O => \int_K32_reg[15]_0\(0)
    );
\ap_return_9_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(10),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_9_preg_reg[15]\(10),
      O => \int_K32_reg[15]_0\(10)
    );
\ap_return_9_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(11),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_9_preg_reg[15]\(11),
      O => \int_K32_reg[15]_0\(11)
    );
\ap_return_9_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(12),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_9_preg_reg[15]\(12),
      O => \int_K32_reg[15]_0\(12)
    );
\ap_return_9_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(13),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_9_preg_reg[15]\(13),
      O => \int_K32_reg[15]_0\(13)
    );
\ap_return_9_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(14),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_9_preg_reg[15]\(14),
      O => \int_K32_reg[15]_0\(14)
    );
\ap_return_9_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(15),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_9_preg_reg[15]\(15),
      O => \int_K32_reg[15]_0\(15)
    );
\ap_return_9_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(1),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_9_preg_reg[15]\(1),
      O => \int_K32_reg[15]_0\(1)
    );
\ap_return_9_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(2),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_9_preg_reg[15]\(2),
      O => \int_K32_reg[15]_0\(2)
    );
\ap_return_9_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(3),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_9_preg_reg[15]\(3),
      O => \int_K32_reg[15]_0\(3)
    );
\ap_return_9_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(4),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_9_preg_reg[15]\(4),
      O => \int_K32_reg[15]_0\(4)
    );
\ap_return_9_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(5),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_9_preg_reg[15]\(5),
      O => \int_K32_reg[15]_0\(5)
    );
\ap_return_9_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(6),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_9_preg_reg[15]\(6),
      O => \int_K32_reg[15]_0\(6)
    );
\ap_return_9_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(7),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_9_preg_reg[15]\(7),
      O => \int_K32_reg[15]_0\(7)
    );
\ap_return_9_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(8),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_9_preg_reg[15]\(8),
      O => \int_K32_reg[15]_0\(8)
    );
\ap_return_9_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => K32(9),
      I1 => \^int_ap_start_reg_rep__1_0\,
      I2 => ap_done_reg,
      I3 => \ap_return_9_preg_reg[15]\(9),
      O => \int_K32_reg[15]_0\(9)
    );
auto_restart_status_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_18_in(7),
      I1 => ap_idle,
      I2 => auto_restart_status_reg_n_5,
      O => auto_restart_status_i_1_n_5
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_5,
      Q => auto_restart_status_reg_n_5,
      R => \^ap_rst_n_inv\
    );
\int_BOffset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(0),
      O => int_BOffset0(0)
    );
\int_BOffset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(1),
      O => int_BOffset0(1)
    );
\int_BOffset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(2),
      O => int_BOffset0(2)
    );
\int_BOffset[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(3),
      O => int_BOffset0(3)
    );
\int_BOffset[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(4),
      O => int_BOffset0(4)
    );
\int_BOffset[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(5),
      O => int_BOffset0(5)
    );
\int_BOffset[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(6),
      O => int_BOffset0(6)
    );
\int_BOffset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(7),
      O => int_BOffset0(7)
    );
\int_BOffset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => BOffset(8),
      O => int_BOffset0(8)
    );
\int_BOffset[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \int_InVideoFormat[7]_i_3_n_5\,
      I5 => \waddr_reg_n_5_[2]\,
      O => \int_BOffset[9]_i_1_n_5\
    );
\int_BOffset[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => BOffset(9),
      O => int_BOffset0(9)
    );
\int_BOffset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(0),
      Q => BOffset(0),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(1),
      Q => BOffset(1),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(2),
      Q => BOffset(2),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(3),
      Q => BOffset(3),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(4),
      Q => BOffset(4),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(5),
      Q => BOffset(5),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(6),
      Q => BOffset(6),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(7),
      Q => BOffset(7),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(8),
      Q => BOffset(8),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(9),
      Q => BOffset(9),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(0),
      O => int_ClampMin0(0)
    );
\int_ClampMin[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(1),
      O => int_ClampMin0(1)
    );
\int_ClampMin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(2),
      O => int_ClampMin0(2)
    );
\int_ClampMin[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(3),
      O => int_ClampMin0(3)
    );
\int_ClampMin[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(4),
      O => int_ClampMin0(4)
    );
\int_ClampMin[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(5),
      O => int_ClampMin0(5)
    );
\int_ClampMin[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(6),
      O => int_ClampMin0(6)
    );
\int_ClampMin[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[2]\,
      I2 => \int_InVideoFormat[7]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_ClampMin[7]_i_1_n_5\
    );
\int_ClampMin[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(7),
      O => int_ClampMin0(7)
    );
\int_ClampMin_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(0),
      Q => ClampMin(0),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(1),
      Q => ClampMin(1),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(2),
      Q => ClampMin(2),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(3),
      Q => ClampMin(3),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(4),
      Q => ClampMin(4),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(5),
      Q => ClampMin(5),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(6),
      Q => ClampMin(6),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(7),
      Q => ClampMin(7),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(0),
      O => int_ClipMax0(0)
    );
\int_ClipMax[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(1),
      O => int_ClipMax0(1)
    );
\int_ClipMax[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(2),
      O => int_ClipMax0(2)
    );
\int_ClipMax[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(3),
      O => int_ClipMax0(3)
    );
\int_ClipMax[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(4),
      O => int_ClipMax0(4)
    );
\int_ClipMax[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(5),
      O => int_ClipMax0(5)
    );
\int_ClipMax[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(6),
      O => int_ClipMax0(6)
    );
\int_ClipMax[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \int_InVideoFormat[7]_i_3_n_5\,
      I4 => \waddr_reg_n_5_[2]\,
      I5 => \waddr_reg_n_5_[5]\,
      O => \int_ClipMax[7]_i_1_n_5\
    );
\int_ClipMax[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(7),
      O => int_ClipMax0(7)
    );
\int_ClipMax_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(0),
      Q => ClipMax(0),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(1),
      Q => ClipMax(1),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(2),
      Q => ClipMax(2),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(3),
      Q => ClipMax(3),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(4),
      Q => ClipMax(4),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(5),
      Q => ClipMax(5),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(6),
      Q => ClipMax(6),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(7),
      Q => ClipMax(7),
      R => \^ap_rst_n_inv\
    );
\int_GOffset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset(0),
      O => int_GOffset0(0)
    );
\int_GOffset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset(1),
      O => int_GOffset0(1)
    );
\int_GOffset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset(2),
      O => int_GOffset0(2)
    );
\int_GOffset[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset(3),
      O => int_GOffset0(3)
    );
\int_GOffset[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset(4),
      O => int_GOffset0(4)
    );
\int_GOffset[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset(5),
      O => int_GOffset0(5)
    );
\int_GOffset[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset(6),
      O => int_GOffset0(6)
    );
\int_GOffset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset(7),
      O => int_GOffset0(7)
    );
\int_GOffset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => GOffset(8),
      O => int_GOffset0(8)
    );
\int_GOffset[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \waddr_reg_n_5_[2]\,
      I1 => \int_InVideoFormat[7]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[4]\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_GOffset[9]_i_1_n_5\
    );
\int_GOffset[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => GOffset(9),
      O => int_GOffset0(9)
    );
\int_GOffset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(0),
      Q => GOffset(0),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(1),
      Q => GOffset(1),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(2),
      Q => GOffset(2),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(3),
      Q => GOffset(3),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(4),
      Q => GOffset(4),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(5),
      Q => GOffset(5),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(6),
      Q => GOffset(6),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(7),
      Q => GOffset(7),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(8),
      Q => GOffset(8),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(9),
      Q => GOffset(9),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(0),
      O => int_InVideoFormat0(0)
    );
\int_InVideoFormat[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(1),
      O => int_InVideoFormat0(1)
    );
\int_InVideoFormat[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(2),
      O => int_InVideoFormat0(2)
    );
\int_InVideoFormat[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(3),
      O => int_InVideoFormat0(3)
    );
\int_InVideoFormat[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(4),
      O => int_InVideoFormat0(4)
    );
\int_InVideoFormat[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(5),
      O => int_InVideoFormat0(5)
    );
\int_InVideoFormat[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(6),
      O => int_InVideoFormat0(6)
    );
\int_InVideoFormat[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \int_InVideoFormat[7]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[2]\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_InVideoFormat[7]_i_1_n_5\
    );
\int_InVideoFormat[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(7),
      O => int_InVideoFormat0(7)
    );
\int_InVideoFormat[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \waddr_reg_n_5_[1]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \waddr_reg_n_5_[0]\,
      I4 => \waddr_reg_n_5_[6]\,
      O => \int_InVideoFormat[7]_i_3_n_5\
    );
\int_InVideoFormat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(0),
      Q => \^invideoformat\(0),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(1),
      Q => \^invideoformat\(1),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(2),
      Q => \^invideoformat\(2),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(3),
      Q => \^invideoformat\(3),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(4),
      Q => \^invideoformat\(4),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(5),
      Q => \^invideoformat\(5),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(6),
      Q => \^invideoformat\(6),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(7),
      Q => \^invideoformat\(7),
      R => \^ap_rst_n_inv\
    );
\int_K11[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(0),
      O => int_K110(0)
    );
\int_K11[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(10),
      O => int_K110(10)
    );
\int_K11[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(11),
      O => int_K110(11)
    );
\int_K11[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(12),
      O => int_K110(12)
    );
\int_K11[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(13),
      O => int_K110(13)
    );
\int_K11[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(14),
      O => int_K110(14)
    );
\int_K11[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \int_K11[15]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[3]\,
      O => \int_K11[15]_i_1_n_5\
    );
\int_K11[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(15),
      O => int_K110(15)
    );
\int_K11[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \int_K11[15]_i_4_n_5\,
      I1 => \waddr_reg_n_5_[6]\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[2]\,
      O => \int_K11[15]_i_3_n_5\
    );
\int_K11[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_5_[0]\,
      I1 => s_axi_CTRL_WVALID,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \waddr_reg_n_5_[1]\,
      O => \int_K11[15]_i_4_n_5\
    );
\int_K11[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(1),
      O => int_K110(1)
    );
\int_K11[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(2),
      O => int_K110(2)
    );
\int_K11[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(3),
      O => int_K110(3)
    );
\int_K11[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(4),
      O => int_K110(4)
    );
\int_K11[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(5),
      O => int_K110(5)
    );
\int_K11[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(6),
      O => int_K110(6)
    );
\int_K11[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(7),
      O => int_K110(7)
    );
\int_K11[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(8),
      O => int_K110(8)
    );
\int_K11[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(9),
      O => int_K110(9)
    );
\int_K11_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(0),
      Q => \^k11\(0),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(10),
      Q => \^k11\(10),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(11),
      Q => \^k11\(11),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(12),
      Q => \^k11\(12),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(13),
      Q => \^k11\(13),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(14),
      Q => \^k11\(14),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(15),
      Q => \^k11\(15),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(1),
      Q => \^k11\(1),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(2),
      Q => \^k11\(2),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(3),
      Q => \^k11\(3),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(4),
      Q => \^k11\(4),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(5),
      Q => \^k11\(5),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(6),
      Q => \^k11\(6),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(7),
      Q => \^k11\(7),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(8),
      Q => \^k11\(8),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(9),
      Q => \^k11\(9),
      R => \^ap_rst_n_inv\
    );
\int_K12[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(0),
      O => int_K120(0)
    );
\int_K12[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(10),
      O => int_K120(10)
    );
\int_K12[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(11),
      O => int_K120(11)
    );
\int_K12[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(12),
      O => int_K120(12)
    );
\int_K12[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(13),
      O => int_K120(13)
    );
\int_K12[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(14),
      O => int_K120(14)
    );
\int_K12[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \int_K11[15]_i_3_n_5\,
      O => \int_K12[15]_i_1_n_5\
    );
\int_K12[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(15),
      O => int_K120(15)
    );
\int_K12[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(1),
      O => int_K120(1)
    );
\int_K12[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(2),
      O => int_K120(2)
    );
\int_K12[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(3),
      O => int_K120(3)
    );
\int_K12[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(4),
      O => int_K120(4)
    );
\int_K12[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(5),
      O => int_K120(5)
    );
\int_K12[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(6),
      O => int_K120(6)
    );
\int_K12[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(7),
      O => int_K120(7)
    );
\int_K12[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(8),
      O => int_K120(8)
    );
\int_K12[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(9),
      O => int_K120(9)
    );
\int_K12_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(0),
      Q => \^k12\(0),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(10),
      Q => \^k12\(10),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(11),
      Q => \^k12\(11),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(12),
      Q => \^k12\(12),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(13),
      Q => \^k12\(13),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(14),
      Q => \^k12\(14),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(15),
      Q => \^k12\(15),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(1),
      Q => \^k12\(1),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(2),
      Q => \^k12\(2),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(3),
      Q => \^k12\(3),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(4),
      Q => \^k12\(4),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(5),
      Q => \^k12\(5),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(6),
      Q => \^k12\(6),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(7),
      Q => \^k12\(7),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(8),
      Q => \^k12\(8),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(9),
      Q => \^k12\(9),
      R => \^ap_rst_n_inv\
    );
\int_K13[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(0),
      O => int_K130(0)
    );
\int_K13[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(10),
      O => int_K130(10)
    );
\int_K13[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(11),
      O => int_K130(11)
    );
\int_K13[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(12),
      O => int_K130(12)
    );
\int_K13[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(13),
      O => int_K130(13)
    );
\int_K13[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(14),
      O => int_K130(14)
    );
\int_K13[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \int_K11[15]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[3]\,
      O => \int_K13[15]_i_1_n_5\
    );
\int_K13[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(15),
      O => int_K130(15)
    );
\int_K13[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(1),
      O => int_K130(1)
    );
\int_K13[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(2),
      O => int_K130(2)
    );
\int_K13[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(3),
      O => int_K130(3)
    );
\int_K13[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(4),
      O => int_K130(4)
    );
\int_K13[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(5),
      O => int_K130(5)
    );
\int_K13[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(6),
      O => int_K130(6)
    );
\int_K13[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(7),
      O => int_K130(7)
    );
\int_K13[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(8),
      O => int_K130(8)
    );
\int_K13[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(9),
      O => int_K130(9)
    );
\int_K13_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(0),
      Q => \^k13\(0),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(10),
      Q => \^k13\(10),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(11),
      Q => \^k13\(11),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(12),
      Q => \^k13\(12),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(13),
      Q => \^k13\(13),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(14),
      Q => \^k13\(14),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(15),
      Q => \^k13\(15),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(1),
      Q => \^k13\(1),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(2),
      Q => \^k13\(2),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(3),
      Q => \^k13\(3),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(4),
      Q => \^k13\(4),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(5),
      Q => \^k13\(5),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(6),
      Q => \^k13\(6),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(7),
      Q => \^k13\(7),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(8),
      Q => \^k13\(8),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(9),
      Q => \^k13\(9),
      R => \^ap_rst_n_inv\
    );
\int_K21[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(0),
      O => int_K210(0)
    );
\int_K21[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(10),
      O => int_K210(10)
    );
\int_K21[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(11),
      O => int_K210(11)
    );
\int_K21[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(12),
      O => int_K210(12)
    );
\int_K21[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(13),
      O => int_K210(13)
    );
\int_K21[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(14),
      O => int_K210(14)
    );
\int_K21[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_K11[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_K21[15]_i_1_n_5\
    );
\int_K21[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(15),
      O => int_K210(15)
    );
\int_K21[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(1),
      O => int_K210(1)
    );
\int_K21[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(2),
      O => int_K210(2)
    );
\int_K21[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(3),
      O => int_K210(3)
    );
\int_K21[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(4),
      O => int_K210(4)
    );
\int_K21[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(5),
      O => int_K210(5)
    );
\int_K21[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(6),
      O => int_K210(6)
    );
\int_K21[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(7),
      O => int_K210(7)
    );
\int_K21[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(8),
      O => int_K210(8)
    );
\int_K21[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(9),
      O => int_K210(9)
    );
\int_K21_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(0),
      Q => \^k21\(0),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(10),
      Q => \^k21\(10),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(11),
      Q => \^k21\(11),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(12),
      Q => \^k21\(12),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(13),
      Q => \^k21\(13),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(14),
      Q => \^k21\(14),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(15),
      Q => \^k21\(15),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(1),
      Q => \^k21\(1),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(2),
      Q => \^k21\(2),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(3),
      Q => \^k21\(3),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(4),
      Q => \^k21\(4),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(5),
      Q => \^k21\(5),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(6),
      Q => \^k21\(6),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(7),
      Q => \^k21\(7),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(8),
      Q => \^k21\(8),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(9),
      Q => \^k21\(9),
      R => \^ap_rst_n_inv\
    );
\int_K22[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(0),
      O => int_K220(0)
    );
\int_K22[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(10),
      O => int_K220(10)
    );
\int_K22[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(11),
      O => int_K220(11)
    );
\int_K22[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(12),
      O => int_K220(12)
    );
\int_K22[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(13),
      O => int_K220(13)
    );
\int_K22[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(14),
      O => int_K220(14)
    );
\int_K22[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \int_K11[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[3]\,
      O => \int_K22[15]_i_1_n_5\
    );
\int_K22[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(15),
      O => int_K220(15)
    );
\int_K22[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(1),
      O => int_K220(1)
    );
\int_K22[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(2),
      O => int_K220(2)
    );
\int_K22[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(3),
      O => int_K220(3)
    );
\int_K22[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(4),
      O => int_K220(4)
    );
\int_K22[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(5),
      O => int_K220(5)
    );
\int_K22[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(6),
      O => int_K220(6)
    );
\int_K22[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(7),
      O => int_K220(7)
    );
\int_K22[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(8),
      O => int_K220(8)
    );
\int_K22[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(9),
      O => int_K220(9)
    );
\int_K22_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(0),
      Q => \^k22\(0),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(10),
      Q => \^k22\(10),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(11),
      Q => \^k22\(11),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(12),
      Q => \^k22\(12),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(13),
      Q => \^k22\(13),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(14),
      Q => \^k22\(14),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(15),
      Q => \^k22\(15),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(1),
      Q => \^k22\(1),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(2),
      Q => \^k22\(2),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(3),
      Q => \^k22\(3),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(4),
      Q => \^k22\(4),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(5),
      Q => \^k22\(5),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(6),
      Q => \^k22\(6),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(7),
      Q => \^k22\(7),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(8),
      Q => \^k22\(8),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(9),
      Q => \^k22\(9),
      R => \^ap_rst_n_inv\
    );
\int_K23[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(0),
      O => int_K230(0)
    );
\int_K23[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(10),
      O => int_K230(10)
    );
\int_K23[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(11),
      O => int_K230(11)
    );
\int_K23[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(12),
      O => int_K230(12)
    );
\int_K23[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(13),
      O => int_K230(13)
    );
\int_K23[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(14),
      O => int_K230(14)
    );
\int_K23[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \int_K11[15]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[5]\,
      O => \int_K23[15]_i_1_n_5\
    );
\int_K23[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(15),
      O => int_K230(15)
    );
\int_K23[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(1),
      O => int_K230(1)
    );
\int_K23[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(2),
      O => int_K230(2)
    );
\int_K23[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(3),
      O => int_K230(3)
    );
\int_K23[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(4),
      O => int_K230(4)
    );
\int_K23[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(5),
      O => int_K230(5)
    );
\int_K23[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(6),
      O => int_K230(6)
    );
\int_K23[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(7),
      O => int_K230(7)
    );
\int_K23[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(8),
      O => int_K230(8)
    );
\int_K23[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(9),
      O => int_K230(9)
    );
\int_K23_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(0),
      Q => \^k23\(0),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(10),
      Q => \^k23\(10),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(11),
      Q => \^k23\(11),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(12),
      Q => \^k23\(12),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(13),
      Q => \^k23\(13),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(14),
      Q => \^k23\(14),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(15),
      Q => \^k23\(15),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(1),
      Q => \^k23\(1),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(2),
      Q => \^k23\(2),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(3),
      Q => \^k23\(3),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(4),
      Q => \^k23\(4),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(5),
      Q => \^k23\(5),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(6),
      Q => \^k23\(6),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(7),
      Q => \^k23\(7),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(8),
      Q => \^k23\(8),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(9),
      Q => \^k23\(9),
      R => \^ap_rst_n_inv\
    );
\int_K31[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31(0),
      O => int_K310(0)
    );
\int_K31[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K31(10),
      O => int_K310(10)
    );
\int_K31[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K31(11),
      O => int_K310(11)
    );
\int_K31[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K31(12),
      O => int_K310(12)
    );
\int_K31[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K31(13),
      O => int_K310(13)
    );
\int_K31[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K31(14),
      O => int_K310(14)
    );
\int_K31[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \waddr_reg_n_5_[2]\,
      I2 => \int_InVideoFormat[7]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_K31[15]_i_1_n_5\
    );
\int_K31[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_k31_reg[15]_0\(0),
      O => int_K310(15)
    );
\int_K31[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31(1),
      O => int_K310(1)
    );
\int_K31[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31(2),
      O => int_K310(2)
    );
\int_K31[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31(3),
      O => int_K310(3)
    );
\int_K31[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31(4),
      O => int_K310(4)
    );
\int_K31[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31(5),
      O => int_K310(5)
    );
\int_K31[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31(6),
      O => int_K310(6)
    );
\int_K31[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31(7),
      O => int_K310(7)
    );
\int_K31[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K31(8),
      O => int_K310(8)
    );
\int_K31[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K31(9),
      O => int_K310(9)
    );
\int_K31_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(0),
      Q => K31(0),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(10),
      Q => K31(10),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(11),
      Q => K31(11),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(12),
      Q => K31(12),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(13),
      Q => K31(13),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(14),
      Q => K31(14),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(15),
      Q => \^int_k31_reg[15]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(1),
      Q => K31(1),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(2),
      Q => K31(2),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(3),
      Q => K31(3),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(4),
      Q => K31(4),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(5),
      Q => K31(5),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(6),
      Q => K31(6),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(7),
      Q => K31(7),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(8),
      Q => K31(8),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(9),
      Q => K31(9),
      R => \^ap_rst_n_inv\
    );
\int_K32[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32(0),
      O => int_K320(0)
    );
\int_K32[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32(10),
      O => int_K320(10)
    );
\int_K32[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32(11),
      O => int_K320(11)
    );
\int_K32[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32(12),
      O => int_K320(12)
    );
\int_K32[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32(13),
      O => int_K320(13)
    );
\int_K32[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32(14),
      O => int_K320(14)
    );
\int_K32[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => \int_InVideoFormat[7]_i_3_n_5\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_K32[15]_i_1_n_5\
    );
\int_K32[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32(15),
      O => int_K320(15)
    );
\int_K32[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32(1),
      O => int_K320(1)
    );
\int_K32[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32(2),
      O => int_K320(2)
    );
\int_K32[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32(3),
      O => int_K320(3)
    );
\int_K32[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32(4),
      O => int_K320(4)
    );
\int_K32[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32(5),
      O => int_K320(5)
    );
\int_K32[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32(6),
      O => int_K320(6)
    );
\int_K32[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32(7),
      O => int_K320(7)
    );
\int_K32[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32(8),
      O => int_K320(8)
    );
\int_K32[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32(9),
      O => int_K320(9)
    );
\int_K32_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(0),
      Q => K32(0),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(10),
      Q => K32(10),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(11),
      Q => K32(11),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(12),
      Q => K32(12),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(13),
      Q => K32(13),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(14),
      Q => K32(14),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(15),
      Q => K32(15),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(1),
      Q => K32(1),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(2),
      Q => K32(2),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(3),
      Q => K32(3),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(4),
      Q => K32(4),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(5),
      Q => K32(5),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(6),
      Q => K32(6),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(7),
      Q => K32(7),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(8),
      Q => K32(8),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(9),
      Q => K32(9),
      R => \^ap_rst_n_inv\
    );
\int_K33[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33(0),
      O => int_K330(0)
    );
\int_K33[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33(10),
      O => int_K330(10)
    );
\int_K33[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33(11),
      O => int_K330(11)
    );
\int_K33[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33(12),
      O => int_K330(12)
    );
\int_K33[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33(13),
      O => int_K330(13)
    );
\int_K33[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33(14),
      O => int_K330(14)
    );
\int_K33[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \int_InVideoFormat[7]_i_3_n_5\,
      I4 => \waddr_reg_n_5_[2]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_K33[15]_i_1_n_5\
    );
\int_K33[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33(15),
      O => int_K330(15)
    );
\int_K33[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33(1),
      O => int_K330(1)
    );
\int_K33[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33(2),
      O => int_K330(2)
    );
\int_K33[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33(3),
      O => int_K330(3)
    );
\int_K33[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33(4),
      O => int_K330(4)
    );
\int_K33[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33(5),
      O => int_K330(5)
    );
\int_K33[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33(6),
      O => int_K330(6)
    );
\int_K33[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33(7),
      O => int_K330(7)
    );
\int_K33[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33(8),
      O => int_K330(8)
    );
\int_K33[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33(9),
      O => int_K330(9)
    );
\int_K33_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(0),
      Q => K33(0),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(10),
      Q => K33(10),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(11),
      Q => K33(11),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(12),
      Q => K33(12),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(13),
      Q => K33(13),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(14),
      Q => K33(14),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(15),
      Q => K33(15),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(1),
      Q => K33(1),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(2),
      Q => K33(2),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(3),
      Q => K33(3),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(4),
      Q => K33(4),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(5),
      Q => K33(5),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(6),
      Q => K33(6),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(7),
      Q => K33(7),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(8),
      Q => K33(8),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(9),
      Q => K33(9),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(0),
      O => int_OutVideoFormat0(0)
    );
\int_OutVideoFormat[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(1),
      O => int_OutVideoFormat0(1)
    );
\int_OutVideoFormat[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(2),
      O => int_OutVideoFormat0(2)
    );
\int_OutVideoFormat[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(3),
      O => int_OutVideoFormat0(3)
    );
\int_OutVideoFormat[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(4),
      O => int_OutVideoFormat0(4)
    );
\int_OutVideoFormat[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(5),
      O => int_OutVideoFormat0(5)
    );
\int_OutVideoFormat[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(6),
      O => int_OutVideoFormat0(6)
    );
\int_OutVideoFormat[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => \int_InVideoFormat[7]_i_3_n_5\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[5]\,
      O => \int_OutVideoFormat[7]_i_1_n_5\
    );
\int_OutVideoFormat[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(7),
      O => int_OutVideoFormat0(7)
    );
\int_OutVideoFormat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(0),
      Q => \^outvideoformat\(0),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(1),
      Q => \^outvideoformat\(1),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(2),
      Q => \^outvideoformat\(2),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(3),
      Q => \^outvideoformat\(3),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(4),
      Q => \^outvideoformat\(4),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(5),
      Q => \^outvideoformat\(5),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(6),
      Q => \^outvideoformat\(6),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(7),
      Q => \^outvideoformat\(7),
      R => \^ap_rst_n_inv\
    );
\int_ROffset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset(0),
      O => int_ROffset0(0)
    );
\int_ROffset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset(1),
      O => int_ROffset0(1)
    );
\int_ROffset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset(2),
      O => int_ROffset0(2)
    );
\int_ROffset[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset(3),
      O => int_ROffset0(3)
    );
\int_ROffset[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset(4),
      O => int_ROffset0(4)
    );
\int_ROffset[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset(5),
      O => int_ROffset0(5)
    );
\int_ROffset[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset(6),
      O => int_ROffset0(6)
    );
\int_ROffset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset(7),
      O => int_ROffset0(7)
    );
\int_ROffset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ROffset(8),
      O => int_ROffset0(8)
    );
\int_ROffset[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \int_InVideoFormat[7]_i_3_n_5\,
      I5 => \waddr_reg_n_5_[2]\,
      O => \int_ROffset[9]_i_1_n_5\
    );
\int_ROffset[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ROffset(9),
      O => int_ROffset0(9)
    );
\int_ROffset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(0),
      Q => ROffset(0),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(1),
      Q => ROffset(1),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(2),
      Q => ROffset(2),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(3),
      Q => ROffset(3),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(4),
      Q => ROffset(4),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(5),
      Q => ROffset(5),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(6),
      Q => ROffset(6),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(7),
      Q => ROffset(7),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(8),
      Q => ROffset(8),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(9),
      Q => ROffset(9),
      R => \^ap_rst_n_inv\
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_18_in(2),
      R => \^ap_rst_n_inv\
    );
int_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0404"
    )
        port map (
      I0 => p_18_in(7),
      I1 => Block_entry3_proc_U0_ap_start,
      I2 => ap_done_reg,
      I3 => int_task_ap_done0,
      I4 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_5
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_5,
      Q => \int_ap_ready__0\,
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => p_18_in(7),
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => int_ap_start1,
      I4 => s_axi_CTRL_WDATA(0),
      O => int_ap_start_i_1_n_5
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_ier[1]_i_2_n_5\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[4]\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => s_axi_CTRL_WSTRB(0),
      O => int_ap_start1
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_5,
      Q => Block_entry3_proc_U0_ap_start,
      R => \^ap_rst_n_inv\
    );
int_ap_start_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_rep_i_1_n_5,
      Q => \^int_ap_start_reg_rep_0\,
      R => \^ap_rst_n_inv\
    );
\int_ap_start_reg_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ap_start_rep_i_1__0_n_5\,
      Q => \int_ap_start_reg_rep__0_0\,
      R => \^ap_rst_n_inv\
    );
\int_ap_start_reg_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ap_start_rep_i_1__1_n_5\,
      Q => \^int_ap_start_reg_rep__1_0\,
      R => \^ap_rst_n_inv\
    );
int_ap_start_rep_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => p_18_in(7),
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => int_ap_start1,
      I4 => s_axi_CTRL_WDATA(0),
      O => int_ap_start_rep_i_1_n_5
    );
\int_ap_start_rep_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => p_18_in(7),
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => int_ap_start1,
      I4 => s_axi_CTRL_WDATA(0),
      O => \int_ap_start_rep_i_1__0_n_5\
    );
\int_ap_start_rep_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => p_18_in(7),
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => int_ap_start1,
      I4 => s_axi_CTRL_WDATA(0),
      O => \int_ap_start_rep_i_1__1_n_5\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => \waddr_reg_n_5_[3]\,
      I2 => int_auto_restart_i_2_n_5,
      I3 => s_axi_CTRL_WSTRB(0),
      I4 => p_18_in(7),
      O => int_auto_restart_i_1_n_5
    );
int_auto_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \int_InVideoFormat[7]_i_3_n_5\,
      I1 => \waddr_reg_n_5_[2]\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[4]\,
      I4 => \waddr_reg_n_5_[5]\,
      O => int_auto_restart_i_2_n_5
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_5,
      Q => p_18_in(7),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \int_InVideoFormat[7]_i_3_n_5\,
      I4 => int_gie_i_2_n_5,
      I5 => int_gie_reg_n_5,
      O => int_gie_i_1_n_5
    );
int_gie_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \waddr_reg_n_5_[7]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => \waddr_reg_n_5_[5]\,
      O => int_gie_i_2_n_5
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_5,
      Q => int_gie_reg_n_5,
      R => \^ap_rst_n_inv\
    );
\int_height[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(0),
      O => int_height0(0)
    );
\int_height[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => height(10),
      O => int_height0(10)
    );
\int_height[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => height(11),
      O => int_height0(11)
    );
\int_height[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_5_[12]\,
      O => int_height0(12)
    );
\int_height[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_5_[13]\,
      O => int_height0(13)
    );
\int_height[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_5_[14]\,
      O => int_height0(14)
    );
\int_height[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \int_InVideoFormat[7]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[2]\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_height[15]_i_1_n_5\
    );
\int_height[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_5_[15]\,
      O => int_height0(15)
    );
\int_height[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(1),
      O => int_height0(1)
    );
\int_height[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(2),
      O => int_height0(2)
    );
\int_height[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(3),
      O => int_height0(3)
    );
\int_height[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(4),
      O => int_height0(4)
    );
\int_height[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(5),
      O => int_height0(5)
    );
\int_height[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(6),
      O => int_height0(6)
    );
\int_height[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(7),
      O => int_height0(7)
    );
\int_height[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => height(8),
      O => int_height0(8)
    );
\int_height[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => height(9),
      O => int_height0(9)
    );
\int_height_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(0),
      Q => height(0),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(10),
      Q => height(10),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(11),
      Q => height(11),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(12),
      Q => \int_height_reg_n_5_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_height_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(13),
      Q => \int_height_reg_n_5_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_height_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(14),
      Q => \int_height_reg_n_5_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_height_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(15),
      Q => \int_height_reg_n_5_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_height_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(1),
      Q => height(1),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(2),
      Q => height(2),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(3),
      Q => height(3),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(4),
      Q => height(4),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(5),
      Q => height(5),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(6),
      Q => height(6),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(7),
      Q => height(7),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(8),
      Q => height(8),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(9),
      Q => height(9),
      R => \^ap_rst_n_inv\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(0),
      I1 => \int_ier[1]_i_2_n_5\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[4]\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => int_ier10_out
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_5_[2]\,
      I1 => \waddr_reg_n_5_[6]\,
      I2 => \waddr_reg_n_5_[0]\,
      I3 => s_axi_CTRL_WVALID,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => \waddr_reg_n_5_[1]\,
      O => \int_ier[1]_i_2_n_5\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier10_out,
      D => s_axi_CTRL_WDATA(0),
      Q => \int_ier_reg_n_5_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier10_out,
      D => s_axi_CTRL_WDATA(1),
      Q => p_0_in,
      R => \^ap_rst_n_inv\
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_5,
      I1 => \int_isr_reg_n_5_[1]\,
      I2 => \int_isr_reg_n_5_[0]\,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_5_[0]\,
      I3 => MultiPixStream2AXIvideo_U0_ap_done,
      I4 => \int_isr_reg_n_5_[0]\,
      O => \int_isr[0]_i_1_n_5\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(0),
      I1 => int_gie_i_2_n_5,
      I2 => \int_InVideoFormat[7]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[3]\,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F7778888F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_isr7_out,
      I2 => p_0_in,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \int_isr_reg_n_5_[1]\,
      O => \int_isr[1]_i_1_n_5\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[1]\,
      R => \^ap_rst_n_inv\
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CAAFFFF0CAA0CAA"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_done,
      I1 => ap_idle,
      I2 => p_18_in(2),
      I3 => auto_restart_status_reg_n_5,
      I4 => int_task_ap_done0,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_5
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => \rdata[0]_i_8_n_5\,
      I5 => ar_hs,
      O => int_task_ap_done0
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_5,
      Q => \int_task_ap_done__0\,
      R => \^ap_rst_n_inv\
    );
\int_width[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_width_reg_n_5_[0]\,
      O => int_width0(0)
    );
\int_width[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => width(10),
      O => int_width0(10)
    );
\int_width[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => width(11),
      O => int_width0(11)
    );
\int_width[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_5_[12]\,
      O => int_width0(12)
    );
\int_width[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_5_[13]\,
      O => int_width0(13)
    );
\int_width[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_5_[14]\,
      O => int_width0(14)
    );
\int_width[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => \int_InVideoFormat[7]_i_3_n_5\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_width[15]_i_1_n_5\
    );
\int_width[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_5_[15]\,
      O => int_width0(15)
    );
\int_width[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(1),
      O => int_width0(1)
    );
\int_width[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(2),
      O => int_width0(2)
    );
\int_width[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(3),
      O => int_width0(3)
    );
\int_width[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(4),
      O => int_width0(4)
    );
\int_width[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(5),
      O => int_width0(5)
    );
\int_width[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(6),
      O => int_width0(6)
    );
\int_width[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(7),
      O => int_width0(7)
    );
\int_width[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => width(8),
      O => int_width0(8)
    );
\int_width[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => width(9),
      O => int_width0(9)
    );
\int_width_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(0),
      Q => \int_width_reg_n_5_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_width_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(10),
      Q => width(10),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(11),
      Q => width(11),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(12),
      Q => \int_width_reg_n_5_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_width_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(13),
      Q => \int_width_reg_n_5_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_width_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(14),
      Q => \int_width_reg_n_5_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_width_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(15),
      Q => \int_width_reg_n_5_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_width_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(1),
      Q => width(1),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(2),
      Q => width(2),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(3),
      Q => width(3),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(4),
      Q => width(4),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(5),
      Q => width(5),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(6),
      Q => width(6),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(7),
      Q => width(7),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(8),
      Q => width(8),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(9),
      Q => width(9),
      R => \^ap_rst_n_inv\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => \rdata[0]_i_2_n_5\,
      I3 => s_axi_CTRL_ARADDR(2),
      I4 => \rdata[0]_i_3_n_5\,
      O => rdata(0)
    );
\rdata[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k12\(0),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => ROffset(0),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^outvideoformat\(0),
      O => \rdata[0]_i_10_n_5\
    );
\rdata[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k21\(0),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => BOffset(0),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => height(0),
      O => \rdata[0]_i_11_n_5\
    );
\rdata[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k13\(0),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => GOffset(0),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \int_width_reg_n_5_[0]\,
      O => \rdata[0]_i_12_n_5\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \rdata[0]_i_4_n_5\,
      I1 => \rdata[0]_i_5_n_5\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \rdata[0]_i_6_n_5\,
      I5 => \rdata[0]_i_7_n_5\,
      O => \rdata[0]_i_2_n_5\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rdata[0]_i_8_n_5\,
      I1 => int_gie_reg_n_5,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \int_isr_reg_n_5_[0]\,
      O => \rdata[0]_i_3_n_5\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k22\(0),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClampMin(0),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[0]_i_9_n_5\,
      O => \rdata[0]_i_4_n_5\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k23\(0),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClipMax(0),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[0]_i_10_n_5\,
      O => \rdata[0]_i_5_n_5\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \rdata[0]_i_11_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \int_ier_reg_n_5_[0]\,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => K32(0),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[0]_i_6_n_5\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \rdata[0]_i_12_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => K31(0),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[0]_i_7_n_5\
    );
\rdata[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      O => \rdata[0]_i_8_n_5\
    );
\rdata[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k11\(0),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => K33(0),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^invideoformat\(0),
      O => \rdata[0]_i_9_n_5\
    );
\rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => width(10),
      I1 => \^k13\(10),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => K31(10),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[10]_i_4_n_5\
    );
\rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^k22\(10),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^k11\(10),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => K33(10),
      O => \rdata[10]_i_5_n_5\
    );
\rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => height(10),
      I1 => \^k21\(10),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => K32(10),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[10]_i_6_n_5\
    );
\rdata[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \^k12\(10),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^k23\(10),
      O => \rdata[10]_i_7_n_5\
    );
\rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => width(11),
      I1 => \^k13\(11),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => K31(11),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[11]_i_4_n_5\
    );
\rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^k22\(11),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^k11\(11),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => K33(11),
      O => \rdata[11]_i_5_n_5\
    );
\rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => height(11),
      I1 => \^k21\(11),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => K32(11),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[11]_i_6_n_5\
    );
\rdata[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \^k12\(11),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^k23\(11),
      O => \rdata[11]_i_7_n_5\
    );
\rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => \int_width_reg_n_5_[12]\,
      I1 => \^k13\(12),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => K31(12),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[12]_i_4_n_5\
    );
\rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^k22\(12),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^k11\(12),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => K33(12),
      O => \rdata[12]_i_5_n_5\
    );
\rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => \int_height_reg_n_5_[12]\,
      I1 => \^k21\(12),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => K32(12),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[12]_i_6_n_5\
    );
\rdata[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \^k12\(12),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^k23\(12),
      O => \rdata[12]_i_7_n_5\
    );
\rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => \int_width_reg_n_5_[13]\,
      I1 => \^k13\(13),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => K31(13),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[13]_i_4_n_5\
    );
\rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^k22\(13),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^k11\(13),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => K33(13),
      O => \rdata[13]_i_5_n_5\
    );
\rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => \int_height_reg_n_5_[13]\,
      I1 => \^k21\(13),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => K32(13),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[13]_i_6_n_5\
    );
\rdata[13]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \^k12\(13),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^k23\(13),
      O => \rdata[13]_i_7_n_5\
    );
\rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => \int_width_reg_n_5_[14]\,
      I1 => \^k13\(14),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => K31(14),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[14]_i_4_n_5\
    );
\rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^k22\(14),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^k11\(14),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => K33(14),
      O => \rdata[14]_i_5_n_5\
    );
\rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => \int_height_reg_n_5_[14]\,
      I1 => \^k21\(14),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => K32(14),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[14]_i_6_n_5\
    );
\rdata[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \^k12\(14),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^k23\(14),
      O => \rdata[14]_i_7_n_5\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_ARVALID,
      I2 => s_axi_CTRL_ARADDR(1),
      I3 => s_axi_CTRL_ARADDR(0),
      I4 => s_axi_CTRL_ARADDR(2),
      O => \rdata[15]_i_1_n_5\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => \int_width_reg_n_5_[15]\,
      I1 => \^k13\(15),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \^int_k31_reg[15]_0\(0),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[15]_i_6_n_5\
    );
\rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^k22\(15),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^k11\(15),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => K33(15),
      O => \rdata[15]_i_7_n_5\
    );
\rdata[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0000C0A0C0A0"
    )
        port map (
      I0 => \int_height_reg_n_5_[15]\,
      I1 => \^k21\(15),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => K32(15),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[15]_i_8_n_5\
    );
\rdata[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \^k12\(15),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^k23\(15),
      O => \rdata[15]_i_9_n_5\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => \rdata[1]_i_2_n_5\,
      I3 => s_axi_CTRL_ARADDR(2),
      I4 => \rdata[1]_i_3_n_5\,
      O => rdata(1)
    );
\rdata[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k21\(1),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => BOffset(1),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => height(1),
      O => \rdata[1]_i_10_n_5\
    );
\rdata[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k13\(1),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => GOffset(1),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => width(1),
      O => \rdata[1]_i_11_n_5\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \rdata[1]_i_4_n_5\,
      I1 => \rdata[1]_i_5_n_5\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \rdata[1]_i_6_n_5\,
      I5 => \rdata[1]_i_7_n_5\,
      O => \rdata[1]_i_2_n_5\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \int_isr_reg_n_5_[1]\,
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[1]_i_3_n_5\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k22\(1),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClampMin(1),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[1]_i_8_n_5\,
      O => \rdata[1]_i_4_n_5\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k23\(1),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClipMax(1),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[1]_i_9_n_5\,
      O => \rdata[1]_i_5_n_5\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \rdata[1]_i_10_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => p_0_in,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => K32(1),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[1]_i_6_n_5\
    );
\rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \rdata[1]_i_11_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \int_task_ap_done__0\,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => K31(1),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[1]_i_7_n_5\
    );
\rdata[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k11\(1),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => K33(1),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^invideoformat\(1),
      O => \rdata[1]_i_8_n_5\
    );
\rdata[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k12\(1),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => ROffset(1),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^outvideoformat\(1),
      O => \rdata[1]_i_9_n_5\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[2]_i_2_n_5\,
      I1 => \rdata[2]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \rdata[2]_i_4_n_5\,
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[2]_i_5_n_5\,
      O => \rdata[2]_i_1_n_5\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k23\(2),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClipMax(2),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[2]_i_6_n_5\,
      O => \rdata[2]_i_2_n_5\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[2]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K32(2),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[2]_i_3_n_5\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k22\(2),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClampMin(2),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[2]_i_8_n_5\,
      O => \rdata[2]_i_4_n_5\
    );
\rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \rdata[2]_i_9_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => p_18_in(2),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => K31(2),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[2]_i_5_n_5\
    );
\rdata[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k12\(2),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => ROffset(2),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^outvideoformat\(2),
      O => \rdata[2]_i_6_n_5\
    );
\rdata[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k21\(2),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => BOffset(2),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => height(2),
      O => \rdata[2]_i_7_n_5\
    );
\rdata[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k11\(2),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => K33(2),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^invideoformat\(2),
      O => \rdata[2]_i_8_n_5\
    );
\rdata[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k13\(2),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => GOffset(2),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => width(2),
      O => \rdata[2]_i_9_n_5\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[3]_i_2_n_5\,
      I1 => \rdata[3]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \rdata[3]_i_4_n_5\,
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[3]_i_5_n_5\,
      O => \rdata[3]_i_1_n_5\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k23\(3),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClipMax(3),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[3]_i_6_n_5\,
      O => \rdata[3]_i_2_n_5\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[3]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K32(3),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[3]_i_3_n_5\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k22\(3),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClampMin(3),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[3]_i_8_n_5\,
      O => \rdata[3]_i_4_n_5\
    );
\rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \rdata[3]_i_9_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \int_ap_ready__0\,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => K31(3),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[3]_i_5_n_5\
    );
\rdata[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k12\(3),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => ROffset(3),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^outvideoformat\(3),
      O => \rdata[3]_i_6_n_5\
    );
\rdata[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k21\(3),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => BOffset(3),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => height(3),
      O => \rdata[3]_i_7_n_5\
    );
\rdata[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k11\(3),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => K33(3),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^invideoformat\(3),
      O => \rdata[3]_i_8_n_5\
    );
\rdata[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k13\(3),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => GOffset(3),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => width(3),
      O => \rdata[3]_i_9_n_5\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[4]_i_2_n_5\,
      I1 => \rdata[4]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \rdata[4]_i_4_n_5\,
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[4]_i_5_n_5\,
      O => \rdata[4]_i_1_n_5\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k23\(4),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClipMax(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[4]_i_6_n_5\,
      O => \rdata[4]_i_2_n_5\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[4]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K32(4),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[4]_i_3_n_5\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k22\(4),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClampMin(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[4]_i_8_n_5\,
      O => \rdata[4]_i_4_n_5\
    );
\rdata[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[4]_i_9_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K31(4),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[4]_i_5_n_5\
    );
\rdata[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k12\(4),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => ROffset(4),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^outvideoformat\(4),
      O => \rdata[4]_i_6_n_5\
    );
\rdata[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k21\(4),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => BOffset(4),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => height(4),
      O => \rdata[4]_i_7_n_5\
    );
\rdata[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k11\(4),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => K33(4),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^invideoformat\(4),
      O => \rdata[4]_i_8_n_5\
    );
\rdata[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k13\(4),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => GOffset(4),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => width(4),
      O => \rdata[4]_i_9_n_5\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[5]_i_2_n_5\,
      I1 => \rdata[5]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \rdata[5]_i_4_n_5\,
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[5]_i_5_n_5\,
      O => \rdata[5]_i_1_n_5\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k23\(5),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClipMax(5),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[5]_i_6_n_5\,
      O => \rdata[5]_i_2_n_5\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[5]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K32(5),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[5]_i_3_n_5\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k22\(5),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClampMin(5),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[5]_i_8_n_5\,
      O => \rdata[5]_i_4_n_5\
    );
\rdata[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[5]_i_9_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K31(5),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[5]_i_5_n_5\
    );
\rdata[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k12\(5),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => ROffset(5),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^outvideoformat\(5),
      O => \rdata[5]_i_6_n_5\
    );
\rdata[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k21\(5),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => BOffset(5),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => height(5),
      O => \rdata[5]_i_7_n_5\
    );
\rdata[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k11\(5),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => K33(5),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^invideoformat\(5),
      O => \rdata[5]_i_8_n_5\
    );
\rdata[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k13\(5),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => GOffset(5),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => width(5),
      O => \rdata[5]_i_9_n_5\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[6]_i_2_n_5\,
      I1 => \rdata[6]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \rdata[6]_i_4_n_5\,
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[6]_i_5_n_5\,
      O => \rdata[6]_i_1_n_5\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k23\(6),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClipMax(6),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[6]_i_6_n_5\,
      O => \rdata[6]_i_2_n_5\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[6]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K32(6),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[6]_i_3_n_5\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k22\(6),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClampMin(6),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[6]_i_8_n_5\,
      O => \rdata[6]_i_4_n_5\
    );
\rdata[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[6]_i_9_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K31(6),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[6]_i_5_n_5\
    );
\rdata[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k12\(6),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => ROffset(6),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^outvideoformat\(6),
      O => \rdata[6]_i_6_n_5\
    );
\rdata[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k21\(6),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => BOffset(6),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => height(6),
      O => \rdata[6]_i_7_n_5\
    );
\rdata[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k11\(6),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => K33(6),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^invideoformat\(6),
      O => \rdata[6]_i_8_n_5\
    );
\rdata[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k13\(6),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => GOffset(6),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => width(6),
      O => \rdata[6]_i_9_n_5\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[7]_i_2_n_5\,
      I1 => \rdata[7]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \rdata[7]_i_4_n_5\,
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[7]_i_5_n_5\,
      O => \rdata[7]_i_1_n_5\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k23\(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClipMax(7),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[7]_i_6_n_5\,
      O => \rdata[7]_i_2_n_5\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[7]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K32(7),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[7]_i_3_n_5\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => \^k22\(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => ClampMin(7),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[7]_i_8_n_5\,
      O => \rdata[7]_i_4_n_5\
    );
\rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \rdata[7]_i_9_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => p_18_in(7),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => K31(7),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[7]_i_5_n_5\
    );
\rdata[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k12\(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => ROffset(7),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^outvideoformat\(7),
      O => \rdata[7]_i_6_n_5\
    );
\rdata[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k21\(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => BOffset(7),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => height(7),
      O => \rdata[7]_i_7_n_5\
    );
\rdata[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k11\(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => K33(7),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^invideoformat\(7),
      O => \rdata[7]_i_8_n_5\
    );
\rdata[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k13\(7),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => GOffset(7),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => width(7),
      O => \rdata[7]_i_9_n_5\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => \rdata_reg[8]_i_2_n_5\,
      I2 => \rdata_reg[8]_i_3_n_5\,
      O => \rdata[8]_i_1_n_5\
    );
\rdata[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[8]_i_8_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K31(8),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[8]_i_4_n_5\
    );
\rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^k22\(8),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^k11\(8),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => K33(8),
      O => \rdata[8]_i_5_n_5\
    );
\rdata[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[8]_i_9_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K32(8),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[8]_i_6_n_5\
    );
\rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^k23\(8),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^k12\(8),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => ROffset(8),
      O => \rdata[8]_i_7_n_5\
    );
\rdata[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k13\(8),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => GOffset(8),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => width(8),
      O => \rdata[8]_i_8_n_5\
    );
\rdata[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k21\(8),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => BOffset(8),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => height(8),
      O => \rdata[8]_i_9_n_5\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => \rdata_reg[9]_i_2_n_5\,
      I2 => \rdata_reg[9]_i_3_n_5\,
      O => \rdata[9]_i_1_n_5\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \rdata[9]_i_8_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^interrupt\,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => K31(9),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[9]_i_4_n_5\
    );
\rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^k22\(9),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^k11\(9),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => K33(9),
      O => \rdata[9]_i_5_n_5\
    );
\rdata[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rdata[9]_i_9_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => K32(9),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[9]_i_6_n_5\
    );
\rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^k23\(9),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^k12\(9),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => ROffset(9),
      O => \rdata[9]_i_7_n_5\
    );
\rdata[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k13\(9),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => GOffset(9),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => width(9),
      O => \rdata[9]_i_8_n_5\
    );
\rdata[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^k21\(9),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => BOffset(9),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => height(9),
      O => \rdata[9]_i_9_n_5\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_CTRL_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[10]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(10),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[10]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[10]_i_2_n_5\,
      I1 => \rdata_reg[10]_i_3_n_5\,
      O => \rdata_reg[10]_i_1_n_5\,
      S => s_axi_CTRL_ARADDR(3)
    );
\rdata_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[10]_i_4_n_5\,
      I1 => \rdata[10]_i_5_n_5\,
      O => \rdata_reg[10]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[10]_i_6_n_5\,
      I1 => \rdata[10]_i_7_n_5\,
      O => \rdata_reg[10]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[11]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(11),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[11]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[11]_i_2_n_5\,
      I1 => \rdata_reg[11]_i_3_n_5\,
      O => \rdata_reg[11]_i_1_n_5\,
      S => s_axi_CTRL_ARADDR(3)
    );
\rdata_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[11]_i_4_n_5\,
      I1 => \rdata[11]_i_5_n_5\,
      O => \rdata_reg[11]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[11]_i_6_n_5\,
      I1 => \rdata[11]_i_7_n_5\,
      O => \rdata_reg[11]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[12]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(12),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[12]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[12]_i_2_n_5\,
      I1 => \rdata_reg[12]_i_3_n_5\,
      O => \rdata_reg[12]_i_1_n_5\,
      S => s_axi_CTRL_ARADDR(3)
    );
\rdata_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[12]_i_4_n_5\,
      I1 => \rdata[12]_i_5_n_5\,
      O => \rdata_reg[12]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[12]_i_6_n_5\,
      I1 => \rdata[12]_i_7_n_5\,
      O => \rdata_reg[12]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[13]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(13),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[13]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[13]_i_2_n_5\,
      I1 => \rdata_reg[13]_i_3_n_5\,
      O => \rdata_reg[13]_i_1_n_5\,
      S => s_axi_CTRL_ARADDR(3)
    );
\rdata_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[13]_i_4_n_5\,
      I1 => \rdata[13]_i_5_n_5\,
      O => \rdata_reg[13]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[13]_i_6_n_5\,
      I1 => \rdata[13]_i_7_n_5\,
      O => \rdata_reg[13]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[14]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(14),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[14]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[14]_i_2_n_5\,
      I1 => \rdata_reg[14]_i_3_n_5\,
      O => \rdata_reg[14]_i_1_n_5\,
      S => s_axi_CTRL_ARADDR(3)
    );
\rdata_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[14]_i_4_n_5\,
      I1 => \rdata[14]_i_5_n_5\,
      O => \rdata_reg[14]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[14]_i_6_n_5\,
      I1 => \rdata[14]_i_7_n_5\,
      O => \rdata_reg[14]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[15]_i_3_n_5\,
      Q => s_axi_CTRL_RDATA(15),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[15]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[15]_i_4_n_5\,
      I1 => \rdata_reg[15]_i_5_n_5\,
      O => \rdata_reg[15]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(3)
    );
\rdata_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[15]_i_6_n_5\,
      I1 => \rdata[15]_i_7_n_5\,
      O => \rdata_reg[15]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[15]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[15]_i_8_n_5\,
      I1 => \rdata[15]_i_9_n_5\,
      O => \rdata_reg[15]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_CTRL_RDATA(1),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(2),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(3),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(4),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(5),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(6),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(7),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(8),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[8]_i_4_n_5\,
      I1 => \rdata[8]_i_5_n_5\,
      O => \rdata_reg[8]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[8]_i_6_n_5\,
      I1 => \rdata[8]_i_7_n_5\,
      O => \rdata_reg[8]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[9]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(9),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[9]_i_4_n_5\,
      I1 => \rdata[9]_i_5_n_5\,
      O => \rdata_reg[9]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[9]_i_6_n_5\,
      I1 => \rdata[9]_i_7_n_5\,
      O => \rdata_reg[9]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(4)
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_CTRL_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_5_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_5_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_5_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_5_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(4),
      Q => \waddr_reg_n_5_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(5),
      Q => \waddr_reg_n_5_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(6),
      Q => \waddr_reg_n_5_[6]\,
      R => '0'
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(7),
      Q => \waddr_reg_n_5_[7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \offsetR_reg_374_reg[21]\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \offsetR_reg_374_reg[21]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_channel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__8\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__8\ : label is "soft_lutpair239";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \offsetR_reg_374_reg[21]\,
      I1 => ap_done_reg,
      I2 => \offsetR_reg_374_reg[21]_0\,
      I3 => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg_86 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \offsetG_reg_379_reg[21]\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \offsetG_reg_379_reg[21]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_channel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg_86 : entity is "bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg";
end bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg_86;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg_86 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__9\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__9\ : label is "soft_lutpair187";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \offsetG_reg_379_reg[21]\,
      I1 => ap_done_reg,
      I2 => \offsetG_reg_379_reg[21]_0\,
      I3 => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg_88 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \offsetB_reg_384_reg[21]\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \offsetB_reg_384_reg[21]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_channel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg_88 : entity is "bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg";
end bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg_88;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg_88 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__10\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__10\ : label is "soft_lutpair178";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \offsetB_reg_384_reg[21]\,
      I1 => ap_done_reg,
      I2 => \offsetB_reg_384_reg[21]_0\,
      I3 => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 1 );
begin
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => D(9)
    );
\d_read_reg_22[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => D(10)
    );
\d_read_reg_22[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => D(0)
    );
\d_read_reg_22[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => D(1)
    );
\d_read_reg_22[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => D(2)
    );
\d_read_reg_22[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => D(3)
    );
\d_read_reg_22[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => D(4)
    );
\d_read_reg_22[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => D(5)
    );
\d_read_reg_22[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => D(6)
    );
\d_read_reg_22[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => D(7)
    );
\d_read_reg_22[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => D(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_65 is
  port (
    \SRL_SIG_reg[1][11]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][1]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_width_c24_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \SRL_SIG_reg[1][1]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_65 : entity is "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_65;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_65 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal push : STD_LOGIC;
begin
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \SRL_SIG_reg[1][1]_0\,
      I1 => ap_sync_reg_channel_write_HwReg_width_c24_channel,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[1][1]_1\,
      O => push
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => \SRL_SIG_reg[1][11]_0\(9)
    );
\d_read_reg_22[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => \SRL_SIG_reg[1][11]_0\(10)
    );
\d_read_reg_22[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => \SRL_SIG_reg[1][11]_0\(0)
    );
\d_read_reg_22[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => \SRL_SIG_reg[1][11]_0\(1)
    );
\d_read_reg_22[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => \SRL_SIG_reg[1][11]_0\(2)
    );
\d_read_reg_22[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => \SRL_SIG_reg[1][11]_0\(3)
    );
\d_read_reg_22[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => \SRL_SIG_reg[1][11]_0\(4)
    );
\d_read_reg_22[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => \SRL_SIG_reg[1][11]_0\(5)
    );
\d_read_reg_22[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => \SRL_SIG_reg[1][11]_0\(6)
    );
\d_read_reg_22[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => \SRL_SIG_reg[1][11]_0\(7)
    );
\d_read_reg_22[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => \SRL_SIG_reg[1][11]_0\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_66 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[1][1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_66 : entity is "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_66;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_66 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 1 );
begin
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][1]_0\(0),
      D => \SRL_SIG_reg[0][11]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][1]_0\(0),
      D => \SRL_SIG_reg[0][11]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][1]_0\(0),
      D => \SRL_SIG_reg[0][11]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][1]_0\(0),
      D => \SRL_SIG_reg[0][11]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][1]_0\(0),
      D => \SRL_SIG_reg[0][11]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][1]_0\(0),
      D => \SRL_SIG_reg[0][11]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][1]_0\(0),
      D => \SRL_SIG_reg[0][11]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][1]_0\(0),
      D => \SRL_SIG_reg[0][11]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][1]_0\(0),
      D => \SRL_SIG_reg[0][11]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][1]_0\(0),
      D => \SRL_SIG_reg[0][11]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][1]_0\(0),
      D => \SRL_SIG_reg[0][11]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][1]_0\(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][1]_0\(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][1]_0\(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][1]_0\(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][1]_0\(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][1]_0\(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][1]_0\(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][1]_0\(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][1]_0\(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][1]_0\(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][1]_0\(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\trunc_ln_reg_372[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => D(0)
    );
\trunc_ln_reg_372[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => D(10)
    );
\trunc_ln_reg_372[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => D(1)
    );
\trunc_ln_reg_372[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => D(2)
    );
\trunc_ln_reg_372[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => D(3)
    );
\trunc_ln_reg_372[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => D(4)
    );
\trunc_ln_reg_372[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => D(5)
    );
\trunc_ln_reg_372[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => D(6)
    );
\trunc_ln_reg_372[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => D(7)
    );
\trunc_ln_reg_372[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => D(8)
    );
\trunc_ln_reg_372[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_67 is
  port (
    cmp36674_i_fu_286_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[1][11]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_67 : entity is "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_67;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_67 is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \^srl_sig_reg[1][11]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \cmp36674_i_reg_606[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp36674_i_reg_606[0]_i_3_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_601[11]_i_3_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_601[11]_i_4_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_601[11]_i_5_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_601[11]_i_6_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_601[7]_i_10_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_601[7]_i_11_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_601[7]_i_12_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_601[7]_i_3_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_601[7]_i_4_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_601[7]_i_5_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_601[7]_i_6_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_601[7]_i_7_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_601[7]_i_8_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_601[7]_i_9_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_601_reg[11]_i_2_n_10\ : STD_LOGIC;
  signal \loopWidth_reg_601_reg[11]_i_2_n_11\ : STD_LOGIC;
  signal \loopWidth_reg_601_reg[11]_i_2_n_12\ : STD_LOGIC;
  signal \loopWidth_reg_601_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \loopWidth_reg_601_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \loopWidth_reg_601_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \loopWidth_reg_601_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_601_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \loopWidth_reg_601_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_601_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \loopWidth_reg_601_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_loopWidth_reg_601_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_loopWidth_reg_601_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \loopWidth_reg_601_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \loopWidth_reg_601_reg[7]_i_1\ : label is 35;
begin
  D(11 downto 0) <= \^d\(11 downto 0);
  \SRL_SIG_reg[1][11]_0\(10 downto 0) <= \^srl_sig_reg[1][11]_0\(10 downto 0);
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\cmp36674_i_reg_606[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^d\(11),
      I1 => \^d\(10),
      I2 => \^d\(6),
      I3 => \^d\(5),
      I4 => \cmp36674_i_reg_606[0]_i_2_n_5\,
      I5 => \cmp36674_i_reg_606[0]_i_3_n_5\,
      O => cmp36674_i_fu_286_p2
    );
\cmp36674_i_reg_606[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(9),
      I2 => \^d\(3),
      I3 => \^d\(1),
      O => \cmp36674_i_reg_606[0]_i_2_n_5\
    );
\cmp36674_i_reg_606[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^d\(7),
      I2 => \^d\(4),
      I3 => \^d\(8),
      O => \cmp36674_i_reg_606[0]_i_3_n_5\
    );
\loopWidth_reg_601[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => \loopWidth_reg_601[11]_i_3_n_5\
    );
\loopWidth_reg_601[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CCA5A5A533A5A5"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => \SRL_SIG_reg[1]_1\(10),
      I2 => \SRL_SIG_reg[0]_0\(11),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \SRL_SIG_reg[1]_1\(11),
      O => \loopWidth_reg_601[11]_i_4_n_5\
    );
\loopWidth_reg_601[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CCA5A5A533A5A5"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => \SRL_SIG_reg[1]_1\(9),
      I2 => \SRL_SIG_reg[0]_0\(10),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \SRL_SIG_reg[1]_1\(10),
      O => \loopWidth_reg_601[11]_i_5_n_5\
    );
\loopWidth_reg_601[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CCA5A5A533A5A5"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => \SRL_SIG_reg[1]_1\(8),
      I2 => \SRL_SIG_reg[0]_0\(9),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \SRL_SIG_reg[1]_1\(9),
      O => \loopWidth_reg_601[11]_i_6_n_5\
    );
\loopWidth_reg_601[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => DI(0),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \SRL_SIG_reg[1]_1\(3),
      O => \loopWidth_reg_601[7]_i_10_n_5\
    );
\loopWidth_reg_601[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => \loopWidth_reg_601[7]_i_11_n_5\
    );
\loopWidth_reg_601[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(1),
      I4 => DI(0),
      O => \loopWidth_reg_601[7]_i_12_n_5\
    );
\loopWidth_reg_601[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => \loopWidth_reg_601[7]_i_3_n_5\
    );
\loopWidth_reg_601[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => \loopWidth_reg_601[7]_i_4_n_5\
    );
\loopWidth_reg_601[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CCA5A5A533A5A5"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \SRL_SIG_reg[1]_1\(7),
      I2 => \SRL_SIG_reg[0]_0\(8),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \SRL_SIG_reg[1]_1\(8),
      O => \loopWidth_reg_601[7]_i_5_n_5\
    );
\loopWidth_reg_601[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CCA5A5A533A5A5"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \SRL_SIG_reg[1]_1\(6),
      I2 => \SRL_SIG_reg[0]_0\(7),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \SRL_SIG_reg[1]_1\(7),
      O => \loopWidth_reg_601[7]_i_6_n_5\
    );
\loopWidth_reg_601[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CCA5A5A533A5A5"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \SRL_SIG_reg[1]_1\(5),
      I2 => \SRL_SIG_reg[0]_0\(6),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \SRL_SIG_reg[1]_1\(6),
      O => \loopWidth_reg_601[7]_i_7_n_5\
    );
\loopWidth_reg_601[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CCA5A5A533A5A5"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \SRL_SIG_reg[1]_1\(4),
      I2 => \SRL_SIG_reg[0]_0\(5),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \SRL_SIG_reg[1]_1\(5),
      O => \loopWidth_reg_601[7]_i_8_n_5\
    );
\loopWidth_reg_601[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => DI(0),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \SRL_SIG_reg[1]_1\(4),
      O => \loopWidth_reg_601[7]_i_9_n_5\
    );
\loopWidth_reg_601_reg[11]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \loopWidth_reg_601_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_loopWidth_reg_601_reg[11]_i_2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \loopWidth_reg_601_reg[11]_i_2_n_10\,
      CO(1) => \loopWidth_reg_601_reg[11]_i_2_n_11\,
      CO(0) => \loopWidth_reg_601_reg[11]_i_2_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => \^srl_sig_reg[1][11]_0\(9 downto 7),
      O(7 downto 4) => \NLW_loopWidth_reg_601_reg[11]_i_2_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => \^d\(11 downto 8),
      S(7 downto 4) => B"0000",
      S(3) => \loopWidth_reg_601[11]_i_3_n_5\,
      S(2) => \loopWidth_reg_601[11]_i_4_n_5\,
      S(1) => \loopWidth_reg_601[11]_i_5_n_5\,
      S(0) => \loopWidth_reg_601[11]_i_6_n_5\
    );
\loopWidth_reg_601_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \loopWidth_reg_601_reg[7]_i_1_n_5\,
      CO(6) => \loopWidth_reg_601_reg[7]_i_1_n_6\,
      CO(5) => \loopWidth_reg_601_reg[7]_i_1_n_7\,
      CO(4) => \loopWidth_reg_601_reg[7]_i_1_n_8\,
      CO(3) => \loopWidth_reg_601_reg[7]_i_1_n_9\,
      CO(2) => \loopWidth_reg_601_reg[7]_i_1_n_10\,
      CO(1) => \loopWidth_reg_601_reg[7]_i_1_n_11\,
      CO(0) => \loopWidth_reg_601_reg[7]_i_1_n_12\,
      DI(7 downto 4) => \^srl_sig_reg[1][11]_0\(6 downto 3),
      DI(3 downto 2) => DI(1 downto 0),
      DI(1) => \loopWidth_reg_601[7]_i_3_n_5\,
      DI(0) => \loopWidth_reg_601[7]_i_4_n_5\,
      O(7 downto 0) => \^d\(7 downto 0),
      S(7) => \loopWidth_reg_601[7]_i_5_n_5\,
      S(6) => \loopWidth_reg_601[7]_i_6_n_5\,
      S(5) => \loopWidth_reg_601[7]_i_7_n_5\,
      S(4) => \loopWidth_reg_601[7]_i_8_n_5\,
      S(3) => \loopWidth_reg_601[7]_i_9_n_5\,
      S(2) => \loopWidth_reg_601[7]_i_10_n_5\,
      S(1) => \loopWidth_reg_601[7]_i_11_n_5\,
      S(0) => \loopWidth_reg_601[7]_i_12_n_5\
    );
\lshr_ln_reg_591[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => \^srl_sig_reg[1][11]_0\(0)
    );
\lshr_ln_reg_591[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => \^srl_sig_reg[1][11]_0\(10)
    );
\lshr_ln_reg_591[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => \^srl_sig_reg[1][11]_0\(1)
    );
\lshr_ln_reg_591[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => \^srl_sig_reg[1][11]_0\(2)
    );
\lshr_ln_reg_591[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => \^srl_sig_reg[1][11]_0\(3)
    );
\lshr_ln_reg_591[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => \^srl_sig_reg[1][11]_0\(4)
    );
\lshr_ln_reg_591[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => \^srl_sig_reg[1][11]_0\(5)
    );
\lshr_ln_reg_591[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => \^srl_sig_reg[1][11]_0\(6)
    );
\lshr_ln_reg_591[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => \^srl_sig_reg[1][11]_0\(7)
    );
\lshr_ln_reg_591[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => \^srl_sig_reg[1][11]_0\(8)
    );
\lshr_ln_reg_591[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => \^srl_sig_reg[1][11]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_68 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][1]_0\ : in STD_LOGIC;
    v_hcresampler_core_2_U0_ap_start : in STD_LOGIC;
    HwReg_width_c22_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_height_c27_full_n : in STD_LOGIC;
    HwReg_height_c28_empty_n : in STD_LOGIC;
    \loopWidth_reg_369_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_68 : entity is "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_68;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_68 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 1 );
begin
  E(0) <= \^e\(0);
\SRL_SIG[0][11]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][1]_0\,
      I1 => v_hcresampler_core_2_U0_ap_start,
      I2 => HwReg_width_c22_empty_n,
      I3 => Q(0),
      I4 => HwReg_height_c27_full_n,
      I5 => HwReg_height_c28_empty_n,
      O => \^e\(0)
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\loopWidth_reg_369[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \loopWidth_reg_369_reg[0]\(0),
      I2 => \loopWidth_reg_369_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => D(0)
    );
\loopWidth_reg_369[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \loopWidth_reg_369_reg[0]\(0),
      I2 => \loopWidth_reg_369_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => D(10)
    );
\loopWidth_reg_369[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \loopWidth_reg_369_reg[0]\(0),
      I2 => \loopWidth_reg_369_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => D(1)
    );
\loopWidth_reg_369[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \loopWidth_reg_369_reg[0]\(0),
      I2 => \loopWidth_reg_369_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => D(2)
    );
\loopWidth_reg_369[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \loopWidth_reg_369_reg[0]\(0),
      I2 => \loopWidth_reg_369_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => D(3)
    );
\loopWidth_reg_369[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \loopWidth_reg_369_reg[0]\(0),
      I2 => \loopWidth_reg_369_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => D(4)
    );
\loopWidth_reg_369[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \loopWidth_reg_369_reg[0]\(0),
      I2 => \loopWidth_reg_369_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => D(5)
    );
\loopWidth_reg_369[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \loopWidth_reg_369_reg[0]\(0),
      I2 => \loopWidth_reg_369_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => D(6)
    );
\loopWidth_reg_369[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \loopWidth_reg_369_reg[0]\(0),
      I2 => \loopWidth_reg_369_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => D(7)
    );
\loopWidth_reg_369[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \loopWidth_reg_369_reg[0]\(0),
      I2 => \loopWidth_reg_369_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => D(8)
    );
\loopWidth_reg_369[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \loopWidth_reg_369_reg[0]\(0),
      I2 => \loopWidth_reg_369_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_69 is
  port (
    cmp36674_i_fu_290_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[0][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    bPassThru_422_or_420_Out_loc_channel_dout : in STD_LOGIC;
    \loopWidth_reg_615_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][11]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][11]_2\ : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_69 : entity is "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_69;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_69 is
  signal \^d\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \cmp36674_i_reg_620[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp36674_i_reg_620[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp36674_i_reg_620[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp36674_i_reg_620[0]_i_5_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_615[11]_i_4_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_615[3]_i_2_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_615[5]_i_2_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_615[6]_i_2_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_615[7]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmp36674_i_reg_620[0]_i_3\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \cmp36674_i_reg_620[0]_i_5\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \loopWidth_reg_615[0]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \loopWidth_reg_615[11]_i_4\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \loopWidth_reg_615[2]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \loopWidth_reg_615[4]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \loopWidth_reg_615[6]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \loopWidth_reg_615[7]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \loopWidth_reg_615[7]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \loopWidth_reg_615[8]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \lshr_ln_reg_605[2]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \lshr_ln_reg_605[8]_i_1\ : label is "soft_lutpair252";
begin
  D(10 downto 0) <= \^d\(10 downto 0);
  E(0) <= \^e\(0);
\SRL_SIG[0][11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][11]_1\,
      I1 => \SRL_SIG_reg[0][11]_2\,
      O => \^e\(0)
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\cmp36674_i_reg_620[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^d\(6),
      I1 => \cmp36674_i_reg_620[0]_i_2_n_5\,
      I2 => \^d\(5),
      I3 => \cmp36674_i_reg_620[0]_i_3_n_5\,
      I4 => \^d\(8),
      I5 => \^d\(7),
      O => cmp36674_i_fu_290_p2
    );
\cmp36674_i_reg_620[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^d\(2),
      I2 => \cmp36674_i_reg_620[0]_i_4_n_5\,
      I3 => \^d\(1),
      I4 => \cmp36674_i_reg_620[0]_i_5_n_5\,
      I5 => \^d\(3),
      O => \cmp36674_i_reg_620[0]_i_2_n_5\
    );
\cmp36674_i_reg_620[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(5),
      I4 => \loopWidth_reg_615[5]_i_2_n_5\,
      O => \cmp36674_i_reg_620[0]_i_3_n_5\
    );
\cmp36674_i_reg_620[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB847"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \loopWidth_reg_615_reg[1]\,
      I2 => \SRL_SIG_reg[0]_0\(1),
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      I4 => \^d\(10),
      I5 => \^d\(9),
      O => \cmp36674_i_reg_620[0]_i_4_n_5\
    );
\cmp36674_i_reg_620[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(1),
      I4 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \cmp36674_i_reg_620[0]_i_5_n_5\
    );
\loopWidth_reg_615[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0804F7"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      I4 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \SRL_SIG_reg[0][11]_0\(0)
    );
\loopWidth_reg_615[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E2E2E2E2E2E2"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => \loopWidth_reg_615_reg[1]\,
      I2 => \SRL_SIG_reg[1]_1\(11),
      I3 => \^d\(8),
      I4 => \loopWidth_reg_615[11]_i_4_n_5\,
      I5 => \^d\(9),
      O => \SRL_SIG_reg[0][11]_0\(10)
    );
\loopWidth_reg_615[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => \loopWidth_reg_615_reg[1]\,
      I2 => \SRL_SIG_reg[1]_1\(11),
      I3 => \^d\(8),
      I4 => \loopWidth_reg_615[11]_i_4_n_5\,
      I5 => \^d\(9),
      O => \SRL_SIG_reg[0][11]_0\(11)
    );
\loopWidth_reg_615[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(8),
      I4 => \loopWidth_reg_615[7]_i_2_n_5\,
      O => \loopWidth_reg_615[11]_i_4_n_5\
    );
\loopWidth_reg_615[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3CCA5A5C3CCAAAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \SRL_SIG_reg[1]_1\(2),
      I2 => bPassThru_422_or_420_Out_loc_channel_dout,
      I3 => \SRL_SIG_reg[1]_1\(1),
      I4 => \loopWidth_reg_615_reg[1]\,
      I5 => \SRL_SIG_reg[0]_0\(1),
      O => \SRL_SIG_reg[0][11]_0\(1)
    );
\loopWidth_reg_615[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(3),
      I4 => \loopWidth_reg_615[3]_i_2_n_5\,
      O => \SRL_SIG_reg[0][11]_0\(2)
    );
\loopWidth_reg_615[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \SRL_SIG_reg[1]_1\(4),
      I2 => \loopWidth_reg_615[3]_i_2_n_5\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      I4 => \loopWidth_reg_615_reg[1]\,
      I5 => \SRL_SIG_reg[0]_0\(3),
      O => \SRL_SIG_reg[0][11]_0\(3)
    );
\loopWidth_reg_615[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000A0A0C000000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \SRL_SIG_reg[1]_1\(2),
      I2 => bPassThru_422_or_420_Out_loc_channel_dout,
      I3 => \SRL_SIG_reg[1]_1\(1),
      I4 => \loopWidth_reg_615_reg[1]\,
      I5 => \SRL_SIG_reg[0]_0\(1),
      O => \loopWidth_reg_615[3]_i_2_n_5\
    );
\loopWidth_reg_615[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(5),
      I4 => \loopWidth_reg_615[5]_i_2_n_5\,
      O => \SRL_SIG_reg[0][11]_0\(4)
    );
\loopWidth_reg_615[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \SRL_SIG_reg[1]_1\(6),
      I2 => \loopWidth_reg_615[5]_i_2_n_5\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      I4 => \loopWidth_reg_615_reg[1]\,
      I5 => \SRL_SIG_reg[0]_0\(5),
      O => \SRL_SIG_reg[0][11]_0\(5)
    );
\loopWidth_reg_615[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \SRL_SIG_reg[1]_1\(4),
      I2 => \loopWidth_reg_615[3]_i_2_n_5\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      I4 => \loopWidth_reg_615_reg[1]\,
      I5 => \SRL_SIG_reg[0]_0\(3),
      O => \loopWidth_reg_615[5]_i_2_n_5\
    );
\loopWidth_reg_615[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(7),
      I4 => \loopWidth_reg_615[6]_i_2_n_5\,
      O => \SRL_SIG_reg[0][11]_0\(6)
    );
\loopWidth_reg_615[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \SRL_SIG_reg[1]_1\(6),
      I2 => \loopWidth_reg_615[5]_i_2_n_5\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      I4 => \loopWidth_reg_615_reg[1]\,
      I5 => \SRL_SIG_reg[0]_0\(5),
      O => \loopWidth_reg_615[6]_i_2_n_5\
    );
\loopWidth_reg_615[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(8),
      I4 => \loopWidth_reg_615[7]_i_2_n_5\,
      O => \SRL_SIG_reg[0][11]_0\(7)
    );
\loopWidth_reg_615[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(7),
      I4 => \loopWidth_reg_615[6]_i_2_n_5\,
      O => \loopWidth_reg_615[7]_i_2_n_5\
    );
\loopWidth_reg_615[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(9),
      I4 => \loopWidth_reg_615[11]_i_4_n_5\,
      O => \SRL_SIG_reg[0][11]_0\(8)
    );
\loopWidth_reg_615[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => \SRL_SIG_reg[1]_1\(10),
      I2 => \loopWidth_reg_615[11]_i_4_n_5\,
      I3 => \SRL_SIG_reg[1]_1\(9),
      I4 => \loopWidth_reg_615_reg[1]\,
      I5 => \SRL_SIG_reg[0]_0\(9),
      O => \SRL_SIG_reg[0][11]_0\(9)
    );
\lshr_ln_reg_605[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => \^d\(0)
    );
\lshr_ln_reg_605[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => \^d\(10)
    );
\lshr_ln_reg_605[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => \^d\(1)
    );
\lshr_ln_reg_605[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => \^d\(2)
    );
\lshr_ln_reg_605[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => \^d\(3)
    );
\lshr_ln_reg_605[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => \^d\(4)
    );
\lshr_ln_reg_605[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => \^d\(5)
    );
\lshr_ln_reg_605[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => \^d\(6)
    );
\lshr_ln_reg_605[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => \^d\(7)
    );
\lshr_ln_reg_605[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => \^d\(8)
    );
\lshr_ln_reg_605[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => \^d\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_70 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][1]_0\ : in STD_LOGIC;
    v_hcresampler_core_U0_ap_start : in STD_LOGIC;
    HwReg_width_c20_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_height_c25_full_n : in STD_LOGIC;
    HwReg_height_c26_empty_n : in STD_LOGIC;
    \trunc_ln_reg_347_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_70 : entity is "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_70;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_70 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 1 );
begin
  E(0) <= \^e\(0);
\SRL_SIG[0][11]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][1]_0\,
      I1 => v_hcresampler_core_U0_ap_start,
      I2 => HwReg_width_c20_empty_n,
      I3 => Q(0),
      I4 => HwReg_height_c25_full_n,
      I5 => HwReg_height_c26_empty_n,
      O => \^e\(0)
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\trunc_ln_reg_347[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \trunc_ln_reg_347_reg[0]\(0),
      I2 => \trunc_ln_reg_347_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => D(0)
    );
\trunc_ln_reg_347[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \trunc_ln_reg_347_reg[0]\(0),
      I2 => \trunc_ln_reg_347_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => D(10)
    );
\trunc_ln_reg_347[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \trunc_ln_reg_347_reg[0]\(0),
      I2 => \trunc_ln_reg_347_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => D(1)
    );
\trunc_ln_reg_347[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \trunc_ln_reg_347_reg[0]\(0),
      I2 => \trunc_ln_reg_347_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => D(2)
    );
\trunc_ln_reg_347[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \trunc_ln_reg_347_reg[0]\(0),
      I2 => \trunc_ln_reg_347_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => D(3)
    );
\trunc_ln_reg_347[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \trunc_ln_reg_347_reg[0]\(0),
      I2 => \trunc_ln_reg_347_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => D(4)
    );
\trunc_ln_reg_347[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \trunc_ln_reg_347_reg[0]\(0),
      I2 => \trunc_ln_reg_347_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => D(5)
    );
\trunc_ln_reg_347[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \trunc_ln_reg_347_reg[0]\(0),
      I2 => \trunc_ln_reg_347_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => D(6)
    );
\trunc_ln_reg_347[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \trunc_ln_reg_347_reg[0]\(0),
      I2 => \trunc_ln_reg_347_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => D(7)
    );
\trunc_ln_reg_347[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \trunc_ln_reg_347_reg[0]\(0),
      I2 => \trunc_ln_reg_347_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => D(8)
    );
\trunc_ln_reg_347[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \trunc_ln_reg_347_reg[0]\(0),
      I2 => \trunc_ln_reg_347_reg[0]\(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_71 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_71 : entity is "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_71;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_71 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => D(0)
    );
\d_read_reg_22[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => D(10)
    );
\d_read_reg_22[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => D(11)
    );
\d_read_reg_22[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => D(1)
    );
\d_read_reg_22[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => D(2)
    );
\d_read_reg_22[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => D(3)
    );
\d_read_reg_22[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => D(4)
    );
\d_read_reg_22[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => D(5)
    );
\d_read_reg_22[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => D(6)
    );
\d_read_reg_22[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => D(7)
    );
\d_read_reg_22[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => D(8)
    );
\d_read_reg_22[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_72 is
  port (
    \SRL_SIG_reg[1][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_height_c30_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_72 : entity is "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_72;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_72 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal push : STD_LOGIC;
begin
\SRL_SIG[0][11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => ap_sync_reg_channel_write_HwReg_height_c30_channel,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[1][0]_1\,
      O => push
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => \SRL_SIG_reg[1][11]_0\(0)
    );
\d_read_reg_22[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => \SRL_SIG_reg[1][11]_0\(10)
    );
\d_read_reg_22[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => \SRL_SIG_reg[1][11]_0\(11)
    );
\d_read_reg_22[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => \SRL_SIG_reg[1][11]_0\(1)
    );
\d_read_reg_22[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => \SRL_SIG_reg[1][11]_0\(2)
    );
\d_read_reg_22[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => \SRL_SIG_reg[1][11]_0\(3)
    );
\d_read_reg_22[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => \SRL_SIG_reg[1][11]_0\(4)
    );
\d_read_reg_22[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => \SRL_SIG_reg[1][11]_0\(5)
    );
\d_read_reg_22[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => \SRL_SIG_reg[1][11]_0\(6)
    );
\d_read_reg_22[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => \SRL_SIG_reg[1][11]_0\(7)
    );
\d_read_reg_22[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => \SRL_SIG_reg[1][11]_0\(8)
    );
\d_read_reg_22[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => \SRL_SIG_reg[1][11]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_73 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    full_n_reg : out STD_LOGIC;
    \SRL_SIG_reg[1][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bPassThru_420_In_loc_channel_dout : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    HwReg_height_c29_full_n : in STD_LOGIC;
    HwReg_width_c23_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c24_channel_empty_n : in STD_LOGIC;
    HwReg_height_c30_channel_empty_n : in STD_LOGIC;
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_73 : entity is "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_73;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_73 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln998_reg_377[12]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_377[12]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_377[12]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_377[12]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_377[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_377[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_377[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_377[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_377[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_377[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_377[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_377[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_377[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_377_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln998_reg_377_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln998_reg_377_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln998_reg_377_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln998_reg_377_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln998_reg_377_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln998_reg_377_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_377_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln998_reg_377_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln998_reg_377_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln998_reg_377_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  signal \NLW_add_ln998_reg_377_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_add_ln998_reg_377_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
begin
  full_n_reg <= \^full_n_reg\;
\SRL_SIG[0][11]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => HwReg_height_c29_full_n,
      I1 => HwReg_width_c23_full_n,
      I2 => \SRL_SIG_reg[0][11]_0\(0),
      I3 => HwReg_width_c24_channel_empty_n,
      I4 => HwReg_height_c30_channel_empty_n,
      I5 => HwReg_InVideoFormat_channel_empty_n,
      O => \^full_n_reg\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^full_n_reg\,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\add_ln998_reg_377[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => \add_ln998_reg_377[12]_i_2_n_5\
    );
\add_ln998_reg_377[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => \add_ln998_reg_377[12]_i_3_n_5\
    );
\add_ln998_reg_377[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => \add_ln998_reg_377[12]_i_4_n_5\
    );
\add_ln998_reg_377[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => \add_ln998_reg_377[12]_i_5_n_5\
    );
\add_ln998_reg_377[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => \add_ln998_reg_377[7]_i_10_n_5\
    );
\add_ln998_reg_377[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => \add_ln998_reg_377[7]_i_2_n_5\
    );
\add_ln998_reg_377[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => \add_ln998_reg_377[7]_i_3_n_5\
    );
\add_ln998_reg_377[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => \add_ln998_reg_377[7]_i_4_n_5\
    );
\add_ln998_reg_377[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => \add_ln998_reg_377[7]_i_5_n_5\
    );
\add_ln998_reg_377[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => \add_ln998_reg_377[7]_i_6_n_5\
    );
\add_ln998_reg_377[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => \add_ln998_reg_377[7]_i_7_n_5\
    );
\add_ln998_reg_377[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => \add_ln998_reg_377[7]_i_8_n_5\
    );
\add_ln998_reg_377[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999599"
    )
        port map (
      I0 => bPassThru_420_In_loc_channel_dout,
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \SRL_SIG_reg[1]_1\(1),
      O => \add_ln998_reg_377[7]_i_9_n_5\
    );
\add_ln998_reg_377_reg[12]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln998_reg_377_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_add_ln998_reg_377_reg[12]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => D(12),
      CO(3) => \NLW_add_ln998_reg_377_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln998_reg_377_reg[12]_i_1_n_10\,
      CO(1) => \add_ln998_reg_377_reg[12]_i_1_n_11\,
      CO(0) => \add_ln998_reg_377_reg[12]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_add_ln998_reg_377_reg[12]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => D(11 downto 8),
      S(7 downto 4) => B"0001",
      S(3) => \add_ln998_reg_377[12]_i_2_n_5\,
      S(2) => \add_ln998_reg_377[12]_i_3_n_5\,
      S(1) => \add_ln998_reg_377[12]_i_4_n_5\,
      S(0) => \add_ln998_reg_377[12]_i_5_n_5\
    );
\add_ln998_reg_377_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln998_reg_377_reg[7]_i_1_n_5\,
      CO(6) => \add_ln998_reg_377_reg[7]_i_1_n_6\,
      CO(5) => \add_ln998_reg_377_reg[7]_i_1_n_7\,
      CO(4) => \add_ln998_reg_377_reg[7]_i_1_n_8\,
      CO(3) => \add_ln998_reg_377_reg[7]_i_1_n_9\,
      CO(2) => \add_ln998_reg_377_reg[7]_i_1_n_10\,
      CO(1) => \add_ln998_reg_377_reg[7]_i_1_n_11\,
      CO(0) => \add_ln998_reg_377_reg[7]_i_1_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \add_ln998_reg_377[7]_i_2_n_5\,
      DI(0) => '0',
      O(7 downto 0) => D(7 downto 0),
      S(7) => \add_ln998_reg_377[7]_i_3_n_5\,
      S(6) => \add_ln998_reg_377[7]_i_4_n_5\,
      S(5) => \add_ln998_reg_377[7]_i_5_n_5\,
      S(4) => \add_ln998_reg_377[7]_i_6_n_5\,
      S(3) => \add_ln998_reg_377[7]_i_7_n_5\,
      S(2) => \add_ln998_reg_377[7]_i_8_n_5\,
      S(1) => \add_ln998_reg_377[7]_i_9_n_5\,
      S(0) => \add_ln998_reg_377[7]_i_10_n_5\
    );
\zext_ln996_reg_367[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => \SRL_SIG_reg[1][11]_0\(0)
    );
\zext_ln996_reg_367[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => \SRL_SIG_reg[1][11]_0\(10)
    );
\zext_ln996_reg_367[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => \SRL_SIG_reg[1][11]_0\(11)
    );
\zext_ln996_reg_367[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => \SRL_SIG_reg[1][11]_0\(1)
    );
\zext_ln996_reg_367[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => \SRL_SIG_reg[1][11]_0\(2)
    );
\zext_ln996_reg_367[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => \SRL_SIG_reg[1][11]_0\(3)
    );
\zext_ln996_reg_367[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => \SRL_SIG_reg[1][11]_0\(4)
    );
\zext_ln996_reg_367[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => \SRL_SIG_reg[1][11]_0\(5)
    );
\zext_ln996_reg_367[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => \SRL_SIG_reg[1][11]_0\(6)
    );
\zext_ln996_reg_367[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => \SRL_SIG_reg[1][11]_0\(7)
    );
\zext_ln996_reg_367[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => \SRL_SIG_reg[1][11]_0\(8)
    );
\zext_ln996_reg_367[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => \SRL_SIG_reg[1][11]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_74 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    HwReg_width_c23_empty_n : in STD_LOGIC;
    v_vcresampler_core_1_U0_ap_start : in STD_LOGIC;
    HwReg_width_c22_full_n : in STD_LOGIC;
    HwReg_height_c29_empty_n : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_74 : entity is "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_74;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_74 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  E(0) <= \^e\(0);
\SRL_SIG[0][11]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => HwReg_width_c23_empty_n,
      I2 => v_vcresampler_core_1_U0_ap_start,
      I3 => HwReg_width_c22_full_n,
      I4 => HwReg_height_c29_empty_n,
      I5 => \SRL_SIG_reg[1][0]_1\(0),
      O => \^e\(0)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\loopHeight_reg_586[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => D(0)
    );
\loopHeight_reg_586[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => D(10)
    );
\loopHeight_reg_586[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => D(11)
    );
\loopHeight_reg_586[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => D(1)
    );
\loopHeight_reg_586[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => D(2)
    );
\loopHeight_reg_586[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => D(3)
    );
\loopHeight_reg_586[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => D(4)
    );
\loopHeight_reg_586[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => D(5)
    );
\loopHeight_reg_586[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => D(6)
    );
\loopHeight_reg_586[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => D(7)
    );
\loopHeight_reg_586[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => D(8)
    );
\loopHeight_reg_586[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_75 is
  port (
    height_dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][11]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_75 : entity is "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_75;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_75 is
  signal \^srl_sig_reg[0][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \^srl_sig_reg[1][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 1 );
begin
  \SRL_SIG_reg[0][0]_0\(0) <= \^srl_sig_reg[0][0]_0\(0);
  \SRL_SIG_reg[1][0]_0\(0) <= \^srl_sig_reg[1][0]_0\(0);
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^srl_sig_reg[1][0]_0\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^srl_sig_reg[0][0]_0\(0),
      O => height_dout(0)
    );
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => \SRL_SIG_reg[1][11]_0\(9)
    );
\SRL_SIG[0][11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => \SRL_SIG_reg[1][11]_0\(10)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => \SRL_SIG_reg[1][11]_0\(0)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => \SRL_SIG_reg[1][11]_0\(1)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => \SRL_SIG_reg[1][11]_0\(2)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => \SRL_SIG_reg[1][11]_0\(3)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => \SRL_SIG_reg[1][11]_0\(4)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => \SRL_SIG_reg[1][11]_0\(5)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => \SRL_SIG_reg[1][11]_0\(6)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => \SRL_SIG_reg[1][11]_0\(7)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => \SRL_SIG_reg[1][11]_0\(8)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(0),
      Q => \^srl_sig_reg[0][0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][0]_0\(0),
      Q => \^srl_sig_reg[1][0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\add_ln134_reg_389[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => height_dout(11)
    );
\add_ln134_reg_389[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => height_dout(10)
    );
\add_ln134_reg_389[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => height_dout(9)
    );
\add_ln134_reg_389[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => height_dout(8)
    );
\add_ln134_reg_389[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => height_dout(7)
    );
\add_ln134_reg_389[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => height_dout(6)
    );
\add_ln134_reg_389[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => height_dout(5)
    );
\add_ln134_reg_389[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => height_dout(4)
    );
\add_ln134_reg_389[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => height_dout(3)
    );
\add_ln134_reg_389[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => height_dout(2)
    );
\add_ln134_reg_389[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => height_dout(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_76 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[0][11]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][11]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_76 : entity is "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_76;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_76 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  E(0) <= \^e\(0);
\SRL_SIG[0][11]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][11]_0\,
      I1 => \SRL_SIG_reg[0][11]_1\,
      O => \^e\(0)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\loopHeight_reg_600[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => D(0)
    );
\loopHeight_reg_600[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => D(10)
    );
\loopHeight_reg_600[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => D(11)
    );
\loopHeight_reg_600[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => D(1)
    );
\loopHeight_reg_600[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => D(2)
    );
\loopHeight_reg_600[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => D(3)
    );
\loopHeight_reg_600[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => D(4)
    );
\loopHeight_reg_600[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => D(5)
    );
\loopHeight_reg_600[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => D(6)
    );
\loopHeight_reg_600[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => D(7)
    );
\loopHeight_reg_600[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => D(8)
    );
\loopHeight_reg_600[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_77 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \SRL_SIG_reg[1][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bPassThru_420_Out_loc_channel_dout : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_77 : entity is "bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_77;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_77 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln998_reg_352[12]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_352[12]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_352[12]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_352[12]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_352[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_352[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_352[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_352[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_352[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_352[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_352[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_352[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_352[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_352_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln998_reg_352_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln998_reg_352_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln998_reg_352_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln998_reg_352_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln998_reg_352_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln998_reg_352_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln998_reg_352_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln998_reg_352_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln998_reg_352_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln998_reg_352_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_add_ln998_reg_352_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_add_ln998_reg_352_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\add_ln998_reg_352[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => \add_ln998_reg_352[12]_i_2_n_5\
    );
\add_ln998_reg_352[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => \add_ln998_reg_352[12]_i_3_n_5\
    );
\add_ln998_reg_352[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => \add_ln998_reg_352[12]_i_4_n_5\
    );
\add_ln998_reg_352[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => \add_ln998_reg_352[12]_i_5_n_5\
    );
\add_ln998_reg_352[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A4575"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      I4 => bPassThru_420_Out_loc_channel_dout,
      O => \add_ln998_reg_352[7]_i_10_n_5\
    );
\add_ln998_reg_352[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => \add_ln998_reg_352[7]_i_2_n_5\
    );
\add_ln998_reg_352[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => \add_ln998_reg_352[7]_i_3_n_5\
    );
\add_ln998_reg_352[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => \add_ln998_reg_352[7]_i_4_n_5\
    );
\add_ln998_reg_352[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => \add_ln998_reg_352[7]_i_5_n_5\
    );
\add_ln998_reg_352[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => \add_ln998_reg_352[7]_i_6_n_5\
    );
\add_ln998_reg_352[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => \add_ln998_reg_352[7]_i_7_n_5\
    );
\add_ln998_reg_352[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => \add_ln998_reg_352[7]_i_8_n_5\
    );
\add_ln998_reg_352[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => \add_ln998_reg_352[7]_i_9_n_5\
    );
\add_ln998_reg_352_reg[12]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln998_reg_352_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_add_ln998_reg_352_reg[12]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => D(12),
      CO(3) => \NLW_add_ln998_reg_352_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln998_reg_352_reg[12]_i_1_n_10\,
      CO(1) => \add_ln998_reg_352_reg[12]_i_1_n_11\,
      CO(0) => \add_ln998_reg_352_reg[12]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_add_ln998_reg_352_reg[12]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => D(11 downto 8),
      S(7 downto 4) => B"0001",
      S(3) => \add_ln998_reg_352[12]_i_2_n_5\,
      S(2) => \add_ln998_reg_352[12]_i_3_n_5\,
      S(1) => \add_ln998_reg_352[12]_i_4_n_5\,
      S(0) => \add_ln998_reg_352[12]_i_5_n_5\
    );
\add_ln998_reg_352_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln998_reg_352_reg[7]_i_1_n_5\,
      CO(6) => \add_ln998_reg_352_reg[7]_i_1_n_6\,
      CO(5) => \add_ln998_reg_352_reg[7]_i_1_n_7\,
      CO(4) => \add_ln998_reg_352_reg[7]_i_1_n_8\,
      CO(3) => \add_ln998_reg_352_reg[7]_i_1_n_9\,
      CO(2) => \add_ln998_reg_352_reg[7]_i_1_n_10\,
      CO(1) => \add_ln998_reg_352_reg[7]_i_1_n_11\,
      CO(0) => \add_ln998_reg_352_reg[7]_i_1_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \add_ln998_reg_352[7]_i_2_n_5\,
      O(7 downto 0) => D(7 downto 0),
      S(7) => \add_ln998_reg_352[7]_i_3_n_5\,
      S(6) => \add_ln998_reg_352[7]_i_4_n_5\,
      S(5) => \add_ln998_reg_352[7]_i_5_n_5\,
      S(4) => \add_ln998_reg_352[7]_i_6_n_5\,
      S(3) => \add_ln998_reg_352[7]_i_7_n_5\,
      S(2) => \add_ln998_reg_352[7]_i_8_n_5\,
      S(1) => \add_ln998_reg_352[7]_i_9_n_5\,
      S(0) => \add_ln998_reg_352[7]_i_10_n_5\
    );
\zext_ln996_reg_342[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => \SRL_SIG_reg[1][11]_0\(0)
    );
\zext_ln996_reg_342[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(10),
      O => \SRL_SIG_reg[1][11]_0\(10)
    );
\zext_ln996_reg_342[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(11),
      O => \SRL_SIG_reg[1][11]_0\(11)
    );
\zext_ln996_reg_342[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      O => \SRL_SIG_reg[1][11]_0\(1)
    );
\zext_ln996_reg_342[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(2),
      O => \SRL_SIG_reg[1][11]_0\(2)
    );
\zext_ln996_reg_342[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(3),
      O => \SRL_SIG_reg[1][11]_0\(3)
    );
\zext_ln996_reg_342[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(4),
      O => \SRL_SIG_reg[1][11]_0\(4)
    );
\zext_ln996_reg_342[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(5),
      O => \SRL_SIG_reg[1][11]_0\(5)
    );
\zext_ln996_reg_342[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(6),
      O => \SRL_SIG_reg[1][11]_0\(6)
    );
\zext_ln996_reg_342[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(7),
      O => \SRL_SIG_reg[1][11]_0\(7)
    );
\zext_ln996_reg_342[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(8),
      O => \SRL_SIG_reg[1][11]_0\(8)
    );
\zext_ln996_reg_342[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(9),
      O => \SRL_SIG_reg[1][11]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty_n_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_channel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__7\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__7\ : label is "soft_lutpair217";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => empty_n_reg,
      I1 => ap_done_reg,
      I2 => empty_n_reg_0,
      I3 => ap_sync_reg_channel_write_HwReg_K33_channel,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_78 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty_n_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_channel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_78 : entity is "bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_78;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_78 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__6\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__6\ : label is "soft_lutpair214";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => empty_n_reg,
      I1 => ap_done_reg,
      I2 => empty_n_reg_0,
      I3 => ap_sync_reg_channel_write_HwReg_K32_channel,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_79 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty_n_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_channel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_79 : entity is "bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_79;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_79 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__5\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__5\ : label is "soft_lutpair211";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => empty_n_reg,
      I1 => ap_done_reg,
      I2 => empty_n_reg_0,
      I3 => ap_sync_reg_channel_write_HwReg_K31_channel,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_80 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty_n_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_channel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_80 : entity is "bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_80;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_80 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__4\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__4\ : label is "soft_lutpair208";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => empty_n_reg,
      I1 => ap_done_reg,
      I2 => empty_n_reg_0,
      I3 => ap_sync_reg_channel_write_HwReg_K23_channel,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_81 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty_n_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_channel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_81 : entity is "bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_81;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_81 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__3\ : label is "soft_lutpair205";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => empty_n_reg,
      I1 => ap_done_reg,
      I2 => empty_n_reg_0,
      I3 => ap_sync_reg_channel_write_HwReg_K22_channel,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_82 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty_n_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_channel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_82 : entity is "bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_82;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_82 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__2\ : label is "soft_lutpair202";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => empty_n_reg,
      I1 => ap_done_reg,
      I2 => empty_n_reg_0,
      I3 => ap_sync_reg_channel_write_HwReg_K21_channel,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_83 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty_n_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_channel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_83 : entity is "bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_83;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_83 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__1\ : label is "soft_lutpair199";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => empty_n_reg,
      I1 => ap_done_reg,
      I2 => empty_n_reg_0,
      I3 => ap_sync_reg_channel_write_HwReg_K13_channel,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_84 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty_n_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_channel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_84 : entity is "bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_84;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_84 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__0\ : label is "soft_lutpair196";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => empty_n_reg,
      I1 => ap_done_reg,
      I2 => empty_n_reg_0,
      I3 => ap_sync_reg_channel_write_HwReg_K12_channel,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_85 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty_n_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_channel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_85 : entity is "bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_85;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_85 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3\ : label is "soft_lutpair193";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => empty_n_reg,
      I1 => ap_done_reg,
      I2 => empty_n_reg_0,
      I3 => ap_sync_reg_channel_write_HwReg_K11_channel,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w1_d3_S_ShiftReg is
  port (
    bPassThru_420_In_loc_channel_dout : out STD_LOGIC;
    p_14_in : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    push : in STD_LOGIC;
    Block_entry3_proc_U0_ap_return_16 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    tmp_reg_405 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end bd_2d50_csc_0_fifo_w1_d3_S_ShiftReg;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w1_d3_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^bpassthru_420_in_loc_channel_dout\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_2\ : label is "soft_lutpair313";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\bPassThru_420_In_loc_channel_U/U_bd_2d50_csc_0_fifo_w1_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\bPassThru_420_In_loc_channel_U/U_bd_2d50_csc_0_fifo_w1_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \select_ln996_reg_362[1]_i_1\ : label is "soft_lutpair313";
begin
  bPassThru_420_In_loc_channel_dout <= \^bpassthru_420_in_loc_channel_dout\;
\SRL_SIG_reg[15][8]_srl16_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^bpassthru_420_in_loc_channel_dout\,
      I1 => tmp_reg_405,
      O => p_14_in
    );
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => Block_entry3_proc_U0_ap_return_16,
      Q => \^bpassthru_420_in_loc_channel_dout\
    );
\SRL_SIG_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => addr(1)
    );
\select_ln996_reg_362[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bpassthru_420_in_loc_channel_dout\,
      O => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w1_d4_S_ShiftReg is
  port (
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    select_ln767_fu_272_p3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    Block_entry3_proc_U0_ap_return_18 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end bd_2d50_csc_0_fifo_w1_d4_S_ShiftReg;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w1_d4_S_ShiftReg is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\bPassThru_422_or_420_In_loc_channel_U/U_bd_2d50_csc_0_fifo_w1_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\bPassThru_422_or_420_In_loc_channel_U/U_bd_2d50_csc_0_fifo_w1_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3\ : label is "soft_lutpair320";
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => Block_entry3_proc_U0_ap_return_18,
      Q => \^di\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => addr(1)
    );
\loopWidth_reg_601[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => \^di\(1)
    );
\xor_ln765_reg_596[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => select_ln767_fu_272_p3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w1_d6_S_ShiftReg is
  port (
    bPassThru_422_or_420_Out_loc_channel_dout : out STD_LOGIC;
    zext_ln765_fu_280_p1 : out STD_LOGIC;
    push : in STD_LOGIC;
    Block_entry3_proc_U0_ap_return_19 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end bd_2d50_csc_0_fifo_w1_d6_S_ShiftReg;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w1_d6_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^bpassthru_422_or_420_out_loc_channel_dout\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\bPassThru_422_or_420_Out_loc_channel_U/U_bd_2d50_csc_0_fifo_w1_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\bPassThru_422_or_420_Out_loc_channel_U/U_bd_2d50_csc_0_fifo_w1_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[5][0]_srl6_i_2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[5][0]_srl6_i_3\ : label is "soft_lutpair322";
begin
  bPassThru_422_or_420_Out_loc_channel_dout <= \^bpassthru_422_or_420_out_loc_channel_dout\;
\SRL_SIG_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => Block_entry3_proc_U0_ap_return_19,
      Q => \^bpassthru_422_or_420_out_loc_channel_dout\
    );
\SRL_SIG_reg[5][0]_srl6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[5][0]_srl6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[5][0]_srl6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\xor_ln765_reg_610[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bpassthru_422_or_420_out_loc_channel_dout\,
      O => zext_ln765_fu_280_p1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w1_d7_S_ShiftReg is
  port (
    bPassThru_420_Out_loc_channel_dout : out STD_LOGIC;
    yOffset_fu_189_p2 : out STD_LOGIC;
    push : in STD_LOGIC;
    Block_entry3_proc_U0_ap_return_17 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end bd_2d50_csc_0_fifo_w1_d7_S_ShiftReg;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w1_d7_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^bpassthru_420_out_loc_channel_dout\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[6][0]_srl7\ : label is "inst/\bPassThru_420_Out_loc_channel_U/U_bd_2d50_csc_0_fifo_w1_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[6][0]_srl7\ : label is "inst/\bPassThru_420_Out_loc_channel_U/U_bd_2d50_csc_0_fifo_w1_d7_S_ShiftReg/SRL_SIG_reg[6][0]_srl7 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[6][0]_srl7_i_2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[6][0]_srl7_i_3\ : label is "soft_lutpair316";
begin
  bPassThru_420_Out_loc_channel_dout <= \^bpassthru_420_out_loc_channel_dout\;
\SRL_SIG_reg[6][0]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => Block_entry3_proc_U0_ap_return_17,
      Q => \^bpassthru_420_out_loc_channel_dout\
    );
\SRL_SIG_reg[6][0]_srl7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[6][0]_srl7_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[6][0]_srl7_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\zext_ln952_reg_337[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bpassthru_420_out_loc_channel_dout\,
      O => yOffset_fu_189_p2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg is
  port (
    ap_clk_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \B_V_data_1_payload_B_reg[47]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[47]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][24]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][25]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][26]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][27]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][28]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][29]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][30]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][31]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][32]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][33]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][34]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][35]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][36]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][37]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][38]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][39]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][40]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][41]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][42]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][43]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][44]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][45]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][46]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][47]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 ";
begin
  \out\(47 downto 0) <= \^out\(47 downto 0);
\B_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \^out\(0),
      I1 => \B_V_data_1_payload_B_reg[47]\(0),
      I2 => \^out\(16),
      I3 => \^out\(24),
      I4 => \B_V_data_1_payload_B_reg[47]_0\,
      O => ap_clk_0(0)
    );
\B_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \^out\(1),
      I1 => \B_V_data_1_payload_B_reg[47]\(0),
      I2 => \^out\(17),
      I3 => \^out\(25),
      I4 => \B_V_data_1_payload_B_reg[47]_0\,
      O => ap_clk_0(1)
    );
\B_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \^out\(2),
      I1 => \B_V_data_1_payload_B_reg[47]\(0),
      I2 => \^out\(18),
      I3 => \^out\(26),
      I4 => \B_V_data_1_payload_B_reg[47]_0\,
      O => ap_clk_0(2)
    );
\B_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \^out\(3),
      I1 => \B_V_data_1_payload_B_reg[47]\(0),
      I2 => \^out\(19),
      I3 => \^out\(27),
      I4 => \B_V_data_1_payload_B_reg[47]_0\,
      O => ap_clk_0(3)
    );
\B_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \^out\(4),
      I1 => \B_V_data_1_payload_B_reg[47]\(0),
      I2 => \^out\(20),
      I3 => \^out\(28),
      I4 => \B_V_data_1_payload_B_reg[47]_0\,
      O => ap_clk_0(4)
    );
\B_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \^out\(5),
      I1 => \B_V_data_1_payload_B_reg[47]\(0),
      I2 => \^out\(21),
      I3 => \^out\(29),
      I4 => \B_V_data_1_payload_B_reg[47]_0\,
      O => ap_clk_0(5)
    );
\B_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \^out\(6),
      I1 => \B_V_data_1_payload_B_reg[47]\(0),
      I2 => \^out\(22),
      I3 => \^out\(30),
      I4 => \B_V_data_1_payload_B_reg[47]_0\,
      O => ap_clk_0(6)
    );
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \^out\(7),
      I1 => \B_V_data_1_payload_B_reg[47]\(0),
      I2 => \^out\(23),
      I3 => \^out\(31),
      I4 => \B_V_data_1_payload_B_reg[47]_0\,
      O => ap_clk_0(7)
    );
\B_V_data_1_payload_A[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \^out\(24),
      I1 => \B_V_data_1_payload_B_reg[47]\(0),
      I2 => \^out\(40),
      I3 => \^out\(16),
      I4 => \B_V_data_1_payload_B_reg[47]_0\,
      O => ap_clk_0(8)
    );
\B_V_data_1_payload_A[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \^out\(25),
      I1 => \B_V_data_1_payload_B_reg[47]\(0),
      I2 => \^out\(41),
      I3 => \^out\(17),
      I4 => \B_V_data_1_payload_B_reg[47]_0\,
      O => ap_clk_0(9)
    );
\B_V_data_1_payload_A[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \^out\(26),
      I1 => \B_V_data_1_payload_B_reg[47]\(0),
      I2 => \^out\(42),
      I3 => \^out\(18),
      I4 => \B_V_data_1_payload_B_reg[47]_0\,
      O => ap_clk_0(10)
    );
\B_V_data_1_payload_A[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \^out\(27),
      I1 => \B_V_data_1_payload_B_reg[47]\(0),
      I2 => \^out\(43),
      I3 => \^out\(19),
      I4 => \B_V_data_1_payload_B_reg[47]_0\,
      O => ap_clk_0(11)
    );
\B_V_data_1_payload_A[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \^out\(28),
      I1 => \B_V_data_1_payload_B_reg[47]\(0),
      I2 => \^out\(44),
      I3 => \^out\(20),
      I4 => \B_V_data_1_payload_B_reg[47]_0\,
      O => ap_clk_0(12)
    );
\B_V_data_1_payload_A[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \^out\(29),
      I1 => \B_V_data_1_payload_B_reg[47]\(0),
      I2 => \^out\(45),
      I3 => \^out\(21),
      I4 => \B_V_data_1_payload_B_reg[47]_0\,
      O => ap_clk_0(13)
    );
\B_V_data_1_payload_A[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \^out\(30),
      I1 => \B_V_data_1_payload_B_reg[47]\(0),
      I2 => \^out\(46),
      I3 => \^out\(22),
      I4 => \B_V_data_1_payload_B_reg[47]_0\,
      O => ap_clk_0(14)
    );
\B_V_data_1_payload_A[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \^out\(31),
      I1 => \B_V_data_1_payload_B_reg[47]\(0),
      I2 => \^out\(47),
      I3 => \^out\(23),
      I4 => \B_V_data_1_payload_B_reg[47]_0\,
      O => ap_clk_0(15)
    );
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => addr(3)
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \^out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \^out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \^out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \^out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \^out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \^out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \^out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \^out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \^out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \^out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \^out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \^out\(23)
    );
\SRL_SIG_reg[15][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(24),
      Q => \^out\(24)
    );
\SRL_SIG_reg[15][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(25),
      Q => \^out\(25)
    );
\SRL_SIG_reg[15][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(26),
      Q => \^out\(26)
    );
\SRL_SIG_reg[15][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(27),
      Q => \^out\(27)
    );
\SRL_SIG_reg[15][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(28),
      Q => \^out\(28)
    );
\SRL_SIG_reg[15][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(29),
      Q => \^out\(29)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[15][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(30),
      Q => \^out\(30)
    );
\SRL_SIG_reg[15][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(31),
      Q => \^out\(31)
    );
\SRL_SIG_reg[15][32]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(32),
      Q => \^out\(32)
    );
\SRL_SIG_reg[15][33]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(33),
      Q => \^out\(33)
    );
\SRL_SIG_reg[15][34]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(34),
      Q => \^out\(34)
    );
\SRL_SIG_reg[15][35]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(35),
      Q => \^out\(35)
    );
\SRL_SIG_reg[15][36]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(36),
      Q => \^out\(36)
    );
\SRL_SIG_reg[15][37]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(37),
      Q => \^out\(37)
    );
\SRL_SIG_reg[15][38]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(38),
      Q => \^out\(38)
    );
\SRL_SIG_reg[15][39]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(39),
      Q => \^out\(39)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[15][40]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(40),
      Q => \^out\(40)
    );
\SRL_SIG_reg[15][41]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(41),
      Q => \^out\(41)
    );
\SRL_SIG_reg[15][42]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(42),
      Q => \^out\(42)
    );
\SRL_SIG_reg[15][43]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(43),
      Q => \^out\(43)
    );
\SRL_SIG_reg[15][44]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(44),
      Q => \^out\(44)
    );
\SRL_SIG_reg[15][45]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(45),
      Q => \^out\(45)
    );
\SRL_SIG_reg[15][46]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(46),
      Q => \^out\(46)
    );
\SRL_SIG_reg[15][47]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(47),
      Q => \^out\(47)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_57 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_57 : entity is "bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg";
end bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_57;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_57 is
  signal addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][24]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][25]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][26]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][27]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][28]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][29]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][30]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][31]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][32]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][33]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][34]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][35]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][36]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][37]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][38]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][39]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][40]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][41]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][42]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][43]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][44]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][45]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][46]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][47]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => addr(3)
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[15][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[15][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[15][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[15][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[15][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[15][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[15][32]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(32),
      Q => \out\(32)
    );
\SRL_SIG_reg[15][33]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(33),
      Q => \out\(33)
    );
\SRL_SIG_reg[15][34]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(34),
      Q => \out\(34)
    );
\SRL_SIG_reg[15][35]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(35),
      Q => \out\(35)
    );
\SRL_SIG_reg[15][36]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(36),
      Q => \out\(36)
    );
\SRL_SIG_reg[15][37]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(37),
      Q => \out\(37)
    );
\SRL_SIG_reg[15][38]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(38),
      Q => \out\(38)
    );
\SRL_SIG_reg[15][39]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(39),
      Q => \out\(39)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][40]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(40),
      Q => \out\(40)
    );
\SRL_SIG_reg[15][41]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(41),
      Q => \out\(41)
    );
\SRL_SIG_reg[15][42]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(42),
      Q => \out\(42)
    );
\SRL_SIG_reg[15][43]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(43),
      Q => \out\(43)
    );
\SRL_SIG_reg[15][44]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(44),
      Q => \out\(44)
    );
\SRL_SIG_reg[15][45]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(45),
      Q => \out\(45)
    );
\SRL_SIG_reg[15][46]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(46),
      Q => \out\(46)
    );
\SRL_SIG_reg[15][47]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(47),
      Q => \out\(47)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_58 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_58 : entity is "bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg";
end bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_58;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_58 is
  signal addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][24]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][25]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][26]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][27]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][28]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][29]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][30]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][31]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][32]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][33]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][34]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][35]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][36]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][37]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][38]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][39]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][40]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][41]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][42]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][43]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][44]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][45]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][46]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][47]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => addr(3)
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[15][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[15][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[15][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[15][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[15][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[15][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[15][32]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(32),
      Q => \out\(32)
    );
\SRL_SIG_reg[15][33]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(33),
      Q => \out\(33)
    );
\SRL_SIG_reg[15][34]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(34),
      Q => \out\(34)
    );
\SRL_SIG_reg[15][35]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(35),
      Q => \out\(35)
    );
\SRL_SIG_reg[15][36]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(36),
      Q => \out\(36)
    );
\SRL_SIG_reg[15][37]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(37),
      Q => \out\(37)
    );
\SRL_SIG_reg[15][38]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(38),
      Q => \out\(38)
    );
\SRL_SIG_reg[15][39]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(39),
      Q => \out\(39)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][40]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(40),
      Q => \out\(40)
    );
\SRL_SIG_reg[15][41]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(41),
      Q => \out\(41)
    );
\SRL_SIG_reg[15][42]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(42),
      Q => \out\(42)
    );
\SRL_SIG_reg[15][43]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(43),
      Q => \out\(43)
    );
\SRL_SIG_reg[15][44]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(44),
      Q => \out\(44)
    );
\SRL_SIG_reg[15][45]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(45),
      Q => \out\(45)
    );
\SRL_SIG_reg[15][46]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(46),
      Q => \out\(46)
    );
\SRL_SIG_reg[15][47]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(47),
      Q => \out\(47)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_59 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_59 : entity is "bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg";
end bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_59;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_59 is
  signal addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][24]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][25]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][26]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][27]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][28]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][29]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][30]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][31]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][32]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][33]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][34]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][35]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][36]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][37]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][38]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][39]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][40]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][41]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][42]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][43]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][44]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][45]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][46]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][47]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => addr(3)
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[15][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[15][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[15][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[15][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[15][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[15][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[15][32]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(32),
      Q => \out\(32)
    );
\SRL_SIG_reg[15][33]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(33),
      Q => \out\(33)
    );
\SRL_SIG_reg[15][34]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(34),
      Q => \out\(34)
    );
\SRL_SIG_reg[15][35]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(35),
      Q => \out\(35)
    );
\SRL_SIG_reg[15][36]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(36),
      Q => \out\(36)
    );
\SRL_SIG_reg[15][37]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(37),
      Q => \out\(37)
    );
\SRL_SIG_reg[15][38]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(38),
      Q => \out\(38)
    );
\SRL_SIG_reg[15][39]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(39),
      Q => \out\(39)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][40]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(40),
      Q => \out\(40)
    );
\SRL_SIG_reg[15][41]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(41),
      Q => \out\(41)
    );
\SRL_SIG_reg[15][42]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(42),
      Q => \out\(42)
    );
\SRL_SIG_reg[15][43]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(43),
      Q => \out\(43)
    );
\SRL_SIG_reg[15][44]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(44),
      Q => \out\(44)
    );
\SRL_SIG_reg[15][45]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(45),
      Q => \out\(45)
    );
\SRL_SIG_reg[15][46]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(46),
      Q => \out\(46)
    );
\SRL_SIG_reg[15][47]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(47),
      Q => \out\(47)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_60 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_60 : entity is "bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg";
end bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_60;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_60 is
  signal addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][24]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][25]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][26]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][27]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][28]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][29]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][30]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][31]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][32]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][33]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][34]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][35]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][36]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][37]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][38]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][39]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][40]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][41]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][42]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][43]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][44]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][45]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][46]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][47]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_in_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => addr(3)
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[15][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[15][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[15][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[15][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[15][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[15][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[15][32]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(32),
      Q => \out\(32)
    );
\SRL_SIG_reg[15][33]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(33),
      Q => \out\(33)
    );
\SRL_SIG_reg[15][34]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(34),
      Q => \out\(34)
    );
\SRL_SIG_reg[15][35]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(35),
      Q => \out\(35)
    );
\SRL_SIG_reg[15][36]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(36),
      Q => \out\(36)
    );
\SRL_SIG_reg[15][37]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(37),
      Q => \out\(37)
    );
\SRL_SIG_reg[15][38]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(38),
      Q => \out\(38)
    );
\SRL_SIG_reg[15][39]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(39),
      Q => \out\(39)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][40]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(40),
      Q => \out\(40)
    );
\SRL_SIG_reg[15][41]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(41),
      Q => \out\(41)
    );
\SRL_SIG_reg[15][42]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(42),
      Q => \out\(42)
    );
\SRL_SIG_reg[15][43]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(43),
      Q => \out\(43)
    );
\SRL_SIG_reg[15][44]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(44),
      Q => \out\(44)
    );
\SRL_SIG_reg[15][45]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(45),
      Q => \out\(45)
    );
\SRL_SIG_reg[15][46]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(46),
      Q => \out\(46)
    );
\SRL_SIG_reg[15][47]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(47),
      Q => \out\(47)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_61 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_61 : entity is "bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg";
end bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_61;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_61 is
  signal addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][24]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][25]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][26]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][27]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][28]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][29]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][30]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][31]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][32]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][33]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][34]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][35]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][36]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][37]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][38]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][39]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][40]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][41]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][42]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][43]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][44]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][45]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][46]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][47]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_csc_U/U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => addr(3)
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[15][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[15][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[15][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[15][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[15][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[15][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[15][32]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(32),
      Q => \out\(32)
    );
\SRL_SIG_reg[15][33]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(33),
      Q => \out\(33)
    );
\SRL_SIG_reg[15][34]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(34),
      Q => \out\(34)
    );
\SRL_SIG_reg[15][35]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(35),
      Q => \out\(35)
    );
\SRL_SIG_reg[15][36]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(36),
      Q => \out\(36)
    );
\SRL_SIG_reg[15][37]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(37),
      Q => \out\(37)
    );
\SRL_SIG_reg[15][38]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(38),
      Q => \out\(38)
    );
\SRL_SIG_reg[15][39]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(39),
      Q => \out\(39)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][40]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(40),
      Q => \out\(40)
    );
\SRL_SIG_reg[15][41]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(41),
      Q => \out\(41)
    );
\SRL_SIG_reg[15][42]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(42),
      Q => \out\(42)
    );
\SRL_SIG_reg[15][43]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(43),
      Q => \out\(43)
    );
\SRL_SIG_reg[15][44]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(44),
      Q => \out\(44)
    );
\SRL_SIG_reg[15][45]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(45),
      Q => \out\(45)
    );
\SRL_SIG_reg[15][46]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(46),
      Q => \out\(46)
    );
\SRL_SIG_reg[15][47]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(47),
      Q => \out\(47)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w8_d2_S_ShiftReg is
  port (
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC;
    HwReg_InVideoFormat_channel_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cond_reg_406_reg[0]\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_2d50_csc_0_fifo_w8_d2_S_ShiftReg;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w8_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^srl_sig_reg[1][7]_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cond_reg_406[0]_i_4_n_5\ : STD_LOGIC;
  signal \cond_reg_406[0]_i_6_n_5\ : STD_LOGIC;
  signal \cond_reg_406[0]_i_7_n_5\ : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][32]_srl16_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \cond_reg_406[0]_i_2\ : label is "soft_lutpair190";
begin
  \SRL_SIG_reg[1][7]_0\ <= \^srl_sig_reg[1][7]_0\;
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => ap_done_reg,
      I2 => \SRL_SIG_reg[1][0]_1\,
      I3 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      O => push
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[15][32]_srl16_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575FFFF"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      I4 => \^srl_sig_reg[1][7]_0\,
      O => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\cond_reg_406[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \SRL_SIG_reg[0]_0\(0),
      O => HwReg_InVideoFormat_channel_dout(0)
    );
\cond_reg_406[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001015"
    )
        port map (
      I0 => \cond_reg_406[0]_i_4_n_5\,
      I1 => \SRL_SIG_reg[1]_1\(7),
      I2 => \cond_reg_406_reg[0]\,
      I3 => \SRL_SIG_reg[0]_0\(7),
      I4 => \cond_reg_406[0]_i_6_n_5\,
      I5 => \cond_reg_406[0]_i_7_n_5\,
      O => \^srl_sig_reg[1][7]_0\
    );
\cond_reg_406[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFAFAFACCFAFA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \SRL_SIG_reg[1]_1\(6),
      I2 => \SRL_SIG_reg[0]_0\(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \SRL_SIG_reg[1]_1\(1),
      O => \cond_reg_406[0]_i_4_n_5\
    );
\cond_reg_406[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFAFAFACCFAFA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \SRL_SIG_reg[1]_1\(3),
      I2 => \SRL_SIG_reg[0]_0\(5),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \SRL_SIG_reg[1]_1\(5),
      O => \cond_reg_406[0]_i_6_n_5\
    );
\cond_reg_406[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFAFAFACCFAFA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \SRL_SIG_reg[1]_1\(2),
      I2 => \SRL_SIG_reg[0]_0\(4),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => \cond_reg_406[0]_i_7_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \zext_ln134_cast_reg_1106_reg[7]\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \zext_ln134_cast_reg_1106_reg[7]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_channel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__12\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__12\ : label is "soft_lutpair184";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
begin
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \zext_ln134_cast_reg_1106_reg[7]\,
      I1 => ap_done_reg,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\,
      I3 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg_87 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \zext_ln134_1_cast_reg_1116_reg[7]\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \zext_ln134_1_cast_reg_1116_reg[7]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_channel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg_87 : entity is "bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg";
end bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg_87;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg_87 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__11\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__11\ : label is "soft_lutpair181";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
begin
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]\,
      I1 => ap_done_reg,
      I2 => \zext_ln134_1_cast_reg_1116_reg[7]_0\,
      I3 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg is
  port (
    ap_clk_0 : out STD_LOGIC;
    sel : out STD_LOGIC;
    \mOutPtr_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[3]\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    if_dout : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg is
  signal \B_V_data_1_payload_A[47]_i_4_n_5\ : STD_LOGIC;
  signal HwReg_OutVideoFormat_channel_dout : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_clk_0\ : STD_LOGIC;
  signal \^moutptr_reg[2]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sel\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[0]_i_1__3\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[10]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[11]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[12]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[13]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[14]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[15]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[1]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[24]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[25]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[26]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[27]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[28]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[29]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[2]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[30]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[31]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[32]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[33]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[34]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[35]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[36]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[37]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[38]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[39]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[3]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[4]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[5]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[6]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[7]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[8]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[9]_i_1\ : label is "soft_lutpair234";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[7][0]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[7][0]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][0]_srl8 ";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[7][0]_srl8_i_2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[7][0]_srl8_i_3\ : label is "soft_lutpair236";
  attribute srl_bus_name of \SRL_SIG_reg[7][1]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][1]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][1]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][2]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][2]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][2]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][3]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][3]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][3]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][4]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][4]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][4]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][5]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][5]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][5]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][6]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][6]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][6]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][7]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][7]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][7]_srl8 ";
begin
  ap_clk_0 <= \^ap_clk_0\;
  \mOutPtr_reg[2]\(0) <= \^moutptr_reg[2]\(0);
  \out\(0) <= \^out\(0);
  sel <= \^sel\;
\B_V_data_1_payload_A[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(0),
      I3 => if_dout(8),
      O => D(0)
    );
\B_V_data_1_payload_A[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(10),
      I3 => if_dout(18),
      O => D(10)
    );
\B_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(11),
      I3 => if_dout(19),
      O => D(11)
    );
\B_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(12),
      I3 => if_dout(20),
      O => D(12)
    );
\B_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(13),
      I3 => if_dout(21),
      O => D(13)
    );
\B_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(14),
      I3 => if_dout(22),
      O => D(14)
    );
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(15),
      I3 => if_dout(23),
      O => D(15)
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(1),
      I3 => if_dout(9),
      O => D(1)
    );
\B_V_data_1_payload_A[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(32),
      I3 => if_dout(24),
      O => D(16)
    );
\B_V_data_1_payload_A[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(33),
      I3 => if_dout(25),
      O => D(17)
    );
\B_V_data_1_payload_A[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(34),
      I3 => if_dout(26),
      O => D(18)
    );
\B_V_data_1_payload_A[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(35),
      I3 => if_dout(27),
      O => D(19)
    );
\B_V_data_1_payload_A[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(36),
      I3 => if_dout(28),
      O => D(20)
    );
\B_V_data_1_payload_A[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(37),
      I3 => if_dout(29),
      O => D(21)
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(2),
      I3 => if_dout(10),
      O => D(2)
    );
\B_V_data_1_payload_A[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(38),
      I3 => if_dout(30),
      O => D(22)
    );
\B_V_data_1_payload_A[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(39),
      I3 => if_dout(31),
      O => D(23)
    );
\B_V_data_1_payload_A[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(40),
      I3 => if_dout(32),
      O => D(24)
    );
\B_V_data_1_payload_A[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(41),
      I3 => if_dout(33),
      O => D(25)
    );
\B_V_data_1_payload_A[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(42),
      I3 => if_dout(34),
      O => D(26)
    );
\B_V_data_1_payload_A[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(43),
      I3 => if_dout(35),
      O => D(27)
    );
\B_V_data_1_payload_A[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(44),
      I3 => if_dout(36),
      O => D(28)
    );
\B_V_data_1_payload_A[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(45),
      I3 => if_dout(37),
      O => D(29)
    );
\B_V_data_1_payload_A[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(46),
      I3 => if_dout(38),
      O => D(30)
    );
\B_V_data_1_payload_A[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(47),
      I3 => if_dout(39),
      O => D(31)
    );
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(3),
      I3 => if_dout(11),
      O => D(3)
    );
\B_V_data_1_payload_A[47]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \B_V_data_1_payload_A[47]_i_4_n_5\,
      I1 => HwReg_OutVideoFormat_channel_dout(1),
      I2 => HwReg_OutVideoFormat_channel_dout(6),
      I3 => HwReg_OutVideoFormat_channel_dout(7),
      O => \^ap_clk_0\
    );
\B_V_data_1_payload_A[47]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => HwReg_OutVideoFormat_channel_dout(3),
      I1 => HwReg_OutVideoFormat_channel_dout(2),
      I2 => HwReg_OutVideoFormat_channel_dout(5),
      I3 => HwReg_OutVideoFormat_channel_dout(4),
      O => \B_V_data_1_payload_A[47]_i_4_n_5\
    );
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(4),
      I3 => if_dout(12),
      O => D(4)
    );
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(5),
      I3 => if_dout(13),
      O => D(5)
    );
\B_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(6),
      I3 => if_dout(14),
      O => D(6)
    );
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(7),
      I3 => if_dout(15),
      O => D(7)
    );
\B_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(8),
      I3 => if_dout(16),
      O => D(8)
    );
\B_V_data_1_payload_A[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1E0"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \^out\(0),
      I2 => if_dout(9),
      I3 => if_dout(17),
      O => D(9)
    );
\SRL_SIG_reg[7][0]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[7][0]_srl8_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \mOutPtr_reg[3]\,
      I1 => ap_done_reg,
      I2 => \mOutPtr_reg[3]_0\,
      I3 => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      O => \^sel\
    );
\SRL_SIG_reg[7][0]_srl8_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => addr(0)
    );
\SRL_SIG_reg[7][0]_srl8_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => addr(1)
    );
\SRL_SIG_reg[7][0]_srl8_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \^moutptr_reg[2]\(0)
    );
\SRL_SIG_reg[7][1]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_OutVideoFormat_channel_dout(1)
    );
\SRL_SIG_reg[7][2]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_OutVideoFormat_channel_dout(2)
    );
\SRL_SIG_reg[7][3]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_OutVideoFormat_channel_dout(3)
    );
\SRL_SIG_reg[7][4]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_OutVideoFormat_channel_dout(4)
    );
\SRL_SIG_reg[7][5]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_OutVideoFormat_channel_dout(5)
    );
\SRL_SIG_reg[7][6]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_OutVideoFormat_channel_dout(6)
    );
\SRL_SIG_reg[7][7]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_OutVideoFormat_channel_dout(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_flow_control_loop_pipe_sequential_init is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_fu_122_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \x_fu_122_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg : out STD_LOGIC;
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_1 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    cmp33_i_reg_365 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    stream_out_hresampled_empty_n : in STD_LOGIC;
    tmp_reg_375 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    stream_out_vresampled_full_n : in STD_LOGIC;
    \x_fu_122[10]_i_5_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \x_2_reg_691_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_2 : in STD_LOGIC
  );
end bd_2d50_csc_0_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of bd_2d50_csc_0_flow_control_loop_pipe_sequential_init is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__5_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__5_n_5\ : STD_LOGIC;
  signal \x_fu_122[10]_i_10_n_5\ : STD_LOGIC;
  signal \x_fu_122[10]_i_11_n_5\ : STD_LOGIC;
  signal \x_fu_122[10]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_122[10]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_122[10]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_122[10]_i_7_n_5\ : STD_LOGIC;
  signal \x_fu_122[10]_i_8_n_5\ : STD_LOGIC;
  signal \x_fu_122[10]_i_9_n_5\ : STD_LOGIC;
  signal \x_fu_122[7]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_122[9]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_122[9]_i_3_n_5\ : STD_LOGIC;
  signal \^x_fu_122_reg[10]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__3\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__2\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__5\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_i_1 : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \x_2_reg_691[0]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \x_2_reg_691[10]_i_2\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \x_2_reg_691[1]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \x_2_reg_691[2]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \x_2_reg_691[3]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \x_2_reg_691[4]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \x_2_reg_691[5]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \x_2_reg_691[6]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \x_2_reg_691[7]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \x_2_reg_691[8]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \x_2_reg_691[9]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \x_fu_122[0]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \x_fu_122[10]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \x_fu_122[10]_i_2\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \x_fu_122[1]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \x_fu_122[2]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \x_fu_122[3]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \x_fu_122[5]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \x_fu_122[9]_i_2\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \x_fu_122[9]_i_3\ : label is "soft_lutpair448";
begin
  \x_fu_122_reg[10]\(10 downto 0) <= \^x_fu_122_reg[10]\(10 downto 0);
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00808888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => Q(2),
      I2 => ap_done_cache,
      I3 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      I4 => \ap_CS_fsm_reg[2]\,
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF755"
    )
        port map (
      I0 => Q(2),
      I1 => ap_done_cache,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      I3 => \ap_CS_fsm_reg[2]\,
      I4 => Q(1),
      I5 => \ap_CS_fsm_reg[2]_0\,
      O => D(1)
    );
\ap_done_cache_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D0C"
    )
        port map (
      I0 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => \x_fu_122[10]_i_4_n_5\,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__5_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__5_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA004000"
    )
        port map (
      I0 => \x_fu_122[10]_i_4_n_5\,
      I1 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      I2 => \x_fu_122[10]_i_5_n_5\,
      I3 => ap_rst_n,
      I4 => ap_enable_reg_pp0_iter1,
      O => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_1
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \x_fu_122[10]_i_4_n_5\,
      I1 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      I2 => \x_fu_122[10]_i_5_n_5\,
      O => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg
    );
\ap_loop_init_int_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACEFFFF"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_122[10]_i_4_n_5\,
      I3 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      I4 => ap_rst_n,
      O => \ap_loop_init_int_i_1__5_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__5_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C8FFC8"
    )
        port map (
      I0 => \x_fu_122[10]_i_4_n_5\,
      I1 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      I2 => \x_fu_122[10]_i_5_n_5\,
      I3 => Q(1),
      I4 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_2,
      O => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_0
    );
\x_2_reg_691[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      O => \^x_fu_122_reg[10]\(0)
    );
\x_2_reg_691[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      O => \^x_fu_122_reg[10]\(10)
    );
\x_2_reg_691[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      O => \^x_fu_122_reg[10]\(1)
    );
\x_2_reg_691[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      O => \^x_fu_122_reg[10]\(2)
    );
\x_2_reg_691[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      O => \^x_fu_122_reg[10]\(3)
    );
\x_2_reg_691[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      O => \^x_fu_122_reg[10]\(4)
    );
\x_2_reg_691[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      O => \^x_fu_122_reg[10]\(5)
    );
\x_2_reg_691[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      O => \^x_fu_122_reg[10]\(6)
    );
\x_2_reg_691[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      O => \^x_fu_122_reg[10]\(7)
    );
\x_2_reg_691[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(8),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      O => \^x_fu_122_reg[10]\(8)
    );
\x_2_reg_691[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      O => \^x_fu_122_reg[10]\(9)
    );
\x_fu_122[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \x_2_reg_691_reg[10]\(0),
      O => \x_fu_122_reg[10]_0\(0)
    );
\x_fu_122[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \x_fu_122[10]_i_4_n_5\,
      I1 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      I2 => \x_fu_122[10]_i_5_n_5\,
      I3 => ap_loop_init_int,
      O => SR(0)
    );
\x_fu_122[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(4),
      I1 => \x_fu_122[10]_i_5_0\(4),
      I2 => \x_2_reg_691_reg[10]\(3),
      I3 => ap_loop_init_int,
      I4 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      I5 => \x_fu_122[10]_i_5_0\(3),
      O => \x_fu_122[10]_i_10_n_5\
    );
\x_fu_122[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(2),
      I1 => \x_fu_122[10]_i_5_0\(2),
      I2 => \x_2_reg_691_reg[10]\(1),
      I3 => ap_loop_init_int,
      I4 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      I5 => \x_fu_122[10]_i_5_0\(1),
      O => \x_fu_122[10]_i_11_n_5\
    );
\x_fu_122[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \x_fu_122[10]_i_5_n_5\,
      I1 => \x_fu_122[10]_i_4_n_5\,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      O => E(0)
    );
\x_fu_122[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(10),
      I1 => ap_loop_init_int,
      I2 => \x_2_reg_691_reg[10]\(8),
      I3 => \x_fu_122[10]_i_6_n_5\,
      I4 => \x_2_reg_691_reg[10]\(9),
      O => \x_fu_122_reg[10]_0\(10)
    );
\x_fu_122[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808FF0808"
    )
        port map (
      I0 => cmp33_i_reg_365,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => stream_out_hresampled_empty_n,
      I3 => tmp_reg_375,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => stream_out_vresampled_full_n,
      O => \x_fu_122[10]_i_4_n_5\
    );
\x_fu_122[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFFFFFEFFFE"
    )
        port map (
      I0 => \x_fu_122[10]_i_7_n_5\,
      I1 => \x_fu_122[10]_i_8_n_5\,
      I2 => \x_fu_122[10]_i_9_n_5\,
      I3 => \x_fu_122[10]_i_5_0\(6),
      I4 => \x_fu_122[9]_i_3_n_5\,
      I5 => \x_2_reg_691_reg[10]\(6),
      O => \x_fu_122[10]_i_5_n_5\
    );
\x_fu_122[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(7),
      I1 => \x_fu_122[9]_i_3_n_5\,
      I2 => \x_2_reg_691_reg[10]\(5),
      I3 => \x_2_reg_691_reg[10]\(4),
      I4 => \x_fu_122[7]_i_2_n_5\,
      I5 => \x_2_reg_691_reg[10]\(6),
      O => \x_fu_122[10]_i_6_n_5\
    );
\x_fu_122[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(10),
      I1 => \x_fu_122[10]_i_5_0\(10),
      I2 => \x_2_reg_691_reg[10]\(9),
      I3 => ap_loop_init_int,
      I4 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      I5 => \x_fu_122[10]_i_5_0\(9),
      O => \x_fu_122[10]_i_7_n_5\
    );
\x_fu_122[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \x_fu_122[10]_i_10_n_5\,
      I1 => \x_fu_122[10]_i_5_0\(5),
      I2 => \^x_fu_122_reg[10]\(5),
      I3 => \x_fu_122[10]_i_11_n_5\,
      I4 => \x_fu_122[10]_i_5_0\(0),
      I5 => \^x_fu_122_reg[10]\(0),
      O => \x_fu_122[10]_i_8_n_5\
    );
\x_fu_122[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(8),
      I1 => \x_fu_122[10]_i_5_0\(8),
      I2 => \x_2_reg_691_reg[10]\(7),
      I3 => ap_loop_init_int,
      I4 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      I5 => \x_fu_122[10]_i_5_0\(7),
      O => \x_fu_122[10]_i_9_n_5\
    );
\x_fu_122[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(0),
      I1 => ap_loop_init_int,
      I2 => \x_2_reg_691_reg[10]\(1),
      O => \x_fu_122_reg[10]_0\(1)
    );
\x_fu_122[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(2),
      I1 => \x_2_reg_691_reg[10]\(1),
      I2 => ap_loop_init_int,
      I3 => \x_2_reg_691_reg[10]\(0),
      O => \x_fu_122_reg[10]_0\(2)
    );
\x_fu_122[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(3),
      I1 => ap_loop_init_int,
      I2 => \x_2_reg_691_reg[10]\(1),
      I3 => \x_2_reg_691_reg[10]\(0),
      I4 => \x_2_reg_691_reg[10]\(2),
      O => \x_fu_122_reg[10]_0\(3)
    );
\x_fu_122[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(4),
      I1 => \x_2_reg_691_reg[10]\(3),
      I2 => \x_fu_122[9]_i_3_n_5\,
      I3 => \x_2_reg_691_reg[10]\(1),
      I4 => \x_2_reg_691_reg[10]\(0),
      I5 => \x_2_reg_691_reg[10]\(2),
      O => \x_fu_122_reg[10]_0\(4)
    );
\x_fu_122[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44B4"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \x_2_reg_691_reg[10]\(5),
      I2 => \x_2_reg_691_reg[10]\(4),
      I3 => \x_fu_122[7]_i_2_n_5\,
      O => \x_fu_122_reg[10]_0\(5)
    );
\x_fu_122[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009AAA"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(6),
      I1 => \x_fu_122[7]_i_2_n_5\,
      I2 => \x_2_reg_691_reg[10]\(4),
      I3 => \x_2_reg_691_reg[10]\(5),
      I4 => ap_loop_init_int,
      O => \x_fu_122_reg[10]_0\(6)
    );
\x_fu_122[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222122222222222"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(7),
      I1 => \x_fu_122[9]_i_3_n_5\,
      I2 => \x_2_reg_691_reg[10]\(5),
      I3 => \x_2_reg_691_reg[10]\(4),
      I4 => \x_fu_122[7]_i_2_n_5\,
      I5 => \x_2_reg_691_reg[10]\(6),
      O => \x_fu_122_reg[10]_0\(7)
    );
\x_fu_122[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFFFFFFFF"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(2),
      I1 => \x_2_reg_691_reg[10]\(0),
      I2 => \x_2_reg_691_reg[10]\(1),
      I3 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \x_2_reg_691_reg[10]\(3),
      O => \x_fu_122[7]_i_2_n_5\
    );
\x_fu_122[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(8),
      I1 => ap_loop_init_int,
      I2 => \x_2_reg_691_reg[10]\(6),
      I3 => \x_fu_122[9]_i_2_n_5\,
      I4 => \x_2_reg_691_reg[10]\(7),
      O => \x_fu_122_reg[10]_0\(8)
    );
\x_fu_122[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA0000AAAA"
    )
        port map (
      I0 => \x_2_reg_691_reg[10]\(9),
      I1 => \x_2_reg_691_reg[10]\(7),
      I2 => \x_fu_122[9]_i_2_n_5\,
      I3 => \x_2_reg_691_reg[10]\(6),
      I4 => \x_fu_122[9]_i_3_n_5\,
      I5 => \x_2_reg_691_reg[10]\(8),
      O => \x_fu_122_reg[10]_0\(9)
    );
\x_fu_122[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_2_reg_691_reg[10]\(5),
      I3 => \x_2_reg_691_reg[10]\(4),
      I4 => \x_fu_122[7]_i_2_n_5\,
      O => \x_fu_122[9]_i_2_n_5\
    );
\x_fu_122[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \x_fu_122[9]_i_3_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_33 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_01001 : out STD_LOGIC;
    icmp_ln1000_fu_271_p2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmp33_i_reg_395_reg[0]\ : out STD_LOGIC;
    \x_fu_118_reg[9]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \x_fu_118_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_ready : out STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    icmp_ln998_fu_243_p2 : in STD_LOGIC;
    cmp33_i_reg_395 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    \x_fu_118_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \icmp_ln1000_reg_757_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    stream_in_vresampled_full_n : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_33 : entity is "bd_2d50_csc_0_flow_control_loop_pipe_sequential_init";
end bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_33;

architecture STRUCTURE of bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_33 is
  signal \ap_CS_fsm[2]_i_3_n_5\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_01001\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_5\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_5\ : STD_LOGIC;
  signal \^cmp33_i_reg_395_reg[0]\ : STD_LOGIC;
  signal \^icmp_ln1000_fu_271_p2\ : STD_LOGIC;
  signal \icmp_ln1000_reg_757[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln1000_reg_757[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln1000_reg_757[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln1000_reg_757[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln1000_reg_757[0]_i_8_n_5\ : STD_LOGIC;
  signal \x_fu_118[10]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_118[5]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_118[7]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__3\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg_i_1 : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \icmp_ln1000_reg_757[0]_i_4\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \out_x_reg_752[0]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \out_x_reg_752[10]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \out_x_reg_752[1]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \out_x_reg_752[2]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \out_x_reg_752[3]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \out_x_reg_752[4]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \out_x_reg_752[5]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \out_x_reg_752[6]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \out_x_reg_752[7]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \out_x_reg_752[8]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \out_x_reg_752[9]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \x_fu_118[10]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \x_fu_118[10]_i_2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \x_fu_118[10]_i_4\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \x_fu_118[1]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \x_fu_118[2]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \x_fu_118[3]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \x_fu_118[5]_i_2\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \x_fu_118[6]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \x_fu_118[8]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \x_fu_118[9]_i_1\ : label is "soft_lutpair404";
begin
  ap_block_pp0_stage0_01001 <= \^ap_block_pp0_stage0_01001\;
  \cmp33_i_reg_395_reg[0]\ <= \^cmp33_i_reg_395_reg[0]\;
  icmp_ln1000_fu_271_p2 <= \^icmp_ln1000_fu_271_p2\;
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0053"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\,
      I1 => \ap_CS_fsm[2]_i_3_n_5\,
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"050C"
    )
        port map (
      I0 => icmp_ln998_fu_243_p2,
      I1 => \ap_CS_fsm[2]_i_3_n_5\,
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BBFFFF"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_01001\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(2),
      O => \ap_CS_fsm[2]_i_3_n_5\
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D0C"
    )
        port map (
      I0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => \^ap_block_pp0_stage0_01001\,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE000200"
    )
        port map (
      I0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      I1 => \^ap_block_pp0_stage0_01001\,
      I2 => \^icmp_ln1000_fu_271_p2\,
      I3 => ap_rst_n,
      I4 => ap_enable_reg_pp0_iter1,
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg_reg
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      I1 => \^ap_block_pp0_stage0_01001\,
      I2 => \^icmp_ln1000_fu_271_p2\,
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_ready
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F5FF75"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \^ap_block_pp0_stage0_01001\,
      O => \ap_loop_init_int_i_1__1_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222F2F2"
    )
        port map (
      I0 => Q(1),
      I1 => icmp_ln998_fu_243_p2,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      I3 => \^ap_block_pp0_stage0_01001\,
      I4 => \^icmp_ln1000_fu_271_p2\,
      O => \ap_CS_fsm_reg[1]\
    );
\icmp_ln1000_reg_757[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002822"
    )
        port map (
      I0 => \icmp_ln1000_reg_757[0]_i_3_n_5\,
      I1 => \icmp_ln1000_reg_757_reg[0]\(8),
      I2 => ap_loop_init,
      I3 => \x_fu_118_reg[10]_0\(8),
      I4 => \icmp_ln1000_reg_757[0]_i_5_n_5\,
      I5 => \icmp_ln1000_reg_757[0]_i_6_n_5\,
      O => \^icmp_ln1000_fu_271_p2\
    );
\icmp_ln1000_reg_757[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000000C02AD5"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      I3 => \icmp_ln1000_reg_757_reg[0]\(6),
      I4 => \x_fu_118_reg[10]_0\(7),
      I5 => \icmp_ln1000_reg_757_reg[0]\(7),
      O => \icmp_ln1000_reg_757[0]_i_3_n_5\
    );
\icmp_ln1000_reg_757[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      O => ap_loop_init
    );
\icmp_ln1000_reg_757[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \icmp_ln1000_reg_757_reg[0]\(9),
      I1 => \x_fu_118_reg[10]_0\(9),
      I2 => \icmp_ln1000_reg_757_reg[0]\(10),
      I3 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \x_fu_118_reg[10]_0\(10),
      O => \icmp_ln1000_reg_757[0]_i_5_n_5\
    );
\icmp_ln1000_reg_757[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFEFFFFFFAFFBAE"
    )
        port map (
      I0 => \icmp_ln1000_reg_757[0]_i_7_n_5\,
      I1 => \x_fu_118_reg[10]_0\(5),
      I2 => ap_loop_init,
      I3 => \icmp_ln1000_reg_757_reg[0]\(5),
      I4 => \x_fu_118_reg[10]_0\(2),
      I5 => \icmp_ln1000_reg_757_reg[0]\(2),
      O => \icmp_ln1000_reg_757[0]_i_6_n_5\
    );
\icmp_ln1000_reg_757[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEFFF3D2"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(4),
      I1 => ap_loop_init,
      I2 => \icmp_ln1000_reg_757_reg[0]\(4),
      I3 => \x_fu_118_reg[10]_0\(3),
      I4 => \icmp_ln1000_reg_757_reg[0]\(3),
      I5 => \icmp_ln1000_reg_757[0]_i_8_n_5\,
      O => \icmp_ln1000_reg_757[0]_i_7_n_5\
    );
\icmp_ln1000_reg_757[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \icmp_ln1000_reg_757_reg[0]\(0),
      I1 => \x_fu_118_reg[10]_0\(0),
      I2 => \icmp_ln1000_reg_757_reg[0]\(1),
      I3 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \x_fu_118_reg[10]_0\(1),
      O => \icmp_ln1000_reg_757[0]_i_8_n_5\
    );
\out_x_reg_752[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      O => \x_fu_118_reg[10]\(0)
    );
\out_x_reg_752[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      O => \x_fu_118_reg[10]\(10)
    );
\out_x_reg_752[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      O => \x_fu_118_reg[10]\(1)
    );
\out_x_reg_752[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      O => \x_fu_118_reg[10]\(2)
    );
\out_x_reg_752[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      O => \x_fu_118_reg[10]\(3)
    );
\out_x_reg_752[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      O => \x_fu_118_reg[10]\(4)
    );
\out_x_reg_752[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      O => \x_fu_118_reg[10]\(5)
    );
\out_x_reg_752[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      O => \x_fu_118_reg[10]\(6)
    );
\out_x_reg_752[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      O => \x_fu_118_reg[10]\(7)
    );
\out_x_reg_752[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      O => \x_fu_118_reg[10]\(8)
    );
\out_x_reg_752[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      O => \x_fu_118_reg[10]\(9)
    );
\ram_reg_bram_0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0404"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => stream_in_vresampled_full_n,
      I3 => stream_in_empty_n,
      I4 => \^cmp33_i_reg_395_reg[0]\,
      O => \^ap_block_pp0_stage0_01001\
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cmp33_i_reg_395,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_enable_reg_pp0_iter2_reg,
      O => \^cmp33_i_reg_395_reg[0]\
    );
\x_fu_118[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \x_fu_118_reg[10]_0\(0),
      O => \x_fu_118_reg[9]\(0)
    );
\x_fu_118[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_01001\,
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      I3 => \^icmp_ln1000_fu_271_p2\,
      O => SR(0)
    );
\x_fu_118[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      I1 => \^ap_block_pp0_stage0_01001\,
      I2 => \^icmp_ln1000_fu_271_p2\,
      O => E(0)
    );
\x_fu_118[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1333333320000000"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(9),
      I1 => ap_loop_init,
      I2 => \x_fu_118_reg[10]_0\(7),
      I3 => \x_fu_118_reg[10]_0\(8),
      I4 => \x_fu_118[10]_i_4_n_5\,
      I5 => \x_fu_118_reg[10]_0\(10),
      O => \x_fu_118_reg[9]\(10)
    );
\x_fu_118[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70000000"
    )
        port map (
      I0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_118_reg[10]_0\(5),
      I3 => \x_fu_118_reg[10]_0\(6),
      I4 => \x_fu_118[7]_i_2_n_5\,
      O => \x_fu_118[10]_i_4_n_5\
    );
\x_fu_118[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(0),
      I1 => ap_loop_init_int,
      I2 => \x_fu_118_reg[10]_0\(1),
      O => \x_fu_118_reg[9]\(1)
    );
\x_fu_118[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(0),
      I1 => \x_fu_118_reg[10]_0\(1),
      I2 => ap_loop_init_int,
      I3 => \x_fu_118_reg[10]_0\(2),
      O => \x_fu_118_reg[9]\(2)
    );
\x_fu_118[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(3),
      I1 => ap_loop_init_int,
      I2 => \x_fu_118_reg[10]_0\(0),
      I3 => \x_fu_118_reg[10]_0\(1),
      I4 => \x_fu_118_reg[10]_0\(2),
      O => \x_fu_118_reg[9]\(3)
    );
\x_fu_118[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(3),
      I1 => \x_fu_118_reg[10]_0\(2),
      I2 => \x_fu_118_reg[10]_0\(1),
      I3 => \x_fu_118_reg[10]_0\(0),
      I4 => ap_loop_init,
      I5 => \x_fu_118_reg[10]_0\(4),
      O => \x_fu_118_reg[9]\(4)
    );
\x_fu_118[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(5),
      I1 => \x_fu_118[5]_i_2_n_5\,
      I2 => \x_fu_118_reg[10]_0\(4),
      I3 => \x_fu_118_reg[10]_0\(3),
      I4 => ap_loop_init_int,
      O => \x_fu_118_reg[9]\(5)
    );
\x_fu_118[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808080"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(2),
      I1 => \x_fu_118_reg[10]_0\(1),
      I2 => \x_fu_118_reg[10]_0\(0),
      I3 => ap_loop_init_int,
      I4 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      O => \x_fu_118[5]_i_2_n_5\
    );
\x_fu_118[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(5),
      I1 => \x_fu_118[7]_i_2_n_5\,
      I2 => ap_loop_init_int,
      I3 => \x_fu_118_reg[10]_0\(6),
      O => \x_fu_118_reg[9]\(6)
    );
\x_fu_118[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(7),
      I1 => \x_fu_118[7]_i_2_n_5\,
      I2 => \x_fu_118_reg[10]_0\(6),
      I3 => \x_fu_118_reg[10]_0\(5),
      I4 => ap_loop_init_int,
      O => \x_fu_118_reg[9]\(7)
    );
\x_fu_118[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(3),
      I1 => \x_fu_118_reg[10]_0\(4),
      I2 => ap_loop_init,
      I3 => \x_fu_118_reg[10]_0\(0),
      I4 => \x_fu_118_reg[10]_0\(1),
      I5 => \x_fu_118_reg[10]_0\(2),
      O => \x_fu_118[7]_i_2_n_5\
    );
\x_fu_118[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(7),
      I1 => \x_fu_118[10]_i_4_n_5\,
      I2 => ap_loop_init_int,
      I3 => \x_fu_118_reg[10]_0\(8),
      O => \x_fu_118_reg[9]\(8)
    );
\x_fu_118[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \x_fu_118_reg[10]_0\(9),
      I1 => \x_fu_118[10]_i_4_n_5\,
      I2 => \x_fu_118_reg[10]_0\(8),
      I3 => \x_fu_118_reg[10]_0\(7),
      I4 => ap_loop_init_int,
      O => \x_fu_118_reg[9]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_34 is
  port (
    empty_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_ready : out STD_LOGIC;
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln769_reg_1043_reg[0]\ : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp151_i_reg_1053_reg[0]\ : out STD_LOGIC;
    \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cr_4_fu_140_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cb_4_fu_132_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_16_load_reg_636_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_18_fu_164_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_15_load_reg_631_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_17_fu_160_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \lshr_ln_reg_605_reg[10]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_fu_166_reg[11]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_0_in : out STD_LOGIC;
    \x_fu_166_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_0_0_0_0_1_3739_i_fu_162_reg[0]\ : in STD_LOGIC;
    stream_out_hresampled_full_n : in STD_LOGIC;
    tmp_4_reg_1065_pp0_iter1_reg : in STD_LOGIC;
    stream_csc_empty_n : in STD_LOGIC;
    \cmp151_i_reg_1053_reg[0]_0\ : in STD_LOGIC;
    icmp_ln769_reg_1043_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    icmp_ln769_reg_1043 : in STD_LOGIC;
    icmp_ln777_reg_1047 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cr_fu_182_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cb_fu_178_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_1_fu_190_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_1_fu_190_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_3_fu_198_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_3_fu_198_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_3_0_0_0707_i_fu_174_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_fu_186_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_fu_186_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_2_fu_194_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_2_fu_194_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0500705_i_fu_170_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln769_reg_1043_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln769_reg_1043_reg[0]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln777_reg_1047_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    xor_ln765_reg_610 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_34 : entity is "bd_2d50_csc_0_flow_control_loop_pipe_sequential_init";
end bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_34;

architecture STRUCTURE of bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_34 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__4_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__4_n_5\ : STD_LOGIC;
  signal ap_sig_allocacmp_x_4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \cmp151_i_reg_1053[0]_i_2_n_5\ : STD_LOGIC;
  signal \^empty_n_reg\ : STD_LOGIC;
  signal \^icmp_ln769_reg_1043_reg[0]\ : STD_LOGIC;
  signal \p_0_0_0_0_0500705_i_fu_170[7]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_4_reg_1065[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_4_reg_1065[0]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_166[11]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_166[11]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_166[11]_i_7_n_5\ : STD_LOGIC;
  signal \x_fu_166[8]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_166[8]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_166[8]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_166[8]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_166[8]_i_7_n_5\ : STD_LOGIC;
  signal \x_fu_166[8]_i_8_n_5\ : STD_LOGIC;
  signal \x_fu_166_reg[11]_i_3_n_11\ : STD_LOGIC;
  signal \x_fu_166_reg[11]_i_3_n_12\ : STD_LOGIC;
  signal \x_fu_166_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \x_fu_166_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \x_fu_166_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \x_fu_166_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_166_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_166_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_166_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \x_fu_166_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_x_fu_166_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_x_fu_166_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__4\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__0\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__4\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg_i_1 : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \mpix_cb_fu_178[0]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \mpix_cr_fu_182[0]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \mpix_cr_fu_182[1]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \mpix_cr_fu_182[2]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \mpix_cr_fu_182[3]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \mpix_cr_fu_182[4]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \mpix_cr_fu_182[5]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \mpix_cr_fu_182[6]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \mpix_cr_fu_182[7]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0500705_i_fu_170[7]_i_3\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \tmp_4_reg_1065[0]_i_10\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \tmp_4_reg_1065[0]_i_11\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \tmp_4_reg_1065[0]_i_12\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \tmp_4_reg_1065[0]_i_2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \tmp_4_reg_1065[0]_i_3\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \tmp_4_reg_1065[0]_i_4\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \tmp_4_reg_1065[0]_i_5\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \tmp_4_reg_1065[0]_i_7\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \tmp_4_reg_1065[0]_i_8\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \tmp_4_reg_1065[0]_i_9\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \x_fu_166[0]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \x_fu_166[11]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \x_fu_166[11]_i_2\ : label is "soft_lutpair377";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \x_fu_166_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_166_reg[8]_i_1\ : label is 35;
begin
  empty_n_reg <= \^empty_n_reg\;
  \icmp_ln769_reg_1043_reg[0]\ <= \^icmp_ln769_reg_1043_reg[0]\;
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \^empty_n_reg\,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808AA08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => \^empty_n_reg\,
      O => D(1)
    );
\ap_done_cache_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I1 => \^empty_n_reg\,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__4_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__4_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => \^empty_n_reg\,
      O => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_ready
    );
\ap_loop_init_int_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF33BB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_rst_n,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I3 => \^empty_n_reg\,
      I4 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__4_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__4_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\cmp151_i_reg_1053[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0003AAAA0000"
    )
        port map (
      I0 => \cmp151_i_reg_1053_reg[0]_0\,
      I1 => \tmp_4_reg_1065[0]_i_3_n_5\,
      I2 => ap_sig_allocacmp_x_4(9),
      I3 => \cmp151_i_reg_1053[0]_i_2_n_5\,
      I4 => \^empty_n_reg\,
      I5 => \tmp_4_reg_1065[0]_i_6_n_5\,
      O => \cmp151_i_reg_1053_reg[0]\
    );
\cmp151_i_reg_1053[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F2A"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(10),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln769_reg_1043_reg[0]_1\(11),
      O => \cmp151_i_reg_1053[0]_i_2_n_5\
    );
grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAEA"
    )
        port map (
      I0 => Q(0),
      I1 => \^empty_n_reg\,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I3 => CO(0),
      O => \ap_CS_fsm_reg[2]\
    );
icmp_ln769_fu_393_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_0\(11),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln769_reg_1043_reg[0]_1\(11),
      I4 => \icmp_ln769_reg_1043_reg[0]_0\(10),
      I5 => \icmp_ln769_reg_1043_reg[0]_1\(10),
      O => DI(5)
    );
icmp_ln769_fu_393_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(5),
      I1 => \icmp_ln769_reg_1043_reg[0]_0\(5),
      I2 => \icmp_ln769_reg_1043_reg[0]_1\(4),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I5 => \icmp_ln769_reg_1043_reg[0]_0\(4),
      O => S(2)
    );
icmp_ln769_fu_393_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(3),
      I1 => \icmp_ln769_reg_1043_reg[0]_0\(3),
      I2 => \icmp_ln769_reg_1043_reg[0]_1\(2),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I5 => \icmp_ln769_reg_1043_reg[0]_0\(2),
      O => S(1)
    );
icmp_ln769_fu_393_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(1),
      I1 => \icmp_ln769_reg_1043_reg[0]_0\(1),
      I2 => \icmp_ln769_reg_1043_reg[0]_1\(0),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I5 => \icmp_ln769_reg_1043_reg[0]_0\(0),
      O => S(0)
    );
icmp_ln769_fu_393_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_0\(9),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln769_reg_1043_reg[0]_1\(9),
      I4 => \icmp_ln769_reg_1043_reg[0]_0\(8),
      I5 => \icmp_ln769_reg_1043_reg[0]_1\(8),
      O => DI(4)
    );
icmp_ln769_fu_393_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_0\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln769_reg_1043_reg[0]_1\(7),
      I4 => \icmp_ln769_reg_1043_reg[0]_0\(6),
      I5 => \icmp_ln769_reg_1043_reg[0]_1\(6),
      O => DI(3)
    );
icmp_ln769_fu_393_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_0\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln769_reg_1043_reg[0]_1\(5),
      I4 => \icmp_ln769_reg_1043_reg[0]_0\(4),
      I5 => \icmp_ln769_reg_1043_reg[0]_1\(4),
      O => DI(2)
    );
icmp_ln769_fu_393_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_0\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln769_reg_1043_reg[0]_1\(3),
      I4 => \icmp_ln769_reg_1043_reg[0]_0\(2),
      I5 => \icmp_ln769_reg_1043_reg[0]_1\(2),
      O => DI(1)
    );
icmp_ln769_fu_393_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_0\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln769_reg_1043_reg[0]_1\(1),
      I4 => \icmp_ln769_reg_1043_reg[0]_0\(0),
      I5 => \icmp_ln769_reg_1043_reg[0]_1\(0),
      O => DI(0)
    );
icmp_ln769_fu_393_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(11),
      I1 => \icmp_ln769_reg_1043_reg[0]_0\(11),
      I2 => \icmp_ln769_reg_1043_reg[0]_1\(10),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I5 => \icmp_ln769_reg_1043_reg[0]_0\(10),
      O => S(5)
    );
icmp_ln769_fu_393_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(9),
      I1 => \icmp_ln769_reg_1043_reg[0]_0\(9),
      I2 => \icmp_ln769_reg_1043_reg[0]_1\(8),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I5 => \icmp_ln769_reg_1043_reg[0]_0\(8),
      O => S(4)
    );
icmp_ln769_fu_393_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(7),
      I1 => \icmp_ln769_reg_1043_reg[0]_0\(7),
      I2 => \icmp_ln769_reg_1043_reg[0]_1\(6),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I5 => \icmp_ln769_reg_1043_reg[0]_0\(6),
      O => S(3)
    );
icmp_ln777_fu_411_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000A222"
    )
        port map (
      I0 => \icmp_ln777_reg_1047_reg[0]\(10),
      I1 => \icmp_ln769_reg_1043_reg[0]_1\(11),
      I2 => ap_loop_init_int,
      I3 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I4 => \icmp_ln769_reg_1043_reg[0]_1\(10),
      O => \lshr_ln_reg_605_reg[10]\(5)
    );
icmp_ln777_fu_411_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(5),
      I1 => \icmp_ln777_reg_1047_reg[0]\(5),
      I2 => \icmp_ln769_reg_1043_reg[0]_1\(4),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I5 => \icmp_ln777_reg_1047_reg[0]\(4),
      O => \x_fu_166_reg[11]\(2)
    );
icmp_ln777_fu_411_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(3),
      I1 => \icmp_ln777_reg_1047_reg[0]\(3),
      I2 => \icmp_ln769_reg_1043_reg[0]_1\(2),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I5 => \icmp_ln777_reg_1047_reg[0]\(2),
      O => \x_fu_166_reg[11]\(1)
    );
icmp_ln777_fu_411_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(1),
      I1 => \icmp_ln777_reg_1047_reg[0]\(1),
      I2 => \icmp_ln769_reg_1043_reg[0]_1\(0),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I5 => \icmp_ln777_reg_1047_reg[0]\(0),
      O => \x_fu_166_reg[11]\(0)
    );
icmp_ln777_fu_411_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln777_reg_1047_reg[0]\(9),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln769_reg_1043_reg[0]_1\(9),
      I4 => \icmp_ln777_reg_1047_reg[0]\(8),
      I5 => \icmp_ln769_reg_1043_reg[0]_1\(8),
      O => \lshr_ln_reg_605_reg[10]\(4)
    );
icmp_ln777_fu_411_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln777_reg_1047_reg[0]\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln769_reg_1043_reg[0]_1\(7),
      I4 => \icmp_ln777_reg_1047_reg[0]\(6),
      I5 => \icmp_ln769_reg_1043_reg[0]_1\(6),
      O => \lshr_ln_reg_605_reg[10]\(3)
    );
icmp_ln777_fu_411_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln777_reg_1047_reg[0]\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln769_reg_1043_reg[0]_1\(5),
      I4 => \icmp_ln777_reg_1047_reg[0]\(4),
      I5 => \icmp_ln769_reg_1043_reg[0]_1\(4),
      O => \lshr_ln_reg_605_reg[10]\(2)
    );
icmp_ln777_fu_411_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln777_reg_1047_reg[0]\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln769_reg_1043_reg[0]_1\(3),
      I4 => \icmp_ln777_reg_1047_reg[0]\(2),
      I5 => \icmp_ln769_reg_1043_reg[0]_1\(2),
      O => \lshr_ln_reg_605_reg[10]\(1)
    );
icmp_ln777_fu_411_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln777_reg_1047_reg[0]\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln769_reg_1043_reg[0]_1\(1),
      I4 => \icmp_ln777_reg_1047_reg[0]\(0),
      I5 => \icmp_ln769_reg_1043_reg[0]_1\(0),
      O => \lshr_ln_reg_605_reg[10]\(0)
    );
icmp_ln777_fu_411_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0444F111"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(11),
      I1 => \icmp_ln769_reg_1043_reg[0]_1\(10),
      I2 => ap_loop_init_int,
      I3 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I4 => \icmp_ln777_reg_1047_reg[0]\(10),
      O => \x_fu_166_reg[11]\(5)
    );
icmp_ln777_fu_411_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(9),
      I1 => \icmp_ln777_reg_1047_reg[0]\(9),
      I2 => \icmp_ln769_reg_1043_reg[0]_1\(8),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I5 => \icmp_ln777_reg_1047_reg[0]\(8),
      O => \x_fu_166_reg[11]\(4)
    );
icmp_ln777_fu_411_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(7),
      I1 => \icmp_ln777_reg_1047_reg[0]\(7),
      I2 => \icmp_ln769_reg_1043_reg[0]_1\(6),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I5 => \icmp_ln777_reg_1047_reg[0]\(6),
      O => \x_fu_166_reg[11]\(3)
    );
\icmp_ln777_reg_1047[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => icmp_ln769_reg_1043,
      I1 => icmp_ln777_reg_1047,
      I2 => ap_enable_reg_pp0_iter1,
      O => \^icmp_ln769_reg_1043_reg[0]\
    );
\mpix_cb_fu_178[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cb_fu_178_reg[7]\(0),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(16),
      O => \mpix_cb_4_fu_132_reg[7]\(0)
    );
\mpix_cb_fu_178[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cb_fu_178_reg[7]\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(17),
      O => \mpix_cb_4_fu_132_reg[7]\(1)
    );
\mpix_cb_fu_178[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cb_fu_178_reg[7]\(2),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(18),
      O => \mpix_cb_4_fu_132_reg[7]\(2)
    );
\mpix_cb_fu_178[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cb_fu_178_reg[7]\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(19),
      O => \mpix_cb_4_fu_132_reg[7]\(3)
    );
\mpix_cb_fu_178[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cb_fu_178_reg[7]\(4),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(20),
      O => \mpix_cb_4_fu_132_reg[7]\(4)
    );
\mpix_cb_fu_178[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cb_fu_178_reg[7]\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(21),
      O => \mpix_cb_4_fu_132_reg[7]\(5)
    );
\mpix_cb_fu_178[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cb_fu_178_reg[7]\(6),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(22),
      O => \mpix_cb_4_fu_132_reg[7]\(6)
    );
\mpix_cb_fu_178[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cb_fu_178_reg[7]\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(23),
      O => \mpix_cb_4_fu_132_reg[7]\(7)
    );
\mpix_cr_fu_182[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cr_fu_182_reg[7]\(0),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(24),
      O => \mpix_cr_4_fu_140_reg[7]\(0)
    );
\mpix_cr_fu_182[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cr_fu_182_reg[7]\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(25),
      O => \mpix_cr_4_fu_140_reg[7]\(1)
    );
\mpix_cr_fu_182[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cr_fu_182_reg[7]\(2),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(26),
      O => \mpix_cr_4_fu_140_reg[7]\(2)
    );
\mpix_cr_fu_182[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cr_fu_182_reg[7]\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(27),
      O => \mpix_cr_4_fu_140_reg[7]\(3)
    );
\mpix_cr_fu_182[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cr_fu_182_reg[7]\(4),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(28),
      O => \mpix_cr_4_fu_140_reg[7]\(4)
    );
\mpix_cr_fu_182[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cr_fu_182_reg[7]\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(29),
      O => \mpix_cr_4_fu_140_reg[7]\(5)
    );
\mpix_cr_fu_182[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cr_fu_182_reg[7]\(6),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(30),
      O => \mpix_cr_4_fu_140_reg[7]\(6)
    );
\mpix_cr_fu_182[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cr_fu_182_reg[7]\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(31),
      O => \mpix_cr_4_fu_140_reg[7]\(7)
    );
\p_0_0_0_0_0492_1_3735_i_fu_158[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]\(0),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0\(0),
      O => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7]\(0)
    );
\p_0_0_0_0_0492_1_3735_i_fu_158[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0\(1),
      O => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7]\(1)
    );
\p_0_0_0_0_0492_1_3735_i_fu_158[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]\(2),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0\(2),
      O => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7]\(2)
    );
\p_0_0_0_0_0492_1_3735_i_fu_158[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0\(3),
      O => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7]\(3)
    );
\p_0_0_0_0_0492_1_3735_i_fu_158[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]\(4),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0\(4),
      O => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7]\(4)
    );
\p_0_0_0_0_0492_1_3735_i_fu_158[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0\(5),
      O => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7]\(5)
    );
\p_0_0_0_0_0492_1_3735_i_fu_158[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]\(6),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0\(6),
      O => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7]\(6)
    );
\p_0_0_0_0_0492_1_3735_i_fu_158[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0\(7),
      O => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7]\(7)
    );
\p_0_0_0_0_0500705_i_fu_170[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0500705_i_fu_170_reg[7]\(0),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(0),
      O => \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7]\(0)
    );
\p_0_0_0_0_0500705_i_fu_170[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0500705_i_fu_170_reg[7]\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(1),
      O => \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7]\(1)
    );
\p_0_0_0_0_0500705_i_fu_170[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0500705_i_fu_170_reg[7]\(2),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(2),
      O => \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7]\(2)
    );
\p_0_0_0_0_0500705_i_fu_170[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0500705_i_fu_170_reg[7]\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(3),
      O => \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7]\(3)
    );
\p_0_0_0_0_0500705_i_fu_170[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0500705_i_fu_170_reg[7]\(4),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(4),
      O => \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7]\(4)
    );
\p_0_0_0_0_0500705_i_fu_170[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0500705_i_fu_170_reg[7]\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(5),
      O => \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7]\(5)
    );
\p_0_0_0_0_0500705_i_fu_170[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0500705_i_fu_170_reg[7]\(6),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(6),
      O => \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7]\(6)
    );
\p_0_0_0_0_0500705_i_fu_170[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2AAA2FFF30000"
    )
        port map (
      I0 => \p_0_0_0_0_0500705_i_fu_170[7]_i_3_n_5\,
      I1 => \p_0_0_0_0_0_1_3739_i_fu_162_reg[0]\,
      I2 => stream_out_hresampled_full_n,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => stream_csc_empty_n,
      I5 => \^icmp_ln769_reg_1043_reg[0]\,
      O => full_n_reg_0(0)
    );
\p_0_0_0_0_0500705_i_fu_170[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0500705_i_fu_170_reg[7]\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(7),
      O => \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7]\(7)
    );
\p_0_0_0_0_0500705_i_fu_170[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \p_0_0_0_0_0500705_i_fu_170[7]_i_3_n_5\
    );
\p_0_0_0_0_0_1_3739_i_fu_162[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]\(0),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0\(0),
      O => \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7]\(0)
    );
\p_0_0_0_0_0_1_3739_i_fu_162[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0\(1),
      O => \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7]\(1)
    );
\p_0_0_0_0_0_1_3739_i_fu_162[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]\(2),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0\(2),
      O => \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7]\(2)
    );
\p_0_0_0_0_0_1_3739_i_fu_162[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0\(3),
      O => \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7]\(3)
    );
\p_0_0_0_0_0_1_3739_i_fu_162[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]\(4),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0\(4),
      O => \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7]\(4)
    );
\p_0_0_0_0_0_1_3739_i_fu_162[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0\(5),
      O => \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7]\(5)
    );
\p_0_0_0_0_0_1_3739_i_fu_162[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]\(6),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0\(6),
      O => \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7]\(6)
    );
\p_0_0_0_0_0_1_3739_i_fu_162[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0\(7),
      O => \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7]\(7)
    );
\p_0_3_0_0_0707_i_fu_174[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_3_0_0_0707_i_fu_174_reg[7]\(0),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(8),
      O => \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7]\(0)
    );
\p_0_3_0_0_0707_i_fu_174[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_3_0_0_0707_i_fu_174_reg[7]\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(9),
      O => \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7]\(1)
    );
\p_0_3_0_0_0707_i_fu_174[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_3_0_0_0707_i_fu_174_reg[7]\(2),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(10),
      O => \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7]\(2)
    );
\p_0_3_0_0_0707_i_fu_174[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_3_0_0_0707_i_fu_174_reg[7]\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(11),
      O => \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7]\(3)
    );
\p_0_3_0_0_0707_i_fu_174[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_3_0_0_0707_i_fu_174_reg[7]\(4),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(12),
      O => \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7]\(4)
    );
\p_0_3_0_0_0707_i_fu_174[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_3_0_0_0707_i_fu_174_reg[7]\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(13),
      O => \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7]\(5)
    );
\p_0_3_0_0_0707_i_fu_174[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_3_0_0_0707_i_fu_174_reg[7]\(6),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(14),
      O => \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7]\(6)
    );
\p_0_3_0_0_0707_i_fu_174[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_3_0_0_0707_i_fu_174_reg[7]\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(15),
      O => \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7]\(7)
    );
\pixbuf_y_1_fu_190[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_1_fu_190_reg[7]\(0),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_1_fu_190_reg[7]_0\(0),
      O => \pixbuf_y_16_load_reg_636_reg[7]\(0)
    );
\pixbuf_y_1_fu_190[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_1_fu_190_reg[7]\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_1_fu_190_reg[7]_0\(1),
      O => \pixbuf_y_16_load_reg_636_reg[7]\(1)
    );
\pixbuf_y_1_fu_190[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_1_fu_190_reg[7]\(2),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_1_fu_190_reg[7]_0\(2),
      O => \pixbuf_y_16_load_reg_636_reg[7]\(2)
    );
\pixbuf_y_1_fu_190[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_1_fu_190_reg[7]\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_1_fu_190_reg[7]_0\(3),
      O => \pixbuf_y_16_load_reg_636_reg[7]\(3)
    );
\pixbuf_y_1_fu_190[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_1_fu_190_reg[7]\(4),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_1_fu_190_reg[7]_0\(4),
      O => \pixbuf_y_16_load_reg_636_reg[7]\(4)
    );
\pixbuf_y_1_fu_190[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_1_fu_190_reg[7]\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_1_fu_190_reg[7]_0\(5),
      O => \pixbuf_y_16_load_reg_636_reg[7]\(5)
    );
\pixbuf_y_1_fu_190[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_1_fu_190_reg[7]\(6),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_1_fu_190_reg[7]_0\(6),
      O => \pixbuf_y_16_load_reg_636_reg[7]\(6)
    );
\pixbuf_y_1_fu_190[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_1_fu_190_reg[7]\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_1_fu_190_reg[7]_0\(7),
      O => \pixbuf_y_16_load_reg_636_reg[7]\(7)
    );
\pixbuf_y_2_fu_194[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_194_reg[7]\(0),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_2_fu_194_reg[7]_0\(0),
      O => \pixbuf_y_17_fu_160_reg[7]\(0)
    );
\pixbuf_y_2_fu_194[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_194_reg[7]\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_2_fu_194_reg[7]_0\(1),
      O => \pixbuf_y_17_fu_160_reg[7]\(1)
    );
\pixbuf_y_2_fu_194[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_194_reg[7]\(2),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_2_fu_194_reg[7]_0\(2),
      O => \pixbuf_y_17_fu_160_reg[7]\(2)
    );
\pixbuf_y_2_fu_194[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_194_reg[7]\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_2_fu_194_reg[7]_0\(3),
      O => \pixbuf_y_17_fu_160_reg[7]\(3)
    );
\pixbuf_y_2_fu_194[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_194_reg[7]\(4),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_2_fu_194_reg[7]_0\(4),
      O => \pixbuf_y_17_fu_160_reg[7]\(4)
    );
\pixbuf_y_2_fu_194[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_194_reg[7]\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_2_fu_194_reg[7]_0\(5),
      O => \pixbuf_y_17_fu_160_reg[7]\(5)
    );
\pixbuf_y_2_fu_194[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_194_reg[7]\(6),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_2_fu_194_reg[7]_0\(6),
      O => \pixbuf_y_17_fu_160_reg[7]\(6)
    );
\pixbuf_y_2_fu_194[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE2EEE2EEE20000"
    )
        port map (
      I0 => \p_0_0_0_0_0500705_i_fu_170[7]_i_3_n_5\,
      I1 => \p_0_0_0_0_0_1_3739_i_fu_162_reg[0]\,
      I2 => stream_out_hresampled_full_n,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => stream_csc_empty_n,
      I5 => \^icmp_ln769_reg_1043_reg[0]\,
      O => full_n_reg(0)
    );
\pixbuf_y_2_fu_194[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_194_reg[7]\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_2_fu_194_reg[7]_0\(7),
      O => \pixbuf_y_17_fu_160_reg[7]\(7)
    );
\pixbuf_y_3_fu_198[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_3_fu_198_reg[7]\(0),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_3_fu_198_reg[7]_0\(0),
      O => \pixbuf_y_18_fu_164_reg[7]\(0)
    );
\pixbuf_y_3_fu_198[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_3_fu_198_reg[7]\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_3_fu_198_reg[7]_0\(1),
      O => \pixbuf_y_18_fu_164_reg[7]\(1)
    );
\pixbuf_y_3_fu_198[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_3_fu_198_reg[7]\(2),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_3_fu_198_reg[7]_0\(2),
      O => \pixbuf_y_18_fu_164_reg[7]\(2)
    );
\pixbuf_y_3_fu_198[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_3_fu_198_reg[7]\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_3_fu_198_reg[7]_0\(3),
      O => \pixbuf_y_18_fu_164_reg[7]\(3)
    );
\pixbuf_y_3_fu_198[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_3_fu_198_reg[7]\(4),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_3_fu_198_reg[7]_0\(4),
      O => \pixbuf_y_18_fu_164_reg[7]\(4)
    );
\pixbuf_y_3_fu_198[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_3_fu_198_reg[7]\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_3_fu_198_reg[7]_0\(5),
      O => \pixbuf_y_18_fu_164_reg[7]\(5)
    );
\pixbuf_y_3_fu_198[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_3_fu_198_reg[7]\(6),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_3_fu_198_reg[7]_0\(6),
      O => \pixbuf_y_18_fu_164_reg[7]\(6)
    );
\pixbuf_y_3_fu_198[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_3_fu_198_reg[7]\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_3_fu_198_reg[7]_0\(7),
      O => \pixbuf_y_18_fu_164_reg[7]\(7)
    );
\pixbuf_y_fu_186[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_fu_186_reg[7]\(0),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_fu_186_reg[7]_0\(0),
      O => \pixbuf_y_15_load_reg_631_reg[7]\(0)
    );
\pixbuf_y_fu_186[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_fu_186_reg[7]\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_fu_186_reg[7]_0\(1),
      O => \pixbuf_y_15_load_reg_631_reg[7]\(1)
    );
\pixbuf_y_fu_186[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_fu_186_reg[7]\(2),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_fu_186_reg[7]_0\(2),
      O => \pixbuf_y_15_load_reg_631_reg[7]\(2)
    );
\pixbuf_y_fu_186[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_fu_186_reg[7]\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_fu_186_reg[7]_0\(3),
      O => \pixbuf_y_15_load_reg_631_reg[7]\(3)
    );
\pixbuf_y_fu_186[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_fu_186_reg[7]\(4),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_fu_186_reg[7]_0\(4),
      O => \pixbuf_y_15_load_reg_631_reg[7]\(4)
    );
\pixbuf_y_fu_186[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_fu_186_reg[7]\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_fu_186_reg[7]_0\(5),
      O => \pixbuf_y_15_load_reg_631_reg[7]\(5)
    );
\pixbuf_y_fu_186[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_fu_186_reg[7]\(6),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_fu_186_reg[7]_0\(6),
      O => \pixbuf_y_15_load_reg_631_reg[7]\(6)
    );
\pixbuf_y_fu_186[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_fu_186_reg[7]\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_fu_186_reg[7]_0\(7),
      O => \pixbuf_y_15_load_reg_631_reg[7]\(7)
    );
\tmp_4_reg_1065[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA9AAAAAAAAAA"
    )
        port map (
      I0 => ap_sig_allocacmp_x_4(11),
      I1 => \tmp_4_reg_1065[0]_i_3_n_5\,
      I2 => ap_sig_allocacmp_x_4(9),
      I3 => xor_ln765_reg_610,
      I4 => ap_sig_allocacmp_x_4(10),
      I5 => \tmp_4_reg_1065[0]_i_6_n_5\,
      O => p_0_in
    );
\tmp_4_reg_1065[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      O => ap_sig_allocacmp_x_4(6)
    );
\tmp_4_reg_1065[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      O => ap_sig_allocacmp_x_4(4)
    );
\tmp_4_reg_1065[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      O => ap_sig_allocacmp_x_4(5)
    );
\tmp_4_reg_1065[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(11),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      O => ap_sig_allocacmp_x_4(11)
    );
\tmp_4_reg_1065[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0EEE"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(0),
      I1 => \icmp_ln769_reg_1043_reg[0]_1\(2),
      I2 => ap_loop_init_int,
      I3 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I4 => \icmp_ln769_reg_1043_reg[0]_1\(1),
      O => \tmp_4_reg_1065[0]_i_3_n_5\
    );
\tmp_4_reg_1065[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      O => ap_sig_allocacmp_x_4(9)
    );
\tmp_4_reg_1065[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(10),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      O => ap_sig_allocacmp_x_4(10)
    );
\tmp_4_reg_1065[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_sig_allocacmp_x_4(8),
      I1 => ap_sig_allocacmp_x_4(7),
      I2 => ap_sig_allocacmp_x_4(3),
      I3 => ap_sig_allocacmp_x_4(6),
      I4 => ap_sig_allocacmp_x_4(4),
      I5 => ap_sig_allocacmp_x_4(5),
      O => \tmp_4_reg_1065[0]_i_6_n_5\
    );
\tmp_4_reg_1065[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(8),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      O => ap_sig_allocacmp_x_4(8)
    );
\tmp_4_reg_1065[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      O => ap_sig_allocacmp_x_4(7)
    );
\tmp_4_reg_1065[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      O => ap_sig_allocacmp_x_4(3)
    );
\x_fu_166[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \icmp_ln769_reg_1043_reg[0]_1\(0),
      O => \x_fu_166_reg[11]_0\(0)
    );
\x_fu_166[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \^empty_n_reg\,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I3 => CO(0),
      O => SR(0)
    );
\x_fu_166[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      I2 => \^empty_n_reg\,
      O => E(0)
    );
\x_fu_166[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111111111111"
    )
        port map (
      I0 => \^icmp_ln769_reg_1043_reg[0]\,
      I1 => stream_csc_empty_n,
      I2 => tmp_4_reg_1065_pp0_iter1_reg,
      I3 => stream_out_hresampled_full_n,
      I4 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I5 => ap_enable_reg_pp0_iter2,
      O => \^empty_n_reg\
    );
\x_fu_166[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(11),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      O => \x_fu_166[11]_i_5_n_5\
    );
\x_fu_166[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(10),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      O => \x_fu_166[11]_i_6_n_5\
    );
\x_fu_166[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      O => \x_fu_166[11]_i_7_n_5\
    );
\x_fu_166[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      O => ap_sig_allocacmp_x_4(1)
    );
\x_fu_166[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      O => ap_sig_allocacmp_x_4(0)
    );
\x_fu_166[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(8),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      O => \x_fu_166[8]_i_3_n_5\
    );
\x_fu_166[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      O => \x_fu_166[8]_i_4_n_5\
    );
\x_fu_166[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      O => \x_fu_166[8]_i_5_n_5\
    );
\x_fu_166[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      O => \x_fu_166[8]_i_6_n_5\
    );
\x_fu_166[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      O => \x_fu_166[8]_i_7_n_5\
    );
\x_fu_166[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      O => \x_fu_166[8]_i_8_n_5\
    );
\x_fu_166[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln769_reg_1043_reg[0]_1\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      O => ap_sig_allocacmp_x_4(2)
    );
\x_fu_166_reg[11]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \x_fu_166_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_x_fu_166_reg[11]_i_3_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \x_fu_166_reg[11]_i_3_n_11\,
      CO(0) => \x_fu_166_reg[11]_i_3_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_x_fu_166_reg[11]_i_3_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \x_fu_166_reg[11]_0\(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2) => \x_fu_166[11]_i_5_n_5\,
      S(1) => \x_fu_166[11]_i_6_n_5\,
      S(0) => \x_fu_166[11]_i_7_n_5\
    );
\x_fu_166_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => ap_sig_allocacmp_x_4(0),
      CI_TOP => '0',
      CO(7) => \x_fu_166_reg[8]_i_1_n_5\,
      CO(6) => \x_fu_166_reg[8]_i_1_n_6\,
      CO(5) => \x_fu_166_reg[8]_i_1_n_7\,
      CO(4) => \x_fu_166_reg[8]_i_1_n_8\,
      CO(3) => \x_fu_166_reg[8]_i_1_n_9\,
      CO(2) => \x_fu_166_reg[8]_i_1_n_10\,
      CO(1) => \x_fu_166_reg[8]_i_1_n_11\,
      CO(0) => \x_fu_166_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \x_fu_166_reg[11]_0\(8 downto 1),
      S(7) => \x_fu_166[8]_i_3_n_5\,
      S(6) => \x_fu_166[8]_i_4_n_5\,
      S(5) => \x_fu_166[8]_i_5_n_5\,
      S(4) => \x_fu_166[8]_i_6_n_5\,
      S(3) => \x_fu_166[8]_i_7_n_5\,
      S(2) => \x_fu_166[8]_i_8_n_5\,
      S(1 downto 0) => ap_sig_allocacmp_x_4(2 downto 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_35 is
  port (
    ap_loop_init_int : out STD_LOGIC;
    \cmp151_i_reg_935_reg[0]\ : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pixbuf_y_3_load_reg_622_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_5_fu_158_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_2_load_reg_617_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_4_fu_154_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cr_fu_134_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cb_fu_130_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \lshr_ln_reg_591_reg[10]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_fu_154_reg[11]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_fu_154_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_ready : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \cmp151_i_reg_935_reg[0]_0\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_3_0_0_0707_i_fu_162_reg[0]\ : in STD_LOGIC;
    stream_in_hresampled_full_n : in STD_LOGIC;
    tmp_5_reg_945_pp0_iter1_reg : in STD_LOGIC;
    stream_in_vresampled_empty_n : in STD_LOGIC;
    icmp_ln769_reg_927_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    icmp_ln769_reg_927 : in STD_LOGIC;
    icmp_ln777_reg_931 : in STD_LOGIC;
    \pixbuf_y_8_fu_178_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_8_fu_178_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_10_fu_186_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_10_fu_186_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_3_0_0_0707_i_fu_162_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pixbuf_y_fu_174_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_fu_174_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_9_fu_182_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_9_fu_182_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0500705_i_fu_158_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cr_1_fu_170_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cb_1_fu_166_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln769_reg_927_reg[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_5_reg_945_reg[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln777_reg_931_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    xor_ln765_reg_596 : in STD_LOGIC;
    \tmp_5_reg_945_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_35 : entity is "bd_2d50_csc_0_flow_control_loop_pipe_sequential_init";
end bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_35;

architecture STRUCTURE of bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_35 is
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_5\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal \^ap_loop_init_int\ : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_5\ : STD_LOGIC;
  signal ap_sig_allocacmp_x_5 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \cmp151_i_reg_935[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp151_i_reg_935[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp151_i_reg_935[0]_i_4_n_5\ : STD_LOGIC;
  signal \mpix_cb_1_fu_166[7]_i_4_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_945[0]_i_10_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_945[0]_i_11_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_945[0]_i_16_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_945[0]_i_17_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_945[0]_i_18_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_945[0]_i_19_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_945[0]_i_20_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_945[0]_i_21_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_945[0]_i_22_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_945[0]_i_7_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_945[0]_i_8_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_945[0]_i_9_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_945_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_5_reg_945_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_5_reg_945_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \tmp_5_reg_945_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_5_reg_945_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_5_reg_945_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_5_reg_945_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \tmp_5_reg_945_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_945_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_5_reg_945_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_5_reg_945_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_5_reg_945_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \x_fu_154[11]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_154[11]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_154[8]_i_10_n_5\ : STD_LOGIC;
  signal \x_fu_154[8]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_154[8]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_154[8]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_154[8]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_154[8]_i_7_n_5\ : STD_LOGIC;
  signal \x_fu_154[8]_i_8_n_5\ : STD_LOGIC;
  signal \x_fu_154_reg[11]_i_3_n_11\ : STD_LOGIC;
  signal \x_fu_154_reg[11]_i_3_n_12\ : STD_LOGIC;
  signal \x_fu_154_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \x_fu_154_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \x_fu_154_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \x_fu_154_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_154_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_154_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_154_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \x_fu_154_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_tmp_5_reg_945_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_tmp_5_reg_945_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_5_reg_945_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_x_fu_154_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_x_fu_154_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__2\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__2\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg_i_1 : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \mpix_cb_1_fu_166[7]_i_4\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \p_0_3_0_0_0707_i_fu_162[0]_i_1\ : label is "soft_lutpair344";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_5_reg_945_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_5_reg_945_reg[0]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \x_fu_154[0]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \x_fu_154[11]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \x_fu_154[11]_i_2\ : label is "soft_lutpair342";
  attribute ADDER_THRESHOLD of \x_fu_154_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_154_reg[8]_i_1\ : label is 35;
begin
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
  ap_loop_init_int <= \^ap_loop_init_int\;
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAABFBFAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => \^ap_block_pp0_stage0_subdone\,
      O => D(1)
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I1 => CO(0),
      O => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_ready
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBF3FBF3"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_rst_n,
      I2 => \^ap_loop_init_int\,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => \ap_loop_init_int_i_1__2_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_5\,
      Q => \^ap_loop_init_int\,
      R => '0'
    );
\cmp151_i_reg_935[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E222"
    )
        port map (
      I0 => \cmp151_i_reg_935_reg[0]_0\,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => \cmp151_i_reg_935[0]_i_2_n_5\,
      I3 => \cmp151_i_reg_935[0]_i_3_n_5\,
      O => \cmp151_i_reg_935_reg[0]\
    );
\cmp151_i_reg_935[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0C0C0D5"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(1),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \tmp_5_reg_945_reg[0]\(5),
      I4 => \tmp_5_reg_945_reg[0]\(3),
      I5 => \cmp151_i_reg_935[0]_i_4_n_5\,
      O => \cmp151_i_reg_935[0]_i_2_n_5\
    );
\cmp151_i_reg_935[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F0F1"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(11),
      I1 => \tmp_5_reg_945_reg[0]\(0),
      I2 => \mpix_cb_1_fu_166[7]_i_4_n_5\,
      I3 => \tmp_5_reg_945_reg[0]\(4),
      I4 => \tmp_5_reg_945_reg[0]\(9),
      I5 => \tmp_5_reg_945_reg[0]\(10),
      O => \cmp151_i_reg_935[0]_i_3_n_5\
    );
\cmp151_i_reg_935[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(8),
      I1 => \tmp_5_reg_945_reg[0]\(7),
      I2 => \tmp_5_reg_945_reg[0]\(6),
      I3 => \^ap_loop_init_int\,
      I4 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I5 => \tmp_5_reg_945_reg[0]\(2),
      O => \cmp151_i_reg_935[0]_i_4_n_5\
    );
grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFA"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I3 => \^ap_block_pp0_stage0_subdone\,
      O => \ap_CS_fsm_reg[2]\
    );
icmp_ln769_fu_385_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln769_reg_927_reg[0]\(11),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \tmp_5_reg_945_reg[0]\(11),
      I4 => \icmp_ln769_reg_927_reg[0]\(10),
      I5 => \tmp_5_reg_945_reg[0]\(10),
      O => DI(5)
    );
icmp_ln769_fu_385_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(5),
      I1 => \icmp_ln769_reg_927_reg[0]\(5),
      I2 => \tmp_5_reg_945_reg[0]\(4),
      I3 => \^ap_loop_init_int\,
      I4 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I5 => \icmp_ln769_reg_927_reg[0]\(4),
      O => S(2)
    );
icmp_ln769_fu_385_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(3),
      I1 => \icmp_ln769_reg_927_reg[0]\(3),
      I2 => \tmp_5_reg_945_reg[0]\(2),
      I3 => \^ap_loop_init_int\,
      I4 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I5 => \icmp_ln769_reg_927_reg[0]\(2),
      O => S(1)
    );
icmp_ln769_fu_385_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(1),
      I1 => \icmp_ln769_reg_927_reg[0]\(1),
      I2 => \tmp_5_reg_945_reg[0]\(0),
      I3 => \^ap_loop_init_int\,
      I4 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I5 => \icmp_ln769_reg_927_reg[0]\(0),
      O => S(0)
    );
icmp_ln769_fu_385_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln769_reg_927_reg[0]\(9),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \tmp_5_reg_945_reg[0]\(9),
      I4 => \icmp_ln769_reg_927_reg[0]\(8),
      I5 => \tmp_5_reg_945_reg[0]\(8),
      O => DI(4)
    );
icmp_ln769_fu_385_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln769_reg_927_reg[0]\(7),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \tmp_5_reg_945_reg[0]\(7),
      I4 => \icmp_ln769_reg_927_reg[0]\(6),
      I5 => \tmp_5_reg_945_reg[0]\(6),
      O => DI(3)
    );
icmp_ln769_fu_385_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln769_reg_927_reg[0]\(5),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \tmp_5_reg_945_reg[0]\(5),
      I4 => \icmp_ln769_reg_927_reg[0]\(4),
      I5 => \tmp_5_reg_945_reg[0]\(4),
      O => DI(2)
    );
icmp_ln769_fu_385_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln769_reg_927_reg[0]\(3),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \tmp_5_reg_945_reg[0]\(3),
      I4 => \icmp_ln769_reg_927_reg[0]\(2),
      I5 => \tmp_5_reg_945_reg[0]\(2),
      O => DI(1)
    );
icmp_ln769_fu_385_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln769_reg_927_reg[0]\(1),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \tmp_5_reg_945_reg[0]\(1),
      I4 => \icmp_ln769_reg_927_reg[0]\(0),
      I5 => \tmp_5_reg_945_reg[0]\(0),
      O => DI(0)
    );
icmp_ln769_fu_385_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(11),
      I1 => \icmp_ln769_reg_927_reg[0]\(11),
      I2 => \tmp_5_reg_945_reg[0]\(10),
      I3 => \^ap_loop_init_int\,
      I4 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I5 => \icmp_ln769_reg_927_reg[0]\(10),
      O => S(5)
    );
icmp_ln769_fu_385_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(9),
      I1 => \icmp_ln769_reg_927_reg[0]\(9),
      I2 => \tmp_5_reg_945_reg[0]\(8),
      I3 => \^ap_loop_init_int\,
      I4 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I5 => \icmp_ln769_reg_927_reg[0]\(8),
      O => S(4)
    );
icmp_ln769_fu_385_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(7),
      I1 => \icmp_ln769_reg_927_reg[0]\(7),
      I2 => \tmp_5_reg_945_reg[0]\(6),
      I3 => \^ap_loop_init_int\,
      I4 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I5 => \icmp_ln769_reg_927_reg[0]\(6),
      O => S(3)
    );
icmp_ln777_fu_407_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000A222"
    )
        port map (
      I0 => \icmp_ln777_reg_931_reg[0]\(10),
      I1 => \tmp_5_reg_945_reg[0]\(11),
      I2 => \^ap_loop_init_int\,
      I3 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I4 => \tmp_5_reg_945_reg[0]\(10),
      O => \lshr_ln_reg_591_reg[10]\(5)
    );
icmp_ln777_fu_407_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(5),
      I1 => \icmp_ln777_reg_931_reg[0]\(5),
      I2 => \tmp_5_reg_945_reg[0]\(4),
      I3 => \^ap_loop_init_int\,
      I4 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I5 => \icmp_ln777_reg_931_reg[0]\(4),
      O => \x_fu_154_reg[11]\(2)
    );
icmp_ln777_fu_407_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(3),
      I1 => \icmp_ln777_reg_931_reg[0]\(3),
      I2 => \tmp_5_reg_945_reg[0]\(2),
      I3 => \^ap_loop_init_int\,
      I4 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I5 => \icmp_ln777_reg_931_reg[0]\(2),
      O => \x_fu_154_reg[11]\(1)
    );
icmp_ln777_fu_407_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(1),
      I1 => \icmp_ln777_reg_931_reg[0]\(1),
      I2 => \tmp_5_reg_945_reg[0]\(0),
      I3 => \^ap_loop_init_int\,
      I4 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I5 => \icmp_ln777_reg_931_reg[0]\(0),
      O => \x_fu_154_reg[11]\(0)
    );
icmp_ln777_fu_407_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln777_reg_931_reg[0]\(9),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \tmp_5_reg_945_reg[0]\(9),
      I4 => \icmp_ln777_reg_931_reg[0]\(8),
      I5 => \tmp_5_reg_945_reg[0]\(8),
      O => \lshr_ln_reg_591_reg[10]\(4)
    );
icmp_ln777_fu_407_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln777_reg_931_reg[0]\(7),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \tmp_5_reg_945_reg[0]\(7),
      I4 => \icmp_ln777_reg_931_reg[0]\(6),
      I5 => \tmp_5_reg_945_reg[0]\(6),
      O => \lshr_ln_reg_591_reg[10]\(3)
    );
icmp_ln777_fu_407_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln777_reg_931_reg[0]\(5),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \tmp_5_reg_945_reg[0]\(5),
      I4 => \icmp_ln777_reg_931_reg[0]\(4),
      I5 => \tmp_5_reg_945_reg[0]\(4),
      O => \lshr_ln_reg_591_reg[10]\(2)
    );
icmp_ln777_fu_407_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln777_reg_931_reg[0]\(3),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \tmp_5_reg_945_reg[0]\(3),
      I4 => \icmp_ln777_reg_931_reg[0]\(2),
      I5 => \tmp_5_reg_945_reg[0]\(2),
      O => \lshr_ln_reg_591_reg[10]\(1)
    );
icmp_ln777_fu_407_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln777_reg_931_reg[0]\(1),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \tmp_5_reg_945_reg[0]\(1),
      I4 => \icmp_ln777_reg_931_reg[0]\(0),
      I5 => \tmp_5_reg_945_reg[0]\(0),
      O => \lshr_ln_reg_591_reg[10]\(0)
    );
icmp_ln777_fu_407_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0444F111"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(11),
      I1 => \tmp_5_reg_945_reg[0]\(10),
      I2 => \^ap_loop_init_int\,
      I3 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I4 => \icmp_ln777_reg_931_reg[0]\(10),
      O => \x_fu_154_reg[11]\(5)
    );
icmp_ln777_fu_407_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(9),
      I1 => \icmp_ln777_reg_931_reg[0]\(9),
      I2 => \tmp_5_reg_945_reg[0]\(8),
      I3 => \^ap_loop_init_int\,
      I4 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I5 => \icmp_ln777_reg_931_reg[0]\(8),
      O => \x_fu_154_reg[11]\(4)
    );
icmp_ln777_fu_407_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(7),
      I1 => \icmp_ln777_reg_931_reg[0]\(7),
      I2 => \tmp_5_reg_945_reg[0]\(6),
      I3 => \^ap_loop_init_int\,
      I4 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I5 => \icmp_ln777_reg_931_reg[0]\(6),
      O => \x_fu_154_reg[11]\(3)
    );
\icmp_ln777_reg_931[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB0BBBBBBBBBBBB"
    )
        port map (
      I0 => stream_in_vresampled_empty_n,
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      I2 => tmp_5_reg_945_pp0_iter1_reg,
      I3 => stream_in_hresampled_full_n,
      I4 => icmp_ln769_reg_927_pp0_iter1_reg,
      I5 => ap_enable_reg_pp0_iter2,
      O => \^ap_block_pp0_stage0_subdone\
    );
\icmp_ln777_reg_931[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => icmp_ln769_reg_927,
      I2 => icmp_ln777_reg_931,
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
\mpix_cb_1_fu_166[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cb_1_fu_166_reg[7]\(0),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(8),
      O => \mpix_cb_fu_130_reg[7]\(0)
    );
\mpix_cb_1_fu_166[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cb_1_fu_166_reg[7]\(1),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(9),
      O => \mpix_cb_fu_130_reg[7]\(1)
    );
\mpix_cb_1_fu_166[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cb_1_fu_166_reg[7]\(2),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(10),
      O => \mpix_cb_fu_130_reg[7]\(2)
    );
\mpix_cb_1_fu_166[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cb_1_fu_166_reg[7]\(3),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(11),
      O => \mpix_cb_fu_130_reg[7]\(3)
    );
\mpix_cb_1_fu_166[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cb_1_fu_166_reg[7]\(4),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(12),
      O => \mpix_cb_fu_130_reg[7]\(4)
    );
\mpix_cb_1_fu_166[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cb_1_fu_166_reg[7]\(5),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(13),
      O => \mpix_cb_fu_130_reg[7]\(5)
    );
\mpix_cb_1_fu_166[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cb_1_fu_166_reg[7]\(6),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(14),
      O => \mpix_cb_fu_130_reg[7]\(6)
    );
\mpix_cb_1_fu_166[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FD00FDFD0000"
    )
        port map (
      I0 => \p_0_3_0_0_0707_i_fu_162_reg[0]\,
      I1 => stream_in_hresampled_full_n,
      I2 => tmp_5_reg_945_pp0_iter1_reg,
      I3 => stream_in_vresampled_empty_n,
      I4 => \mpix_cb_1_fu_166[7]_i_4_n_5\,
      I5 => \^ap_enable_reg_pp0_iter1_reg\,
      O => full_n_reg(0)
    );
\mpix_cb_1_fu_166[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cb_1_fu_166_reg[7]\(7),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(15),
      O => \mpix_cb_fu_130_reg[7]\(7)
    );
\mpix_cb_1_fu_166[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      O => \mpix_cb_1_fu_166[7]_i_4_n_5\
    );
\mpix_cr_1_fu_170[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cr_1_fu_170_reg[7]\(0),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(24),
      O => \mpix_cr_fu_134_reg[7]\(0)
    );
\mpix_cr_1_fu_170[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cr_1_fu_170_reg[7]\(1),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(25),
      O => \mpix_cr_fu_134_reg[7]\(1)
    );
\mpix_cr_1_fu_170[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cr_1_fu_170_reg[7]\(2),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(26),
      O => \mpix_cr_fu_134_reg[7]\(2)
    );
\mpix_cr_1_fu_170[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cr_1_fu_170_reg[7]\(3),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(27),
      O => \mpix_cr_fu_134_reg[7]\(3)
    );
\mpix_cr_1_fu_170[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cr_1_fu_170_reg[7]\(4),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(28),
      O => \mpix_cr_fu_134_reg[7]\(4)
    );
\mpix_cr_1_fu_170[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cr_1_fu_170_reg[7]\(5),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(29),
      O => \mpix_cr_fu_134_reg[7]\(5)
    );
\mpix_cr_1_fu_170[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cr_1_fu_170_reg[7]\(6),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(30),
      O => \mpix_cr_fu_134_reg[7]\(6)
    );
\mpix_cr_1_fu_170[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \mpix_cr_1_fu_170_reg[7]\(7),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(31),
      O => \mpix_cr_fu_134_reg[7]\(7)
    );
\p_0_0_0_0_0492_1_3735_i_fu_146[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]\(0),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0\(0),
      O => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7]\(0)
    );
\p_0_0_0_0_0492_1_3735_i_fu_146[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]\(1),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0\(1),
      O => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7]\(1)
    );
\p_0_0_0_0_0492_1_3735_i_fu_146[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]\(2),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0\(2),
      O => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7]\(2)
    );
\p_0_0_0_0_0492_1_3735_i_fu_146[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]\(3),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0\(3),
      O => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7]\(3)
    );
\p_0_0_0_0_0492_1_3735_i_fu_146[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]\(4),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0\(4),
      O => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7]\(4)
    );
\p_0_0_0_0_0492_1_3735_i_fu_146[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]\(5),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0\(5),
      O => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7]\(5)
    );
\p_0_0_0_0_0492_1_3735_i_fu_146[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]\(6),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0\(6),
      O => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7]\(6)
    );
\p_0_0_0_0_0492_1_3735_i_fu_146[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EEE0EFF0F0000"
    )
        port map (
      I0 => stream_in_hresampled_full_n,
      I1 => tmp_5_reg_945_pp0_iter1_reg,
      I2 => \^ap_enable_reg_pp0_iter1_reg\,
      I3 => stream_in_vresampled_empty_n,
      I4 => \mpix_cb_1_fu_166[7]_i_4_n_5\,
      I5 => \p_0_3_0_0_0707_i_fu_162_reg[0]\,
      O => full_n_reg_0(0)
    );
\p_0_0_0_0_0492_1_3735_i_fu_146[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]\(7),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0\(7),
      O => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7]\(7)
    );
\p_0_0_0_0_0500705_i_fu_158[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0500705_i_fu_158_reg[7]\(0),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(0),
      O => \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7]\(0)
    );
\p_0_0_0_0_0500705_i_fu_158[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0500705_i_fu_158_reg[7]\(1),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(1),
      O => \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7]\(1)
    );
\p_0_0_0_0_0500705_i_fu_158[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0500705_i_fu_158_reg[7]\(2),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(2),
      O => \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7]\(2)
    );
\p_0_0_0_0_0500705_i_fu_158[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0500705_i_fu_158_reg[7]\(3),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(3),
      O => \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7]\(3)
    );
\p_0_0_0_0_0500705_i_fu_158[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0500705_i_fu_158_reg[7]\(4),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(4),
      O => \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7]\(4)
    );
\p_0_0_0_0_0500705_i_fu_158[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0500705_i_fu_158_reg[7]\(5),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(5),
      O => \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7]\(5)
    );
\p_0_0_0_0_0500705_i_fu_158[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0500705_i_fu_158_reg[7]\(6),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(6),
      O => \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7]\(6)
    );
\p_0_0_0_0_0500705_i_fu_158[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0500705_i_fu_158_reg[7]\(7),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(7),
      O => \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7]\(7)
    );
\p_0_0_0_0_0_1_3739_i_fu_150[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]\(0),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0\(0),
      O => \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7]\(0)
    );
\p_0_0_0_0_0_1_3739_i_fu_150[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]\(1),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0\(1),
      O => \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7]\(1)
    );
\p_0_0_0_0_0_1_3739_i_fu_150[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]\(2),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0\(2),
      O => \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7]\(2)
    );
\p_0_0_0_0_0_1_3739_i_fu_150[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]\(3),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0\(3),
      O => \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7]\(3)
    );
\p_0_0_0_0_0_1_3739_i_fu_150[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]\(4),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0\(4),
      O => \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7]\(4)
    );
\p_0_0_0_0_0_1_3739_i_fu_150[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]\(5),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0\(5),
      O => \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7]\(5)
    );
\p_0_0_0_0_0_1_3739_i_fu_150[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]\(6),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0\(6),
      O => \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7]\(6)
    );
\p_0_0_0_0_0_1_3739_i_fu_150[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]\(7),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0\(7),
      O => \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7]\(7)
    );
\p_0_3_0_0_0707_i_fu_162[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_3_0_0_0707_i_fu_162_reg[7]\(0),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(16),
      O => \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7]\(0)
    );
\p_0_3_0_0_0707_i_fu_162[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_3_0_0_0707_i_fu_162_reg[7]\(1),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(17),
      O => \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7]\(1)
    );
\p_0_3_0_0_0707_i_fu_162[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_3_0_0_0707_i_fu_162_reg[7]\(2),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(18),
      O => \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7]\(2)
    );
\p_0_3_0_0_0707_i_fu_162[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_3_0_0_0707_i_fu_162_reg[7]\(3),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(19),
      O => \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7]\(3)
    );
\p_0_3_0_0_0707_i_fu_162[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_3_0_0_0707_i_fu_162_reg[7]\(4),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(20),
      O => \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7]\(4)
    );
\p_0_3_0_0_0707_i_fu_162[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_3_0_0_0707_i_fu_162_reg[7]\(5),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(21),
      O => \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7]\(5)
    );
\p_0_3_0_0_0707_i_fu_162[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_3_0_0_0707_i_fu_162_reg[7]\(6),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(22),
      O => \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7]\(6)
    );
\p_0_3_0_0_0707_i_fu_162[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_3_0_0_0707_i_fu_162_reg[7]\(7),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \out\(23),
      O => \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7]\(7)
    );
\pixbuf_y_10_fu_186[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_186_reg[7]\(0),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_10_fu_186_reg[7]_0\(0),
      O => \pixbuf_y_5_fu_158_reg[7]\(0)
    );
\pixbuf_y_10_fu_186[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_186_reg[7]\(1),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_10_fu_186_reg[7]_0\(1),
      O => \pixbuf_y_5_fu_158_reg[7]\(1)
    );
\pixbuf_y_10_fu_186[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_186_reg[7]\(2),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_10_fu_186_reg[7]_0\(2),
      O => \pixbuf_y_5_fu_158_reg[7]\(2)
    );
\pixbuf_y_10_fu_186[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_186_reg[7]\(3),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_10_fu_186_reg[7]_0\(3),
      O => \pixbuf_y_5_fu_158_reg[7]\(3)
    );
\pixbuf_y_10_fu_186[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_186_reg[7]\(4),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_10_fu_186_reg[7]_0\(4),
      O => \pixbuf_y_5_fu_158_reg[7]\(4)
    );
\pixbuf_y_10_fu_186[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_186_reg[7]\(5),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_10_fu_186_reg[7]_0\(5),
      O => \pixbuf_y_5_fu_158_reg[7]\(5)
    );
\pixbuf_y_10_fu_186[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_186_reg[7]\(6),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_10_fu_186_reg[7]_0\(6),
      O => \pixbuf_y_5_fu_158_reg[7]\(6)
    );
\pixbuf_y_10_fu_186[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_186_reg[7]\(7),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_10_fu_186_reg[7]_0\(7),
      O => \pixbuf_y_5_fu_158_reg[7]\(7)
    );
\pixbuf_y_8_fu_178[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_8_fu_178_reg[7]\(0),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_8_fu_178_reg[7]_0\(0),
      O => \pixbuf_y_3_load_reg_622_reg[7]\(0)
    );
\pixbuf_y_8_fu_178[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_8_fu_178_reg[7]\(1),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_8_fu_178_reg[7]_0\(1),
      O => \pixbuf_y_3_load_reg_622_reg[7]\(1)
    );
\pixbuf_y_8_fu_178[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_8_fu_178_reg[7]\(2),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_8_fu_178_reg[7]_0\(2),
      O => \pixbuf_y_3_load_reg_622_reg[7]\(2)
    );
\pixbuf_y_8_fu_178[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_8_fu_178_reg[7]\(3),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_8_fu_178_reg[7]_0\(3),
      O => \pixbuf_y_3_load_reg_622_reg[7]\(3)
    );
\pixbuf_y_8_fu_178[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_8_fu_178_reg[7]\(4),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_8_fu_178_reg[7]_0\(4),
      O => \pixbuf_y_3_load_reg_622_reg[7]\(4)
    );
\pixbuf_y_8_fu_178[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_8_fu_178_reg[7]\(5),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_8_fu_178_reg[7]_0\(5),
      O => \pixbuf_y_3_load_reg_622_reg[7]\(5)
    );
\pixbuf_y_8_fu_178[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_8_fu_178_reg[7]\(6),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_8_fu_178_reg[7]_0\(6),
      O => \pixbuf_y_3_load_reg_622_reg[7]\(6)
    );
\pixbuf_y_8_fu_178[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_8_fu_178_reg[7]\(7),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_8_fu_178_reg[7]_0\(7),
      O => \pixbuf_y_3_load_reg_622_reg[7]\(7)
    );
\pixbuf_y_9_fu_182[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_9_fu_182_reg[7]\(0),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_9_fu_182_reg[7]_0\(0),
      O => \pixbuf_y_4_fu_154_reg[7]\(0)
    );
\pixbuf_y_9_fu_182[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_9_fu_182_reg[7]\(1),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_9_fu_182_reg[7]_0\(1),
      O => \pixbuf_y_4_fu_154_reg[7]\(1)
    );
\pixbuf_y_9_fu_182[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_9_fu_182_reg[7]\(2),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_9_fu_182_reg[7]_0\(2),
      O => \pixbuf_y_4_fu_154_reg[7]\(2)
    );
\pixbuf_y_9_fu_182[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_9_fu_182_reg[7]\(3),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_9_fu_182_reg[7]_0\(3),
      O => \pixbuf_y_4_fu_154_reg[7]\(3)
    );
\pixbuf_y_9_fu_182[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_9_fu_182_reg[7]\(4),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_9_fu_182_reg[7]_0\(4),
      O => \pixbuf_y_4_fu_154_reg[7]\(4)
    );
\pixbuf_y_9_fu_182[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_9_fu_182_reg[7]\(5),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_9_fu_182_reg[7]_0\(5),
      O => \pixbuf_y_4_fu_154_reg[7]\(5)
    );
\pixbuf_y_9_fu_182[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_9_fu_182_reg[7]\(6),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_9_fu_182_reg[7]_0\(6),
      O => \pixbuf_y_4_fu_154_reg[7]\(6)
    );
\pixbuf_y_9_fu_182[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_9_fu_182_reg[7]\(7),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_9_fu_182_reg[7]_0\(7),
      O => \pixbuf_y_4_fu_154_reg[7]\(7)
    );
\pixbuf_y_fu_174[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_fu_174_reg[7]\(0),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_fu_174_reg[7]_0\(0),
      O => \pixbuf_y_2_load_reg_617_reg[7]\(0)
    );
\pixbuf_y_fu_174[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_fu_174_reg[7]\(1),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_fu_174_reg[7]_0\(1),
      O => \pixbuf_y_2_load_reg_617_reg[7]\(1)
    );
\pixbuf_y_fu_174[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_fu_174_reg[7]\(2),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_fu_174_reg[7]_0\(2),
      O => \pixbuf_y_2_load_reg_617_reg[7]\(2)
    );
\pixbuf_y_fu_174[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_fu_174_reg[7]\(3),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_fu_174_reg[7]_0\(3),
      O => \pixbuf_y_2_load_reg_617_reg[7]\(3)
    );
\pixbuf_y_fu_174[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_fu_174_reg[7]\(4),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_fu_174_reg[7]_0\(4),
      O => \pixbuf_y_2_load_reg_617_reg[7]\(4)
    );
\pixbuf_y_fu_174[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_fu_174_reg[7]\(5),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_fu_174_reg[7]_0\(5),
      O => \pixbuf_y_2_load_reg_617_reg[7]\(5)
    );
\pixbuf_y_fu_174[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_fu_174_reg[7]\(6),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_fu_174_reg[7]_0\(6),
      O => \pixbuf_y_2_load_reg_617_reg[7]\(6)
    );
\pixbuf_y_fu_174[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_fu_174_reg[7]\(7),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \pixbuf_y_fu_174_reg[7]_0\(7),
      O => \pixbuf_y_2_load_reg_617_reg[7]\(7)
    );
\tmp_5_reg_945[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(8),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \tmp_5_reg_945_reg[0]\(9),
      O => \tmp_5_reg_945[0]_i_10_n_5\
    );
\tmp_5_reg_945[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(7),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \tmp_5_reg_945_reg[0]\(8),
      O => \tmp_5_reg_945[0]_i_11_n_5\
    );
\tmp_5_reg_945[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(6),
      I1 => \^ap_loop_init_int\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => ap_sig_allocacmp_x_5(6)
    );
\tmp_5_reg_945[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(5),
      I1 => \^ap_loop_init_int\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => ap_sig_allocacmp_x_5(5)
    );
\tmp_5_reg_945[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(4),
      I1 => \^ap_loop_init_int\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => ap_sig_allocacmp_x_5(4)
    );
\tmp_5_reg_945[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(3),
      I1 => \^ap_loop_init_int\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => ap_sig_allocacmp_x_5(3)
    );
\tmp_5_reg_945[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \tmp_5_reg_945_reg[0]\(3),
      O => \tmp_5_reg_945[0]_i_16_n_5\
    );
\tmp_5_reg_945[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(0),
      I1 => \^ap_loop_init_int\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => \tmp_5_reg_945[0]_i_17_n_5\
    );
\tmp_5_reg_945[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(6),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \tmp_5_reg_945_reg[0]\(7),
      O => \tmp_5_reg_945[0]_i_18_n_5\
    );
\tmp_5_reg_945[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(5),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \tmp_5_reg_945_reg[0]\(6),
      O => \tmp_5_reg_945[0]_i_19_n_5\
    );
\tmp_5_reg_945[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(4),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \tmp_5_reg_945_reg[0]\(5),
      O => \tmp_5_reg_945[0]_i_20_n_5\
    );
\tmp_5_reg_945[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(3),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \tmp_5_reg_945_reg[0]\(4),
      O => \tmp_5_reg_945[0]_i_21_n_5\
    );
\tmp_5_reg_945[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95AA"
    )
        port map (
      I0 => xor_ln765_reg_596,
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \tmp_5_reg_945_reg[0]\(3),
      O => \tmp_5_reg_945[0]_i_22_n_5\
    );
\tmp_5_reg_945[0]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(1),
      I1 => \^ap_loop_init_int\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => ap_sig_allocacmp_x_5(1)
    );
\tmp_5_reg_945[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(10),
      I1 => \^ap_loop_init_int\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => ap_sig_allocacmp_x_5(10)
    );
\tmp_5_reg_945[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(9),
      I1 => \^ap_loop_init_int\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => ap_sig_allocacmp_x_5(9)
    );
\tmp_5_reg_945[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(8),
      I1 => \^ap_loop_init_int\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => ap_sig_allocacmp_x_5(8)
    );
\tmp_5_reg_945[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(7),
      I1 => \^ap_loop_init_int\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => ap_sig_allocacmp_x_5(7)
    );
\tmp_5_reg_945[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \tmp_5_reg_945_reg[0]\(11),
      O => \tmp_5_reg_945[0]_i_7_n_5\
    );
\tmp_5_reg_945[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(10),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \tmp_5_reg_945_reg[0]\(11),
      O => \tmp_5_reg_945[0]_i_8_n_5\
    );
\tmp_5_reg_945[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAD5"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(9),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => \^ap_loop_init_int\,
      I3 => \tmp_5_reg_945_reg[0]\(10),
      O => \tmp_5_reg_945[0]_i_9_n_5\
    );
\tmp_5_reg_945_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_5_reg_945_reg[0]_i_2_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_tmp_5_reg_945_reg[0]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \tmp_5_reg_945_reg[0]_i_1_n_9\,
      CO(2) => \tmp_5_reg_945_reg[0]_i_1_n_10\,
      CO(1) => \tmp_5_reg_945_reg[0]_i_1_n_11\,
      CO(0) => \tmp_5_reg_945_reg[0]_i_1_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => ap_sig_allocacmp_x_5(10 downto 7),
      O(7 downto 5) => \NLW_tmp_5_reg_945_reg[0]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4) => O(0),
      O(3 downto 0) => \NLW_tmp_5_reg_945_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \tmp_5_reg_945[0]_i_7_n_5\,
      S(3) => \tmp_5_reg_945[0]_i_8_n_5\,
      S(2) => \tmp_5_reg_945[0]_i_9_n_5\,
      S(1) => \tmp_5_reg_945[0]_i_10_n_5\,
      S(0) => \tmp_5_reg_945[0]_i_11_n_5\
    );
\tmp_5_reg_945_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_5_reg_945_reg[0]_i_2_n_5\,
      CO(6) => \tmp_5_reg_945_reg[0]_i_2_n_6\,
      CO(5) => \tmp_5_reg_945_reg[0]_i_2_n_7\,
      CO(4) => \tmp_5_reg_945_reg[0]_i_2_n_8\,
      CO(3) => \tmp_5_reg_945_reg[0]_i_2_n_9\,
      CO(2) => \tmp_5_reg_945_reg[0]_i_2_n_10\,
      CO(1) => \tmp_5_reg_945_reg[0]_i_2_n_11\,
      CO(0) => \tmp_5_reg_945_reg[0]_i_2_n_12\,
      DI(7 downto 4) => ap_sig_allocacmp_x_5(6 downto 3),
      DI(3) => \tmp_5_reg_945[0]_i_16_n_5\,
      DI(2) => xor_ln765_reg_596,
      DI(1) => '0',
      DI(0) => \tmp_5_reg_945[0]_i_17_n_5\,
      O(7 downto 0) => \NLW_tmp_5_reg_945_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_5_reg_945[0]_i_18_n_5\,
      S(6) => \tmp_5_reg_945[0]_i_19_n_5\,
      S(5) => \tmp_5_reg_945[0]_i_20_n_5\,
      S(4) => \tmp_5_reg_945[0]_i_21_n_5\,
      S(3) => \tmp_5_reg_945[0]_i_22_n_5\,
      S(2) => \tmp_5_reg_945_reg[0]_0\(1),
      S(1) => ap_sig_allocacmp_x_5(1),
      S(0) => \tmp_5_reg_945_reg[0]_0\(0)
    );
\x_fu_154[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init_int\,
      I1 => \tmp_5_reg_945_reg[0]\(0),
      O => \x_fu_154_reg[11]_0\(0)
    );
\x_fu_154[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^ap_loop_init_int\,
      I1 => CO(0),
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I3 => \^ap_block_pp0_stage0_subdone\,
      O => SR(0)
    );
\x_fu_154[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => CO(0),
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => E(0)
    );
\x_fu_154[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(11),
      I1 => \^ap_loop_init_int\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => ap_sig_allocacmp_x_5(11)
    );
\x_fu_154[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(10),
      I1 => \^ap_loop_init_int\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => \x_fu_154[11]_i_5_n_5\
    );
\x_fu_154[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(9),
      I1 => \^ap_loop_init_int\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => \x_fu_154[11]_i_6_n_5\
    );
\x_fu_154[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(1),
      I1 => \^ap_loop_init_int\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => \x_fu_154[8]_i_10_n_5\
    );
\x_fu_154[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(0),
      I1 => \^ap_loop_init_int\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => ap_sig_allocacmp_x_5(0)
    );
\x_fu_154[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(8),
      I1 => \^ap_loop_init_int\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => \x_fu_154[8]_i_3_n_5\
    );
\x_fu_154[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(7),
      I1 => \^ap_loop_init_int\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => \x_fu_154[8]_i_4_n_5\
    );
\x_fu_154[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(6),
      I1 => \^ap_loop_init_int\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => \x_fu_154[8]_i_5_n_5\
    );
\x_fu_154[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(5),
      I1 => \^ap_loop_init_int\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => \x_fu_154[8]_i_6_n_5\
    );
\x_fu_154[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(4),
      I1 => \^ap_loop_init_int\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => \x_fu_154[8]_i_7_n_5\
    );
\x_fu_154[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(3),
      I1 => \^ap_loop_init_int\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => \x_fu_154[8]_i_8_n_5\
    );
\x_fu_154[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \tmp_5_reg_945_reg[0]\(2),
      I1 => \^ap_loop_init_int\,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      O => ap_sig_allocacmp_x_5(2)
    );
\x_fu_154_reg[11]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \x_fu_154_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_x_fu_154_reg[11]_i_3_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \x_fu_154_reg[11]_i_3_n_11\,
      CO(0) => \x_fu_154_reg[11]_i_3_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_x_fu_154_reg[11]_i_3_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \x_fu_154_reg[11]_0\(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2) => ap_sig_allocacmp_x_5(11),
      S(1) => \x_fu_154[11]_i_5_n_5\,
      S(0) => \x_fu_154[11]_i_6_n_5\
    );
\x_fu_154_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => ap_sig_allocacmp_x_5(0),
      CI_TOP => '0',
      CO(7) => \x_fu_154_reg[8]_i_1_n_5\,
      CO(6) => \x_fu_154_reg[8]_i_1_n_6\,
      CO(5) => \x_fu_154_reg[8]_i_1_n_7\,
      CO(4) => \x_fu_154_reg[8]_i_1_n_8\,
      CO(3) => \x_fu_154_reg[8]_i_1_n_9\,
      CO(2) => \x_fu_154_reg[8]_i_1_n_10\,
      CO(1) => \x_fu_154_reg[8]_i_1_n_11\,
      CO(0) => \x_fu_154_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \x_fu_154_reg[11]_0\(8 downto 1),
      S(7) => \x_fu_154[8]_i_3_n_5\,
      S(6) => \x_fu_154[8]_i_4_n_5\,
      S(5) => \x_fu_154[8]_i_5_n_5\,
      S(4) => \x_fu_154[8]_i_6_n_5\,
      S(3) => \x_fu_154[8]_i_7_n_5\,
      S(2) => \x_fu_154[8]_i_8_n_5\,
      S(1) => ap_sig_allocacmp_x_5(2),
      S(0) => \x_fu_154[8]_i_10_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_36 is
  port (
    ap_sig_allocacmp_x_6 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_block_pp0_stage0_11001__0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_sig_allocacmp_x_6__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_ready : out STD_LOGIC;
    \x_fu_112_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg : in STD_LOGIC;
    icmp_ln136_fu_287_p2_carry : in STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    stream_in_hresampled_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    icmp_ln134_fu_289_p2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter3_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_36 : entity is "bd_2d50_csc_0_flow_control_loop_pipe_sequential_init";
end bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_36;

architecture STRUCTURE of bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_36 is
  signal \ap_CS_fsm[2]_i_2__1_n_5\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__3_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__2\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__2\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__3\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \x_fu_112[0]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \x_fu_112[11]_i_1\ : label is "soft_lutpair337";
begin
  \ap_block_pp0_stage0_11001__0\ <= \^ap_block_pp0_stage0_11001__0\;
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(1),
      I1 => \ap_CS_fsm[2]_i_2__1_n_5\,
      I2 => \ap_CS_fsm_reg[1]_0\(0),
      I3 => \ap_CS_fsm_reg[1]_1\(0),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0145"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(0),
      I1 => \ap_CS_fsm_reg[1]_0\(1),
      I2 => \ap_CS_fsm[2]_i_2__1_n_5\,
      I3 => v_csc_core_U0_ap_ready,
      O => D(1)
    );
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808AA08"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(2),
      I1 => ap_done_cache,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter3_reg,
      I4 => \^ap_block_pp0_stage0_11001__0\,
      O => \ap_CS_fsm[2]_i_2__1_n_5\
    );
\ap_done_cache_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_11001__0\,
      I1 => ap_loop_exit_ready_pp0_iter3_reg,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__3_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__3_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880088C0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_rst_n,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => CO(0),
      O => ap_enable_reg_pp0_iter1_reg
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A008A8A00000000"
    )
        port map (
      I0 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I1 => stream_csc_full_n,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => stream_in_hresampled_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => CO(0),
      O => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_ready
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCFFF4F"
    )
        port map (
      I0 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter3_reg,
      I4 => \^ap_block_pp0_stage0_11001__0\,
      O => \ap_loop_init_int_i_1__3_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F2222"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\(1),
      I1 => icmp_ln134_fu_289_p2,
      I2 => CO(0),
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
icmp_ln136_fu_287_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0222"
    )
        port map (
      I0 => Q(10),
      I1 => icmp_ln136_fu_287_p2_carry(10),
      I2 => ap_loop_init_int,
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I4 => Q(11),
      O => DI(5)
    );
icmp_ln136_fu_287_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(4),
      I1 => icmp_ln136_fu_287_p2_carry(4),
      I2 => Q(5),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln136_fu_287_p2_carry(5),
      O => S(2)
    );
icmp_ln136_fu_287_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(2),
      I1 => icmp_ln136_fu_287_p2_carry(2),
      I2 => Q(3),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln136_fu_287_p2_carry(3),
      O => S(1)
    );
icmp_ln136_fu_287_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00909090CC090909"
    )
        port map (
      I0 => Q(0),
      I1 => icmp_ln136_fu_287_p2_carry(0),
      I2 => Q(1),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln136_fu_287_p2_carry(1),
      O => S(0)
    );
icmp_ln136_fu_287_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F022F022F02"
    )
        port map (
      I0 => Q(8),
      I1 => icmp_ln136_fu_287_p2_carry(8),
      I2 => icmp_ln136_fu_287_p2_carry(9),
      I3 => Q(9),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I5 => ap_loop_init_int,
      O => DI(4)
    );
icmp_ln136_fu_287_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F022F022F02"
    )
        port map (
      I0 => Q(6),
      I1 => icmp_ln136_fu_287_p2_carry(6),
      I2 => icmp_ln136_fu_287_p2_carry(7),
      I3 => Q(7),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I5 => ap_loop_init_int,
      O => DI(3)
    );
icmp_ln136_fu_287_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F022F022F02"
    )
        port map (
      I0 => Q(4),
      I1 => icmp_ln136_fu_287_p2_carry(4),
      I2 => icmp_ln136_fu_287_p2_carry(5),
      I3 => Q(5),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I5 => ap_loop_init_int,
      O => DI(2)
    );
icmp_ln136_fu_287_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F022F022F02"
    )
        port map (
      I0 => Q(2),
      I1 => icmp_ln136_fu_287_p2_carry(2),
      I2 => icmp_ln136_fu_287_p2_carry(3),
      I3 => Q(3),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I5 => ap_loop_init_int,
      O => DI(1)
    );
icmp_ln136_fu_287_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03032F022F022F02"
    )
        port map (
      I0 => Q(0),
      I1 => icmp_ln136_fu_287_p2_carry(0),
      I2 => icmp_ln136_fu_287_p2_carry(1),
      I3 => Q(1),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I5 => ap_loop_init_int,
      O => DI(0)
    );
icmp_ln136_fu_287_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30003999"
    )
        port map (
      I0 => Q(10),
      I1 => icmp_ln136_fu_287_p2_carry(10),
      I2 => ap_loop_init_int,
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I4 => Q(11),
      O => S(5)
    );
icmp_ln136_fu_287_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(8),
      I1 => icmp_ln136_fu_287_p2_carry(8),
      I2 => Q(9),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln136_fu_287_p2_carry(9),
      O => S(4)
    );
icmp_ln136_fu_287_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(6),
      I1 => icmp_ln136_fu_287_p2_carry(6),
      I2 => Q(7),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => icmp_ln136_fu_287_p2_carry(7),
      O => S(3)
    );
\x_7_fu_293_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_6(10)
    );
\x_7_fu_293_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_6(9)
    );
\x_7_fu_293_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_6(8)
    );
x_7_fu_293_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      O => \ap_sig_allocacmp_x_6__0\(0)
    );
x_7_fu_293_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_6(7)
    );
x_7_fu_293_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_6(6)
    );
x_7_fu_293_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_6(5)
    );
x_7_fu_293_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_6(4)
    );
x_7_fu_293_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_6(3)
    );
x_7_fu_293_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_6(2)
    );
x_7_fu_293_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_6(1)
    );
x_7_fu_293_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_6(0)
    );
\x_fu_112[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      O => \x_fu_112_reg[0]\(0)
    );
\x_fu_112[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I1 => CO(0),
      I2 => ap_loop_init_int,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      O => SS(0)
    );
\x_fu_112[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404440400004404"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => stream_in_hresampled_empty_n,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => stream_csc_full_n,
      O => E(0)
    );
\x_fu_112[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => stream_csc_full_n,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => stream_in_hresampled_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      O => \^ap_block_pp0_stage0_11001__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_64 is
  port (
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg : out STD_LOGIC;
    icmp_ln664_fu_262_p2 : out STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_0 : out STD_LOGIC;
    \sof_2_reg_175_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sof_reg_110_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_last_fu_274_p2 : out STD_LOGIC;
    \j_fu_112_reg[9]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sof_2_reg_175_reg[0]_0\ : in STD_LOGIC;
    sof_reg_110 : in STD_LOGIC;
    \sof_2_reg_175_reg[0]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_reg1 : in STD_LOGIC;
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    stream_out_vresampled_empty_n : in STD_LOGIC;
    \icmp_ln664_reg_581_reg[0]\ : in STD_LOGIC;
    \icmp_ln664_reg_581_reg[0]_0\ : in STD_LOGIC;
    \j_fu_112_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \axi_last_reg_585_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \icmp_ln664_reg_581_reg[0]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_64 : entity is "bd_2d50_csc_0_flow_control_loop_pipe_sequential_init";
end bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_64;

architecture STRUCTURE of bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_64 is
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__6_n_5\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__6_n_5\ : STD_LOGIC;
  signal \axi_last_reg_585[0]_i_2_n_5\ : STD_LOGIC;
  signal \axi_last_reg_585[0]_i_3_n_5\ : STD_LOGIC;
  signal \axi_last_reg_585[0]_i_4_n_5\ : STD_LOGIC;
  signal \axi_last_reg_585[0]_i_5_n_5\ : STD_LOGIC;
  signal \axi_last_reg_585[0]_i_6_n_5\ : STD_LOGIC;
  signal \^icmp_ln664_fu_262_p2\ : STD_LOGIC;
  signal \icmp_ln664_reg_581[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln664_reg_581[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln664_reg_581[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln664_reg_581[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln664_reg_581[0]_i_7_n_5\ : STD_LOGIC;
  signal \j_fu_112[10]_i_4_n_5\ : STD_LOGIC;
  signal \j_fu_112[10]_i_5_n_5\ : STD_LOGIC;
  signal \j_fu_112[5]_i_2_n_5\ : STD_LOGIC;
  signal \j_fu_112[8]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__6\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_i_1 : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \j_fu_112[0]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \j_fu_112[10]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \j_fu_112[10]_i_3\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \j_fu_112[10]_i_4\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \j_fu_112[2]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \j_fu_112[5]_i_2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \j_fu_112[6]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \j_fu_112[8]_i_3\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \j_fu_112[9]_i_1\ : label is "soft_lutpair262";
begin
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  icmp_ln664_fu_262_p2 <= \^icmp_ln664_fu_262_p2\;
\ap_CS_fsm[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0202020"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I2 => Q(1),
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00D0D0D0"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I2 => Q(1),
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      I5 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_1(0),
      O => D(1)
    );
\ap_done_cache_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__6_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__6_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D580"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I2 => \^icmp_ln664_fu_262_p2\,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_0
    );
\ap_loop_init_int_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \^ap_block_pp0_stage0_subdone\,
      O => \ap_loop_init_int_i_1__6_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__6_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_last_reg_585[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000404404"
    )
        port map (
      I0 => \axi_last_reg_585[0]_i_2_n_5\,
      I1 => \axi_last_reg_585[0]_i_3_n_5\,
      I2 => \j_fu_112_reg[10]\(8),
      I3 => ap_loop_init,
      I4 => \axi_last_reg_585_reg[0]\(8),
      I5 => \axi_last_reg_585[0]_i_4_n_5\,
      O => axi_last_fu_274_p2
    );
\axi_last_reg_585[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \axi_last_reg_585_reg[0]\(10),
      I1 => \j_fu_112_reg[10]\(10),
      I2 => \axi_last_reg_585_reg[0]\(9),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \j_fu_112_reg[10]\(9),
      O => \axi_last_reg_585[0]_i_2_n_5\
    );
\axi_last_reg_585[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0590909005090909"
    )
        port map (
      I0 => \axi_last_reg_585_reg[0]\(6),
      I1 => \j_fu_112_reg[10]\(6),
      I2 => \axi_last_reg_585_reg[0]\(7),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \j_fu_112_reg[10]\(7),
      O => \axi_last_reg_585[0]_i_3_n_5\
    );
\axi_last_reg_585[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFEFFFFFFAFFBAE"
    )
        port map (
      I0 => \axi_last_reg_585[0]_i_5_n_5\,
      I1 => \j_fu_112_reg[10]\(2),
      I2 => ap_loop_init,
      I3 => \axi_last_reg_585_reg[0]\(2),
      I4 => \j_fu_112_reg[10]\(5),
      I5 => \axi_last_reg_585_reg[0]\(5),
      O => \axi_last_reg_585[0]_i_4_n_5\
    );
\axi_last_reg_585[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEFFF3D2"
    )
        port map (
      I0 => \j_fu_112_reg[10]\(0),
      I1 => ap_loop_init,
      I2 => \axi_last_reg_585_reg[0]\(0),
      I3 => \j_fu_112_reg[10]\(1),
      I4 => \axi_last_reg_585_reg[0]\(1),
      I5 => \axi_last_reg_585[0]_i_6_n_5\,
      O => \axi_last_reg_585[0]_i_5_n_5\
    );
\axi_last_reg_585[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \axi_last_reg_585_reg[0]\(4),
      I1 => \j_fu_112_reg[10]\(4),
      I2 => \axi_last_reg_585_reg[0]\(3),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \j_fu_112_reg[10]\(3),
      O => \axi_last_reg_585[0]_i_6_n_5\
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => \^icmp_ln664_fu_262_p2\,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_1(0),
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg
    );
\icmp_ln664_reg_581[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDDDDDD"
    )
        port map (
      I0 => \icmp_ln664_reg_581_reg[0]_0\,
      I1 => \icmp_ln664_reg_581_reg[0]\,
      I2 => stream_out_vresampled_empty_n,
      I3 => Q(1),
      I4 => m_axis_video_TREADY_int_regslice,
      O => \^ap_block_pp0_stage0_subdone\
    );
\icmp_ln664_reg_581[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000404404"
    )
        port map (
      I0 => \icmp_ln664_reg_581[0]_i_3_n_5\,
      I1 => \icmp_ln664_reg_581[0]_i_4_n_5\,
      I2 => \j_fu_112_reg[10]\(8),
      I3 => ap_loop_init,
      I4 => \icmp_ln664_reg_581_reg[0]_1\(8),
      I5 => \icmp_ln664_reg_581[0]_i_5_n_5\,
      O => \^icmp_ln664_fu_262_p2\
    );
\icmp_ln664_reg_581[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \icmp_ln664_reg_581_reg[0]_1\(10),
      I1 => \j_fu_112_reg[10]\(10),
      I2 => \icmp_ln664_reg_581_reg[0]_1\(9),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \j_fu_112_reg[10]\(9),
      O => \icmp_ln664_reg_581[0]_i_3_n_5\
    );
\icmp_ln664_reg_581[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0590909005090909"
    )
        port map (
      I0 => \icmp_ln664_reg_581_reg[0]_1\(6),
      I1 => \j_fu_112_reg[10]\(6),
      I2 => \icmp_ln664_reg_581_reg[0]_1\(7),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \j_fu_112_reg[10]\(7),
      O => \icmp_ln664_reg_581[0]_i_4_n_5\
    );
\icmp_ln664_reg_581[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFEFFFFFFAFFBAE"
    )
        port map (
      I0 => \icmp_ln664_reg_581[0]_i_6_n_5\,
      I1 => \j_fu_112_reg[10]\(2),
      I2 => ap_loop_init,
      I3 => \icmp_ln664_reg_581_reg[0]_1\(2),
      I4 => \j_fu_112_reg[10]\(5),
      I5 => \icmp_ln664_reg_581_reg[0]_1\(5),
      O => \icmp_ln664_reg_581[0]_i_5_n_5\
    );
\icmp_ln664_reg_581[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEFFF3D2"
    )
        port map (
      I0 => \j_fu_112_reg[10]\(0),
      I1 => ap_loop_init,
      I2 => \icmp_ln664_reg_581_reg[0]_1\(0),
      I3 => \j_fu_112_reg[10]\(1),
      I4 => \icmp_ln664_reg_581_reg[0]_1\(1),
      I5 => \icmp_ln664_reg_581[0]_i_7_n_5\,
      O => \icmp_ln664_reg_581[0]_i_6_n_5\
    );
\icmp_ln664_reg_581[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \icmp_ln664_reg_581_reg[0]_1\(4),
      I1 => \j_fu_112_reg[10]\(4),
      I2 => \icmp_ln664_reg_581_reg[0]_1\(3),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \j_fu_112_reg[10]\(3),
      O => \icmp_ln664_reg_581[0]_i_7_n_5\
    );
\j_fu_112[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_112_reg[10]\(0),
      O => \j_fu_112_reg[9]\(0)
    );
\j_fu_112[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I2 => \^ap_block_pp0_stage0_subdone\,
      I3 => \j_fu_112[10]_i_4_n_5\,
      O => SR(0)
    );
\j_fu_112[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF80FFFF"
    )
        port map (
      I0 => m_axis_video_TREADY_int_regslice,
      I1 => Q(1),
      I2 => stream_out_vresampled_empty_n,
      I3 => \icmp_ln664_reg_581_reg[0]\,
      I4 => \icmp_ln664_reg_581_reg[0]_0\,
      I5 => \j_fu_112[10]_i_4_n_5\,
      O => E(0)
    );
\j_fu_112[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07770888"
    )
        port map (
      I0 => \j_fu_112_reg[10]\(9),
      I1 => \j_fu_112[10]_i_5_n_5\,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \j_fu_112_reg[10]\(10),
      O => \j_fu_112_reg[9]\(10)
    );
\j_fu_112[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^icmp_ln664_fu_262_p2\,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      O => \j_fu_112[10]_i_4_n_5\
    );
\j_fu_112[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \j_fu_112_reg[10]\(8),
      I1 => ap_loop_init,
      I2 => \j_fu_112_reg[10]\(5),
      I3 => \j_fu_112_reg[10]\(6),
      I4 => \j_fu_112[8]_i_2_n_5\,
      I5 => \j_fu_112_reg[10]\(7),
      O => \j_fu_112[10]_i_5_n_5\
    );
\j_fu_112[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"152A"
    )
        port map (
      I0 => \j_fu_112_reg[10]\(0),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_fu_112_reg[10]\(1),
      O => \j_fu_112_reg[9]\(1)
    );
\j_fu_112[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07770888"
    )
        port map (
      I0 => \j_fu_112_reg[10]\(0),
      I1 => \j_fu_112_reg[10]\(1),
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \j_fu_112_reg[10]\(2),
      O => \j_fu_112_reg[9]\(2)
    );
\j_fu_112[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"152A2A2A2A2A2A2A"
    )
        port map (
      I0 => \j_fu_112_reg[10]\(3),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_fu_112_reg[10]\(0),
      I4 => \j_fu_112_reg[10]\(1),
      I5 => \j_fu_112_reg[10]\(2),
      O => \j_fu_112_reg[9]\(3)
    );
\j_fu_112[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \j_fu_112_reg[10]\(3),
      I1 => \j_fu_112_reg[10]\(2),
      I2 => \j_fu_112_reg[10]\(1),
      I3 => \j_fu_112_reg[10]\(0),
      I4 => ap_loop_init,
      I5 => \j_fu_112_reg[10]\(4),
      O => \j_fu_112_reg[9]\(4)
    );
\j_fu_112[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA6AAA6AAA"
    )
        port map (
      I0 => \j_fu_112_reg[10]\(5),
      I1 => \j_fu_112[5]_i_2_n_5\,
      I2 => \j_fu_112_reg[10]\(4),
      I3 => \j_fu_112_reg[10]\(3),
      I4 => ap_loop_init_int,
      I5 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      O => \j_fu_112_reg[9]\(5)
    );
\j_fu_112[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808080"
    )
        port map (
      I0 => \j_fu_112_reg[10]\(2),
      I1 => \j_fu_112_reg[10]\(1),
      I2 => \j_fu_112_reg[10]\(0),
      I3 => ap_loop_init_int,
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      O => \j_fu_112[5]_i_2_n_5\
    );
\j_fu_112[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07770888"
    )
        port map (
      I0 => \j_fu_112_reg[10]\(5),
      I1 => \j_fu_112[8]_i_2_n_5\,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \j_fu_112_reg[10]\(6),
      O => \j_fu_112_reg[9]\(6)
    );
\j_fu_112[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA6AAA6AAA"
    )
        port map (
      I0 => \j_fu_112_reg[10]\(7),
      I1 => \j_fu_112[8]_i_2_n_5\,
      I2 => \j_fu_112_reg[10]\(6),
      I3 => \j_fu_112_reg[10]\(5),
      I4 => ap_loop_init_int,
      I5 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      O => \j_fu_112_reg[9]\(7)
    );
\j_fu_112[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \j_fu_112_reg[10]\(5),
      I1 => \j_fu_112_reg[10]\(6),
      I2 => \j_fu_112[8]_i_2_n_5\,
      I3 => \j_fu_112_reg[10]\(7),
      I4 => ap_loop_init,
      I5 => \j_fu_112_reg[10]\(8),
      O => \j_fu_112_reg[9]\(8)
    );
\j_fu_112[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \j_fu_112_reg[10]\(3),
      I1 => \j_fu_112_reg[10]\(4),
      I2 => ap_loop_init,
      I3 => \j_fu_112_reg[10]\(0),
      I4 => \j_fu_112_reg[10]\(1),
      I5 => \j_fu_112_reg[10]\(2),
      O => \j_fu_112[8]_i_2_n_5\
    );
\j_fu_112[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      O => ap_loop_init
    );
\j_fu_112[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => \j_fu_112_reg[10]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I3 => \j_fu_112[10]_i_5_n_5\,
      O => \j_fu_112_reg[9]\(9)
    );
\sof_2_reg_175[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAA2AAA"
    )
        port map (
      I0 => \sof_2_reg_175_reg[0]_0\,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => ap_loop_init_int,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I4 => sof_reg_110,
      I5 => \sof_2_reg_175_reg[0]_1\,
      O => \sof_2_reg_175_reg[0]\
    );
\sof_reg_110[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEE00EE0EEE0EEE"
    )
        port map (
      I0 => sof_reg_110,
      I1 => Q(0),
      I2 => ap_done_reg1,
      I3 => Q(1),
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I5 => ap_done_cache,
      O => \sof_reg_110_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_94 is
  port (
    \axi_last_fu_126_reg[0]\ : out STD_LOGIC;
    B_V_data_1_sel0 : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    B_V_data_1_sel_rd_reg : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    mOutPtr16_out : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_1 : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_2 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \eol_reg_205_reg[0]\ : in STD_LOGIC;
    stream_in_full_n : in STD_LOGIC;
    \eol_reg_205_reg[0]_0\ : in STD_LOGIC;
    \eol_reg_205_reg[0]_1\ : in STD_LOGIC;
    \eol_reg_205_reg[0]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    \axi_last_fu_126_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \j_fu_118_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm[6]_i_4_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sof_reg_160 : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    v_vcresampler_core_1_U0_stream_in_read : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_94 : entity is "bd_2d50_csc_0_flow_control_loop_pipe_sequential_init";
end bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_94;

architecture STRUCTURE of bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_94 is
  signal \^b_v_data_1_sel0\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_8_n_5\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__7_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__7_n_5\ : STD_LOGIC;
  signal \axi_data_fu_122[47]_i_4_n_5\ : STD_LOGIC;
  signal \^grp_axivideo2multipixstream_pipeline_loop_width_fu_204_ap_start_reg_reg\ : STD_LOGIC;
  signal icmp_ln545_fu_245_p2 : STD_LOGIC;
  signal \j_fu_118[10]_i_4_n_5\ : STD_LOGIC;
  signal \j_fu_118[7]_i_2_n_5\ : STD_LOGIC;
  signal \j_fu_118[7]_i_3_n_5\ : STD_LOGIC;
  signal \j_fu_118[8]_i_2_n_5\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__7\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__7\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \axi_data_fu_122[47]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \j_fu_118[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \j_fu_118[10]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \j_fu_118[10]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \j_fu_118[10]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \j_fu_118[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \j_fu_118[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \j_fu_118[5]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \j_fu_118[7]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \j_fu_118[8]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \j_fu_118[9]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3\ : label is "soft_lutpair13";
begin
  B_V_data_1_sel0 <= \^b_v_data_1_sel0\;
  grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg <= \^grp_axivideo2multipixstream_pipeline_loop_width_fu_204_ap_start_reg_reg\;
  push <= \^push\;
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^b_v_data_1_sel0\,
      I1 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_reg
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00004F404F40"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_3_n_5\,
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_204_ap_start_reg_reg\,
      I2 => Q(0),
      I3 => B_V_data_1_sel_rd_reg_0,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY,
      I5 => Q(1),
      O => \^b_v_data_1_sel0\
    );
\SRL_SIG_reg[15][0]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0000000000000"
    )
        port map (
      I0 => s_axis_video_TVALID_int_regslice,
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_204_ap_start_reg_reg\,
      I2 => stream_in_full_n,
      I3 => \axi_last_fu_126_reg[0]_0\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => Q(0),
      O => \^push\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC4FFF7FF00FF00"
    )
        port map (
      I0 => icmp_ln545_fu_245_p2,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg,
      I2 => \ap_CS_fsm[6]_i_3_n_5\,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_3(0),
      I4 => ap_done_cache,
      I5 => Q(0),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_0(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3B000800"
    )
        port map (
      I0 => icmp_ln545_fu_245_p2,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg,
      I2 => \ap_CS_fsm[6]_i_3_n_5\,
      I3 => Q(0),
      I4 => ap_done_cache,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_0(1)
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000202202"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_4_n_5\,
      I1 => \ap_CS_fsm[6]_i_5_n_5\,
      I2 => \j_fu_118_reg[10]\(3),
      I3 => \j_fu_118[7]_i_2_n_5\,
      I4 => \ap_CS_fsm[6]_i_4_0\(3),
      I5 => \ap_CS_fsm[6]_i_6_n_5\,
      O => icmp_ln545_fu_245_p2
    );
\ap_CS_fsm[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0404FF04"
    )
        port map (
      I0 => stream_in_full_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \axi_last_fu_126_reg[0]_0\,
      I3 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_204_ap_start_reg_reg\,
      I4 => s_axis_video_TVALID_int_regslice,
      O => \ap_CS_fsm[6]_i_3_n_5\
    );
\ap_CS_fsm[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000021440065"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_4_0\(8),
      I1 => \j_fu_118[7]_i_2_n_5\,
      I2 => \j_fu_118_reg[10]\(8),
      I3 => \ap_CS_fsm[6]_i_4_0\(6),
      I4 => \j_fu_118_reg[10]\(6),
      I5 => \ap_CS_fsm[6]_i_7_n_5\,
      O => \ap_CS_fsm[6]_i_4_n_5\
    );
\ap_CS_fsm[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEBBFF9A"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_4_0\(1),
      I1 => \j_fu_118[7]_i_2_n_5\,
      I2 => \j_fu_118_reg[10]\(1),
      I3 => \ap_CS_fsm[6]_i_4_0\(0),
      I4 => \j_fu_118_reg[10]\(0),
      I5 => \ap_CS_fsm[6]_i_8_n_5\,
      O => \ap_CS_fsm[6]_i_5_n_5\
    );
\ap_CS_fsm[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_118_reg[10]\(5),
      I1 => \ap_CS_fsm[6]_i_4_0\(5),
      I2 => \j_fu_118_reg[10]\(4),
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg,
      I5 => \ap_CS_fsm[6]_i_4_0\(4),
      O => \ap_CS_fsm[6]_i_6_n_5\
    );
\ap_CS_fsm[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_118_reg[10]\(2),
      I1 => \ap_CS_fsm[6]_i_4_0\(2),
      I2 => \j_fu_118_reg[10]\(10),
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg,
      I5 => \ap_CS_fsm[6]_i_4_0\(10),
      O => \ap_CS_fsm[6]_i_7_n_5\
    );
\ap_CS_fsm[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_118_reg[10]\(9),
      I1 => \ap_CS_fsm[6]_i_4_0\(9),
      I2 => \j_fu_118_reg[10]\(7),
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg,
      I5 => \ap_CS_fsm[6]_i_4_0\(7),
      O => \ap_CS_fsm[6]_i_8_n_5\
    );
\ap_done_cache_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3B08"
    )
        port map (
      I0 => icmp_ln545_fu_245_p2,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg,
      I2 => \ap_CS_fsm[6]_i_3_n_5\,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__7_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__7_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4040000"
    )
        port map (
      I0 => icmp_ln545_fu_245_p2,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg,
      I2 => \ap_CS_fsm[6]_i_3_n_5\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_rst_n,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_1
    );
\ap_loop_init_int_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB08FFFF"
    )
        port map (
      I0 => icmp_ln545_fu_245_p2,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg,
      I2 => \ap_CS_fsm[6]_i_3_n_5\,
      I3 => ap_loop_init_int,
      I4 => ap_rst_n,
      O => \ap_loop_init_int_i_1__7_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__7_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_fu_122[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AFFCFAA8A0000"
    )
        port map (
      I0 => s_axis_video_TVALID_int_regslice,
      I1 => \axi_last_fu_126_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => stream_in_full_n,
      I4 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_204_ap_start_reg_reg\,
      I5 => \j_fu_118[7]_i_2_n_5\,
      O => \B_V_data_1_state_reg[0]\(0)
    );
\axi_data_fu_122[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040044440444"
    )
        port map (
      I0 => icmp_ln545_fu_245_p2,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg,
      I2 => \eol_reg_205_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \axi_last_fu_126_reg[0]_0\,
      I5 => \axi_data_fu_122[47]_i_4_n_5\,
      O => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_204_ap_start_reg_reg\
    );
\axi_data_fu_122[47]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => sof_reg_160,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \eol_reg_205_reg[0]_0\,
      O => \axi_data_fu_122[47]_i_4_n_5\
    );
\eol_reg_205[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8F0F0F0F0F0"
    )
        port map (
      I0 => \eol_reg_205_reg[0]\,
      I1 => stream_in_full_n,
      I2 => \eol_reg_205_reg[0]_0\,
      I3 => \eol_reg_205_reg[0]_1\,
      I4 => \j_fu_118[7]_i_2_n_5\,
      I5 => \eol_reg_205_reg[0]_2\,
      O => \axi_last_fu_126_reg[0]\
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC4"
    )
        port map (
      I0 => icmp_ln545_fu_245_p2,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg,
      I2 => \ap_CS_fsm[6]_i_3_n_5\,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_3(0),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_2
    );
\icmp_ln545_reg_459[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABA00BA8A"
    )
        port map (
      I0 => icmp_ln545_fu_245_p2,
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_204_ap_start_reg_reg\,
      I3 => \axi_last_fu_126_reg[0]_0\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => stream_in_full_n,
      O => \B_V_data_1_state_reg[0]_0\
    );
\j_fu_118[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_118_reg[10]\(0),
      O => D(0)
    );
\j_fu_118[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => icmp_ln545_fu_245_p2,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg,
      I2 => \ap_CS_fsm[6]_i_3_n_5\,
      I3 => ap_loop_init_int,
      O => SR(0)
    );
\j_fu_118[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln545_fu_245_p2,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg,
      I2 => \ap_CS_fsm[6]_i_3_n_5\,
      O => E(0)
    );
\j_fu_118[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009AAA"
    )
        port map (
      I0 => \j_fu_118_reg[10]\(10),
      I1 => \j_fu_118[10]_i_4_n_5\,
      I2 => \j_fu_118_reg[10]\(8),
      I3 => \j_fu_118_reg[10]\(9),
      I4 => ap_loop_init_int,
      O => D(10)
    );
\j_fu_118[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => \j_fu_118_reg[10]\(6),
      I1 => \j_fu_118_reg[10]\(4),
      I2 => \j_fu_118[7]_i_3_n_5\,
      I3 => \j_fu_118_reg[10]\(5),
      I4 => \j_fu_118[7]_i_2_n_5\,
      I5 => \j_fu_118_reg[10]\(7),
      O => \j_fu_118[10]_i_4_n_5\
    );
\j_fu_118[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \j_fu_118_reg[10]\(0),
      I1 => ap_loop_init_int,
      I2 => \j_fu_118_reg[10]\(1),
      O => D(1)
    );
\j_fu_118[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \j_fu_118_reg[10]\(2),
      I1 => \j_fu_118_reg[10]\(1),
      I2 => ap_loop_init_int,
      I3 => \j_fu_118_reg[10]\(0),
      O => D(2)
    );
\j_fu_118[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \j_fu_118_reg[10]\(3),
      I1 => ap_loop_init_int,
      I2 => \j_fu_118_reg[10]\(1),
      I3 => \j_fu_118_reg[10]\(0),
      I4 => \j_fu_118_reg[10]\(2),
      O => D(3)
    );
\j_fu_118[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \j_fu_118_reg[10]\(4),
      I1 => \j_fu_118_reg[10]\(3),
      I2 => \j_fu_118[7]_i_2_n_5\,
      I3 => \j_fu_118_reg[10]\(1),
      I4 => \j_fu_118_reg[10]\(0),
      I5 => \j_fu_118_reg[10]\(2),
      O => D(4)
    );
\j_fu_118[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2D22"
    )
        port map (
      I0 => \j_fu_118_reg[10]\(5),
      I1 => ap_loop_init_int,
      I2 => \j_fu_118[7]_i_3_n_5\,
      I3 => \j_fu_118_reg[10]\(4),
      O => D(5)
    );
\j_fu_118[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A060A0A"
    )
        port map (
      I0 => \j_fu_118_reg[10]\(6),
      I1 => \j_fu_118_reg[10]\(5),
      I2 => ap_loop_init_int,
      I3 => \j_fu_118[7]_i_3_n_5\,
      I4 => \j_fu_118_reg[10]\(4),
      O => D(6)
    );
\j_fu_118[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2212222222222222"
    )
        port map (
      I0 => \j_fu_118_reg[10]\(7),
      I1 => \j_fu_118[7]_i_2_n_5\,
      I2 => \j_fu_118_reg[10]\(5),
      I3 => \j_fu_118[7]_i_3_n_5\,
      I4 => \j_fu_118_reg[10]\(4),
      I5 => \j_fu_118_reg[10]\(6),
      O => D(7)
    );
\j_fu_118[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \j_fu_118[7]_i_2_n_5\
    );
\j_fu_118[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFFFFFFFF"
    )
        port map (
      I0 => \j_fu_118_reg[10]\(2),
      I1 => \j_fu_118_reg[10]\(0),
      I2 => \j_fu_118_reg[10]\(1),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \j_fu_118_reg[10]\(3),
      O => \j_fu_118[7]_i_3_n_5\
    );
\j_fu_118[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A060A0A"
    )
        port map (
      I0 => \j_fu_118_reg[10]\(8),
      I1 => \j_fu_118_reg[10]\(7),
      I2 => ap_loop_init_int,
      I3 => \j_fu_118[8]_i_2_n_5\,
      I4 => \j_fu_118_reg[10]\(6),
      O => D(8)
    );
\j_fu_118[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDDFFFF"
    )
        port map (
      I0 => \j_fu_118_reg[10]\(4),
      I1 => \j_fu_118[7]_i_3_n_5\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \j_fu_118_reg[10]\(5),
      O => \j_fu_118[8]_i_2_n_5\
    );
\j_fu_118[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44B4"
    )
        port map (
      I0 => \j_fu_118[10]_i_4_n_5\,
      I1 => \j_fu_118_reg[10]\(8),
      I2 => \j_fu_118_reg[10]\(9),
      I3 => ap_loop_init_int,
      O => D(9)
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^push\,
      I1 => stream_in_empty_n,
      I2 => v_vcresampler_core_1_U0_stream_in_read,
      O => empty_n_reg(0)
    );
\mOutPtr[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^push\,
      I1 => v_vcresampler_core_1_U0_stream_in_read,
      I2 => stream_in_empty_n,
      O => mOutPtr16_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_95 is
  port (
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_reg_unsigned_short_s_fu_278_ap_ce : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg : in STD_LOGIC;
    sof_reg_83 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_95 : entity is "bd_2d50_csc_0_flow_control_loop_pipe_sequential_init";
end bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_95;

architecture STRUCTURE of bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_95 is
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_5 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \sof_reg_83[0]_i_1\ : label is "soft_lutpair3";
begin
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2000000"
    )
        port map (
      I0 => Q(1),
      I1 => sof_reg_83,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg,
      I4 => s_axis_video_TVALID_int_regslice,
      O => \ap_CS_fsm_reg[2]\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFBFFAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => sof_reg_83,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08A80808"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => sof_reg_83,
      O => D(1)
    );
ap_ce_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAAAAAAAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => sof_reg_83,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => grp_reg_unsigned_short_s_fu_278_ap_ce
    );
ap_done_cache_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => sof_reg_83,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg,
      I3 => ap_done_cache,
      O => ap_done_cache_i_1_n_5
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_5,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FF57F55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => sof_reg_83,
      O => ap_loop_init_int_i_1_n_5
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_5,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEAE"
    )
        port map (
      I0 => Q(0),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg,
      I2 => sof_reg_83,
      I3 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[1]\
    );
\sof_reg_83[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => s_axis_video_TVALID_int_regslice,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => sof_reg_83,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_96 is
  port (
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    \axi_last_4_reg_103_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    eol_1_reg_114 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    select_ln590_reg_423 : in STD_LOGIC;
    axi_last_4_loc_fu_110 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_96 : entity is "bd_2d50_csc_0_flow_control_loop_pipe_sequential_init";
end bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_96;

architecture STRUCTURE of bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_96 is
  signal ap_block_state1_pp0_stage0_iter0 : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_5\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_5\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \axi_last_4_loc_fu_110[0]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \axi_data_25_fu_102[47]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \axi_last_4_loc_fu_110[0]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg_i_1 : label is "soft_lutpair2";
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\B_V_data_1_state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002A00"
    )
        port map (
      I0 => s_axis_video_TVALID_int_regslice,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg,
      I4 => eol_1_reg_114,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAEAE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => ap_done_reg1,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg,
      I4 => ap_done_cache,
      O => D(0)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg,
      I3 => eol_1_reg_114,
      O => ap_done_reg1
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A8A8A8080808"
    )
        port map (
      I0 => Q(2),
      I1 => ap_done_cache,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => eol_1_reg_114,
      O => D(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => eol_1_reg_114,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFF55F755FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg,
      I5 => eol_1_reg_114,
      O => \ap_loop_init_int_i_1__0_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_5\,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
\axi_data_25_fu_102[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FF888888888888"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY,
      I1 => Q(0),
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => eol_1_reg_114,
      I4 => Q(2),
      I5 => ap_block_state1_pp0_stage0_iter0,
      O => E(0)
    );
\axi_data_25_fu_102[47]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCC808"
    )
        port map (
      I0 => eol_1_reg_114,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out,
      I4 => s_axis_video_TVALID_int_regslice,
      O => ap_block_state1_pp0_stage0_iter0
    );
\axi_last_4_loc_fu_110[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => eol_1_reg_114,
      I1 => \axi_last_4_loc_fu_110[0]_i_2_n_5\,
      I2 => select_ln590_reg_423,
      I3 => ap_done_reg1,
      I4 => Q(2),
      I5 => axi_last_4_loc_fu_110,
      O => \axi_last_4_reg_103_reg[0]\
    );
\axi_last_4_loc_fu_110[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      O => \axi_last_4_loc_fu_110[0]_i_2_n_5\
    );
\axi_last_4_reg_103[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08880000"
    )
        port map (
      I0 => s_axis_video_TLAST_int_regslice,
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg,
      I5 => eol_1_reg_114,
      O => \B_V_data_1_state_reg[0]\
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAFABA"
    )
        port map (
      I0 => Q(1),
      I1 => eol_1_reg_114,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out,
      O => \ap_CS_fsm_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 19 downto 0 );
    CEP : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln196_5_fu_861_p2_carry__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln196_5_fu_861_p2_carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln196_4_reg_1286_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln196_4_reg_1286_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln196_4_reg_1286_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln196_5_fu_861_p2_carry__2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    stream_in_hresampled_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC
  );
end bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0;

architecture STRUCTURE of bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0 is
  signal \^cep\ : STD_LOGIC;
  signal \^p\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  CEP <= \^cep\;
  P(19 downto 0) <= \^p\(19 downto 0);
\add_ln196_5_fu_861_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^p\(15),
      O => \add_ln196_4_reg_1286_reg[15]\(7)
    );
\add_ln196_5_fu_861_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^p\(14),
      O => \add_ln196_4_reg_1286_reg[15]\(6)
    );
\add_ln196_5_fu_861_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^p\(13),
      O => \add_ln196_4_reg_1286_reg[15]\(5)
    );
\add_ln196_5_fu_861_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^p\(12),
      O => \add_ln196_4_reg_1286_reg[15]\(4)
    );
\add_ln196_5_fu_861_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^p\(11),
      O => \add_ln196_4_reg_1286_reg[15]\(3)
    );
\add_ln196_5_fu_861_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^p\(10),
      O => \add_ln196_4_reg_1286_reg[15]\(2)
    );
\add_ln196_5_fu_861_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^p\(9),
      O => \add_ln196_4_reg_1286_reg[15]\(1)
    );
\add_ln196_5_fu_861_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^p\(8),
      O => \add_ln196_4_reg_1286_reg[15]\(0)
    );
\add_ln196_5_fu_861_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => p_reg_reg_n_87,
      O => \add_ln196_4_reg_1286_reg[23]\(7)
    );
\add_ln196_5_fu_861_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => p_reg_reg_n_88,
      O => \add_ln196_4_reg_1286_reg[23]\(6)
    );
\add_ln196_5_fu_861_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => p_reg_reg_n_89,
      O => \add_ln196_4_reg_1286_reg[23]\(5)
    );
\add_ln196_5_fu_861_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => p_reg_reg_n_90,
      O => \add_ln196_4_reg_1286_reg[23]\(4)
    );
\add_ln196_5_fu_861_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^p\(19),
      O => \add_ln196_4_reg_1286_reg[23]\(3)
    );
\add_ln196_5_fu_861_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^p\(18),
      O => \add_ln196_4_reg_1286_reg[23]\(2)
    );
\add_ln196_5_fu_861_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^p\(17),
      O => \add_ln196_4_reg_1286_reg[23]\(1)
    );
\add_ln196_5_fu_861_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^p\(16),
      O => \add_ln196_4_reg_1286_reg[23]\(0)
    );
\add_ln196_5_fu_861_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(24),
      I1 => p_reg_reg_n_86,
      O => S(0)
    );
add_ln196_5_fu_861_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^p\(7),
      O => \add_ln196_4_reg_1286_reg[7]\(7)
    );
add_ln196_5_fu_861_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^p\(6),
      O => \add_ln196_4_reg_1286_reg[7]\(6)
    );
add_ln196_5_fu_861_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^p\(5),
      O => \add_ln196_4_reg_1286_reg[7]\(5)
    );
add_ln196_5_fu_861_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^p\(4),
      O => \add_ln196_4_reg_1286_reg[7]\(4)
    );
add_ln196_5_fu_861_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^p\(3),
      O => \add_ln196_4_reg_1286_reg[7]\(3)
    );
add_ln196_5_fu_861_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^p\(2),
      O => \add_ln196_4_reg_1286_reg[7]\(2)
    );
add_ln196_5_fu_861_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^p\(1),
      O => \add_ln196_4_reg_1286_reg[7]\(1)
    );
add_ln196_5_fu_861_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^p\(0),
      O => \add_ln196_4_reg_1286_reg[7]\(0)
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => stream_in_hresampled_empty_n,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => stream_csc_full_n,
      O => \^cep\
    );
icmp_ln200_2_fu_945_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CO(0),
      O => DI(0)
    );
icmp_ln200_2_fu_945_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln196_5_fu_861_p2_carry__2\(0)
    );
icmp_ln200_3_fu_950_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => O(0),
      I1 => CO(0),
      O => \add_ln196_5_fu_861_p2_carry__2_1\(0)
    );
icmp_ln200_3_fu_950_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln196_5_fu_861_p2_carry__2_0\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => stream_in_hresampled_dout(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(15),
      B(16) => DSP_ALU_INST(15),
      B(15 downto 0) => DSP_ALU_INST(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(9),
      C(46) => DSP_ALU_INST_0(9),
      C(45) => DSP_ALU_INST_0(9),
      C(44) => DSP_ALU_INST_0(9),
      C(43) => DSP_ALU_INST_0(9),
      C(42) => DSP_ALU_INST_0(9),
      C(41) => DSP_ALU_INST_0(9),
      C(40) => DSP_ALU_INST_0(9),
      C(39) => DSP_ALU_INST_0(9),
      C(38) => DSP_ALU_INST_0(9),
      C(37) => DSP_ALU_INST_0(9),
      C(36) => DSP_ALU_INST_0(9),
      C(35) => DSP_ALU_INST_0(9),
      C(34) => DSP_ALU_INST_0(9),
      C(33) => DSP_ALU_INST_0(9),
      C(32) => DSP_ALU_INST_0(9),
      C(31) => DSP_ALU_INST_0(9),
      C(30) => DSP_ALU_INST_0(9),
      C(29) => DSP_ALU_INST_0(9),
      C(28) => DSP_ALU_INST_0(9),
      C(27) => DSP_ALU_INST_0(9),
      C(26) => DSP_ALU_INST_0(9),
      C(25) => DSP_ALU_INST_0(9),
      C(24) => DSP_ALU_INST_0(9),
      C(23) => DSP_ALU_INST_0(9),
      C(22) => DSP_ALU_INST_0(9),
      C(21 downto 12) => DSP_ALU_INST_0(9 downto 0),
      C(11 downto 0) => B"100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^cep\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^cep\,
      CEB2 => \^cep\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^cep\,
      CEP => \^cep\,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24) => p_reg_reg_n_86,
      P(23) => p_reg_reg_n_87,
      P(22) => p_reg_reg_n_88,
      P(21) => p_reg_reg_n_89,
      P(20) => p_reg_reg_n_90,
      P(19 downto 0) => \^p\(19 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_52 is
  port (
    P : out STD_LOGIC_VECTOR ( 19 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln194_5_fu_831_p2_carry__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln194_5_fu_831_p2_carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln194_4_reg_1276_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln194_4_reg_1276_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln194_4_reg_1276_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln194_5_fu_831_p2_carry__2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_52 : entity is "bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0";
end bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_52;

architecture STRUCTURE of bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_52 is
  signal \^p\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(19 downto 0) <= \^p\(19 downto 0);
\add_ln194_5_fu_831_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^p\(15),
      O => \add_ln194_4_reg_1276_reg[15]\(7)
    );
\add_ln194_5_fu_831_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^p\(14),
      O => \add_ln194_4_reg_1276_reg[15]\(6)
    );
\add_ln194_5_fu_831_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^p\(13),
      O => \add_ln194_4_reg_1276_reg[15]\(5)
    );
\add_ln194_5_fu_831_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^p\(12),
      O => \add_ln194_4_reg_1276_reg[15]\(4)
    );
\add_ln194_5_fu_831_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^p\(11),
      O => \add_ln194_4_reg_1276_reg[15]\(3)
    );
\add_ln194_5_fu_831_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^p\(10),
      O => \add_ln194_4_reg_1276_reg[15]\(2)
    );
\add_ln194_5_fu_831_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^p\(9),
      O => \add_ln194_4_reg_1276_reg[15]\(1)
    );
\add_ln194_5_fu_831_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^p\(8),
      O => \add_ln194_4_reg_1276_reg[15]\(0)
    );
\add_ln194_5_fu_831_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => p_reg_reg_n_87,
      O => \add_ln194_4_reg_1276_reg[23]\(7)
    );
\add_ln194_5_fu_831_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => p_reg_reg_n_88,
      O => \add_ln194_4_reg_1276_reg[23]\(6)
    );
\add_ln194_5_fu_831_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => p_reg_reg_n_89,
      O => \add_ln194_4_reg_1276_reg[23]\(5)
    );
\add_ln194_5_fu_831_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => p_reg_reg_n_90,
      O => \add_ln194_4_reg_1276_reg[23]\(4)
    );
\add_ln194_5_fu_831_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^p\(19),
      O => \add_ln194_4_reg_1276_reg[23]\(3)
    );
\add_ln194_5_fu_831_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^p\(18),
      O => \add_ln194_4_reg_1276_reg[23]\(2)
    );
\add_ln194_5_fu_831_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^p\(17),
      O => \add_ln194_4_reg_1276_reg[23]\(1)
    );
\add_ln194_5_fu_831_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^p\(16),
      O => \add_ln194_4_reg_1276_reg[23]\(0)
    );
\add_ln194_5_fu_831_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(24),
      I1 => p_reg_reg_n_86,
      O => S(0)
    );
add_ln194_5_fu_831_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^p\(7),
      O => \add_ln194_4_reg_1276_reg[7]\(7)
    );
add_ln194_5_fu_831_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^p\(6),
      O => \add_ln194_4_reg_1276_reg[7]\(6)
    );
add_ln194_5_fu_831_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^p\(5),
      O => \add_ln194_4_reg_1276_reg[7]\(5)
    );
add_ln194_5_fu_831_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^p\(4),
      O => \add_ln194_4_reg_1276_reg[7]\(4)
    );
add_ln194_5_fu_831_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^p\(3),
      O => \add_ln194_4_reg_1276_reg[7]\(3)
    );
add_ln194_5_fu_831_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^p\(2),
      O => \add_ln194_4_reg_1276_reg[7]\(2)
    );
add_ln194_5_fu_831_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^p\(1),
      O => \add_ln194_4_reg_1276_reg[7]\(1)
    );
add_ln194_5_fu_831_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^p\(0),
      O => \add_ln194_4_reg_1276_reg[7]\(0)
    );
icmp_ln199_2_fu_911_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CO(0),
      O => DI(0)
    );
icmp_ln199_2_fu_911_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln194_5_fu_831_p2_carry__2\(0)
    );
icmp_ln199_3_fu_916_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => O(0),
      I1 => CO(0),
      O => \add_ln194_5_fu_831_p2_carry__2_1\(0)
    );
icmp_ln199_3_fu_916_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln194_5_fu_831_p2_carry__2_0\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => stream_in_hresampled_dout(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(15),
      B(16) => DSP_ALU_INST(15),
      B(15 downto 0) => DSP_ALU_INST(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(9),
      C(46) => DSP_ALU_INST_0(9),
      C(45) => DSP_ALU_INST_0(9),
      C(44) => DSP_ALU_INST_0(9),
      C(43) => DSP_ALU_INST_0(9),
      C(42) => DSP_ALU_INST_0(9),
      C(41) => DSP_ALU_INST_0(9),
      C(40) => DSP_ALU_INST_0(9),
      C(39) => DSP_ALU_INST_0(9),
      C(38) => DSP_ALU_INST_0(9),
      C(37) => DSP_ALU_INST_0(9),
      C(36) => DSP_ALU_INST_0(9),
      C(35) => DSP_ALU_INST_0(9),
      C(34) => DSP_ALU_INST_0(9),
      C(33) => DSP_ALU_INST_0(9),
      C(32) => DSP_ALU_INST_0(9),
      C(31) => DSP_ALU_INST_0(9),
      C(30) => DSP_ALU_INST_0(9),
      C(29) => DSP_ALU_INST_0(9),
      C(28) => DSP_ALU_INST_0(9),
      C(27) => DSP_ALU_INST_0(9),
      C(26) => DSP_ALU_INST_0(9),
      C(25) => DSP_ALU_INST_0(9),
      C(24) => DSP_ALU_INST_0(9),
      C(23) => DSP_ALU_INST_0(9),
      C(22) => DSP_ALU_INST_0(9),
      C(21 downto 12) => DSP_ALU_INST_0(9 downto 0),
      C(11 downto 0) => B"100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEB1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CEB1,
      CEP => CEB1,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24) => p_reg_reg_n_86,
      P(23) => p_reg_reg_n_87,
      P(22) => p_reg_reg_n_88,
      P(21) => p_reg_reg_n_89,
      P(20) => p_reg_reg_n_90,
      P(19 downto 0) => \^p\(19 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_53 is
  port (
    P : out STD_LOGIC_VECTOR ( 19 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln192_5_fu_801_p2_carry__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln192_5_fu_801_p2_carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln192_4_reg_1266_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln192_4_reg_1266_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln192_4_reg_1266_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln192_5_fu_801_p2_carry__2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \add_ln192_5_fu_801_p2_carry__2_2\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_53 : entity is "bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0";
end bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_53;

architecture STRUCTURE of bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_53 is
  signal \^p\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(19 downto 0) <= \^p\(19 downto 0);
\add_ln192_5_fu_801_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(15),
      I1 => \^p\(15),
      O => \add_ln192_4_reg_1266_reg[15]\(7)
    );
\add_ln192_5_fu_801_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(14),
      I1 => \^p\(14),
      O => \add_ln192_4_reg_1266_reg[15]\(6)
    );
\add_ln192_5_fu_801_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(13),
      I1 => \^p\(13),
      O => \add_ln192_4_reg_1266_reg[15]\(5)
    );
\add_ln192_5_fu_801_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(12),
      I1 => \^p\(12),
      O => \add_ln192_4_reg_1266_reg[15]\(4)
    );
\add_ln192_5_fu_801_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(11),
      I1 => \^p\(11),
      O => \add_ln192_4_reg_1266_reg[15]\(3)
    );
\add_ln192_5_fu_801_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(10),
      I1 => \^p\(10),
      O => \add_ln192_4_reg_1266_reg[15]\(2)
    );
\add_ln192_5_fu_801_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(9),
      I1 => \^p\(9),
      O => \add_ln192_4_reg_1266_reg[15]\(1)
    );
\add_ln192_5_fu_801_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(8),
      I1 => \^p\(8),
      O => \add_ln192_4_reg_1266_reg[15]\(0)
    );
\add_ln192_5_fu_801_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(23),
      I1 => p_reg_reg_n_87,
      O => \add_ln192_4_reg_1266_reg[23]\(7)
    );
\add_ln192_5_fu_801_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(22),
      I1 => p_reg_reg_n_88,
      O => \add_ln192_4_reg_1266_reg[23]\(6)
    );
\add_ln192_5_fu_801_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(21),
      I1 => p_reg_reg_n_89,
      O => \add_ln192_4_reg_1266_reg[23]\(5)
    );
\add_ln192_5_fu_801_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(20),
      I1 => p_reg_reg_n_90,
      O => \add_ln192_4_reg_1266_reg[23]\(4)
    );
\add_ln192_5_fu_801_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(19),
      I1 => \^p\(19),
      O => \add_ln192_4_reg_1266_reg[23]\(3)
    );
\add_ln192_5_fu_801_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(18),
      I1 => \^p\(18),
      O => \add_ln192_4_reg_1266_reg[23]\(2)
    );
\add_ln192_5_fu_801_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(17),
      I1 => \^p\(17),
      O => \add_ln192_4_reg_1266_reg[23]\(1)
    );
\add_ln192_5_fu_801_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(16),
      I1 => \^p\(16),
      O => \add_ln192_4_reg_1266_reg[23]\(0)
    );
\add_ln192_5_fu_801_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(24),
      I1 => p_reg_reg_n_86,
      O => S(0)
    );
add_ln192_5_fu_801_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(7),
      I1 => \^p\(7),
      O => \add_ln192_4_reg_1266_reg[7]\(7)
    );
add_ln192_5_fu_801_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(6),
      I1 => \^p\(6),
      O => \add_ln192_4_reg_1266_reg[7]\(6)
    );
add_ln192_5_fu_801_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(5),
      I1 => \^p\(5),
      O => \add_ln192_4_reg_1266_reg[7]\(5)
    );
add_ln192_5_fu_801_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(4),
      I1 => \^p\(4),
      O => \add_ln192_4_reg_1266_reg[7]\(4)
    );
add_ln192_5_fu_801_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(3),
      I1 => \^p\(3),
      O => \add_ln192_4_reg_1266_reg[7]\(3)
    );
add_ln192_5_fu_801_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(2),
      I1 => \^p\(2),
      O => \add_ln192_4_reg_1266_reg[7]\(2)
    );
add_ln192_5_fu_801_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(1),
      I1 => \^p\(1),
      O => \add_ln192_4_reg_1266_reg[7]\(1)
    );
add_ln192_5_fu_801_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_5_fu_801_p2_carry__2_2\(0),
      I1 => \^p\(0),
      O => \add_ln192_4_reg_1266_reg[7]\(0)
    );
icmp_ln198_2_fu_877_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CO(0),
      O => DI(0)
    );
icmp_ln198_2_fu_877_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln192_5_fu_801_p2_carry__2\(0)
    );
icmp_ln198_3_fu_882_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => O(0),
      I1 => CO(0),
      O => \add_ln192_5_fu_801_p2_carry__2_1\(0)
    );
icmp_ln198_3_fu_882_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln192_5_fu_801_p2_carry__2_0\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => stream_in_hresampled_dout(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \out\(15),
      B(16) => \out\(15),
      B(15 downto 0) => \out\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => Q(9),
      C(46) => Q(9),
      C(45) => Q(9),
      C(44) => Q(9),
      C(43) => Q(9),
      C(42) => Q(9),
      C(41) => Q(9),
      C(40) => Q(9),
      C(39) => Q(9),
      C(38) => Q(9),
      C(37) => Q(9),
      C(36) => Q(9),
      C(35) => Q(9),
      C(34) => Q(9),
      C(33) => Q(9),
      C(32) => Q(9),
      C(31) => Q(9),
      C(30) => Q(9),
      C(29) => Q(9),
      C(28) => Q(9),
      C(27) => Q(9),
      C(26) => Q(9),
      C(25) => Q(9),
      C(24) => Q(9),
      C(23) => Q(9),
      C(22) => Q(9),
      C(21 downto 12) => Q(9 downto 0),
      C(11 downto 0) => B"100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEB1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CEB1,
      CEP => CEB1,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24) => p_reg_reg_n_86,
      P(23) => p_reg_reg_n_87,
      P(22) => p_reg_reg_n_88,
      P(21) => p_reg_reg_n_89,
      P(20) => p_reg_reg_n_90,
      P(19 downto 0) => \^p\(19 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_54 is
  port (
    P : out STD_LOGIC_VECTOR ( 19 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln196_2_fu_683_p2_carry__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln196_2_fu_683_p2_carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln196_1_reg_1256_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln196_1_reg_1256_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln196_1_reg_1256_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln196_2_fu_683_p2_carry__2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    K32_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_54 : entity is "bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0";
end bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_54;

architecture STRUCTURE of bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_54 is
  signal \^p\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(19 downto 0) <= \^p\(19 downto 0);
\add_ln196_2_fu_683_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^p\(15),
      O => \add_ln196_1_reg_1256_reg[15]\(7)
    );
\add_ln196_2_fu_683_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^p\(14),
      O => \add_ln196_1_reg_1256_reg[15]\(6)
    );
\add_ln196_2_fu_683_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^p\(13),
      O => \add_ln196_1_reg_1256_reg[15]\(5)
    );
\add_ln196_2_fu_683_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^p\(12),
      O => \add_ln196_1_reg_1256_reg[15]\(4)
    );
\add_ln196_2_fu_683_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^p\(11),
      O => \add_ln196_1_reg_1256_reg[15]\(3)
    );
\add_ln196_2_fu_683_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^p\(10),
      O => \add_ln196_1_reg_1256_reg[15]\(2)
    );
\add_ln196_2_fu_683_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^p\(9),
      O => \add_ln196_1_reg_1256_reg[15]\(1)
    );
\add_ln196_2_fu_683_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^p\(8),
      O => \add_ln196_1_reg_1256_reg[15]\(0)
    );
\add_ln196_2_fu_683_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => p_reg_reg_n_87,
      O => \add_ln196_1_reg_1256_reg[23]\(7)
    );
\add_ln196_2_fu_683_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => p_reg_reg_n_88,
      O => \add_ln196_1_reg_1256_reg[23]\(6)
    );
\add_ln196_2_fu_683_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => p_reg_reg_n_89,
      O => \add_ln196_1_reg_1256_reg[23]\(5)
    );
\add_ln196_2_fu_683_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => p_reg_reg_n_90,
      O => \add_ln196_1_reg_1256_reg[23]\(4)
    );
\add_ln196_2_fu_683_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^p\(19),
      O => \add_ln196_1_reg_1256_reg[23]\(3)
    );
\add_ln196_2_fu_683_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^p\(18),
      O => \add_ln196_1_reg_1256_reg[23]\(2)
    );
\add_ln196_2_fu_683_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^p\(17),
      O => \add_ln196_1_reg_1256_reg[23]\(1)
    );
\add_ln196_2_fu_683_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^p\(16),
      O => \add_ln196_1_reg_1256_reg[23]\(0)
    );
\add_ln196_2_fu_683_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(24),
      I1 => p_reg_reg_n_86,
      O => S(0)
    );
add_ln196_2_fu_683_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^p\(7),
      O => \add_ln196_1_reg_1256_reg[7]\(7)
    );
add_ln196_2_fu_683_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^p\(6),
      O => \add_ln196_1_reg_1256_reg[7]\(6)
    );
add_ln196_2_fu_683_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^p\(5),
      O => \add_ln196_1_reg_1256_reg[7]\(5)
    );
add_ln196_2_fu_683_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^p\(4),
      O => \add_ln196_1_reg_1256_reg[7]\(4)
    );
add_ln196_2_fu_683_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^p\(3),
      O => \add_ln196_1_reg_1256_reg[7]\(3)
    );
add_ln196_2_fu_683_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^p\(2),
      O => \add_ln196_1_reg_1256_reg[7]\(2)
    );
add_ln196_2_fu_683_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^p\(1),
      O => \add_ln196_1_reg_1256_reg[7]\(1)
    );
add_ln196_2_fu_683_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^p\(0),
      O => \add_ln196_1_reg_1256_reg[7]\(0)
    );
icmp_ln200_1_fu_758_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => O(0),
      I1 => CO(0),
      O => \add_ln196_2_fu_683_p2_carry__2_1\(0)
    );
icmp_ln200_1_fu_758_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln196_2_fu_683_p2_carry__2_0\(0)
    );
icmp_ln200_fu_753_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CO(0),
      O => DI(0)
    );
icmp_ln200_fu_753_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln196_2_fu_683_p2_carry__2\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => stream_in_hresampled_dout(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => K32_read(15),
      B(16) => K32_read(15),
      B(15 downto 0) => K32_read(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST(9),
      C(46) => DSP_ALU_INST(9),
      C(45) => DSP_ALU_INST(9),
      C(44) => DSP_ALU_INST(9),
      C(43) => DSP_ALU_INST(9),
      C(42) => DSP_ALU_INST(9),
      C(41) => DSP_ALU_INST(9),
      C(40) => DSP_ALU_INST(9),
      C(39) => DSP_ALU_INST(9),
      C(38) => DSP_ALU_INST(9),
      C(37) => DSP_ALU_INST(9),
      C(36) => DSP_ALU_INST(9),
      C(35) => DSP_ALU_INST(9),
      C(34) => DSP_ALU_INST(9),
      C(33) => DSP_ALU_INST(9),
      C(32) => DSP_ALU_INST(9),
      C(31) => DSP_ALU_INST(9),
      C(30) => DSP_ALU_INST(9),
      C(29) => DSP_ALU_INST(9),
      C(28) => DSP_ALU_INST(9),
      C(27) => DSP_ALU_INST(9),
      C(26) => DSP_ALU_INST(9),
      C(25) => DSP_ALU_INST(9),
      C(24) => DSP_ALU_INST(9),
      C(23) => DSP_ALU_INST(9),
      C(22) => DSP_ALU_INST(9),
      C(21 downto 12) => DSP_ALU_INST(9 downto 0),
      C(11 downto 0) => B"100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEB1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CEB1,
      CEP => CEB1,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24) => p_reg_reg_n_86,
      P(23) => p_reg_reg_n_87,
      P(22) => p_reg_reg_n_88,
      P(21) => p_reg_reg_n_89,
      P(20) => p_reg_reg_n_90,
      P(19 downto 0) => \^p\(19 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_55 is
  port (
    P : out STD_LOGIC_VECTOR ( 19 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln194_2_fu_653_p2_carry__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln194_2_fu_653_p2_carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln194_1_reg_1240_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln194_1_reg_1240_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln194_1_reg_1240_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln194_2_fu_653_p2_carry__2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    K22_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_55 : entity is "bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0";
end bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_55;

architecture STRUCTURE of bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_55 is
  signal \^p\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(19 downto 0) <= \^p\(19 downto 0);
\add_ln194_2_fu_653_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^p\(15),
      O => \add_ln194_1_reg_1240_reg[15]\(7)
    );
\add_ln194_2_fu_653_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \^p\(14),
      O => \add_ln194_1_reg_1240_reg[15]\(6)
    );
\add_ln194_2_fu_653_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^p\(13),
      O => \add_ln194_1_reg_1240_reg[15]\(5)
    );
\add_ln194_2_fu_653_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \^p\(12),
      O => \add_ln194_1_reg_1240_reg[15]\(4)
    );
\add_ln194_2_fu_653_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \^p\(11),
      O => \add_ln194_1_reg_1240_reg[15]\(3)
    );
\add_ln194_2_fu_653_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \^p\(10),
      O => \add_ln194_1_reg_1240_reg[15]\(2)
    );
\add_ln194_2_fu_653_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \^p\(9),
      O => \add_ln194_1_reg_1240_reg[15]\(1)
    );
\add_ln194_2_fu_653_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \^p\(8),
      O => \add_ln194_1_reg_1240_reg[15]\(0)
    );
\add_ln194_2_fu_653_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => p_reg_reg_n_87,
      O => \add_ln194_1_reg_1240_reg[23]\(7)
    );
\add_ln194_2_fu_653_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => p_reg_reg_n_88,
      O => \add_ln194_1_reg_1240_reg[23]\(6)
    );
\add_ln194_2_fu_653_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => p_reg_reg_n_89,
      O => \add_ln194_1_reg_1240_reg[23]\(5)
    );
\add_ln194_2_fu_653_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => p_reg_reg_n_90,
      O => \add_ln194_1_reg_1240_reg[23]\(4)
    );
\add_ln194_2_fu_653_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \^p\(19),
      O => \add_ln194_1_reg_1240_reg[23]\(3)
    );
\add_ln194_2_fu_653_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \^p\(18),
      O => \add_ln194_1_reg_1240_reg[23]\(2)
    );
\add_ln194_2_fu_653_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \^p\(17),
      O => \add_ln194_1_reg_1240_reg[23]\(1)
    );
\add_ln194_2_fu_653_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \^p\(16),
      O => \add_ln194_1_reg_1240_reg[23]\(0)
    );
\add_ln194_2_fu_653_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(24),
      I1 => p_reg_reg_n_86,
      O => S(0)
    );
add_ln194_2_fu_653_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \^p\(7),
      O => \add_ln194_1_reg_1240_reg[7]\(7)
    );
add_ln194_2_fu_653_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \^p\(6),
      O => \add_ln194_1_reg_1240_reg[7]\(6)
    );
add_ln194_2_fu_653_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \^p\(5),
      O => \add_ln194_1_reg_1240_reg[7]\(5)
    );
add_ln194_2_fu_653_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \^p\(4),
      O => \add_ln194_1_reg_1240_reg[7]\(4)
    );
add_ln194_2_fu_653_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \^p\(3),
      O => \add_ln194_1_reg_1240_reg[7]\(3)
    );
add_ln194_2_fu_653_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \^p\(2),
      O => \add_ln194_1_reg_1240_reg[7]\(2)
    );
add_ln194_2_fu_653_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \^p\(1),
      O => \add_ln194_1_reg_1240_reg[7]\(1)
    );
add_ln194_2_fu_653_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \^p\(0),
      O => \add_ln194_1_reg_1240_reg[7]\(0)
    );
icmp_ln199_1_fu_738_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => O(0),
      I1 => CO(0),
      O => \add_ln194_2_fu_653_p2_carry__2_1\(0)
    );
icmp_ln199_1_fu_738_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln194_2_fu_653_p2_carry__2_0\(0)
    );
icmp_ln199_fu_733_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CO(0),
      O => DI(0)
    );
icmp_ln199_fu_733_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln194_2_fu_653_p2_carry__2\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => stream_in_hresampled_dout(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => K22_read(15),
      B(16) => K22_read(15),
      B(15 downto 0) => K22_read(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST(9),
      C(46) => DSP_ALU_INST(9),
      C(45) => DSP_ALU_INST(9),
      C(44) => DSP_ALU_INST(9),
      C(43) => DSP_ALU_INST(9),
      C(42) => DSP_ALU_INST(9),
      C(41) => DSP_ALU_INST(9),
      C(40) => DSP_ALU_INST(9),
      C(39) => DSP_ALU_INST(9),
      C(38) => DSP_ALU_INST(9),
      C(37) => DSP_ALU_INST(9),
      C(36) => DSP_ALU_INST(9),
      C(35) => DSP_ALU_INST(9),
      C(34) => DSP_ALU_INST(9),
      C(33) => DSP_ALU_INST(9),
      C(32) => DSP_ALU_INST(9),
      C(31) => DSP_ALU_INST(9),
      C(30) => DSP_ALU_INST(9),
      C(29) => DSP_ALU_INST(9),
      C(28) => DSP_ALU_INST(9),
      C(27) => DSP_ALU_INST(9),
      C(26) => DSP_ALU_INST(9),
      C(25) => DSP_ALU_INST(9),
      C(24) => DSP_ALU_INST(9),
      C(23) => DSP_ALU_INST(9),
      C(22) => DSP_ALU_INST(9),
      C(21 downto 12) => DSP_ALU_INST(9 downto 0),
      C(11 downto 0) => B"100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEB1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CEB1,
      CEP => CEB1,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24) => p_reg_reg_n_86,
      P(23) => p_reg_reg_n_87,
      P(22) => p_reg_reg_n_88,
      P(21) => p_reg_reg_n_89,
      P(20) => p_reg_reg_n_90,
      P(19 downto 0) => \^p\(19 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_56 is
  port (
    P : out STD_LOGIC_VECTOR ( 19 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln192_2_fu_623_p2_carry__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln192_2_fu_623_p2_carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln192_1_reg_1224_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln192_1_reg_1224_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln192_1_reg_1224_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln192_2_fu_623_p2_carry__2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    K12_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \add_ln192_2_fu_623_p2_carry__2_2\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_56 : entity is "bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0";
end bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_56;

architecture STRUCTURE of bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_56 is
  signal \^p\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(19 downto 0) <= \^p\(19 downto 0);
\add_ln192_2_fu_623_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(15),
      I1 => \^p\(15),
      O => \add_ln192_1_reg_1224_reg[15]\(7)
    );
\add_ln192_2_fu_623_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(14),
      I1 => \^p\(14),
      O => \add_ln192_1_reg_1224_reg[15]\(6)
    );
\add_ln192_2_fu_623_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(13),
      I1 => \^p\(13),
      O => \add_ln192_1_reg_1224_reg[15]\(5)
    );
\add_ln192_2_fu_623_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(12),
      I1 => \^p\(12),
      O => \add_ln192_1_reg_1224_reg[15]\(4)
    );
\add_ln192_2_fu_623_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(11),
      I1 => \^p\(11),
      O => \add_ln192_1_reg_1224_reg[15]\(3)
    );
\add_ln192_2_fu_623_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(10),
      I1 => \^p\(10),
      O => \add_ln192_1_reg_1224_reg[15]\(2)
    );
\add_ln192_2_fu_623_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(9),
      I1 => \^p\(9),
      O => \add_ln192_1_reg_1224_reg[15]\(1)
    );
\add_ln192_2_fu_623_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(8),
      I1 => \^p\(8),
      O => \add_ln192_1_reg_1224_reg[15]\(0)
    );
\add_ln192_2_fu_623_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(23),
      I1 => p_reg_reg_n_87,
      O => \add_ln192_1_reg_1224_reg[23]\(7)
    );
\add_ln192_2_fu_623_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(22),
      I1 => p_reg_reg_n_88,
      O => \add_ln192_1_reg_1224_reg[23]\(6)
    );
\add_ln192_2_fu_623_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(21),
      I1 => p_reg_reg_n_89,
      O => \add_ln192_1_reg_1224_reg[23]\(5)
    );
\add_ln192_2_fu_623_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(20),
      I1 => p_reg_reg_n_90,
      O => \add_ln192_1_reg_1224_reg[23]\(4)
    );
\add_ln192_2_fu_623_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(19),
      I1 => \^p\(19),
      O => \add_ln192_1_reg_1224_reg[23]\(3)
    );
\add_ln192_2_fu_623_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(18),
      I1 => \^p\(18),
      O => \add_ln192_1_reg_1224_reg[23]\(2)
    );
\add_ln192_2_fu_623_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(17),
      I1 => \^p\(17),
      O => \add_ln192_1_reg_1224_reg[23]\(1)
    );
\add_ln192_2_fu_623_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(16),
      I1 => \^p\(16),
      O => \add_ln192_1_reg_1224_reg[23]\(0)
    );
\add_ln192_2_fu_623_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(24),
      I1 => p_reg_reg_n_86,
      O => S(0)
    );
add_ln192_2_fu_623_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(7),
      I1 => \^p\(7),
      O => \add_ln192_1_reg_1224_reg[7]\(7)
    );
add_ln192_2_fu_623_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(6),
      I1 => \^p\(6),
      O => \add_ln192_1_reg_1224_reg[7]\(6)
    );
add_ln192_2_fu_623_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(5),
      I1 => \^p\(5),
      O => \add_ln192_1_reg_1224_reg[7]\(5)
    );
add_ln192_2_fu_623_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(4),
      I1 => \^p\(4),
      O => \add_ln192_1_reg_1224_reg[7]\(4)
    );
add_ln192_2_fu_623_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(3),
      I1 => \^p\(3),
      O => \add_ln192_1_reg_1224_reg[7]\(3)
    );
add_ln192_2_fu_623_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(2),
      I1 => \^p\(2),
      O => \add_ln192_1_reg_1224_reg[7]\(2)
    );
add_ln192_2_fu_623_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(1),
      I1 => \^p\(1),
      O => \add_ln192_1_reg_1224_reg[7]\(1)
    );
add_ln192_2_fu_623_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln192_2_fu_623_p2_carry__2_2\(0),
      I1 => \^p\(0),
      O => \add_ln192_1_reg_1224_reg[7]\(0)
    );
icmp_ln198_1_fu_704_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => O(0),
      I1 => CO(0),
      O => \add_ln192_2_fu_623_p2_carry__2_1\(0)
    );
icmp_ln198_1_fu_704_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln192_2_fu_623_p2_carry__2_0\(0)
    );
icmp_ln198_fu_699_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CO(0),
      O => DI(0)
    );
icmp_ln198_fu_699_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln192_2_fu_623_p2_carry__2\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => stream_in_hresampled_dout(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => K12_read(15),
      B(16) => K12_read(15),
      B(15 downto 0) => K12_read(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => Q(9),
      C(46) => Q(9),
      C(45) => Q(9),
      C(44) => Q(9),
      C(43) => Q(9),
      C(42) => Q(9),
      C(41) => Q(9),
      C(40) => Q(9),
      C(39) => Q(9),
      C(38) => Q(9),
      C(37) => Q(9),
      C(36) => Q(9),
      C(35) => Q(9),
      C(34) => Q(9),
      C(33) => Q(9),
      C(32) => Q(9),
      C(31) => Q(9),
      C(30) => Q(9),
      C(29) => Q(9),
      C(28) => Q(9),
      C(27) => Q(9),
      C(26) => Q(9),
      C(25) => Q(9),
      C(24) => Q(9),
      C(23) => Q(9),
      C(22) => Q(9),
      C(21 downto 12) => Q(9 downto 0),
      C(11 downto 0) => B"100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEB1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CEB1,
      CEP => CEB1,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24) => p_reg_reg_n_86,
      P(23) => p_reg_reg_n_87,
      P(22) => p_reg_reg_n_88,
      P(21) => p_reg_reg_n_89,
      P(20) => p_reg_reg_n_90,
      P(19 downto 0) => \^p\(19 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mul_16s_8ns_24_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln192_1_reg_1224_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bd_2d50_csc_0_mul_16s_8ns_24_1_1;

architecture STRUCTURE of bd_2d50_csc_0_mul_16s_8ns_24_1_1 is
  signal \^p\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tmp_product_n_86 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(23 downto 0) <= \^p\(23 downto 0);
\add_ln192_1_reg_1224[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln192_1_reg_1224_reg[23]\(0),
      O => S(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \out\(15),
      A(28) => \out\(15),
      A(27) => \out\(15),
      A(26) => \out\(15),
      A(25) => \out\(15),
      A(24) => \out\(15),
      A(23) => \out\(15),
      A(22) => \out\(15),
      A(21) => \out\(15),
      A(20) => \out\(15),
      A(19) => \out\(15),
      A(18) => \out\(15),
      A(17) => \out\(15),
      A(16) => \out\(15),
      A(15 downto 0) => \out\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_hresampled_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEB1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_tmp_product_P_UNCONNECTED(47 downto 25),
      P(24) => tmp_product_n_86,
      P(23 downto 0) => \^p\(23 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mul_16s_8ns_24_1_1_42 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln194_1_reg_1240_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_mul_16s_8ns_24_1_1_42 : entity is "bd_2d50_csc_0_mul_16s_8ns_24_1_1";
end bd_2d50_csc_0_mul_16s_8ns_24_1_1_42;

architecture STRUCTURE of bd_2d50_csc_0_mul_16s_8ns_24_1_1_42 is
  signal \^p\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tmp_product_n_86 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(23 downto 0) <= \^p\(23 downto 0);
\add_ln194_1_reg_1240[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln194_1_reg_1240_reg[23]\(0),
      O => S(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_hresampled_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEB1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_tmp_product_P_UNCONNECTED(47 downto 25),
      P(24) => tmp_product_n_86,
      P(23 downto 0) => \^p\(23 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mul_16s_8ns_24_1_1_43 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln196_1_reg_1256_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_mul_16s_8ns_24_1_1_43 : entity is "bd_2d50_csc_0_mul_16s_8ns_24_1_1";
end bd_2d50_csc_0_mul_16s_8ns_24_1_1_43;

architecture STRUCTURE of bd_2d50_csc_0_mul_16s_8ns_24_1_1_43 is
  signal \^p\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tmp_product_n_86 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(23 downto 0) <= \^p\(23 downto 0);
\add_ln196_1_reg_1256[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln196_1_reg_1256_reg[23]\(0),
      O => S(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_hresampled_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEB1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_tmp_product_P_UNCONNECTED(47 downto 25),
      P(24) => tmp_product_n_86,
      P(23 downto 0) => \^p\(23 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mul_8ns_16s_24_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end bd_2d50_csc_0_mul_8ns_16s_24_1_1;

architecture STRUCTURE of bd_2d50_csc_0_mul_8ns_16s_24_1_1 is
  signal tmp_product_n_86 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_hresampled_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEB1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_tmp_product_P_UNCONNECTED(47 downto 25),
      P(24) => tmp_product_n_86,
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mul_8ns_16s_24_1_1_44 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_mul_8ns_16s_24_1_1_44 : entity is "bd_2d50_csc_0_mul_8ns_16s_24_1_1";
end bd_2d50_csc_0_mul_8ns_16s_24_1_1_44;

architecture STRUCTURE of bd_2d50_csc_0_mul_8ns_16s_24_1_1_44 is
  signal tmp_product_n_86 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_hresampled_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEB1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_tmp_product_P_UNCONNECTED(47 downto 25),
      P(24) => tmp_product_n_86,
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mul_8ns_16s_24_1_1_45 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_mul_8ns_16s_24_1_1_45 : entity is "bd_2d50_csc_0_mul_8ns_16s_24_1_1";
end bd_2d50_csc_0_mul_8ns_16s_24_1_1_45;

architecture STRUCTURE of bd_2d50_csc_0_mul_8ns_16s_24_1_1_45 is
  signal tmp_product_n_86 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_hresampled_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEB1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_tmp_product_P_UNCONNECTED(47 downto 25),
      P(24) => tmp_product_n_86,
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mul_8ns_16s_24_1_1_46 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    K12_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln192_4_reg_1266_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_mul_8ns_16s_24_1_1_46 : entity is "bd_2d50_csc_0_mul_8ns_16s_24_1_1";
end bd_2d50_csc_0_mul_8ns_16s_24_1_1_46;

architecture STRUCTURE of bd_2d50_csc_0_mul_8ns_16s_24_1_1_46 is
  signal \^p\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tmp_product_n_86 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(23 downto 0) <= \^p\(23 downto 0);
\add_ln192_4_reg_1266[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln192_4_reg_1266_reg[23]\(0),
      O => S(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => K12_read(15),
      A(28) => K12_read(15),
      A(27) => K12_read(15),
      A(26) => K12_read(15),
      A(25) => K12_read(15),
      A(24) => K12_read(15),
      A(23) => K12_read(15),
      A(22) => K12_read(15),
      A(21) => K12_read(15),
      A(20) => K12_read(15),
      A(19) => K12_read(15),
      A(18) => K12_read(15),
      A(17) => K12_read(15),
      A(16) => K12_read(15),
      A(15 downto 0) => K12_read(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_hresampled_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEB1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_tmp_product_P_UNCONNECTED(47 downto 25),
      P(24) => tmp_product_n_86,
      P(23 downto 0) => \^p\(23 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mul_8ns_16s_24_1_1_47 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_mul_8ns_16s_24_1_1_47 : entity is "bd_2d50_csc_0_mul_8ns_16s_24_1_1";
end bd_2d50_csc_0_mul_8ns_16s_24_1_1_47;

architecture STRUCTURE of bd_2d50_csc_0_mul_8ns_16s_24_1_1_47 is
  signal tmp_product_n_86 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_hresampled_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEB1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_tmp_product_P_UNCONNECTED(47 downto 25),
      P(24) => tmp_product_n_86,
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mul_8ns_16s_24_1_1_48 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    K22_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln194_4_reg_1276_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_mul_8ns_16s_24_1_1_48 : entity is "bd_2d50_csc_0_mul_8ns_16s_24_1_1";
end bd_2d50_csc_0_mul_8ns_16s_24_1_1_48;

architecture STRUCTURE of bd_2d50_csc_0_mul_8ns_16s_24_1_1_48 is
  signal \^p\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tmp_product_n_86 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(23 downto 0) <= \^p\(23 downto 0);
\add_ln194_4_reg_1276[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln194_4_reg_1276_reg[23]\(0),
      O => S(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => K22_read(15),
      A(28) => K22_read(15),
      A(27) => K22_read(15),
      A(26) => K22_read(15),
      A(25) => K22_read(15),
      A(24) => K22_read(15),
      A(23) => K22_read(15),
      A(22) => K22_read(15),
      A(21) => K22_read(15),
      A(20) => K22_read(15),
      A(19) => K22_read(15),
      A(18) => K22_read(15),
      A(17) => K22_read(15),
      A(16) => K22_read(15),
      A(15 downto 0) => K22_read(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_hresampled_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEB1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_tmp_product_P_UNCONNECTED(47 downto 25),
      P(24) => tmp_product_n_86,
      P(23 downto 0) => \^p\(23 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mul_8ns_16s_24_1_1_49 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_mul_8ns_16s_24_1_1_49 : entity is "bd_2d50_csc_0_mul_8ns_16s_24_1_1";
end bd_2d50_csc_0_mul_8ns_16s_24_1_1_49;

architecture STRUCTURE of bd_2d50_csc_0_mul_8ns_16s_24_1_1_49 is
  signal tmp_product_n_86 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_hresampled_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEB1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_tmp_product_P_UNCONNECTED(47 downto 25),
      P(24) => tmp_product_n_86,
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mul_8ns_16s_24_1_1_50 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    K32_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln196_4_reg_1286_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_mul_8ns_16s_24_1_1_50 : entity is "bd_2d50_csc_0_mul_8ns_16s_24_1_1";
end bd_2d50_csc_0_mul_8ns_16s_24_1_1_50;

architecture STRUCTURE of bd_2d50_csc_0_mul_8ns_16s_24_1_1_50 is
  signal \^p\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tmp_product_n_86 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(23 downto 0) <= \^p\(23 downto 0);
\add_ln196_4_reg_1286[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln196_4_reg_1286_reg[23]\(0),
      O => S(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => K32_read(15),
      A(28) => K32_read(15),
      A(27) => K32_read(15),
      A(26) => K32_read(15),
      A(25) => K32_read(15),
      A(24) => K32_read(15),
      A(23) => K32_read(15),
      A(22) => K32_read(15),
      A(21) => K32_read(15),
      A(20) => K32_read(15),
      A(19) => K32_read(15),
      A(18) => K32_read(15),
      A(17) => K32_read(15),
      A(16) => K32_read(15),
      A(15 downto 0) => K32_read(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_hresampled_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEB1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_tmp_product_P_UNCONNECTED(47 downto 25),
      P(24) => tmp_product_n_86,
      P(23 downto 0) => \^p\(23 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mul_8ns_16s_24_1_1_51 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_mul_8ns_16s_24_1_1_51 : entity is "bd_2d50_csc_0_mul_8ns_16s_24_1_1";
end bd_2d50_csc_0_mul_8ns_16s_24_1_1_51;

architecture STRUCTURE of bd_2d50_csc_0_mul_8ns_16s_24_1_1_51 is
  signal tmp_product_n_86 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_hresampled_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEB1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_tmp_product_P_UNCONNECTED(47 downto 25),
      P(24) => tmp_product_n_86,
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_reg_unsigned_short_s is
  port (
    ap_ce_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    HwReg_width_c_empty_n : in STD_LOGIC;
    HwReg_height_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_read_reg_22_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end bd_2d50_csc_0_reg_unsigned_short_s;

architecture STRUCTURE of bd_2d50_csc_0_reg_unsigned_short_s is
  signal \^ap_ce_reg\ : STD_LOGIC;
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_reg_unsigned_short_s_fu_155_ap_ce : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rows_reg_213[0]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \rows_reg_213[10]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \rows_reg_213[11]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \rows_reg_213[1]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \rows_reg_213[2]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \rows_reg_213[3]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \rows_reg_213[4]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \rows_reg_213[5]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \rows_reg_213[6]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \rows_reg_213[7]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \rows_reg_213[8]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \rows_reg_213[9]_i_1\ : label is "soft_lutpair269";
begin
  ap_ce_reg <= \^ap_ce_reg\;
\ap_ce_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_start,
      I1 => HwReg_width_c_empty_n,
      I2 => HwReg_height_c_empty_n,
      I3 => Q(0),
      I4 => Q(1),
      O => grp_reg_unsigned_short_s_fu_155_ap_ce
    );
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_unsigned_short_s_fu_155_ap_ce,
      Q => \^ap_ce_reg\,
      R => '0'
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(0),
      Q => ap_return_int_reg(0),
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(10),
      Q => ap_return_int_reg(10),
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(11),
      Q => ap_return_int_reg(11),
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(1),
      Q => ap_return_int_reg(1),
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(2),
      Q => ap_return_int_reg(2),
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(3),
      Q => ap_return_int_reg(3),
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(4),
      Q => ap_return_int_reg(4),
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(5),
      Q => ap_return_int_reg(5),
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(6),
      Q => ap_return_int_reg(6),
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(7),
      Q => ap_return_int_reg(7),
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(8),
      Q => ap_return_int_reg(8),
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(9),
      Q => ap_return_int_reg(9),
      R => '0'
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(0),
      Q => d_read_reg_22(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(10),
      Q => d_read_reg_22(10),
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(11),
      Q => d_read_reg_22(11),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(1),
      Q => d_read_reg_22(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(2),
      Q => d_read_reg_22(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(3),
      Q => d_read_reg_22(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(4),
      Q => d_read_reg_22(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(5),
      Q => d_read_reg_22(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(6),
      Q => d_read_reg_22(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(7),
      Q => d_read_reg_22(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(8),
      Q => d_read_reg_22(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(9),
      Q => d_read_reg_22(9),
      R => '0'
    );
\rows_reg_213[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_read_reg_22(0),
      I1 => \^ap_ce_reg\,
      I2 => ap_return_int_reg(0),
      O => D(0)
    );
\rows_reg_213[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_read_reg_22(10),
      I1 => \^ap_ce_reg\,
      I2 => ap_return_int_reg(10),
      O => D(10)
    );
\rows_reg_213[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_read_reg_22(11),
      I1 => \^ap_ce_reg\,
      I2 => ap_return_int_reg(11),
      O => D(11)
    );
\rows_reg_213[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_read_reg_22(1),
      I1 => \^ap_ce_reg\,
      I2 => ap_return_int_reg(1),
      O => D(1)
    );
\rows_reg_213[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_read_reg_22(2),
      I1 => \^ap_ce_reg\,
      I2 => ap_return_int_reg(2),
      O => D(2)
    );
\rows_reg_213[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_read_reg_22(3),
      I1 => \^ap_ce_reg\,
      I2 => ap_return_int_reg(3),
      O => D(3)
    );
\rows_reg_213[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_read_reg_22(4),
      I1 => \^ap_ce_reg\,
      I2 => ap_return_int_reg(4),
      O => D(4)
    );
\rows_reg_213[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_read_reg_22(5),
      I1 => \^ap_ce_reg\,
      I2 => ap_return_int_reg(5),
      O => D(5)
    );
\rows_reg_213[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_read_reg_22(6),
      I1 => \^ap_ce_reg\,
      I2 => ap_return_int_reg(6),
      O => D(6)
    );
\rows_reg_213[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_read_reg_22(7),
      I1 => \^ap_ce_reg\,
      I2 => ap_return_int_reg(7),
      O => D(7)
    );
\rows_reg_213[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_read_reg_22(8),
      I1 => \^ap_ce_reg\,
      I2 => ap_return_int_reg(8),
      O => D(8)
    );
\rows_reg_213[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => d_read_reg_22(9),
      I1 => \^ap_ce_reg\,
      I2 => ap_return_int_reg(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_reg_unsigned_short_s_62 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \d_read_reg_22_reg[11]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    \d_read_reg_22_reg[11]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_reg_unsigned_short_s_62 : entity is "bd_2d50_csc_0_reg_unsigned_short_s";
end bd_2d50_csc_0_reg_unsigned_short_s_62;

architecture STRUCTURE of bd_2d50_csc_0_reg_unsigned_short_s_62 is
  signal \ap_return_int_reg_reg_n_5_[10]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[11]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[1]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[2]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[3]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[4]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[5]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[6]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[7]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[8]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[9]\ : STD_LOGIC;
  signal \^d_read_reg_22_reg[11]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \d_read_reg_22_reg_n_5_[10]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[11]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[1]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[2]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[3]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[4]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[5]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[6]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[7]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[8]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[9]\ : STD_LOGIC;
  signal \sub_reg_223[10]_i_2_n_5\ : STD_LOGIC;
  signal \sub_reg_223[3]_i_2_n_5\ : STD_LOGIC;
  signal \sub_reg_223[5]_i_2_n_5\ : STD_LOGIC;
  signal \sub_reg_223[7]_i_2_n_5\ : STD_LOGIC;
  signal \sub_reg_223[9]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \div207_cast_reg_218[0]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \div207_cast_reg_218[10]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \div207_cast_reg_218[1]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \div207_cast_reg_218[2]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \div207_cast_reg_218[3]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \div207_cast_reg_218[4]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \div207_cast_reg_218[5]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \div207_cast_reg_218[6]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \div207_cast_reg_218[7]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \div207_cast_reg_218[8]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \div207_cast_reg_218[9]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sub_reg_223[0]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \sub_reg_223[10]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \sub_reg_223[1]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sub_reg_223[3]_i_2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sub_reg_223[4]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \sub_reg_223[6]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \sub_reg_223[8]_i_1\ : label is "soft_lutpair276";
begin
  \d_read_reg_22_reg[11]_0\(10 downto 0) <= \^d_read_reg_22_reg[11]_0\(10 downto 0);
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[10]\,
      Q => \ap_return_int_reg_reg_n_5_[10]\,
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[11]\,
      Q => \ap_return_int_reg_reg_n_5_[11]\,
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[1]\,
      Q => \ap_return_int_reg_reg_n_5_[1]\,
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[2]\,
      Q => \ap_return_int_reg_reg_n_5_[2]\,
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[3]\,
      Q => \ap_return_int_reg_reg_n_5_[3]\,
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[4]\,
      Q => \ap_return_int_reg_reg_n_5_[4]\,
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[5]\,
      Q => \ap_return_int_reg_reg_n_5_[5]\,
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[6]\,
      Q => \ap_return_int_reg_reg_n_5_[6]\,
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[7]\,
      Q => \ap_return_int_reg_reg_n_5_[7]\,
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[8]\,
      Q => \ap_return_int_reg_reg_n_5_[8]\,
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[9]\,
      Q => \ap_return_int_reg_reg_n_5_[9]\,
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(9),
      Q => \d_read_reg_22_reg_n_5_[10]\,
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(10),
      Q => \d_read_reg_22_reg_n_5_[11]\,
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(0),
      Q => \d_read_reg_22_reg_n_5_[1]\,
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(1),
      Q => \d_read_reg_22_reg_n_5_[2]\,
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(2),
      Q => \d_read_reg_22_reg_n_5_[3]\,
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(3),
      Q => \d_read_reg_22_reg_n_5_[4]\,
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(4),
      Q => \d_read_reg_22_reg_n_5_[5]\,
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(5),
      Q => \d_read_reg_22_reg_n_5_[6]\,
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(6),
      Q => \d_read_reg_22_reg_n_5_[7]\,
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(7),
      Q => \d_read_reg_22_reg_n_5_[8]\,
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(8),
      Q => \d_read_reg_22_reg_n_5_[9]\,
      R => '0'
    );
\div207_cast_reg_218[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[1]\,
      I1 => ap_ce_reg,
      I2 => \ap_return_int_reg_reg_n_5_[1]\,
      O => \^d_read_reg_22_reg[11]_0\(0)
    );
\div207_cast_reg_218[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[11]\,
      I1 => ap_ce_reg,
      I2 => \ap_return_int_reg_reg_n_5_[11]\,
      O => \^d_read_reg_22_reg[11]_0\(10)
    );
\div207_cast_reg_218[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[2]\,
      I1 => ap_ce_reg,
      I2 => \ap_return_int_reg_reg_n_5_[2]\,
      O => \^d_read_reg_22_reg[11]_0\(1)
    );
\div207_cast_reg_218[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[3]\,
      I1 => ap_ce_reg,
      I2 => \ap_return_int_reg_reg_n_5_[3]\,
      O => \^d_read_reg_22_reg[11]_0\(2)
    );
\div207_cast_reg_218[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[4]\,
      I1 => ap_ce_reg,
      I2 => \ap_return_int_reg_reg_n_5_[4]\,
      O => \^d_read_reg_22_reg[11]_0\(3)
    );
\div207_cast_reg_218[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[5]\,
      I1 => ap_ce_reg,
      I2 => \ap_return_int_reg_reg_n_5_[5]\,
      O => \^d_read_reg_22_reg[11]_0\(4)
    );
\div207_cast_reg_218[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[6]\,
      I1 => ap_ce_reg,
      I2 => \ap_return_int_reg_reg_n_5_[6]\,
      O => \^d_read_reg_22_reg[11]_0\(5)
    );
\div207_cast_reg_218[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[7]\,
      I1 => ap_ce_reg,
      I2 => \ap_return_int_reg_reg_n_5_[7]\,
      O => \^d_read_reg_22_reg[11]_0\(6)
    );
\div207_cast_reg_218[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[8]\,
      I1 => ap_ce_reg,
      I2 => \ap_return_int_reg_reg_n_5_[8]\,
      O => \^d_read_reg_22_reg[11]_0\(7)
    );
\div207_cast_reg_218[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[9]\,
      I1 => ap_ce_reg,
      I2 => \ap_return_int_reg_reg_n_5_[9]\,
      O => \^d_read_reg_22_reg[11]_0\(8)
    );
\div207_cast_reg_218[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[10]\,
      I1 => ap_ce_reg,
      I2 => \ap_return_int_reg_reg_n_5_[10]\,
      O => \^d_read_reg_22_reg[11]_0\(9)
    );
\sub_reg_223[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \ap_return_int_reg_reg_n_5_[1]\,
      I1 => ap_ce_reg,
      I2 => \d_read_reg_22_reg_n_5_[1]\,
      O => D(0)
    );
\sub_reg_223[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \sub_reg_223[10]_i_2_n_5\,
      I1 => \ap_return_int_reg_reg_n_5_[11]\,
      I2 => ap_ce_reg,
      I3 => \d_read_reg_22_reg_n_5_[11]\,
      O => D(10)
    );
\sub_reg_223[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFAFFFC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[9]\,
      I1 => \ap_return_int_reg_reg_n_5_[9]\,
      I2 => \sub_reg_223[9]_i_2_n_5\,
      I3 => \ap_return_int_reg_reg_n_5_[10]\,
      I4 => ap_ce_reg,
      I5 => \d_read_reg_22_reg_n_5_[10]\,
      O => \sub_reg_223[10]_i_2_n_5\
    );
\sub_reg_223[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8748B47"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[1]\,
      I1 => ap_ce_reg,
      I2 => \ap_return_int_reg_reg_n_5_[1]\,
      I3 => \d_read_reg_22_reg_n_5_[2]\,
      I4 => \ap_return_int_reg_reg_n_5_[2]\,
      O => D(1)
    );
\sub_reg_223[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFA051111FA05"
    )
        port map (
      I0 => \^d_read_reg_22_reg[11]_0\(0),
      I1 => \d_read_reg_22_reg_n_5_[2]\,
      I2 => \ap_return_int_reg_reg_n_5_[2]\,
      I3 => \ap_return_int_reg_reg_n_5_[3]\,
      I4 => ap_ce_reg,
      I5 => \d_read_reg_22_reg_n_5_[3]\,
      O => D(2)
    );
\sub_reg_223[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB874B847"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[4]\,
      I1 => ap_ce_reg,
      I2 => \ap_return_int_reg_reg_n_5_[4]\,
      I3 => \sub_reg_223[3]_i_2_n_5\,
      I4 => \ap_return_int_reg_reg_n_5_[3]\,
      I5 => \d_read_reg_22_reg_n_5_[3]\,
      O => D(3)
    );
\sub_reg_223[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \ap_return_int_reg_reg_n_5_[2]\,
      I1 => \d_read_reg_22_reg_n_5_[2]\,
      I2 => \ap_return_int_reg_reg_n_5_[1]\,
      I3 => ap_ce_reg,
      I4 => \d_read_reg_22_reg_n_5_[1]\,
      O => \sub_reg_223[3]_i_2_n_5\
    );
\sub_reg_223[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \sub_reg_223[5]_i_2_n_5\,
      I1 => \ap_return_int_reg_reg_n_5_[5]\,
      I2 => ap_ce_reg,
      I3 => \d_read_reg_22_reg_n_5_[5]\,
      O => D(4)
    );
\sub_reg_223[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB874B847"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[6]\,
      I1 => ap_ce_reg,
      I2 => \ap_return_int_reg_reg_n_5_[6]\,
      I3 => \sub_reg_223[5]_i_2_n_5\,
      I4 => \ap_return_int_reg_reg_n_5_[5]\,
      I5 => \d_read_reg_22_reg_n_5_[5]\,
      O => D(5)
    );
\sub_reg_223[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFAFFFC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[3]\,
      I1 => \ap_return_int_reg_reg_n_5_[3]\,
      I2 => \sub_reg_223[3]_i_2_n_5\,
      I3 => \ap_return_int_reg_reg_n_5_[4]\,
      I4 => ap_ce_reg,
      I5 => \d_read_reg_22_reg_n_5_[4]\,
      O => \sub_reg_223[5]_i_2_n_5\
    );
\sub_reg_223[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \sub_reg_223[7]_i_2_n_5\,
      I1 => \ap_return_int_reg_reg_n_5_[7]\,
      I2 => ap_ce_reg,
      I3 => \d_read_reg_22_reg_n_5_[7]\,
      O => D(6)
    );
\sub_reg_223[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB874B847"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[8]\,
      I1 => ap_ce_reg,
      I2 => \ap_return_int_reg_reg_n_5_[8]\,
      I3 => \sub_reg_223[7]_i_2_n_5\,
      I4 => \ap_return_int_reg_reg_n_5_[7]\,
      I5 => \d_read_reg_22_reg_n_5_[7]\,
      O => D(7)
    );
\sub_reg_223[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFAFFFC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[5]\,
      I1 => \ap_return_int_reg_reg_n_5_[5]\,
      I2 => \sub_reg_223[5]_i_2_n_5\,
      I3 => \ap_return_int_reg_reg_n_5_[6]\,
      I4 => ap_ce_reg,
      I5 => \d_read_reg_22_reg_n_5_[6]\,
      O => \sub_reg_223[7]_i_2_n_5\
    );
\sub_reg_223[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \sub_reg_223[9]_i_2_n_5\,
      I1 => \ap_return_int_reg_reg_n_5_[9]\,
      I2 => ap_ce_reg,
      I3 => \d_read_reg_22_reg_n_5_[9]\,
      O => D(8)
    );
\sub_reg_223[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB874B847"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[10]\,
      I1 => ap_ce_reg,
      I2 => \ap_return_int_reg_reg_n_5_[10]\,
      I3 => \sub_reg_223[9]_i_2_n_5\,
      I4 => \ap_return_int_reg_reg_n_5_[9]\,
      I5 => \d_read_reg_22_reg_n_5_[9]\,
      O => D(9)
    );
\sub_reg_223[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFAFFFC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[7]\,
      I1 => \ap_return_int_reg_reg_n_5_[7]\,
      I2 => \sub_reg_223[7]_i_2_n_5\,
      I3 => \ap_return_int_reg_reg_n_5_[8]\,
      I4 => ap_ce_reg,
      I5 => \d_read_reg_22_reg_n_5_[8]\,
      O => \sub_reg_223[9]_i_2_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_reg_unsigned_short_s_89 is
  port (
    \d_read_reg_22_reg[11]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_reg_unsigned_short_s_89 : entity is "bd_2d50_csc_0_reg_unsigned_short_s";
end bd_2d50_csc_0_reg_unsigned_short_s_89;

architecture STRUCTURE of bd_2d50_csc_0_reg_unsigned_short_s_89 is
  signal ap_ce_reg : STD_LOGIC;
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal grp_reg_unsigned_short_s_fu_257_ap_ce : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \div_cast_reg_387[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \div_cast_reg_387[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \div_cast_reg_387[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \div_cast_reg_387[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \div_cast_reg_387[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \div_cast_reg_387[5]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \div_cast_reg_387[6]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \div_cast_reg_387[7]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \div_cast_reg_387[8]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \div_cast_reg_387[9]_i_1\ : label is "soft_lutpair38";
begin
\ap_ce_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => SR(0),
      O => grp_reg_unsigned_short_s_fu_257_ap_ce
    );
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_unsigned_short_s_fu_257_ap_ce,
      Q => ap_ce_reg,
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => d_read_reg_22(10),
      Q => ap_return_int_reg(10),
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => d_read_reg_22(11),
      Q => ap_return_int_reg(11),
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => d_read_reg_22(1),
      Q => ap_return_int_reg(1),
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => d_read_reg_22(2),
      Q => ap_return_int_reg(2),
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => d_read_reg_22(3),
      Q => ap_return_int_reg(3),
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => d_read_reg_22(4),
      Q => ap_return_int_reg(4),
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => d_read_reg_22(5),
      Q => ap_return_int_reg(5),
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => d_read_reg_22(6),
      Q => ap_return_int_reg(6),
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => d_read_reg_22(7),
      Q => ap_return_int_reg(7),
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => d_read_reg_22(8),
      Q => ap_return_int_reg(8),
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => d_read_reg_22(9),
      Q => ap_return_int_reg(9),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(9),
      Q => d_read_reg_22(10),
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(10),
      Q => d_read_reg_22(11),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => d_read_reg_22(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(1),
      Q => d_read_reg_22(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(2),
      Q => d_read_reg_22(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(3),
      Q => d_read_reg_22(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(4),
      Q => d_read_reg_22(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(5),
      Q => d_read_reg_22(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(6),
      Q => d_read_reg_22(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(7),
      Q => d_read_reg_22(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(8),
      Q => d_read_reg_22(9),
      R => '0'
    );
\div_cast_reg_387[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(1),
      I1 => ap_return_int_reg(1),
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(0)
    );
\div_cast_reg_387[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(11),
      I1 => ap_return_int_reg(11),
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(10)
    );
\div_cast_reg_387[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(2),
      I1 => ap_return_int_reg(2),
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(1)
    );
\div_cast_reg_387[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(3),
      I1 => ap_return_int_reg(3),
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(2)
    );
\div_cast_reg_387[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(4),
      I1 => ap_return_int_reg(4),
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(3)
    );
\div_cast_reg_387[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(5),
      I1 => ap_return_int_reg(5),
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(4)
    );
\div_cast_reg_387[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(6),
      I1 => ap_return_int_reg(6),
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(5)
    );
\div_cast_reg_387[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(7),
      I1 => ap_return_int_reg(7),
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(6)
    );
\div_cast_reg_387[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(8),
      I1 => ap_return_int_reg(8),
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(7)
    );
\div_cast_reg_387[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(9),
      I1 => ap_return_int_reg(9),
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(8)
    );
\div_cast_reg_387[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(10),
      I1 => ap_return_int_reg(10),
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_reg_unsigned_short_s_90 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_reg_unsigned_short_s_fu_278_ap_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \d_read_reg_22_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_reg_unsigned_short_s_90 : entity is "bd_2d50_csc_0_reg_unsigned_short_s";
end bd_2d50_csc_0_reg_unsigned_short_s_90;

architecture STRUCTURE of bd_2d50_csc_0_reg_unsigned_short_s_90 is
  signal ap_ce_reg_reg_n_5 : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[10]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[11]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[1]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[2]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[3]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[4]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[5]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[6]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[7]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[8]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[9]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[0]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[10]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[11]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[1]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[2]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[3]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[4]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[5]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[6]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[7]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[8]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rows_reg_393[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rows_reg_393[10]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \rows_reg_393[11]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \rows_reg_393[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rows_reg_393[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rows_reg_393[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rows_reg_393[4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rows_reg_393[5]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rows_reg_393[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rows_reg_393[7]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rows_reg_393[8]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rows_reg_393[9]_i_1\ : label is "soft_lutpair43";
begin
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_unsigned_short_s_fu_278_ap_ce,
      Q => ap_ce_reg_reg_n_5,
      R => '0'
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_5,
      D => \d_read_reg_22_reg_n_5_[0]\,
      Q => \ap_return_int_reg_reg_n_5_[0]\,
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_5,
      D => \d_read_reg_22_reg_n_5_[10]\,
      Q => \ap_return_int_reg_reg_n_5_[10]\,
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_5,
      D => \d_read_reg_22_reg_n_5_[11]\,
      Q => \ap_return_int_reg_reg_n_5_[11]\,
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_5,
      D => \d_read_reg_22_reg_n_5_[1]\,
      Q => \ap_return_int_reg_reg_n_5_[1]\,
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_5,
      D => \d_read_reg_22_reg_n_5_[2]\,
      Q => \ap_return_int_reg_reg_n_5_[2]\,
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_5,
      D => \d_read_reg_22_reg_n_5_[3]\,
      Q => \ap_return_int_reg_reg_n_5_[3]\,
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_5,
      D => \d_read_reg_22_reg_n_5_[4]\,
      Q => \ap_return_int_reg_reg_n_5_[4]\,
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_5,
      D => \d_read_reg_22_reg_n_5_[5]\,
      Q => \ap_return_int_reg_reg_n_5_[5]\,
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_5,
      D => \d_read_reg_22_reg_n_5_[6]\,
      Q => \ap_return_int_reg_reg_n_5_[6]\,
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_5,
      D => \d_read_reg_22_reg_n_5_[7]\,
      Q => \ap_return_int_reg_reg_n_5_[7]\,
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_5,
      D => \d_read_reg_22_reg_n_5_[8]\,
      Q => \ap_return_int_reg_reg_n_5_[8]\,
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_5,
      D => \d_read_reg_22_reg_n_5_[9]\,
      Q => \ap_return_int_reg_reg_n_5_[9]\,
      R => '0'
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(0),
      Q => \d_read_reg_22_reg_n_5_[0]\,
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(10),
      Q => \d_read_reg_22_reg_n_5_[10]\,
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(11),
      Q => \d_read_reg_22_reg_n_5_[11]\,
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(1),
      Q => \d_read_reg_22_reg_n_5_[1]\,
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(2),
      Q => \d_read_reg_22_reg_n_5_[2]\,
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(3),
      Q => \d_read_reg_22_reg_n_5_[3]\,
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(4),
      Q => \d_read_reg_22_reg_n_5_[4]\,
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(5),
      Q => \d_read_reg_22_reg_n_5_[5]\,
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(6),
      Q => \d_read_reg_22_reg_n_5_[6]\,
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(7),
      Q => \d_read_reg_22_reg_n_5_[7]\,
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(8),
      Q => \d_read_reg_22_reg_n_5_[8]\,
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(9),
      Q => \d_read_reg_22_reg_n_5_[9]\,
      R => '0'
    );
\rows_reg_393[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[0]\,
      I1 => \ap_return_int_reg_reg_n_5_[0]\,
      I2 => ap_ce_reg_reg_n_5,
      O => D(0)
    );
\rows_reg_393[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[10]\,
      I1 => \ap_return_int_reg_reg_n_5_[10]\,
      I2 => ap_ce_reg_reg_n_5,
      O => D(10)
    );
\rows_reg_393[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[11]\,
      I1 => \ap_return_int_reg_reg_n_5_[11]\,
      I2 => ap_ce_reg_reg_n_5,
      O => D(11)
    );
\rows_reg_393[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[1]\,
      I1 => \ap_return_int_reg_reg_n_5_[1]\,
      I2 => ap_ce_reg_reg_n_5,
      O => D(1)
    );
\rows_reg_393[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[2]\,
      I1 => \ap_return_int_reg_reg_n_5_[2]\,
      I2 => ap_ce_reg_reg_n_5,
      O => D(2)
    );
\rows_reg_393[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[3]\,
      I1 => \ap_return_int_reg_reg_n_5_[3]\,
      I2 => ap_ce_reg_reg_n_5,
      O => D(3)
    );
\rows_reg_393[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[4]\,
      I1 => \ap_return_int_reg_reg_n_5_[4]\,
      I2 => ap_ce_reg_reg_n_5,
      O => D(4)
    );
\rows_reg_393[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[5]\,
      I1 => \ap_return_int_reg_reg_n_5_[5]\,
      I2 => ap_ce_reg_reg_n_5,
      O => D(5)
    );
\rows_reg_393[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[6]\,
      I1 => \ap_return_int_reg_reg_n_5_[6]\,
      I2 => ap_ce_reg_reg_n_5,
      O => D(6)
    );
\rows_reg_393[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[7]\,
      I1 => \ap_return_int_reg_reg_n_5_[7]\,
      I2 => ap_ce_reg_reg_n_5,
      O => D(7)
    );
\rows_reg_393[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[8]\,
      I1 => \ap_return_int_reg_reg_n_5_[8]\,
      I2 => ap_ce_reg_reg_n_5,
      O => D(8)
    );
\rows_reg_393[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[9]\,
      I1 => \ap_return_int_reg_reg_n_5_[9]\,
      I2 => ap_ce_reg_reg_n_5,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_regslice_both is
  port (
    m_axis_video_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr16_out_0 : out STD_LOGIC;
    \mOutPtr0__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_done : out STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    stream_out_vresampled_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    HwReg_width_c_empty_n : in STD_LOGIC;
    HwReg_height_c_empty_n : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[47]_0\ : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
end bd_2d50_csc_0_regslice_both;

architecture STRUCTURE of bd_2d50_csc_0_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^multipixstream2axivideo_u0_ap_done\ : STD_LOGIC;
  signal \^m_axis_video_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__4\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_isr[0]_i_3\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[0]_INST_0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[10]_INST_0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[11]_INST_0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[12]_INST_0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[13]_INST_0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[14]_INST_0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[15]_INST_0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[16]_INST_0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[17]_INST_0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[18]_INST_0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[19]_INST_0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[1]_INST_0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[20]_INST_0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[21]_INST_0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[22]_INST_0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[23]_INST_0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[24]_INST_0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[25]_INST_0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[26]_INST_0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[27]_INST_0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[28]_INST_0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[29]_INST_0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[2]_INST_0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[30]_INST_0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[31]_INST_0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[32]_INST_0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[33]_INST_0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[34]_INST_0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[35]_INST_0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[36]_INST_0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[37]_INST_0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[38]_INST_0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[39]_INST_0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[3]_INST_0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[40]_INST_0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[41]_INST_0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[42]_INST_0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[43]_INST_0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[44]_INST_0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[45]_INST_0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[46]_INST_0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[4]_INST_0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[5]_INST_0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[6]_INST_0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[7]_INST_0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[8]_INST_0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[9]_INST_0\ : label is "soft_lutpair289";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  MultiPixStream2AXIvideo_U0_ap_done <= \^multipixstream2axivideo_u0_ap_done\;
  m_axis_video_TREADY_int_regslice <= \^m_axis_video_tready_int_regslice\;
\B_V_data_1_payload_A[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^m_axis_video_tready_int_regslice\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(24),
      Q => \B_V_data_1_payload_A_reg_n_5_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(25),
      Q => \B_V_data_1_payload_A_reg_n_5_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(26),
      Q => \B_V_data_1_payload_A_reg_n_5_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(27),
      Q => \B_V_data_1_payload_A_reg_n_5_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(28),
      Q => \B_V_data_1_payload_A_reg_n_5_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(29),
      Q => \B_V_data_1_payload_A_reg_n_5_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(30),
      Q => \B_V_data_1_payload_A_reg_n_5_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(31),
      Q => \B_V_data_1_payload_A_reg_n_5_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(32),
      Q => \B_V_data_1_payload_A_reg_n_5_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(33),
      Q => \B_V_data_1_payload_A_reg_n_5_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(34),
      Q => \B_V_data_1_payload_A_reg_n_5_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(35),
      Q => \B_V_data_1_payload_A_reg_n_5_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(36),
      Q => \B_V_data_1_payload_A_reg_n_5_[36]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(37),
      Q => \B_V_data_1_payload_A_reg_n_5_[37]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(38),
      Q => \B_V_data_1_payload_A_reg_n_5_[38]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(39),
      Q => \B_V_data_1_payload_A_reg_n_5_[39]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(40),
      Q => \B_V_data_1_payload_A_reg_n_5_[40]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(41),
      Q => \B_V_data_1_payload_A_reg_n_5_[41]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(42),
      Q => \B_V_data_1_payload_A_reg_n_5_[42]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(43),
      Q => \B_V_data_1_payload_A_reg_n_5_[43]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(44),
      Q => \B_V_data_1_payload_A_reg_n_5_[44]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(45),
      Q => \B_V_data_1_payload_A_reg_n_5_[45]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(46),
      Q => \B_V_data_1_payload_A_reg_n_5_[46]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(47),
      Q => \B_V_data_1_payload_A_reg_n_5_[47]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[47]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^m_axis_video_tready_int_regslice\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(24),
      Q => \B_V_data_1_payload_B_reg_n_5_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(25),
      Q => \B_V_data_1_payload_B_reg_n_5_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(26),
      Q => \B_V_data_1_payload_B_reg_n_5_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(27),
      Q => \B_V_data_1_payload_B_reg_n_5_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(28),
      Q => \B_V_data_1_payload_B_reg_n_5_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(29),
      Q => \B_V_data_1_payload_B_reg_n_5_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(30),
      Q => \B_V_data_1_payload_B_reg_n_5_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(31),
      Q => \B_V_data_1_payload_B_reg_n_5_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(32),
      Q => \B_V_data_1_payload_B_reg_n_5_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(33),
      Q => \B_V_data_1_payload_B_reg_n_5_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(34),
      Q => \B_V_data_1_payload_B_reg_n_5_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(35),
      Q => \B_V_data_1_payload_B_reg_n_5_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(36),
      Q => \B_V_data_1_payload_B_reg_n_5_[36]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(37),
      Q => \B_V_data_1_payload_B_reg_n_5_[37]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(38),
      Q => \B_V_data_1_payload_B_reg_n_5_[38]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(39),
      Q => \B_V_data_1_payload_B_reg_n_5_[39]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(40),
      Q => \B_V_data_1_payload_B_reg_n_5_[40]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(41),
      Q => \B_V_data_1_payload_B_reg_n_5_[41]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(42),
      Q => \B_V_data_1_payload_B_reg_n_5_[42]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(43),
      Q => \B_V_data_1_payload_B_reg_n_5_[43]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(44),
      Q => \B_V_data_1_payload_B_reg_n_5_[44]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(45),
      Q => \B_V_data_1_payload_B_reg_n_5_[45]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(46),
      Q => \B_V_data_1_payload_B_reg_n_5_[46]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(47),
      Q => \B_V_data_1_payload_B_reg_n_5_[47]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[47]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__2_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_5\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => \^m_axis_video_tready_int_regslice\,
      I1 => Q(2),
      I2 => stream_out_vresampled_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => B_V_data_1_sel_wr_reg_0,
      I5 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__2_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__2_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A0A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => \^m_axis_video_tready_int_regslice\,
      I4 => m_axis_video_TREADY,
      O => \B_V_data_1_state[0]_i_1_n_5\
    );
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_0\,
      I1 => \^m_axis_video_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => m_axis_video_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_5\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^m_axis_video_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2AAA"
    )
        port map (
      I0 => Q(0),
      I1 => MultiPixStream2AXIvideo_U0_ap_start,
      I2 => HwReg_width_c_empty_n,
      I3 => HwReg_height_c_empty_n,
      I4 => \^multipixstream2axivideo_u0_ap_done\,
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888FFFF08880888"
    )
        port map (
      I0 => Q(3),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^m_axis_video_tready_int_regslice\,
      I3 => m_axis_video_TREADY,
      I4 => \ap_CS_fsm_reg[4]\,
      I5 => Q(1),
      O => D(1)
    );
\full_n_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => m_axis_video_TREADY,
      I2 => \^m_axis_video_tready_int_regslice\,
      I3 => Q(3),
      I4 => MultiPixStream2AXIvideo_U0_ap_start,
      I5 => push_1,
      O => \mOutPtr0__0\
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => m_axis_video_TREADY,
      I2 => \^m_axis_video_tready_int_regslice\,
      I3 => Q(3),
      O => \^multipixstream2axivideo_u0_ap_done\
    );
\mOutPtr[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA6A6A6A6A"
    )
        port map (
      I0 => push_1,
      I1 => MultiPixStream2AXIvideo_U0_ap_start,
      I2 => Q(3),
      I3 => \^m_axis_video_tready_int_regslice\,
      I4 => m_axis_video_TREADY,
      I5 => \^b_v_data_1_state_reg[0]_0\,
      O => empty_n_reg(0)
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888AAAAAAAAAAAA"
    )
        port map (
      I0 => push_1,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => m_axis_video_TREADY,
      I3 => \^m_axis_video_tready_int_regslice\,
      I4 => Q(3),
      I5 => MultiPixStream2AXIvideo_U0_ap_start,
      O => mOutPtr16_out_0
    );
\m_axis_video_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(0)
    );
\m_axis_video_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(10)
    );
\m_axis_video_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(11)
    );
\m_axis_video_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(12)
    );
\m_axis_video_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(13)
    );
\m_axis_video_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(14)
    );
\m_axis_video_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(15)
    );
\m_axis_video_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(16)
    );
\m_axis_video_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(17)
    );
\m_axis_video_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(18)
    );
\m_axis_video_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(19)
    );
\m_axis_video_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(1)
    );
\m_axis_video_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(20)
    );
\m_axis_video_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(21)
    );
\m_axis_video_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(22)
    );
\m_axis_video_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(23)
    );
\m_axis_video_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[24]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[24]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(24)
    );
\m_axis_video_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[25]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[25]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(25)
    );
\m_axis_video_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[26]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[26]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(26)
    );
\m_axis_video_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[27]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[27]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(27)
    );
\m_axis_video_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[28]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[28]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(28)
    );
\m_axis_video_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[29]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[29]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(29)
    );
\m_axis_video_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(2)
    );
\m_axis_video_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[30]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[30]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(30)
    );
\m_axis_video_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[31]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[31]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(31)
    );
\m_axis_video_TDATA[32]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[32]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[32]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(32)
    );
\m_axis_video_TDATA[33]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[33]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[33]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(33)
    );
\m_axis_video_TDATA[34]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[34]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[34]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(34)
    );
\m_axis_video_TDATA[35]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[35]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[35]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(35)
    );
\m_axis_video_TDATA[36]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[36]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[36]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(36)
    );
\m_axis_video_TDATA[37]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[37]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[37]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(37)
    );
\m_axis_video_TDATA[38]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[38]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[38]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(38)
    );
\m_axis_video_TDATA[39]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[39]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[39]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(39)
    );
\m_axis_video_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(3)
    );
\m_axis_video_TDATA[40]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[40]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[40]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(40)
    );
\m_axis_video_TDATA[41]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[41]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[41]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(41)
    );
\m_axis_video_TDATA[42]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[42]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[42]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(42)
    );
\m_axis_video_TDATA[43]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[43]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[43]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(43)
    );
\m_axis_video_TDATA[44]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[44]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[44]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(44)
    );
\m_axis_video_TDATA[45]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[45]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[45]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(45)
    );
\m_axis_video_TDATA[46]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[46]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[46]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(46)
    );
\m_axis_video_TDATA[47]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[47]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[47]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(47)
    );
\m_axis_video_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(4)
    );
\m_axis_video_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(5)
    );
\m_axis_video_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(6)
    );
\m_axis_video_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(7)
    );
\m_axis_video_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(8)
    );
\m_axis_video_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_regslice_both_91 is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    s_axis_video_TVALID_int_regslice : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[47]_0\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    B_V_data_1_sel0 : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    \axi_data_fu_122_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \axi_data_25_fu_102_reg[47]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \axi_data_25_fu_102_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_regslice_both_91 : entity is "bd_2d50_csc_0_regslice_both";
end bd_2d50_csc_0_regslice_both_91;

architecture STRUCTURE of bd_2d50_csc_0_regslice_both_91 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[9]\ : STD_LOGIC;
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^s_axis_video_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_wr_i_1 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__1\ : label is "soft_lutpair45";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  s_axis_video_TVALID_int_regslice <= \^s_axis_video_tvalid_int_regslice\;
\B_V_data_1_payload_A[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^s_axis_video_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(24),
      Q => \B_V_data_1_payload_A_reg_n_5_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(25),
      Q => \B_V_data_1_payload_A_reg_n_5_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(26),
      Q => \B_V_data_1_payload_A_reg_n_5_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(27),
      Q => \B_V_data_1_payload_A_reg_n_5_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(28),
      Q => \B_V_data_1_payload_A_reg_n_5_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(29),
      Q => \B_V_data_1_payload_A_reg_n_5_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(30),
      Q => \B_V_data_1_payload_A_reg_n_5_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(31),
      Q => \B_V_data_1_payload_A_reg_n_5_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(32),
      Q => \B_V_data_1_payload_A_reg_n_5_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(33),
      Q => \B_V_data_1_payload_A_reg_n_5_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(34),
      Q => \B_V_data_1_payload_A_reg_n_5_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(35),
      Q => \B_V_data_1_payload_A_reg_n_5_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(36),
      Q => \B_V_data_1_payload_A_reg_n_5_[36]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(37),
      Q => \B_V_data_1_payload_A_reg_n_5_[37]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(38),
      Q => \B_V_data_1_payload_A_reg_n_5_[38]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(39),
      Q => \B_V_data_1_payload_A_reg_n_5_[39]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(40),
      Q => \B_V_data_1_payload_A_reg_n_5_[40]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(41),
      Q => \B_V_data_1_payload_A_reg_n_5_[41]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(42),
      Q => \B_V_data_1_payload_A_reg_n_5_[42]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(43),
      Q => \B_V_data_1_payload_A_reg_n_5_[43]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(44),
      Q => \B_V_data_1_payload_A_reg_n_5_[44]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(45),
      Q => \B_V_data_1_payload_A_reg_n_5_[45]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(46),
      Q => \B_V_data_1_payload_A_reg_n_5_[46]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(47),
      Q => \B_V_data_1_payload_A_reg_n_5_[47]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^s_axis_video_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(24),
      Q => \B_V_data_1_payload_B_reg_n_5_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(25),
      Q => \B_V_data_1_payload_B_reg_n_5_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(26),
      Q => \B_V_data_1_payload_B_reg_n_5_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(27),
      Q => \B_V_data_1_payload_B_reg_n_5_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(28),
      Q => \B_V_data_1_payload_B_reg_n_5_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(29),
      Q => \B_V_data_1_payload_B_reg_n_5_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(30),
      Q => \B_V_data_1_payload_B_reg_n_5_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(31),
      Q => \B_V_data_1_payload_B_reg_n_5_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(32),
      Q => \B_V_data_1_payload_B_reg_n_5_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(33),
      Q => \B_V_data_1_payload_B_reg_n_5_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(34),
      Q => \B_V_data_1_payload_B_reg_n_5_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(35),
      Q => \B_V_data_1_payload_B_reg_n_5_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(36),
      Q => \B_V_data_1_payload_B_reg_n_5_[36]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(37),
      Q => \B_V_data_1_payload_B_reg_n_5_[37]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(38),
      Q => \B_V_data_1_payload_B_reg_n_5_[38]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(39),
      Q => \B_V_data_1_payload_B_reg_n_5_[39]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(40),
      Q => \B_V_data_1_payload_B_reg_n_5_[40]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(41),
      Q => \B_V_data_1_payload_B_reg_n_5_[41]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(42),
      Q => \B_V_data_1_payload_B_reg_n_5_[42]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(43),
      Q => \B_V_data_1_payload_B_reg_n_5_[43]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(44),
      Q => \B_V_data_1_payload_B_reg_n_5_[44]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(45),
      Q => \B_V_data_1_payload_B_reg_n_5_[45]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(46),
      Q => \B_V_data_1_payload_B_reg_n_5_[46]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(47),
      Q => \B_V_data_1_payload_B_reg_n_5_[47]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_5_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => s_axis_video_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_5
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_5,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => s_axis_video_TVALID,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^s_axis_video_tvalid_int_regslice\,
      I4 => B_V_data_1_sel0,
      O => \B_V_data_1_state[0]_i_1__4_n_5\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \^s_axis_video_tvalid_int_regslice\,
      I1 => B_V_data_1_sel0,
      I2 => s_axis_video_TVALID,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_5\,
      Q => \^s_axis_video_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\axi_data_25_fu_102[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(0),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      O => D(0)
    );
\axi_data_25_fu_102[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(10),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      O => D(10)
    );
\axi_data_25_fu_102[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(11),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      O => D(11)
    );
\axi_data_25_fu_102[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(12),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      O => D(12)
    );
\axi_data_25_fu_102[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(13),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      O => D(13)
    );
\axi_data_25_fu_102[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(14),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      O => D(14)
    );
\axi_data_25_fu_102[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(15),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      O => D(15)
    );
\axi_data_25_fu_102[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(16),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      O => D(16)
    );
\axi_data_25_fu_102[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(17),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      O => D(17)
    );
\axi_data_25_fu_102[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(18),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      O => D(18)
    );
\axi_data_25_fu_102[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(19),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      O => D(19)
    );
\axi_data_25_fu_102[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(1),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      O => D(1)
    );
\axi_data_25_fu_102[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(20),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      O => D(20)
    );
\axi_data_25_fu_102[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(21),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      O => D(21)
    );
\axi_data_25_fu_102[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(22),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      O => D(22)
    );
\axi_data_25_fu_102[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(23),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      O => D(23)
    );
\axi_data_25_fu_102[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(24),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[24]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[24]\,
      O => D(24)
    );
\axi_data_25_fu_102[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(25),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[25]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[25]\,
      O => D(25)
    );
\axi_data_25_fu_102[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(26),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[26]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[26]\,
      O => D(26)
    );
\axi_data_25_fu_102[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(27),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[27]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[27]\,
      O => D(27)
    );
\axi_data_25_fu_102[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(28),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[28]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[28]\,
      O => D(28)
    );
\axi_data_25_fu_102[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(29),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[29]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[29]\,
      O => D(29)
    );
\axi_data_25_fu_102[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(2),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      O => D(2)
    );
\axi_data_25_fu_102[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(30),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[30]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[30]\,
      O => D(30)
    );
\axi_data_25_fu_102[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(31),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[31]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[31]\,
      O => D(31)
    );
\axi_data_25_fu_102[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(32),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[32]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[32]\,
      O => D(32)
    );
\axi_data_25_fu_102[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(33),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[33]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[33]\,
      O => D(33)
    );
\axi_data_25_fu_102[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(34),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[34]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[34]\,
      O => D(34)
    );
\axi_data_25_fu_102[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(35),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[35]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[35]\,
      O => D(35)
    );
\axi_data_25_fu_102[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(36),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[36]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[36]\,
      O => D(36)
    );
\axi_data_25_fu_102[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(37),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[37]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[37]\,
      O => D(37)
    );
\axi_data_25_fu_102[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(38),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[38]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[38]\,
      O => D(38)
    );
\axi_data_25_fu_102[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(39),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[39]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[39]\,
      O => D(39)
    );
\axi_data_25_fu_102[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(3),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      O => D(3)
    );
\axi_data_25_fu_102[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(40),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[40]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[40]\,
      O => D(40)
    );
\axi_data_25_fu_102[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(41),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[41]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[41]\,
      O => D(41)
    );
\axi_data_25_fu_102[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(42),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[42]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[42]\,
      O => D(42)
    );
\axi_data_25_fu_102[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(43),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[43]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[43]\,
      O => D(43)
    );
\axi_data_25_fu_102[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(44),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[44]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[44]\,
      O => D(44)
    );
\axi_data_25_fu_102[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(45),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[45]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[45]\,
      O => D(45)
    );
\axi_data_25_fu_102[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(46),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[46]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[46]\,
      O => D(46)
    );
\axi_data_25_fu_102[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(47),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[47]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[47]\,
      O => D(47)
    );
\axi_data_25_fu_102[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(4),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      O => D(4)
    );
\axi_data_25_fu_102[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(5),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      O => D(5)
    );
\axi_data_25_fu_102[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(6),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      O => D(6)
    );
\axi_data_25_fu_102[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(7),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      O => D(7)
    );
\axi_data_25_fu_102[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(8),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      O => D(8)
    );
\axi_data_25_fu_102[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_data_25_fu_102_reg[47]\(9),
      I1 => \axi_data_25_fu_102_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I3 => \^b_v_data_1_sel\,
      I4 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      O => D(9)
    );
\axi_data_fu_122[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(0),
      O => \B_V_data_1_payload_B_reg[47]_0\(0)
    );
\axi_data_fu_122[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(10),
      O => \B_V_data_1_payload_B_reg[47]_0\(10)
    );
\axi_data_fu_122[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(11),
      O => \B_V_data_1_payload_B_reg[47]_0\(11)
    );
\axi_data_fu_122[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(12),
      O => \B_V_data_1_payload_B_reg[47]_0\(12)
    );
\axi_data_fu_122[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(13),
      O => \B_V_data_1_payload_B_reg[47]_0\(13)
    );
\axi_data_fu_122[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(14),
      O => \B_V_data_1_payload_B_reg[47]_0\(14)
    );
\axi_data_fu_122[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(15),
      O => \B_V_data_1_payload_B_reg[47]_0\(15)
    );
\axi_data_fu_122[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(16),
      O => \B_V_data_1_payload_B_reg[47]_0\(16)
    );
\axi_data_fu_122[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(17),
      O => \B_V_data_1_payload_B_reg[47]_0\(17)
    );
\axi_data_fu_122[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(18),
      O => \B_V_data_1_payload_B_reg[47]_0\(18)
    );
\axi_data_fu_122[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(19),
      O => \B_V_data_1_payload_B_reg[47]_0\(19)
    );
\axi_data_fu_122[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(1),
      O => \B_V_data_1_payload_B_reg[47]_0\(1)
    );
\axi_data_fu_122[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(20),
      O => \B_V_data_1_payload_B_reg[47]_0\(20)
    );
\axi_data_fu_122[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(21),
      O => \B_V_data_1_payload_B_reg[47]_0\(21)
    );
\axi_data_fu_122[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(22),
      O => \B_V_data_1_payload_B_reg[47]_0\(22)
    );
\axi_data_fu_122[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(23),
      O => \B_V_data_1_payload_B_reg[47]_0\(23)
    );
\axi_data_fu_122[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[24]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[24]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(24),
      O => \B_V_data_1_payload_B_reg[47]_0\(24)
    );
\axi_data_fu_122[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[25]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[25]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(25),
      O => \B_V_data_1_payload_B_reg[47]_0\(25)
    );
\axi_data_fu_122[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[26]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[26]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(26),
      O => \B_V_data_1_payload_B_reg[47]_0\(26)
    );
\axi_data_fu_122[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[27]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[27]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(27),
      O => \B_V_data_1_payload_B_reg[47]_0\(27)
    );
\axi_data_fu_122[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[28]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[28]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(28),
      O => \B_V_data_1_payload_B_reg[47]_0\(28)
    );
\axi_data_fu_122[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[29]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[29]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(29),
      O => \B_V_data_1_payload_B_reg[47]_0\(29)
    );
\axi_data_fu_122[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(2),
      O => \B_V_data_1_payload_B_reg[47]_0\(2)
    );
\axi_data_fu_122[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[30]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[30]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(30),
      O => \B_V_data_1_payload_B_reg[47]_0\(30)
    );
\axi_data_fu_122[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[31]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[31]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(31),
      O => \B_V_data_1_payload_B_reg[47]_0\(31)
    );
\axi_data_fu_122[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[32]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[32]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(32),
      O => \B_V_data_1_payload_B_reg[47]_0\(32)
    );
\axi_data_fu_122[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[33]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[33]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(33),
      O => \B_V_data_1_payload_B_reg[47]_0\(33)
    );
\axi_data_fu_122[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[34]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[34]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(34),
      O => \B_V_data_1_payload_B_reg[47]_0\(34)
    );
\axi_data_fu_122[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[35]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[35]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(35),
      O => \B_V_data_1_payload_B_reg[47]_0\(35)
    );
\axi_data_fu_122[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[36]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[36]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(36),
      O => \B_V_data_1_payload_B_reg[47]_0\(36)
    );
\axi_data_fu_122[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[37]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[37]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(37),
      O => \B_V_data_1_payload_B_reg[47]_0\(37)
    );
\axi_data_fu_122[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[38]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[38]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(38),
      O => \B_V_data_1_payload_B_reg[47]_0\(38)
    );
\axi_data_fu_122[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[39]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[39]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(39),
      O => \B_V_data_1_payload_B_reg[47]_0\(39)
    );
\axi_data_fu_122[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(3),
      O => \B_V_data_1_payload_B_reg[47]_0\(3)
    );
\axi_data_fu_122[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[40]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[40]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(40),
      O => \B_V_data_1_payload_B_reg[47]_0\(40)
    );
\axi_data_fu_122[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[41]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[41]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(41),
      O => \B_V_data_1_payload_B_reg[47]_0\(41)
    );
\axi_data_fu_122[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[42]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[42]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(42),
      O => \B_V_data_1_payload_B_reg[47]_0\(42)
    );
\axi_data_fu_122[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[43]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[43]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(43),
      O => \B_V_data_1_payload_B_reg[47]_0\(43)
    );
\axi_data_fu_122[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[44]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[44]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(44),
      O => \B_V_data_1_payload_B_reg[47]_0\(44)
    );
\axi_data_fu_122[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[45]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[45]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(45),
      O => \B_V_data_1_payload_B_reg[47]_0\(45)
    );
\axi_data_fu_122[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[46]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[46]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(46),
      O => \B_V_data_1_payload_B_reg[47]_0\(46)
    );
\axi_data_fu_122[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[47]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[47]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(47),
      O => \B_V_data_1_payload_B_reg[47]_0\(47)
    );
\axi_data_fu_122[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(4),
      O => \B_V_data_1_payload_B_reg[47]_0\(4)
    );
\axi_data_fu_122[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(5),
      O => \B_V_data_1_payload_B_reg[47]_0\(5)
    );
\axi_data_fu_122[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(6),
      O => \B_V_data_1_payload_B_reg[47]_0\(6)
    );
\axi_data_fu_122[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(7),
      O => \B_V_data_1_payload_B_reg[47]_0\(7)
    );
\axi_data_fu_122[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(8),
      O => \B_V_data_1_payload_B_reg[47]_0\(8)
    );
\axi_data_fu_122[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I1 => \^b_v_data_1_sel\,
      I2 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      I3 => \axi_data_fu_122_reg[0]\,
      I4 => Q(9),
      O => \B_V_data_1_payload_B_reg[47]_0\(9)
    );
\eol_reg_205[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_video_tvalid_int_regslice\,
      I1 => \axi_data_fu_122_reg[0]\,
      O => \B_V_data_1_state_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_2d50_csc_0_regslice_both__parameterized1\ is
  port (
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    axi_last_reg_585 : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_2d50_csc_0_regslice_both__parameterized1\ : entity is "bd_2d50_csc_0_regslice_both";
end \bd_2d50_csc_0_regslice_both__parameterized1\;

architecture STRUCTURE of \bd_2d50_csc_0_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__4_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__4\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__4\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__2\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \m_axis_video_TLAST[0]_INST_0\ : label is "soft_lutpair309";
begin
\B_V_data_1_payload_A[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => axi_last_reg_585,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__2_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__2_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => axi_last_reg_585,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__2_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__2_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_5\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => B_V_data_1_sel_wr_reg_0,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__4_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__4_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A0A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => B_V_data_1_sel_wr_reg_0,
      I2 => \B_V_data_1_state_reg_n_5_[0]\,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      I4 => m_axis_video_TREADY,
      O => \B_V_data_1_state[0]_i_1__0_n_5\
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => B_V_data_1_sel_wr_reg_0,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => \B_V_data_1_state_reg_n_5_[0]\,
      I3 => m_axis_video_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\m_axis_video_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => m_axis_video_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_2d50_csc_0_regslice_both__parameterized1_63\ is
  port (
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_0\ : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_2d50_csc_0_regslice_both__parameterized1_63\ : entity is "bd_2d50_csc_0_regslice_both";
end \bd_2d50_csc_0_regslice_both__parameterized1_63\;

architecture STRUCTURE of \bd_2d50_csc_0_regslice_both__parameterized1_63\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__3_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__3\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__3\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__3\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \m_axis_video_TUSER[0]_INST_0\ : label is "soft_lutpair311";
begin
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__1_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__1_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__1_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__1_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__3_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_5\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => B_V_data_1_sel_wr_reg_0,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__3_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__3_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A0A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => B_V_data_1_sel_wr_reg_0,
      I2 => \B_V_data_1_state_reg_n_5_[0]\,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      I4 => m_axis_video_TREADY,
      O => \B_V_data_1_state[0]_i_1__1_n_5\
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => B_V_data_1_sel_wr_reg_0,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => \B_V_data_1_state_reg_n_5_[0]\,
      I3 => m_axis_video_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\m_axis_video_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => m_axis_video_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_2d50_csc_0_regslice_both__parameterized1_92\ is
  port (
    \B_V_data_1_payload_B_reg[0]_0\ : out STD_LOGIC;
    s_axis_video_TLAST_int_regslice : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel0 : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    \axi_last_fu_126_reg[0]\ : in STD_LOGIC;
    axi_last_2_reg_174 : in STD_LOGIC;
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_2d50_csc_0_regslice_both__parameterized1_92\ : entity is "bd_2d50_csc_0_regslice_both";
end \bd_2d50_csc_0_regslice_both__parameterized1_92\;

architecture STRUCTURE of \bd_2d50_csc_0_regslice_both__parameterized1_92\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_last_fu_126[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_last_fu_54[0]_i_1\ : label is "soft_lutpair46";
begin
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__0_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => B_V_data_1_sel0,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_5
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_5,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[1]\,
      I1 => s_axis_video_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => s_axis_video_TVALID,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_sel0,
      O => \B_V_data_1_state[0]_i_1__2_n_5\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => B_V_data_1_sel0,
      I2 => s_axis_video_TVALID,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__2_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\axi_last_fu_126[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      I3 => \axi_last_fu_126_reg[0]\,
      I4 => axi_last_2_reg_174,
      O => \B_V_data_1_payload_B_reg[0]_0\
    );
\axi_last_fu_54[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => s_axis_video_TLAST_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_2d50_csc_0_regslice_both__parameterized1_93\ is
  port (
    s_axis_video_TUSER_int_regslice : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel0 : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_2d50_csc_0_regslice_both__parameterized1_93\ : entity is "bd_2d50_csc_0_regslice_both";
end \bd_2d50_csc_0_regslice_both__parameterized1_93\;

architecture STRUCTURE of \bd_2d50_csc_0_regslice_both__parameterized1_93\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair48";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => B_V_data_1_sel0,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_5\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[1]\,
      I1 => s_axis_video_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => s_axis_video_TVALID,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => B_V_data_1_sel0,
      O => \B_V_data_1_state[0]_i_1__3_n_5\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => B_V_data_1_sel0,
      I2 => s_axis_video_TVALID,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\sof_reg_83[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => s_axis_video_TUSER_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    zext_ln1155_fu_567_p1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    zext_ln1155_2_fu_597_p1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_we0 : in STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0 : in STD_LOGIC;
    p_lcssa617663_i_fu_104 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    empty_70_reg_390 : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    ap_phi_mux_empty_66_phi_fu_248_p4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_lcssa619669_i_fu_112 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_phi_mux_empty_67_phi_fu_257_p4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_reg_385 : in STD_LOGIC;
    cmp33_i_reg_395 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cmp105_i_reg_400 : in STD_LOGIC;
    DINADIN : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W;

architecture STRUCTURE of bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W is
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[15][32]_srl16_i_2__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][32]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_5_n_5\ : STD_LOGIC;
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal linebuf_c_1_q1 : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal \^zext_ln1155_2_fu_597_p1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^zext_ln1155_fu_567_p1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][10]_srl16_i_4\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][11]_srl16_i_4\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][12]_srl16_i_4\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][13]_srl16_i_4\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][14]_srl16_i_4\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][15]_srl16_i_2\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][32]_srl16_i_4\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][33]_srl16_i_4\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][34]_srl16_i_4\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][35]_srl16_i_4\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][36]_srl16_i_4\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][37]_srl16_i_4\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][38]_srl16_i_4\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][39]_srl16_i_2\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_5\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][9]_srl16_i_4\ : label is "soft_lutpair419";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/v_vcresampler_core_1_U0/linebuf_c_1_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1919;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
  DOUTBDOUT(11 downto 0) <= \^doutbdout\(11 downto 0);
  zext_ln1155_2_fu_597_p1(6 downto 0) <= \^zext_ln1155_2_fu_597_p1\(6 downto 0);
  zext_ln1155_fu_567_p1(6 downto 0) <= \^zext_ln1155_fu_567_p1\(6 downto 0);
\SRL_SIG_reg[15][10]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(2),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(2),
      O => \^zext_ln1155_fu_567_p1\(1)
    );
\SRL_SIG_reg[15][11]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(3),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(3),
      O => \^zext_ln1155_fu_567_p1\(2)
    );
\SRL_SIG_reg[15][12]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(4),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(4),
      O => \^zext_ln1155_fu_567_p1\(3)
    );
\SRL_SIG_reg[15][13]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(5),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(5),
      O => \^zext_ln1155_fu_567_p1\(4)
    );
\SRL_SIG_reg[15][14]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_c_1_q1(6),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(6),
      O => \^zext_ln1155_fu_567_p1\(5)
    );
\SRL_SIG_reg[15][15]_srl16_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_c_1_q1(7),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(7),
      O => \^zext_ln1155_fu_567_p1\(6)
    );
\SRL_SIG_reg[15][32]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA3A3AFACA0A0AC"
    )
        port map (
      I0 => p_lcssa619669_i_fu_112(0),
      I1 => empty_70_reg_390,
      I2 => p_14_in,
      I3 => \SRL_SIG_reg[15][32]_srl16_i_2__0_n_5\,
      I4 => ap_phi_mux_empty_67_phi_fu_257_p4(0),
      I5 => \SRL_SIG_reg[15][32]_srl16_i_4_n_5\,
      O => \in\(1)
    );
\SRL_SIG_reg[15][32]_srl16_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40000015BF"
    )
        port map (
      I0 => empty_reg_385,
      I1 => cmp33_i_reg_395,
      I2 => p_lcssa619669_i_fu_112(0),
      I3 => \^doutbdout\(6),
      I4 => ram_reg_bram_0_2(8),
      I5 => \^zext_ln1155_2_fu_597_p1\(0),
      O => \SRL_SIG_reg[15][32]_srl16_i_2__0_n_5\
    );
\SRL_SIG_reg[15][32]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(6),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(8),
      O => \SRL_SIG_reg[15][32]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][33]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(7),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(9),
      O => \^zext_ln1155_2_fu_597_p1\(0)
    );
\SRL_SIG_reg[15][34]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(8),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(10),
      O => \^zext_ln1155_2_fu_597_p1\(1)
    );
\SRL_SIG_reg[15][35]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(9),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(11),
      O => \^zext_ln1155_2_fu_597_p1\(2)
    );
\SRL_SIG_reg[15][36]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(10),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(12),
      O => \^zext_ln1155_2_fu_597_p1\(3)
    );
\SRL_SIG_reg[15][37]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(11),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(13),
      O => \^zext_ln1155_2_fu_597_p1\(4)
    );
\SRL_SIG_reg[15][38]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_c_1_q1(14),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(14),
      O => \^zext_ln1155_2_fu_597_p1\(5)
    );
\SRL_SIG_reg[15][39]_srl16_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_c_1_q1(15),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(15),
      O => \^zext_ln1155_2_fu_597_p1\(6)
    );
\SRL_SIG_reg[15][8]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA3A3AFACA0A0AC"
    )
        port map (
      I0 => p_lcssa617663_i_fu_104(0),
      I1 => empty_70_reg_390,
      I2 => p_14_in,
      I3 => \SRL_SIG_reg[15][8]_srl16_i_3_n_5\,
      I4 => ap_phi_mux_empty_66_phi_fu_248_p4(0),
      I5 => \SRL_SIG_reg[15][8]_srl16_i_5_n_5\,
      O => \in\(0)
    );
\SRL_SIG_reg[15][8]_srl16_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40000015BF"
    )
        port map (
      I0 => empty_reg_385,
      I1 => cmp33_i_reg_395,
      I2 => p_lcssa617663_i_fu_104(0),
      I3 => \^doutbdout\(0),
      I4 => ram_reg_bram_0_2(0),
      I5 => \^zext_ln1155_fu_567_p1\(0),
      O => \SRL_SIG_reg[15][8]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][8]_srl16_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(0),
      O => \SRL_SIG_reg[15][8]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][9]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(1),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(1),
      O => \^zext_ln1155_fu_567_p1\(0)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_0_0(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ram_reg_bram_0_1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 14) => linebuf_c_1_q1(15 downto 14),
      DOUTBDOUT(13 downto 8) => \^doutbdout\(11 downto 6),
      DOUTBDOUT(7 downto 6) => linebuf_c_1_q1(7 downto 6),
      DOUTBDOUT(5 downto 0) => \^doutbdout\(5 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_we0,
      ENBWREN => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
      WEA(2) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
      WEA(1) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
      WEA(0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => linebuf_c_1_q1(7),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(7),
      I3 => cmp105_i_reg_400,
      I4 => cmp33_i_reg_395,
      I5 => DINADIN(0),
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0(7)
    );
ram_reg_bram_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => linebuf_c_1_q1(6),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(6),
      I3 => cmp105_i_reg_400,
      I4 => cmp33_i_reg_395,
      I5 => p_lcssa617663_i_fu_104(6),
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0(6)
    );
ram_reg_bram_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \^doutbdout\(5),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(5),
      I3 => cmp105_i_reg_400,
      I4 => cmp33_i_reg_395,
      I5 => p_lcssa617663_i_fu_104(5),
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0(5)
    );
ram_reg_bram_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \^doutbdout\(4),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(4),
      I3 => cmp105_i_reg_400,
      I4 => cmp33_i_reg_395,
      I5 => p_lcssa617663_i_fu_104(4),
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0(4)
    );
ram_reg_bram_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \^doutbdout\(3),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(3),
      I3 => cmp105_i_reg_400,
      I4 => cmp33_i_reg_395,
      I5 => p_lcssa617663_i_fu_104(3),
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0(3)
    );
ram_reg_bram_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \^doutbdout\(2),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(2),
      I3 => cmp105_i_reg_400,
      I4 => cmp33_i_reg_395,
      I5 => p_lcssa617663_i_fu_104(2),
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0(2)
    );
ram_reg_bram_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \^doutbdout\(1),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(1),
      I3 => cmp105_i_reg_400,
      I4 => cmp33_i_reg_395,
      I5 => p_lcssa617663_i_fu_104(1),
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0(1)
    );
ram_reg_bram_0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(0),
      I3 => cmp105_i_reg_400,
      I4 => cmp33_i_reg_395,
      I5 => p_lcssa617663_i_fu_104(0),
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0(0)
    );
\ram_reg_bram_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => linebuf_c_1_q1(15),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(15),
      I3 => cmp105_i_reg_400,
      I4 => cmp33_i_reg_395,
      I5 => p_lcssa619669_i_fu_112(6),
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0(15)
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => linebuf_c_1_q1(14),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(14),
      I3 => cmp105_i_reg_400,
      I4 => cmp33_i_reg_395,
      I5 => DINADIN(1),
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0(14)
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \^doutbdout\(11),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(13),
      I3 => cmp105_i_reg_400,
      I4 => cmp33_i_reg_395,
      I5 => p_lcssa619669_i_fu_112(5),
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0(13)
    );
\ram_reg_bram_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \^doutbdout\(10),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(12),
      I3 => cmp105_i_reg_400,
      I4 => cmp33_i_reg_395,
      I5 => p_lcssa619669_i_fu_112(4),
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0(12)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \^doutbdout\(9),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(11),
      I3 => cmp105_i_reg_400,
      I4 => cmp33_i_reg_395,
      I5 => p_lcssa619669_i_fu_112(3),
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0(11)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \^doutbdout\(8),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(10),
      I3 => cmp105_i_reg_400,
      I4 => cmp33_i_reg_395,
      I5 => p_lcssa619669_i_fu_112(2),
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0(10)
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \^doutbdout\(7),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(9),
      I3 => cmp105_i_reg_400,
      I4 => cmp33_i_reg_395,
      I5 => p_lcssa619669_i_fu_112(1),
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0(9)
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8B8B800B8B8"
    )
        port map (
      I0 => \^doutbdout\(6),
      I1 => empty_reg_385,
      I2 => ram_reg_bram_0_2(8),
      I3 => cmp105_i_reg_400,
      I4 => cmp33_i_reg_395,
      I5 => p_lcssa619669_i_fu_112(0),
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_d0(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_30 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \cmp33_i_reg_395_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp33_i_reg_395_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_we0 : in STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_lcssa619669_i_fu_112 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 8 downto 0 );
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0 : in STD_LOGIC;
    empty_70_reg_390 : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    zext_ln1155_fu_567_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    zext_ln1155_2_fu_597_p1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    empty_reg_385 : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 11 downto 0 );
    cmp33_i_reg_395 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_30 : entity is "bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W";
end bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_30;

architecture STRUCTURE of bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_30 is
  signal \SRL_SIG_reg[15][10]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][10]_srl16_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][11]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][11]_srl16_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][12]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][12]_srl16_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][13]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][14]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][15]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][33]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][33]_srl16_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][33]_srl16_i_6_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][34]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][34]_srl16_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][35]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][35]_srl16_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][36]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][36]_srl16_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][37]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][38]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][39]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][9]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][9]_srl16_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][9]_srl16_i_6_n_5\ : STD_LOGIC;
  signal ap_phi_mux_empty_66_phi_fu_248_p4 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal ap_phi_mux_empty_67_phi_fu_257_p4 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \^cmp33_i_reg_395_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cmp33_i_reg_395_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/v_vcresampler_core_1_U0/linebuf_c_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1919;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
  \cmp33_i_reg_395_reg[0]\(0) <= \^cmp33_i_reg_395_reg[0]\(0);
  \cmp33_i_reg_395_reg[0]_0\(0) <= \^cmp33_i_reg_395_reg[0]_0\(0);
  ram_reg_bram_0_0(15 downto 0) <= \^ram_reg_bram_0_0\(15 downto 0);
\SRL_SIG_reg[15][10]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA3A3AFACA0A0AC"
    )
        port map (
      I0 => DINADIN(2),
      I1 => empty_70_reg_390,
      I2 => p_14_in,
      I3 => ap_phi_mux_empty_66_phi_fu_248_p4(3),
      I4 => \SRL_SIG_reg[15][10]_srl16_i_3_n_5\,
      I5 => zext_ln1155_fu_567_p1(1),
      O => \in\(1)
    );
\SRL_SIG_reg[15][10]_srl16_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD08"
    )
        port map (
      I0 => cmp33_i_reg_395,
      I1 => DINADIN(3),
      I2 => empty_reg_385,
      I3 => \^ram_reg_bram_0_0\(3),
      O => ap_phi_mux_empty_66_phi_fu_248_p4(3)
    );
\SRL_SIG_reg[15][10]_srl16_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \SRL_SIG_reg[15][10]_srl16_i_5_n_5\,
      I1 => \^ram_reg_bram_0_0\(3),
      I2 => empty_reg_385,
      I3 => DOUTBDOUT(3),
      O => \SRL_SIG_reg[15][10]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][10]_srl16_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \^cmp33_i_reg_395_reg[0]\(0),
      I1 => zext_ln1155_fu_567_p1(0),
      I2 => \SRL_SIG_reg[15][9]_srl16_i_6_n_5\,
      I3 => zext_ln1155_fu_567_p1(1),
      I4 => ap_phi_mux_empty_66_phi_fu_248_p4(2),
      O => \SRL_SIG_reg[15][10]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][11]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA3A3AFACA0A0AC"
    )
        port map (
      I0 => DINADIN(3),
      I1 => empty_70_reg_390,
      I2 => p_14_in,
      I3 => ap_phi_mux_empty_66_phi_fu_248_p4(4),
      I4 => \SRL_SIG_reg[15][11]_srl16_i_3_n_5\,
      I5 => zext_ln1155_fu_567_p1(2),
      O => \in\(2)
    );
\SRL_SIG_reg[15][11]_srl16_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD08"
    )
        port map (
      I0 => cmp33_i_reg_395,
      I1 => DINADIN(4),
      I2 => empty_reg_385,
      I3 => \^ram_reg_bram_0_0\(4),
      O => ap_phi_mux_empty_66_phi_fu_248_p4(4)
    );
\SRL_SIG_reg[15][11]_srl16_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \SRL_SIG_reg[15][11]_srl16_i_5_n_5\,
      I1 => \^ram_reg_bram_0_0\(4),
      I2 => empty_reg_385,
      I3 => DOUTBDOUT(4),
      O => \SRL_SIG_reg[15][11]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][11]_srl16_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF8AEF80EA80EF80"
    )
        port map (
      I0 => \SRL_SIG_reg[15][10]_srl16_i_5_n_5\,
      I1 => DOUTBDOUT(3),
      I2 => empty_reg_385,
      I3 => \^ram_reg_bram_0_0\(3),
      I4 => cmp33_i_reg_395,
      I5 => DINADIN(3),
      O => \SRL_SIG_reg[15][11]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][12]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA3A3AFACA0A0AC"
    )
        port map (
      I0 => DINADIN(4),
      I1 => empty_70_reg_390,
      I2 => p_14_in,
      I3 => ap_phi_mux_empty_66_phi_fu_248_p4(5),
      I4 => \SRL_SIG_reg[15][12]_srl16_i_3_n_5\,
      I5 => zext_ln1155_fu_567_p1(3),
      O => \in\(3)
    );
\SRL_SIG_reg[15][12]_srl16_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD08"
    )
        port map (
      I0 => cmp33_i_reg_395,
      I1 => DINADIN(5),
      I2 => empty_reg_385,
      I3 => \^ram_reg_bram_0_0\(5),
      O => ap_phi_mux_empty_66_phi_fu_248_p4(5)
    );
\SRL_SIG_reg[15][12]_srl16_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \SRL_SIG_reg[15][12]_srl16_i_5_n_5\,
      I1 => \^ram_reg_bram_0_0\(5),
      I2 => empty_reg_385,
      I3 => DOUTBDOUT(5),
      O => \SRL_SIG_reg[15][12]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][12]_srl16_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => ap_phi_mux_empty_66_phi_fu_248_p4(3),
      I1 => zext_ln1155_fu_567_p1(2),
      I2 => \SRL_SIG_reg[15][10]_srl16_i_5_n_5\,
      I3 => zext_ln1155_fu_567_p1(3),
      I4 => ap_phi_mux_empty_66_phi_fu_248_p4(4),
      O => \SRL_SIG_reg[15][12]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][13]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA3A3AFACA0A0AC"
    )
        port map (
      I0 => DINADIN(5),
      I1 => empty_70_reg_390,
      I2 => p_14_in,
      I3 => ap_phi_mux_empty_66_phi_fu_248_p4(6),
      I4 => \SRL_SIG_reg[15][13]_srl16_i_3_n_5\,
      I5 => zext_ln1155_fu_567_p1(4),
      O => \in\(4)
    );
\SRL_SIG_reg[15][13]_srl16_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD08"
    )
        port map (
      I0 => cmp33_i_reg_395,
      I1 => DINADIN(6),
      I2 => empty_reg_385,
      I3 => \^ram_reg_bram_0_0\(6),
      O => ap_phi_mux_empty_66_phi_fu_248_p4(6)
    );
\SRL_SIG_reg[15][13]_srl16_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEA808015157F7"
    )
        port map (
      I0 => ap_phi_mux_empty_66_phi_fu_248_p4(5),
      I1 => \^ram_reg_bram_0_0\(5),
      I2 => empty_reg_385,
      I3 => DOUTBDOUT(5),
      I4 => \SRL_SIG_reg[15][12]_srl16_i_5_n_5\,
      I5 => zext_ln1155_fu_567_p1(5),
      O => \SRL_SIG_reg[15][13]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][14]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA3A3AFACA0A0AC"
    )
        port map (
      I0 => DINADIN(6),
      I1 => empty_70_reg_390,
      I2 => p_14_in,
      I3 => ap_phi_mux_empty_66_phi_fu_248_p4(7),
      I4 => \SRL_SIG_reg[15][14]_srl16_i_3_n_5\,
      I5 => zext_ln1155_fu_567_p1(5),
      O => \in\(5)
    );
\SRL_SIG_reg[15][14]_srl16_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD08"
    )
        port map (
      I0 => cmp33_i_reg_395,
      I1 => DINADIN(7),
      I2 => empty_reg_385,
      I3 => \^ram_reg_bram_0_0\(7),
      O => ap_phi_mux_empty_66_phi_fu_248_p4(7)
    );
\SRL_SIG_reg[15][14]_srl16_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE8E88811171777"
    )
        port map (
      I0 => ap_phi_mux_empty_66_phi_fu_248_p4(6),
      I1 => zext_ln1155_fu_567_p1(5),
      I2 => \SRL_SIG_reg[15][12]_srl16_i_5_n_5\,
      I3 => zext_ln1155_fu_567_p1(4),
      I4 => ap_phi_mux_empty_66_phi_fu_248_p4(5),
      I5 => zext_ln1155_fu_567_p1(6),
      O => \SRL_SIG_reg[15][14]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][15]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCFAA0CCCCAAAA"
    )
        port map (
      I0 => zext_ln1155_fu_567_p1(6),
      I1 => DINADIN(7),
      I2 => \SRL_SIG_reg[15][15]_srl16_i_3_n_5\,
      I3 => ap_phi_mux_empty_66_phi_fu_248_p4(7),
      I4 => p_14_in,
      I5 => empty_70_reg_390,
      O => \in\(6)
    );
\SRL_SIG_reg[15][15]_srl16_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => ap_phi_mux_empty_66_phi_fu_248_p4(5),
      I1 => zext_ln1155_fu_567_p1(4),
      I2 => \SRL_SIG_reg[15][12]_srl16_i_5_n_5\,
      I3 => zext_ln1155_fu_567_p1(5),
      I4 => ap_phi_mux_empty_66_phi_fu_248_p4(6),
      O => \SRL_SIG_reg[15][15]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][32]_srl16_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD08"
    )
        port map (
      I0 => cmp33_i_reg_395,
      I1 => p_lcssa619669_i_fu_112(1),
      I2 => empty_reg_385,
      I3 => \^ram_reg_bram_0_0\(9),
      O => \^cmp33_i_reg_395_reg[0]_0\(0)
    );
\SRL_SIG_reg[15][33]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA3A3AFACA0A0AC"
    )
        port map (
      I0 => p_lcssa619669_i_fu_112(1),
      I1 => empty_70_reg_390,
      I2 => p_14_in,
      I3 => ap_phi_mux_empty_67_phi_fu_257_p4(2),
      I4 => \SRL_SIG_reg[15][33]_srl16_i_3_n_5\,
      I5 => zext_ln1155_2_fu_597_p1(0),
      O => \in\(7)
    );
\SRL_SIG_reg[15][33]_srl16_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD08"
    )
        port map (
      I0 => cmp33_i_reg_395,
      I1 => p_lcssa619669_i_fu_112(2),
      I2 => empty_reg_385,
      I3 => \^ram_reg_bram_0_0\(10),
      O => ap_phi_mux_empty_67_phi_fu_257_p4(2)
    );
\SRL_SIG_reg[15][33]_srl16_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \SRL_SIG_reg[15][33]_srl16_i_5_n_5\,
      I1 => \^ram_reg_bram_0_0\(10),
      I2 => empty_reg_385,
      I3 => DOUTBDOUT(8),
      O => \SRL_SIG_reg[15][33]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][33]_srl16_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF8AEF80EA80EF80"
    )
        port map (
      I0 => \SRL_SIG_reg[15][33]_srl16_i_6_n_5\,
      I1 => DOUTBDOUT(7),
      I2 => empty_reg_385,
      I3 => \^ram_reg_bram_0_0\(9),
      I4 => cmp33_i_reg_395,
      I5 => p_lcssa619669_i_fu_112(1),
      O => \SRL_SIG_reg[15][33]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][33]_srl16_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEFAAA"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(8),
      I1 => DOUTBDOUT(6),
      I2 => p_lcssa619669_i_fu_112(0),
      I3 => cmp33_i_reg_395,
      I4 => empty_reg_385,
      O => \SRL_SIG_reg[15][33]_srl16_i_6_n_5\
    );
\SRL_SIG_reg[15][34]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA3A3AFACA0A0AC"
    )
        port map (
      I0 => p_lcssa619669_i_fu_112(2),
      I1 => empty_70_reg_390,
      I2 => p_14_in,
      I3 => ap_phi_mux_empty_67_phi_fu_257_p4(3),
      I4 => \SRL_SIG_reg[15][34]_srl16_i_3_n_5\,
      I5 => zext_ln1155_2_fu_597_p1(1),
      O => \in\(8)
    );
\SRL_SIG_reg[15][34]_srl16_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD08"
    )
        port map (
      I0 => cmp33_i_reg_395,
      I1 => p_lcssa619669_i_fu_112(3),
      I2 => empty_reg_385,
      I3 => \^ram_reg_bram_0_0\(11),
      O => ap_phi_mux_empty_67_phi_fu_257_p4(3)
    );
\SRL_SIG_reg[15][34]_srl16_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \SRL_SIG_reg[15][34]_srl16_i_5_n_5\,
      I1 => \^ram_reg_bram_0_0\(11),
      I2 => empty_reg_385,
      I3 => DOUTBDOUT(9),
      O => \SRL_SIG_reg[15][34]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][34]_srl16_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \^cmp33_i_reg_395_reg[0]_0\(0),
      I1 => zext_ln1155_2_fu_597_p1(0),
      I2 => \SRL_SIG_reg[15][33]_srl16_i_6_n_5\,
      I3 => zext_ln1155_2_fu_597_p1(1),
      I4 => ap_phi_mux_empty_67_phi_fu_257_p4(2),
      O => \SRL_SIG_reg[15][34]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][35]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA3A3AFACA0A0AC"
    )
        port map (
      I0 => p_lcssa619669_i_fu_112(3),
      I1 => empty_70_reg_390,
      I2 => p_14_in,
      I3 => ap_phi_mux_empty_67_phi_fu_257_p4(4),
      I4 => \SRL_SIG_reg[15][35]_srl16_i_3_n_5\,
      I5 => zext_ln1155_2_fu_597_p1(2),
      O => \in\(9)
    );
\SRL_SIG_reg[15][35]_srl16_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD08"
    )
        port map (
      I0 => cmp33_i_reg_395,
      I1 => p_lcssa619669_i_fu_112(4),
      I2 => empty_reg_385,
      I3 => \^ram_reg_bram_0_0\(12),
      O => ap_phi_mux_empty_67_phi_fu_257_p4(4)
    );
\SRL_SIG_reg[15][35]_srl16_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \SRL_SIG_reg[15][35]_srl16_i_5_n_5\,
      I1 => \^ram_reg_bram_0_0\(12),
      I2 => empty_reg_385,
      I3 => DOUTBDOUT(10),
      O => \SRL_SIG_reg[15][35]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][35]_srl16_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF8AEF80EA80EF80"
    )
        port map (
      I0 => \SRL_SIG_reg[15][34]_srl16_i_5_n_5\,
      I1 => DOUTBDOUT(9),
      I2 => empty_reg_385,
      I3 => \^ram_reg_bram_0_0\(11),
      I4 => cmp33_i_reg_395,
      I5 => p_lcssa619669_i_fu_112(3),
      O => \SRL_SIG_reg[15][35]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][36]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA3A3AFACA0A0AC"
    )
        port map (
      I0 => p_lcssa619669_i_fu_112(4),
      I1 => empty_70_reg_390,
      I2 => p_14_in,
      I3 => ap_phi_mux_empty_67_phi_fu_257_p4(5),
      I4 => \SRL_SIG_reg[15][36]_srl16_i_3_n_5\,
      I5 => zext_ln1155_2_fu_597_p1(3),
      O => \in\(10)
    );
\SRL_SIG_reg[15][36]_srl16_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD08"
    )
        port map (
      I0 => cmp33_i_reg_395,
      I1 => p_lcssa619669_i_fu_112(5),
      I2 => empty_reg_385,
      I3 => \^ram_reg_bram_0_0\(13),
      O => ap_phi_mux_empty_67_phi_fu_257_p4(5)
    );
\SRL_SIG_reg[15][36]_srl16_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \SRL_SIG_reg[15][36]_srl16_i_5_n_5\,
      I1 => \^ram_reg_bram_0_0\(13),
      I2 => empty_reg_385,
      I3 => DOUTBDOUT(11),
      O => \SRL_SIG_reg[15][36]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][36]_srl16_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => ap_phi_mux_empty_67_phi_fu_257_p4(3),
      I1 => zext_ln1155_2_fu_597_p1(2),
      I2 => \SRL_SIG_reg[15][34]_srl16_i_5_n_5\,
      I3 => zext_ln1155_2_fu_597_p1(3),
      I4 => ap_phi_mux_empty_67_phi_fu_257_p4(4),
      O => \SRL_SIG_reg[15][36]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][37]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA3A3AFACA0A0AC"
    )
        port map (
      I0 => p_lcssa619669_i_fu_112(5),
      I1 => empty_70_reg_390,
      I2 => p_14_in,
      I3 => ap_phi_mux_empty_67_phi_fu_257_p4(6),
      I4 => \SRL_SIG_reg[15][37]_srl16_i_3_n_5\,
      I5 => zext_ln1155_2_fu_597_p1(4),
      O => \in\(11)
    );
\SRL_SIG_reg[15][37]_srl16_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD08"
    )
        port map (
      I0 => cmp33_i_reg_395,
      I1 => DINADIN(8),
      I2 => empty_reg_385,
      I3 => \^ram_reg_bram_0_0\(14),
      O => ap_phi_mux_empty_67_phi_fu_257_p4(6)
    );
\SRL_SIG_reg[15][37]_srl16_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEA808015157F7"
    )
        port map (
      I0 => ap_phi_mux_empty_67_phi_fu_257_p4(5),
      I1 => \^ram_reg_bram_0_0\(13),
      I2 => empty_reg_385,
      I3 => DOUTBDOUT(11),
      I4 => \SRL_SIG_reg[15][36]_srl16_i_5_n_5\,
      I5 => zext_ln1155_2_fu_597_p1(5),
      O => \SRL_SIG_reg[15][37]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][38]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA3A3AFACA0A0AC"
    )
        port map (
      I0 => DINADIN(8),
      I1 => empty_70_reg_390,
      I2 => p_14_in,
      I3 => ap_phi_mux_empty_67_phi_fu_257_p4(7),
      I4 => \SRL_SIG_reg[15][38]_srl16_i_3_n_5\,
      I5 => zext_ln1155_2_fu_597_p1(5),
      O => \in\(12)
    );
\SRL_SIG_reg[15][38]_srl16_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD08"
    )
        port map (
      I0 => cmp33_i_reg_395,
      I1 => p_lcssa619669_i_fu_112(6),
      I2 => empty_reg_385,
      I3 => \^ram_reg_bram_0_0\(15),
      O => ap_phi_mux_empty_67_phi_fu_257_p4(7)
    );
\SRL_SIG_reg[15][38]_srl16_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE8E88811171777"
    )
        port map (
      I0 => ap_phi_mux_empty_67_phi_fu_257_p4(6),
      I1 => zext_ln1155_2_fu_597_p1(5),
      I2 => \SRL_SIG_reg[15][36]_srl16_i_5_n_5\,
      I3 => zext_ln1155_2_fu_597_p1(4),
      I4 => ap_phi_mux_empty_67_phi_fu_257_p4(5),
      I5 => zext_ln1155_2_fu_597_p1(6),
      O => \SRL_SIG_reg[15][38]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][39]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCFAA0CCCCAAAA"
    )
        port map (
      I0 => zext_ln1155_2_fu_597_p1(6),
      I1 => p_lcssa619669_i_fu_112(6),
      I2 => \SRL_SIG_reg[15][39]_srl16_i_3_n_5\,
      I3 => ap_phi_mux_empty_67_phi_fu_257_p4(7),
      I4 => p_14_in,
      I5 => empty_70_reg_390,
      O => \in\(13)
    );
\SRL_SIG_reg[15][39]_srl16_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => ap_phi_mux_empty_67_phi_fu_257_p4(5),
      I1 => zext_ln1155_2_fu_597_p1(4),
      I2 => \SRL_SIG_reg[15][36]_srl16_i_5_n_5\,
      I3 => zext_ln1155_2_fu_597_p1(5),
      I4 => ap_phi_mux_empty_67_phi_fu_257_p4(6),
      O => \SRL_SIG_reg[15][39]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][8]_srl16_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD08"
    )
        port map (
      I0 => cmp33_i_reg_395,
      I1 => DINADIN(1),
      I2 => empty_reg_385,
      I3 => \^ram_reg_bram_0_0\(1),
      O => \^cmp33_i_reg_395_reg[0]\(0)
    );
\SRL_SIG_reg[15][9]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA3A3AFACA0A0AC"
    )
        port map (
      I0 => DINADIN(1),
      I1 => empty_70_reg_390,
      I2 => p_14_in,
      I3 => ap_phi_mux_empty_66_phi_fu_248_p4(2),
      I4 => \SRL_SIG_reg[15][9]_srl16_i_3_n_5\,
      I5 => zext_ln1155_fu_567_p1(0),
      O => \in\(0)
    );
\SRL_SIG_reg[15][9]_srl16_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD08"
    )
        port map (
      I0 => cmp33_i_reg_395,
      I1 => DINADIN(2),
      I2 => empty_reg_385,
      I3 => \^ram_reg_bram_0_0\(2),
      O => ap_phi_mux_empty_66_phi_fu_248_p4(2)
    );
\SRL_SIG_reg[15][9]_srl16_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \SRL_SIG_reg[15][9]_srl16_i_5_n_5\,
      I1 => \^ram_reg_bram_0_0\(2),
      I2 => empty_reg_385,
      I3 => DOUTBDOUT(2),
      O => \SRL_SIG_reg[15][9]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][9]_srl16_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF8AEF80EA80EF80"
    )
        port map (
      I0 => \SRL_SIG_reg[15][9]_srl16_i_6_n_5\,
      I1 => DOUTBDOUT(1),
      I2 => empty_reg_385,
      I3 => \^ram_reg_bram_0_0\(1),
      I4 => cmp33_i_reg_395,
      I5 => DINADIN(1),
      O => \SRL_SIG_reg[15][9]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][9]_srl16_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEFAAA"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(0),
      I1 => DOUTBDOUT(0),
      I2 => DINADIN(0),
      I3 => cmp33_i_reg_395,
      I4 => empty_reg_385,
      O => \SRL_SIG_reg[15][9]_srl16_i_6_n_5\
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_0_1(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ram_reg_bram_0_2(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15) => p_lcssa619669_i_fu_112(6),
      DINADIN(14) => DINADIN(8),
      DINADIN(13 downto 8) => p_lcssa619669_i_fu_112(5 downto 0),
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => \^ram_reg_bram_0_0\(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_we0,
      ENBWREN => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
      WEA(2) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
      WEA(1) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
      WEA(0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_31 is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0 : in STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0 : in STD_LOGIC;
    \SRL_SIG_reg[15][31]_srl16\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bPassThru_420_In_loc_channel_dout : in STD_LOGIC;
    \SRL_SIG_reg[15][0]_srl16\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_31 : entity is "bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W";
end bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_31;

architecture STRUCTURE of bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_31 is
  signal linebuf_y_1_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/v_vcresampler_core_1_U0/linebuf_y_1_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1919;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
\SRL_SIG_reg[15][0]_srl16_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(0),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => \SRL_SIG_reg[15][0]_srl16\,
      I3 => linebuf_y_1_q1(0),
      O => \in\(0)
    );
\SRL_SIG_reg[15][1]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(1),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => \SRL_SIG_reg[15][0]_srl16\,
      I3 => linebuf_y_1_q1(1),
      O => \in\(1)
    );
\SRL_SIG_reg[15][24]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(8),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => \SRL_SIG_reg[15][0]_srl16\,
      I3 => linebuf_y_1_q1(8),
      O => \in\(8)
    );
\SRL_SIG_reg[15][25]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(9),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => \SRL_SIG_reg[15][0]_srl16\,
      I3 => linebuf_y_1_q1(9),
      O => \in\(9)
    );
\SRL_SIG_reg[15][26]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(10),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => \SRL_SIG_reg[15][0]_srl16\,
      I3 => linebuf_y_1_q1(10),
      O => \in\(10)
    );
\SRL_SIG_reg[15][27]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(11),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => \SRL_SIG_reg[15][0]_srl16\,
      I3 => linebuf_y_1_q1(11),
      O => \in\(11)
    );
\SRL_SIG_reg[15][28]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(12),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => \SRL_SIG_reg[15][0]_srl16\,
      I3 => linebuf_y_1_q1(12),
      O => \in\(12)
    );
\SRL_SIG_reg[15][29]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(13),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => \SRL_SIG_reg[15][0]_srl16\,
      I3 => linebuf_y_1_q1(13),
      O => \in\(13)
    );
\SRL_SIG_reg[15][2]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(2),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => \SRL_SIG_reg[15][0]_srl16\,
      I3 => linebuf_y_1_q1(2),
      O => \in\(2)
    );
\SRL_SIG_reg[15][30]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(14),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => \SRL_SIG_reg[15][0]_srl16\,
      I3 => linebuf_y_1_q1(14),
      O => \in\(14)
    );
\SRL_SIG_reg[15][31]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(15),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => \SRL_SIG_reg[15][0]_srl16\,
      I3 => linebuf_y_1_q1(15),
      O => \in\(15)
    );
\SRL_SIG_reg[15][3]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(3),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => \SRL_SIG_reg[15][0]_srl16\,
      I3 => linebuf_y_1_q1(3),
      O => \in\(3)
    );
\SRL_SIG_reg[15][4]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(4),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => \SRL_SIG_reg[15][0]_srl16\,
      I3 => linebuf_y_1_q1(4),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(5),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => \SRL_SIG_reg[15][0]_srl16\,
      I3 => linebuf_y_1_q1(5),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(6),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => \SRL_SIG_reg[15][0]_srl16\,
      I3 => linebuf_y_1_q1(6),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(7),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => \SRL_SIG_reg[15][0]_srl16\,
      I3 => linebuf_y_1_q1(7),
      O => \in\(7)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_0_0(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ram_reg_bram_0_1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => linebuf_y_1_q1(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0,
      ENBWREN => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
      WEA(2) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
      WEA(1) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
      WEA(0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_32 is
  port (
    DINADIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0 : in STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0 : in STD_LOGIC;
    cmp105_i_reg_400 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_32 : entity is "bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W";
end bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_32;

architecture STRUCTURE of bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_32 is
  signal linebuf_y_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/v_vcresampler_core_1_U0/linebuf_y_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1919;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__0\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__0\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__0\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__0\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__0\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__0\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__0\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__2\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__0\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__0\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__0\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__0\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__0\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__0\ : label is "soft_lutpair430";
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_0_0(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ram_reg_bram_0_1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => ram_reg_bram_0_2(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => linebuf_y_q1(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0,
      ENBWREN => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
      WEA(2) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
      WEA(1) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
      WEA(0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(6),
      I1 => cmp105_i_reg_400,
      I2 => ram_reg_bram_0_2(6),
      O => DINADIN(6)
    );
\ram_reg_bram_0_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(5),
      I1 => cmp105_i_reg_400,
      I2 => ram_reg_bram_0_2(5),
      O => DINADIN(5)
    );
\ram_reg_bram_0_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(4),
      I1 => cmp105_i_reg_400,
      I2 => ram_reg_bram_0_2(4),
      O => DINADIN(4)
    );
\ram_reg_bram_0_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(3),
      I1 => cmp105_i_reg_400,
      I2 => ram_reg_bram_0_2(3),
      O => DINADIN(3)
    );
\ram_reg_bram_0_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(2),
      I1 => cmp105_i_reg_400,
      I2 => ram_reg_bram_0_2(2),
      O => DINADIN(2)
    );
\ram_reg_bram_0_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(1),
      I1 => cmp105_i_reg_400,
      I2 => ram_reg_bram_0_2(1),
      O => DINADIN(1)
    );
\ram_reg_bram_0_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(0),
      I1 => cmp105_i_reg_400,
      I2 => ram_reg_bram_0_2(0),
      O => DINADIN(0)
    );
\ram_reg_bram_0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(15),
      I1 => cmp105_i_reg_400,
      I2 => ram_reg_bram_0_2(15),
      O => DINADIN(15)
    );
\ram_reg_bram_0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(14),
      I1 => cmp105_i_reg_400,
      I2 => ram_reg_bram_0_2(14),
      O => DINADIN(14)
    );
\ram_reg_bram_0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(13),
      I1 => cmp105_i_reg_400,
      I2 => ram_reg_bram_0_2(13),
      O => DINADIN(13)
    );
\ram_reg_bram_0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(12),
      I1 => cmp105_i_reg_400,
      I2 => ram_reg_bram_0_2(12),
      O => DINADIN(12)
    );
\ram_reg_bram_0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(11),
      I1 => cmp105_i_reg_400,
      I2 => ram_reg_bram_0_2(11),
      O => DINADIN(11)
    );
\ram_reg_bram_0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(10),
      I1 => cmp105_i_reg_400,
      I2 => ram_reg_bram_0_2(10),
      O => DINADIN(10)
    );
\ram_reg_bram_0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(9),
      I1 => cmp105_i_reg_400,
      I2 => ram_reg_bram_0_2(9),
      O => DINADIN(9)
    );
\ram_reg_bram_0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(8),
      I1 => cmp105_i_reg_400,
      I2 => ram_reg_bram_0_2(8),
      O => DINADIN(8)
    );
\ram_reg_bram_0_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(7),
      I1 => cmp105_i_reg_400,
      I2 => ram_reg_bram_0_2(7),
      O => DINADIN(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \p_lcssa617663_i_fu_100_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \p_lcssa619669_i_fu_108_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmp105_i_reg_370 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp33_i_reg_365 : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[15][15]_srl16\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bPassThru_420_Out_loc_channel_dout : in STD_LOGIC;
    tmp_reg_375 : in STD_LOGIC;
    \SRL_SIG_reg[15][15]_srl16_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_reg_360 : in STD_LOGIC;
    \SRL_SIG_reg[15][39]_srl16\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[15][39]_srl16_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end bd_2d50_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W;

architecture STRUCTURE of bd_2d50_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W is
  signal \^di\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^doutadout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_c_q0 : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \^ram_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of add_ln1143_2_fu_506_p2_carry_i_15 : label is "lutpair0";
  attribute HLUTNM of add_ln1143_5_fu_558_p2_carry_i_15 : label is "lutpair1";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/v_vcresampler_core_U0/linebuf_c_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1919;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
  DI(6 downto 0) <= \^di\(6 downto 0);
  DOUTADOUT(7 downto 0) <= \^doutadout\(7 downto 0);
  ram_reg_bram_0_0(6 downto 0) <= \^ram_reg_bram_0_0\(6 downto 0);
\SRL_SIG_reg[15][14]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][15]_srl16\(0),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => \SRL_SIG_reg[15][15]_srl16_0\(0),
      I4 => empty_reg_360,
      O => \in\(0)
    );
\SRL_SIG_reg[15][15]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][15]_srl16\(1),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => \SRL_SIG_reg[15][15]_srl16_0\(1),
      I4 => empty_reg_360,
      O => \in\(1)
    );
\SRL_SIG_reg[15][38]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][39]_srl16\(0),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => \SRL_SIG_reg[15][39]_srl16_0\(0),
      I4 => empty_reg_360,
      O => \in\(2)
    );
\SRL_SIG_reg[15][39]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][39]_srl16\(1),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => \SRL_SIG_reg[15][39]_srl16_0\(1),
      I4 => empty_reg_360,
      O => \in\(3)
    );
\add_ln1143_2_fu_506_p2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"044FF880"
    )
        port map (
      I0 => Q(7),
      I1 => cmp33_i_reg_365,
      I2 => linebuf_c_q0(6),
      I3 => DOUTBDOUT(7),
      I4 => \^doutadout\(3),
      O => \p_lcssa617663_i_fu_100_reg[7]\(0)
    );
add_ln1143_2_fu_506_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE888E8"
    )
        port map (
      I0 => DOUTBDOUT(6),
      I1 => linebuf_c_q0(5),
      I2 => linebuf_c_q0(6),
      I3 => cmp33_i_reg_365,
      I4 => Q(6),
      O => \^di\(6)
    );
add_ln1143_2_fu_506_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \^di\(5),
      I1 => DOUTBDOUT(6),
      I2 => linebuf_c_q0(5),
      I3 => Q(6),
      I4 => cmp33_i_reg_365,
      I5 => linebuf_c_q0(6),
      O => S(5)
    );
add_ln1143_2_fu_506_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \^di\(4),
      I1 => DOUTBDOUT(5),
      I2 => linebuf_c_q0(4),
      I3 => Q(5),
      I4 => cmp33_i_reg_365,
      I5 => linebuf_c_q0(5),
      O => S(4)
    );
add_ln1143_2_fu_506_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \^di\(3),
      I1 => DOUTBDOUT(4),
      I2 => linebuf_c_q0(3),
      I3 => Q(4),
      I4 => cmp33_i_reg_365,
      I5 => linebuf_c_q0(4),
      O => S(3)
    );
add_ln1143_2_fu_506_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \^di\(2),
      I1 => DOUTBDOUT(3),
      I2 => \^doutadout\(2),
      I3 => Q(3),
      I4 => cmp33_i_reg_365,
      I5 => linebuf_c_q0(3),
      O => S(2)
    );
add_ln1143_2_fu_506_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699969"
    )
        port map (
      I0 => DOUTBDOUT(1),
      I1 => \^doutadout\(0),
      I2 => \^doutadout\(1),
      I3 => cmp33_i_reg_365,
      I4 => Q(1),
      O => S(1)
    );
add_ln1143_2_fu_506_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \^doutadout\(0),
      I1 => cmp33_i_reg_365,
      I2 => Q(0),
      I3 => DOUTBDOUT(0),
      O => S(0)
    );
add_ln1143_2_fu_506_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE888E8"
    )
        port map (
      I0 => DOUTBDOUT(5),
      I1 => linebuf_c_q0(4),
      I2 => linebuf_c_q0(5),
      I3 => cmp33_i_reg_365,
      I4 => Q(5),
      O => \^di\(5)
    );
add_ln1143_2_fu_506_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE888E8"
    )
        port map (
      I0 => DOUTBDOUT(4),
      I1 => linebuf_c_q0(3),
      I2 => linebuf_c_q0(4),
      I3 => cmp33_i_reg_365,
      I4 => Q(4),
      O => \^di\(4)
    );
add_ln1143_2_fu_506_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE888E8"
    )
        port map (
      I0 => DOUTBDOUT(3),
      I1 => \^doutadout\(2),
      I2 => linebuf_c_q0(3),
      I3 => cmp33_i_reg_365,
      I4 => Q(3),
      O => \^di\(3)
    );
add_ln1143_2_fu_506_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE888E8"
    )
        port map (
      I0 => DOUTBDOUT(2),
      I1 => \^doutadout\(1),
      I2 => \^doutadout\(2),
      I3 => cmp33_i_reg_365,
      I4 => Q(2),
      O => \^di\(2)
    );
add_ln1143_2_fu_506_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => cmp33_i_reg_365,
      I2 => \^doutadout\(1),
      O => \^di\(1)
    );
add_ln1143_2_fu_506_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => cmp33_i_reg_365,
      I2 => \^doutadout\(0),
      O => \^di\(0)
    );
add_ln1143_2_fu_506_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \^di\(6),
      I1 => DOUTBDOUT(7),
      I2 => linebuf_c_q0(6),
      I3 => Q(7),
      I4 => cmp33_i_reg_365,
      I5 => \^doutadout\(3),
      O => S(6)
    );
\add_ln1143_5_fu_558_p2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"044FF880"
    )
        port map (
      I0 => ram_reg_bram_0_4(7),
      I1 => cmp33_i_reg_365,
      I2 => linebuf_c_q0(14),
      I3 => DOUTBDOUT(15),
      I4 => \^doutadout\(7),
      O => \p_lcssa619669_i_fu_108_reg[7]\(0)
    );
add_ln1143_5_fu_558_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE888E8"
    )
        port map (
      I0 => DOUTBDOUT(14),
      I1 => linebuf_c_q0(13),
      I2 => linebuf_c_q0(14),
      I3 => cmp33_i_reg_365,
      I4 => ram_reg_bram_0_4(6),
      O => \^ram_reg_bram_0_0\(6)
    );
add_ln1143_5_fu_558_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(5),
      I1 => DOUTBDOUT(14),
      I2 => linebuf_c_q0(13),
      I3 => ram_reg_bram_0_4(6),
      I4 => cmp33_i_reg_365,
      I5 => linebuf_c_q0(14),
      O => ram_reg_bram_0_1(5)
    );
add_ln1143_5_fu_558_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(4),
      I1 => DOUTBDOUT(13),
      I2 => linebuf_c_q0(12),
      I3 => ram_reg_bram_0_4(5),
      I4 => cmp33_i_reg_365,
      I5 => linebuf_c_q0(13),
      O => ram_reg_bram_0_1(4)
    );
add_ln1143_5_fu_558_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(3),
      I1 => DOUTBDOUT(12),
      I2 => linebuf_c_q0(11),
      I3 => ram_reg_bram_0_4(4),
      I4 => cmp33_i_reg_365,
      I5 => linebuf_c_q0(12),
      O => ram_reg_bram_0_1(3)
    );
add_ln1143_5_fu_558_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(2),
      I1 => DOUTBDOUT(11),
      I2 => \^doutadout\(6),
      I3 => ram_reg_bram_0_4(3),
      I4 => cmp33_i_reg_365,
      I5 => linebuf_c_q0(11),
      O => ram_reg_bram_0_1(2)
    );
add_ln1143_5_fu_558_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699969"
    )
        port map (
      I0 => DOUTBDOUT(9),
      I1 => \^doutadout\(4),
      I2 => \^doutadout\(5),
      I3 => cmp33_i_reg_365,
      I4 => ram_reg_bram_0_4(1),
      O => ram_reg_bram_0_1(1)
    );
add_ln1143_5_fu_558_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \^doutadout\(4),
      I1 => cmp33_i_reg_365,
      I2 => ram_reg_bram_0_4(0),
      I3 => DOUTBDOUT(8),
      O => ram_reg_bram_0_1(0)
    );
add_ln1143_5_fu_558_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE888E8"
    )
        port map (
      I0 => DOUTBDOUT(13),
      I1 => linebuf_c_q0(12),
      I2 => linebuf_c_q0(13),
      I3 => cmp33_i_reg_365,
      I4 => ram_reg_bram_0_4(5),
      O => \^ram_reg_bram_0_0\(5)
    );
add_ln1143_5_fu_558_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE888E8"
    )
        port map (
      I0 => DOUTBDOUT(12),
      I1 => linebuf_c_q0(11),
      I2 => linebuf_c_q0(12),
      I3 => cmp33_i_reg_365,
      I4 => ram_reg_bram_0_4(4),
      O => \^ram_reg_bram_0_0\(4)
    );
add_ln1143_5_fu_558_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE888E8"
    )
        port map (
      I0 => DOUTBDOUT(11),
      I1 => \^doutadout\(6),
      I2 => linebuf_c_q0(11),
      I3 => cmp33_i_reg_365,
      I4 => ram_reg_bram_0_4(3),
      O => \^ram_reg_bram_0_0\(3)
    );
add_ln1143_5_fu_558_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE888E8"
    )
        port map (
      I0 => DOUTBDOUT(10),
      I1 => \^doutadout\(5),
      I2 => \^doutadout\(6),
      I3 => cmp33_i_reg_365,
      I4 => ram_reg_bram_0_4(2),
      O => \^ram_reg_bram_0_0\(2)
    );
add_ln1143_5_fu_558_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_4(1),
      I1 => cmp33_i_reg_365,
      I2 => \^doutadout\(5),
      O => \^ram_reg_bram_0_0\(1)
    );
add_ln1143_5_fu_558_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => cmp33_i_reg_365,
      I2 => \^doutadout\(4),
      O => \^ram_reg_bram_0_0\(0)
    );
add_ln1143_5_fu_558_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(6),
      I1 => DOUTBDOUT(15),
      I2 => linebuf_c_q0(14),
      I3 => ram_reg_bram_0_4(7),
      I4 => cmp33_i_reg_365,
      I5 => \^doutadout\(7),
      O => ram_reg_bram_0_1(6)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_0_2(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => \out\(15 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 16) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 16),
      DOUTADOUT(15) => \^doutadout\(7),
      DOUTADOUT(14 downto 11) => linebuf_c_q0(14 downto 11),
      DOUTADOUT(10 downto 7) => \^doutadout\(6 downto 3),
      DOUTADOUT(6 downto 3) => linebuf_c_q0(6 downto 3),
      DOUTADOUT(2 downto 0) => \^doutadout\(2 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_0_3(0),
      WEA(2) => ram_reg_bram_0_3(0),
      WEA(1) => ram_reg_bram_0_3(0),
      WEA(0) => ram_reg_bram_0_3(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => cmp105_i_reg_370,
      I1 => Q(6),
      I2 => cmp33_i_reg_365,
      I3 => linebuf_c_q0(6),
      O => DINADIN(6)
    );
\ram_reg_bram_0_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => cmp105_i_reg_370,
      I1 => Q(5),
      I2 => cmp33_i_reg_365,
      I3 => linebuf_c_q0(5),
      O => DINADIN(5)
    );
\ram_reg_bram_0_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => cmp105_i_reg_370,
      I1 => Q(4),
      I2 => cmp33_i_reg_365,
      I3 => linebuf_c_q0(4),
      O => DINADIN(4)
    );
\ram_reg_bram_0_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => cmp105_i_reg_370,
      I1 => Q(3),
      I2 => cmp33_i_reg_365,
      I3 => linebuf_c_q0(3),
      O => DINADIN(3)
    );
\ram_reg_bram_0_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => cmp105_i_reg_370,
      I1 => Q(2),
      I2 => cmp33_i_reg_365,
      I3 => \^doutadout\(2),
      O => DINADIN(2)
    );
\ram_reg_bram_0_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => cmp105_i_reg_370,
      I1 => Q(1),
      I2 => cmp33_i_reg_365,
      I3 => \^doutadout\(1),
      O => DINADIN(1)
    );
\ram_reg_bram_0_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => cmp105_i_reg_370,
      I1 => Q(0),
      I2 => cmp33_i_reg_365,
      I3 => \^doutadout\(0),
      O => DINADIN(0)
    );
\ram_reg_bram_0_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => cmp105_i_reg_370,
      I1 => ram_reg_bram_0_4(7),
      I2 => cmp33_i_reg_365,
      I3 => \^doutadout\(7),
      O => DINADIN(15)
    );
\ram_reg_bram_0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => cmp105_i_reg_370,
      I1 => ram_reg_bram_0_4(6),
      I2 => cmp33_i_reg_365,
      I3 => linebuf_c_q0(14),
      O => DINADIN(14)
    );
\ram_reg_bram_0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => cmp105_i_reg_370,
      I1 => ram_reg_bram_0_4(5),
      I2 => cmp33_i_reg_365,
      I3 => linebuf_c_q0(13),
      O => DINADIN(13)
    );
\ram_reg_bram_0_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => cmp105_i_reg_370,
      I1 => ram_reg_bram_0_4(4),
      I2 => cmp33_i_reg_365,
      I3 => linebuf_c_q0(12),
      O => DINADIN(12)
    );
\ram_reg_bram_0_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => cmp105_i_reg_370,
      I1 => ram_reg_bram_0_4(3),
      I2 => cmp33_i_reg_365,
      I3 => linebuf_c_q0(11),
      O => DINADIN(11)
    );
\ram_reg_bram_0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => cmp105_i_reg_370,
      I1 => ram_reg_bram_0_4(2),
      I2 => cmp33_i_reg_365,
      I3 => \^doutadout\(6),
      O => DINADIN(10)
    );
\ram_reg_bram_0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => cmp105_i_reg_370,
      I1 => ram_reg_bram_0_4(1),
      I2 => cmp33_i_reg_365,
      I3 => \^doutadout\(5),
      O => DINADIN(9)
    );
\ram_reg_bram_0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => cmp105_i_reg_370,
      I1 => ram_reg_bram_0_4(0),
      I2 => cmp33_i_reg_365,
      I3 => \^doutadout\(4),
      O => DINADIN(8)
    );
\ram_reg_bram_0_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => cmp105_i_reg_370,
      I1 => Q(7),
      I2 => cmp33_i_reg_365,
      I3 => \^doutadout\(3),
      O => DINADIN(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTADOUT : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmp33_i_reg_365 : in STD_LOGIC;
    add_ln1143_5_fu_558_p2_carry : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bd_2d50_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W;

architecture STRUCTURE of bd_2d50_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ram_reg_bram_0_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of add_ln1143_2_fu_506_p2_carry_i_6 : label is "lutpair0";
  attribute HLUTNM of add_ln1143_5_fu_558_p2_carry_i_6 : label is "lutpair1";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/v_vcresampler_core_U0/linebuf_c_2_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1919;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
  DI(0) <= \^di\(0);
  DOUTBDOUT(15 downto 0) <= \^doutbdout\(15 downto 0);
  ram_reg_bram_0_1(0) <= \^ram_reg_bram_0_1\(0);
add_ln1143_2_fu_506_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^doutbdout\(2),
      I2 => DOUTADOUT(1),
      I3 => Q(0),
      I4 => cmp33_i_reg_365,
      I5 => DOUTADOUT(2),
      O => S(0)
    );
add_ln1143_2_fu_506_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^doutbdout\(1),
      I1 => DOUTADOUT(0),
      O => \^di\(0)
    );
add_ln1143_5_fu_558_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \^ram_reg_bram_0_1\(0),
      I1 => \^doutbdout\(10),
      I2 => DOUTADOUT(4),
      I3 => add_ln1143_5_fu_558_p2_carry(0),
      I4 => cmp33_i_reg_365,
      I5 => DOUTADOUT(5),
      O => ram_reg_bram_0_0(0)
    );
add_ln1143_5_fu_558_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^doutbdout\(9),
      I1 => DOUTADOUT(3),
      O => \^ram_reg_bram_0_1\(0)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_0_2(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ram_reg_bram_0_3(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => \^doutbdout\(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W_29 is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bPassThru_420_Out_loc_channel_dout : in STD_LOGIC;
    tmp_reg_375 : in STD_LOGIC;
    \SRL_SIG_reg[15][31]_srl16\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W_29 : entity is "bd_2d50_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W";
end bd_2d50_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W_29;

architecture STRUCTURE of bd_2d50_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W_29 is
  signal linebuf_y_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/v_vcresampler_core_U0/linebuf_y_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1919;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
\SRL_SIG_reg[15][0]_srl16_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(0),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => linebuf_y_q1(0),
      O => \in\(0)
    );
\SRL_SIG_reg[15][1]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(1),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => linebuf_y_q1(1),
      O => \in\(1)
    );
\SRL_SIG_reg[15][24]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(0),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => linebuf_y_q1(8),
      O => \in\(8)
    );
\SRL_SIG_reg[15][25]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(1),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => linebuf_y_q1(9),
      O => \in\(9)
    );
\SRL_SIG_reg[15][26]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(2),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => linebuf_y_q1(10),
      O => \in\(10)
    );
\SRL_SIG_reg[15][27]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(3),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => linebuf_y_q1(11),
      O => \in\(11)
    );
\SRL_SIG_reg[15][28]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(4),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => linebuf_y_q1(12),
      O => \in\(12)
    );
\SRL_SIG_reg[15][29]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(5),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => linebuf_y_q1(13),
      O => \in\(13)
    );
\SRL_SIG_reg[15][2]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(2),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => linebuf_y_q1(2),
      O => \in\(2)
    );
\SRL_SIG_reg[15][30]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(6),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => linebuf_y_q1(14),
      O => \in\(14)
    );
\SRL_SIG_reg[15][31]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[15][31]_srl16\(7),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => linebuf_y_q1(15),
      O => \in\(15)
    );
\SRL_SIG_reg[15][3]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(3),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => linebuf_y_q1(3),
      O => \in\(3)
    );
\SRL_SIG_reg[15][4]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(4),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => linebuf_y_q1(4),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(5),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => linebuf_y_q1(5),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(6),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => linebuf_y_q1(6),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => Q(7),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => linebuf_y_q1(7),
      O => \in\(7)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_0_0(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ram_reg_bram_0_1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => linebuf_y_q1(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is
  port (
    ap_loop_init_int : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \axi_last_4_reg_103_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    select_ln590_reg_423 : in STD_LOGIC;
    axi_last_4_loc_fu_110 : in STD_LOGIC
  );
end bd_2d50_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol;

architecture STRUCTURE of bd_2d50_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is
  signal eol_1_reg_114 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
begin
\axi_last_4_reg_103_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => eol_1_reg_114,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_96
     port map (
      \B_V_data_1_state_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_11,
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      ap_clk => ap_clk,
      ap_loop_init_int_reg_0 => ap_loop_init_int,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_4_loc_fu_110 => axi_last_4_loc_fu_110,
      \axi_last_4_reg_103_reg[0]\ => \axi_last_4_reg_103_reg[0]_0\,
      eol_1_reg_114 => eol_1_reg_114,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      select_ln590_reg_423 => select_ln590_reg_423
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start is
  port (
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_reg_unsigned_short_s_fu_278_ap_ce : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \axi_last_4_loc_fu_110_reg[0]\ : out STD_LOGIC;
    s_axis_video_TUSER_int_regslice : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_last_4_loc_fu_110 : in STD_LOGIC;
    axi_last_2_reg_174 : in STD_LOGIC
  );
end bd_2d50_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start;

architecture STRUCTURE of bd_2d50_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start is
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_axi_last_out : STD_LOGIC;
  signal \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_184_s_axis_video_tready\ : STD_LOGIC;
  signal sof_reg_83 : STD_LOGIC;
begin
  grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY <= \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_184_s_axis_video_tready\;
\axi_last_2_reg_174[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACFAAC0"
    )
        port map (
      I0 => axi_last_4_loc_fu_110,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_axi_last_out,
      I2 => Q(2),
      I3 => Q(3),
      I4 => axi_last_2_reg_174,
      O => \axi_last_4_loc_fu_110_reg[0]\
    );
\axi_last_fu_54_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_184_s_axis_video_tready\,
      D => s_axis_video_TLAST_int_regslice,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_axi_last_out,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_95
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY => \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_184_s_axis_video_tready\,
      grp_reg_unsigned_short_s_fu_278_ap_ce => grp_reg_unsigned_short_s_fu_278_ap_ce,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      sof_reg_83 => sof_reg_83
    );
\sof_reg_83_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_184_s_axis_video_tready\,
      D => s_axis_video_TUSER_int_regslice,
      Q => sof_reg_83,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width is
  port (
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out : out STD_LOGIC;
    B_V_data_1_sel0 : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \axi_data_fu_122_reg[47]_0\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg_reg : out STD_LOGIC;
    \eol_reg_205_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_rd_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    mOutPtr16_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_0 : out STD_LOGIC;
    \axi_last_fu_126_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    stream_in_full_n : in STD_LOGIC;
    \eol_reg_205_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    \ap_CS_fsm[6]_i_4\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sof_reg_160 : in STD_LOGIC;
    HwReg_InVideoFormat_channel_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7]\ : in STD_LOGIC;
    \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7]\ : in STD_LOGIC;
    \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\ : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC;
    cmp14400_reg_401 : in STD_LOGIC;
    axi_last_2_reg_174 : in STD_LOGIC;
    select_ln590_reg_423 : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    v_vcresampler_core_1_U0_stream_in_read : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \axi_data_fu_122_reg[47]_1\ : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
end bd_2d50_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width;

architecture STRUCTURE of bd_2d50_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \^axi_data_fu_122_reg[47]_0\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal axi_last_fu_1263_out : STD_LOGIC;
  signal \axi_last_fu_126_reg_n_5_[0]\ : STD_LOGIC;
  signal \eol_reg_205[0]_i_2_n_5\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal \^grp_axivideo2multipixstream_pipeline_loop_width_fu_204_eol_out\ : STD_LOGIC;
  signal \icmp_ln545_reg_459_reg_n_5_[0]\ : STD_LOGIC;
  signal j_4_fu_251_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_fu_118 : STD_LOGIC;
  signal \j_fu_118_reg_n_5_[0]\ : STD_LOGIC;
  signal \j_fu_118_reg_n_5_[10]\ : STD_LOGIC;
  signal \j_fu_118_reg_n_5_[1]\ : STD_LOGIC;
  signal \j_fu_118_reg_n_5_[2]\ : STD_LOGIC;
  signal \j_fu_118_reg_n_5_[3]\ : STD_LOGIC;
  signal \j_fu_118_reg_n_5_[4]\ : STD_LOGIC;
  signal \j_fu_118_reg_n_5_[5]\ : STD_LOGIC;
  signal \j_fu_118_reg_n_5_[6]\ : STD_LOGIC;
  signal \j_fu_118_reg_n_5_[7]\ : STD_LOGIC;
  signal \j_fu_118_reg_n_5_[8]\ : STD_LOGIC;
  signal \j_fu_118_reg_n_5_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][10]_srl16_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][11]_srl16_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][12]_srl16_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][13]_srl16_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][14]_srl16_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][15]_srl16_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][1]_srl16_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][2]_srl16_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][32]_srl16_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][33]_srl16_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][34]_srl16_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][35]_srl16_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][36]_srl16_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][37]_srl16_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][38]_srl16_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][39]_srl16_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][3]_srl16_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][40]_srl16_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][41]_srl16_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][42]_srl16_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][43]_srl16_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][44]_srl16_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][45]_srl16_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][46]_srl16_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][47]_srl16_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][4]_srl16_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][5]_srl16_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][6]_srl16_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][7]_srl16_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][9]_srl16_i_1\ : label is "soft_lutpair33";
begin
  \axi_data_fu_122_reg[47]_0\(47 downto 0) <= \^axi_data_fu_122_reg[47]_0\(47 downto 0);
  grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out <= \^grp_axivideo2multipixstream_pipeline_loop_width_fu_204_eol_out\;
\SRL_SIG_reg[15][0]_srl16_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(16),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(0),
      O => \in\(0)
    );
\SRL_SIG_reg[15][10]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(2),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(10),
      O => \in\(10)
    );
\SRL_SIG_reg[15][11]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(3),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(11),
      O => \in\(11)
    );
\SRL_SIG_reg[15][12]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(4),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(12),
      O => \in\(12)
    );
\SRL_SIG_reg[15][13]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(5),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(13),
      O => \in\(13)
    );
\SRL_SIG_reg[15][14]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(6),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(14),
      O => \in\(14)
    );
\SRL_SIG_reg[15][15]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(7),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(15),
      O => \in\(15)
    );
\SRL_SIG_reg[15][16]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(8),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(16),
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(9),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(17),
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(10),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(18),
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(11),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(19),
      O => \in\(19)
    );
\SRL_SIG_reg[15][1]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(17),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(1),
      O => \in\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(12),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(20),
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(13),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(21),
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(14),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(22),
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(15),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(23),
      O => \in\(23)
    );
\SRL_SIG_reg[15][24]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(24),
      I1 => HwReg_InVideoFormat_channel_dout(0),
      I2 => \^axi_data_fu_122_reg[47]_0\(40),
      I3 => \pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7]\,
      I4 => \^axi_data_fu_122_reg[47]_0\(16),
      O => \in\(24)
    );
\SRL_SIG_reg[15][25]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(25),
      I1 => HwReg_InVideoFormat_channel_dout(0),
      I2 => \^axi_data_fu_122_reg[47]_0\(41),
      I3 => \pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7]\,
      I4 => \^axi_data_fu_122_reg[47]_0\(17),
      O => \in\(25)
    );
\SRL_SIG_reg[15][26]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(26),
      I1 => HwReg_InVideoFormat_channel_dout(0),
      I2 => \^axi_data_fu_122_reg[47]_0\(42),
      I3 => \pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7]\,
      I4 => \^axi_data_fu_122_reg[47]_0\(18),
      O => \in\(26)
    );
\SRL_SIG_reg[15][27]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(27),
      I1 => HwReg_InVideoFormat_channel_dout(0),
      I2 => \^axi_data_fu_122_reg[47]_0\(43),
      I3 => \pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7]\,
      I4 => \^axi_data_fu_122_reg[47]_0\(19),
      O => \in\(27)
    );
\SRL_SIG_reg[15][28]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(28),
      I1 => HwReg_InVideoFormat_channel_dout(0),
      I2 => \^axi_data_fu_122_reg[47]_0\(44),
      I3 => \pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7]\,
      I4 => \^axi_data_fu_122_reg[47]_0\(20),
      O => \in\(28)
    );
\SRL_SIG_reg[15][29]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(29),
      I1 => HwReg_InVideoFormat_channel_dout(0),
      I2 => \^axi_data_fu_122_reg[47]_0\(45),
      I3 => \pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7]\,
      I4 => \^axi_data_fu_122_reg[47]_0\(21),
      O => \in\(29)
    );
\SRL_SIG_reg[15][2]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(18),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(2),
      O => \in\(2)
    );
\SRL_SIG_reg[15][30]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(30),
      I1 => HwReg_InVideoFormat_channel_dout(0),
      I2 => \^axi_data_fu_122_reg[47]_0\(46),
      I3 => \pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7]\,
      I4 => \^axi_data_fu_122_reg[47]_0\(22),
      O => \in\(30)
    );
\SRL_SIG_reg[15][31]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(31),
      I1 => HwReg_InVideoFormat_channel_dout(0),
      I2 => \^axi_data_fu_122_reg[47]_0\(47),
      I3 => \pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7]\,
      I4 => \^axi_data_fu_122_reg[47]_0\(23),
      O => \in\(31)
    );
\SRL_SIG_reg[15][32]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(24),
      I1 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(32),
      O => \in\(32)
    );
\SRL_SIG_reg[15][33]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(25),
      I1 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(33),
      O => \in\(33)
    );
\SRL_SIG_reg[15][34]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(26),
      I1 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(34),
      O => \in\(34)
    );
\SRL_SIG_reg[15][35]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(27),
      I1 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(35),
      O => \in\(35)
    );
\SRL_SIG_reg[15][36]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(28),
      I1 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(36),
      O => \in\(36)
    );
\SRL_SIG_reg[15][37]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(29),
      I1 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(37),
      O => \in\(37)
    );
\SRL_SIG_reg[15][38]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(30),
      I1 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(38),
      O => \in\(38)
    );
\SRL_SIG_reg[15][39]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(31),
      I1 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(39),
      O => \in\(39)
    );
\SRL_SIG_reg[15][3]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(19),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(3),
      O => \in\(3)
    );
\SRL_SIG_reg[15][40]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(32),
      I1 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(40),
      O => \in\(40)
    );
\SRL_SIG_reg[15][41]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(33),
      I1 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(41),
      O => \in\(41)
    );
\SRL_SIG_reg[15][42]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(34),
      I1 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(42),
      O => \in\(42)
    );
\SRL_SIG_reg[15][43]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(35),
      I1 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(43),
      O => \in\(43)
    );
\SRL_SIG_reg[15][44]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(36),
      I1 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(44),
      O => \in\(44)
    );
\SRL_SIG_reg[15][45]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(37),
      I1 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(45),
      O => \in\(45)
    );
\SRL_SIG_reg[15][46]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(38),
      I1 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(46),
      O => \in\(46)
    );
\SRL_SIG_reg[15][47]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(39),
      I1 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(47),
      O => \in\(47)
    );
\SRL_SIG_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(20),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(4),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(21),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(5),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(22),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(6),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(23),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(7),
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(0),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(8),
      O => \in\(8)
    );
\SRL_SIG_reg[15][9]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_122_reg[47]_0\(1),
      I1 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\,
      I2 => \^axi_data_fu_122_reg[47]_0\(9),
      O => \in\(9)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\axi_data_25_fu_102[47]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg,
      I1 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_204_eol_out\,
      I2 => Q(2),
      I3 => ap_loop_init_int,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg_reg
    );
\axi_data_fu_122_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(0),
      Q => \^axi_data_fu_122_reg[47]_0\(0),
      R => '0'
    );
\axi_data_fu_122_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(10),
      Q => \^axi_data_fu_122_reg[47]_0\(10),
      R => '0'
    );
\axi_data_fu_122_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(11),
      Q => \^axi_data_fu_122_reg[47]_0\(11),
      R => '0'
    );
\axi_data_fu_122_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(12),
      Q => \^axi_data_fu_122_reg[47]_0\(12),
      R => '0'
    );
\axi_data_fu_122_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(13),
      Q => \^axi_data_fu_122_reg[47]_0\(13),
      R => '0'
    );
\axi_data_fu_122_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(14),
      Q => \^axi_data_fu_122_reg[47]_0\(14),
      R => '0'
    );
\axi_data_fu_122_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(15),
      Q => \^axi_data_fu_122_reg[47]_0\(15),
      R => '0'
    );
\axi_data_fu_122_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(16),
      Q => \^axi_data_fu_122_reg[47]_0\(16),
      R => '0'
    );
\axi_data_fu_122_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(17),
      Q => \^axi_data_fu_122_reg[47]_0\(17),
      R => '0'
    );
\axi_data_fu_122_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(18),
      Q => \^axi_data_fu_122_reg[47]_0\(18),
      R => '0'
    );
\axi_data_fu_122_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(19),
      Q => \^axi_data_fu_122_reg[47]_0\(19),
      R => '0'
    );
\axi_data_fu_122_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(1),
      Q => \^axi_data_fu_122_reg[47]_0\(1),
      R => '0'
    );
\axi_data_fu_122_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(20),
      Q => \^axi_data_fu_122_reg[47]_0\(20),
      R => '0'
    );
\axi_data_fu_122_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(21),
      Q => \^axi_data_fu_122_reg[47]_0\(21),
      R => '0'
    );
\axi_data_fu_122_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(22),
      Q => \^axi_data_fu_122_reg[47]_0\(22),
      R => '0'
    );
\axi_data_fu_122_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(23),
      Q => \^axi_data_fu_122_reg[47]_0\(23),
      R => '0'
    );
\axi_data_fu_122_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(24),
      Q => \^axi_data_fu_122_reg[47]_0\(24),
      R => '0'
    );
\axi_data_fu_122_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(25),
      Q => \^axi_data_fu_122_reg[47]_0\(25),
      R => '0'
    );
\axi_data_fu_122_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(26),
      Q => \^axi_data_fu_122_reg[47]_0\(26),
      R => '0'
    );
\axi_data_fu_122_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(27),
      Q => \^axi_data_fu_122_reg[47]_0\(27),
      R => '0'
    );
\axi_data_fu_122_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(28),
      Q => \^axi_data_fu_122_reg[47]_0\(28),
      R => '0'
    );
\axi_data_fu_122_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(29),
      Q => \^axi_data_fu_122_reg[47]_0\(29),
      R => '0'
    );
\axi_data_fu_122_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(2),
      Q => \^axi_data_fu_122_reg[47]_0\(2),
      R => '0'
    );
\axi_data_fu_122_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(30),
      Q => \^axi_data_fu_122_reg[47]_0\(30),
      R => '0'
    );
\axi_data_fu_122_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(31),
      Q => \^axi_data_fu_122_reg[47]_0\(31),
      R => '0'
    );
\axi_data_fu_122_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(32),
      Q => \^axi_data_fu_122_reg[47]_0\(32),
      R => '0'
    );
\axi_data_fu_122_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(33),
      Q => \^axi_data_fu_122_reg[47]_0\(33),
      R => '0'
    );
\axi_data_fu_122_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(34),
      Q => \^axi_data_fu_122_reg[47]_0\(34),
      R => '0'
    );
\axi_data_fu_122_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(35),
      Q => \^axi_data_fu_122_reg[47]_0\(35),
      R => '0'
    );
\axi_data_fu_122_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(36),
      Q => \^axi_data_fu_122_reg[47]_0\(36),
      R => '0'
    );
\axi_data_fu_122_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(37),
      Q => \^axi_data_fu_122_reg[47]_0\(37),
      R => '0'
    );
\axi_data_fu_122_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(38),
      Q => \^axi_data_fu_122_reg[47]_0\(38),
      R => '0'
    );
\axi_data_fu_122_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(39),
      Q => \^axi_data_fu_122_reg[47]_0\(39),
      R => '0'
    );
\axi_data_fu_122_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(3),
      Q => \^axi_data_fu_122_reg[47]_0\(3),
      R => '0'
    );
\axi_data_fu_122_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(40),
      Q => \^axi_data_fu_122_reg[47]_0\(40),
      R => '0'
    );
\axi_data_fu_122_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(41),
      Q => \^axi_data_fu_122_reg[47]_0\(41),
      R => '0'
    );
\axi_data_fu_122_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(42),
      Q => \^axi_data_fu_122_reg[47]_0\(42),
      R => '0'
    );
\axi_data_fu_122_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(43),
      Q => \^axi_data_fu_122_reg[47]_0\(43),
      R => '0'
    );
\axi_data_fu_122_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(44),
      Q => \^axi_data_fu_122_reg[47]_0\(44),
      R => '0'
    );
\axi_data_fu_122_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(45),
      Q => \^axi_data_fu_122_reg[47]_0\(45),
      R => '0'
    );
\axi_data_fu_122_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(46),
      Q => \^axi_data_fu_122_reg[47]_0\(46),
      R => '0'
    );
\axi_data_fu_122_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(47),
      Q => \^axi_data_fu_122_reg[47]_0\(47),
      R => '0'
    );
\axi_data_fu_122_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(4),
      Q => \^axi_data_fu_122_reg[47]_0\(4),
      R => '0'
    );
\axi_data_fu_122_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(5),
      Q => \^axi_data_fu_122_reg[47]_0\(5),
      R => '0'
    );
\axi_data_fu_122_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(6),
      Q => \^axi_data_fu_122_reg[47]_0\(6),
      R => '0'
    );
\axi_data_fu_122_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(7),
      Q => \^axi_data_fu_122_reg[47]_0\(7),
      R => '0'
    );
\axi_data_fu_122_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(8),
      Q => \^axi_data_fu_122_reg[47]_0\(8),
      R => '0'
    );
\axi_data_fu_122_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_data_fu_122_reg[47]_1\(9),
      Q => \^axi_data_fu_122_reg[47]_0\(9),
      R => '0'
    );
\axi_last_fu_126_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_1263_out,
      D => \axi_last_fu_126_reg[0]_0\,
      Q => \axi_last_fu_126_reg_n_5_[0]\,
      R => '0'
    );
\eol_reg_205[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln545_reg_459_reg_n_5_[0]\,
      O => \eol_reg_205[0]_i_2_n_5\
    );
\eol_reg_205_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_204_eol_out\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_94
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel0 => B_V_data_1_sel0,
      B_V_data_1_sel_rd_reg => B_V_data_1_sel_rd_reg,
      B_V_data_1_sel_rd_reg_0 => B_V_data_1_sel_rd_reg_0,
      \B_V_data_1_state_reg[0]\(0) => axi_last_fu_1263_out,
      \B_V_data_1_state_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_22,
      D(10 downto 9) => j_4_fu_251_p2(10 downto 9),
      D(8) => flow_control_loop_pipe_sequential_init_U_n_12,
      D(7) => j_4_fu_251_p2(7),
      D(6) => flow_control_loop_pipe_sequential_init_U_n_14,
      D(5) => j_4_fu_251_p2(5),
      D(4) => flow_control_loop_pipe_sequential_init_U_n_16,
      D(3) => j_4_fu_251_p2(3),
      D(2) => flow_control_loop_pipe_sequential_init_U_n_18,
      D(1 downto 0) => j_4_fu_251_p2(1 downto 0),
      E(0) => j_fu_118,
      Q(1) => Q(2),
      Q(0) => Q(0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_28,
      \ap_CS_fsm[6]_i_4_0\(10 downto 0) => \ap_CS_fsm[6]_i_4\(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_last_fu_126_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \axi_last_fu_126_reg[0]_0\ => \icmp_ln545_reg_459_reg_n_5_[0]\,
      empty_n_reg(0) => E(0),
      \eol_reg_205_reg[0]\ => \axi_last_fu_126_reg_n_5_[0]\,
      \eol_reg_205_reg[0]_0\ => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_204_eol_out\,
      \eol_reg_205_reg[0]_1\ => \eol_reg_205[0]_i_2_n_5\,
      \eol_reg_205_reg[0]_2\ => \eol_reg_205_reg[0]_1\,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_0(1 downto 0) => D(1 downto 0),
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_1 => flow_control_loop_pipe_sequential_init_U_n_29,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_0,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_3(0) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_1(0),
      \j_fu_118_reg[10]\(10) => \j_fu_118_reg_n_5_[10]\,
      \j_fu_118_reg[10]\(9) => \j_fu_118_reg_n_5_[9]\,
      \j_fu_118_reg[10]\(8) => \j_fu_118_reg_n_5_[8]\,
      \j_fu_118_reg[10]\(7) => \j_fu_118_reg_n_5_[7]\,
      \j_fu_118_reg[10]\(6) => \j_fu_118_reg_n_5_[6]\,
      \j_fu_118_reg[10]\(5) => \j_fu_118_reg_n_5_[5]\,
      \j_fu_118_reg[10]\(4) => \j_fu_118_reg_n_5_[4]\,
      \j_fu_118_reg[10]\(3) => \j_fu_118_reg_n_5_[3]\,
      \j_fu_118_reg[10]\(2) => \j_fu_118_reg_n_5_[2]\,
      \j_fu_118_reg[10]\(1) => \j_fu_118_reg_n_5_[1]\,
      \j_fu_118_reg[10]\(0) => \j_fu_118_reg_n_5_[0]\,
      mOutPtr16_out => mOutPtr16_out,
      push => push,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      sof_reg_160 => sof_reg_160,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_full_n => stream_in_full_n,
      v_vcresampler_core_1_U0_stream_in_read => v_vcresampler_core_1_U0_stream_in_read
    );
\icmp_ln545_reg_459_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \icmp_ln545_reg_459_reg_n_5_[0]\,
      R => '0'
    );
\j_fu_118_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_118,
      D => j_4_fu_251_p2(0),
      Q => \j_fu_118_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_118_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_118,
      D => j_4_fu_251_p2(10),
      Q => \j_fu_118_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_118_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_118,
      D => j_4_fu_251_p2(1),
      Q => \j_fu_118_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_118_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_118,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => \j_fu_118_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_118_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_118,
      D => j_4_fu_251_p2(3),
      Q => \j_fu_118_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_118_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_118,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => \j_fu_118_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_118_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_118,
      D => j_4_fu_251_p2(5),
      Q => \j_fu_118_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_118_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_118,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => \j_fu_118_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_118_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_118,
      D => j_4_fu_251_p2(7),
      Q => \j_fu_118_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_118_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_118,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => \j_fu_118_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_118_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_118,
      D => j_4_fu_251_p2(9),
      Q => \j_fu_118_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\select_ln590_reg_423[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_204_eol_out\,
      I1 => cmp14400_reg_401,
      I2 => axi_last_2_reg_174,
      I3 => Q(1),
      I4 => select_ln590_reg_423,
      O => \eol_reg_205_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 is
  port (
    \icmp_ln664_reg_581_reg[0]_0\ : out STD_LOGIC;
    axi_last_reg_585 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    \sof_2_reg_175_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr16_out : out STD_LOGIC;
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sof_reg_110_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg : in STD_LOGIC;
    stream_out_vresampled_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    push : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sof_reg_110 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \axi_last_reg_585_reg[0]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \icmp_ln664_reg_581_reg[0]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end bd_2d50_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2;

architecture STRUCTURE of bd_2d50_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 is
  signal \^b_v_data_1_state_reg[1]\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_5\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal axi_last_fu_274_p2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal icmp_ln664_fu_262_p2 : STD_LOGIC;
  signal \^icmp_ln664_reg_581_reg[0]_0\ : STD_LOGIC;
  signal j_2_fu_268_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_fu_112 : STD_LOGIC;
  signal \j_fu_112_reg_n_5_[0]\ : STD_LOGIC;
  signal \j_fu_112_reg_n_5_[10]\ : STD_LOGIC;
  signal \j_fu_112_reg_n_5_[1]\ : STD_LOGIC;
  signal \j_fu_112_reg_n_5_[2]\ : STD_LOGIC;
  signal \j_fu_112_reg_n_5_[3]\ : STD_LOGIC;
  signal \j_fu_112_reg_n_5_[4]\ : STD_LOGIC;
  signal \j_fu_112_reg_n_5_[5]\ : STD_LOGIC;
  signal \j_fu_112_reg_n_5_[6]\ : STD_LOGIC;
  signal \j_fu_112_reg_n_5_[7]\ : STD_LOGIC;
  signal \j_fu_112_reg_n_5_[8]\ : STD_LOGIC;
  signal \j_fu_112_reg_n_5_[9]\ : STD_LOGIC;
  signal \^sof_2_reg_175_reg[0]_0\ : STD_LOGIC;
begin
  \B_V_data_1_state_reg[1]\ <= \^b_v_data_1_state_reg[1]\;
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  \icmp_ln664_reg_581_reg[0]_0\ <= \^icmp_ln664_reg_581_reg[0]_0\;
  \sof_2_reg_175_reg[0]_0\ <= \^sof_2_reg_175_reg[0]_0\;
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => m_axis_video_TREADY_int_regslice,
      I1 => Q(1),
      I2 => stream_out_vresampled_empty_n,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => \^icmp_ln664_reg_581_reg[0]_0\,
      O => \^b_v_data_1_state_reg[1]\
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAEAEAEAEAEAE"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => \^icmp_ln664_reg_581_reg[0]_0\,
      I3 => stream_out_vresampled_empty_n,
      I4 => Q(1),
      I5 => m_axis_video_TREADY_int_regslice,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_5\,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\axi_last_reg_585_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => axi_last_fu_274_p2,
      Q => axi_last_reg_585,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_64
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => j_fu_112,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_14,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done_reg1 => ap_done_reg1,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_fu_274_p2 => axi_last_fu_274_p2,
      \axi_last_reg_585_reg[0]\(10 downto 0) => \axi_last_reg_585_reg[0]_0\(10 downto 0),
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_8,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_1(0) => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_0(0),
      icmp_ln664_fu_262_p2 => icmp_ln664_fu_262_p2,
      \icmp_ln664_reg_581_reg[0]\ => \^icmp_ln664_reg_581_reg[0]_0\,
      \icmp_ln664_reg_581_reg[0]_0\ => \^ap_enable_reg_pp0_iter1\,
      \icmp_ln664_reg_581_reg[0]_1\(10 downto 0) => \icmp_ln664_reg_581_reg[0]_1\(10 downto 0),
      \j_fu_112_reg[10]\(10) => \j_fu_112_reg_n_5_[10]\,
      \j_fu_112_reg[10]\(9) => \j_fu_112_reg_n_5_[9]\,
      \j_fu_112_reg[10]\(8) => \j_fu_112_reg_n_5_[8]\,
      \j_fu_112_reg[10]\(7) => \j_fu_112_reg_n_5_[7]\,
      \j_fu_112_reg[10]\(6) => \j_fu_112_reg_n_5_[6]\,
      \j_fu_112_reg[10]\(5) => \j_fu_112_reg_n_5_[5]\,
      \j_fu_112_reg[10]\(4) => \j_fu_112_reg_n_5_[4]\,
      \j_fu_112_reg[10]\(3) => \j_fu_112_reg_n_5_[3]\,
      \j_fu_112_reg[10]\(2) => \j_fu_112_reg_n_5_[2]\,
      \j_fu_112_reg[10]\(1) => \j_fu_112_reg_n_5_[1]\,
      \j_fu_112_reg[10]\(0) => \j_fu_112_reg_n_5_[0]\,
      \j_fu_112_reg[9]\(10 downto 0) => j_2_fu_268_p2(10 downto 0),
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      \sof_2_reg_175_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_9,
      \sof_2_reg_175_reg[0]_0\ => \^sof_2_reg_175_reg[0]_0\,
      \sof_2_reg_175_reg[0]_1\ => \^b_v_data_1_state_reg[1]\,
      sof_reg_110 => sof_reg_110,
      \sof_reg_110_reg[0]\ => \sof_reg_110_reg[0]\,
      stream_out_vresampled_empty_n => stream_out_vresampled_empty_n
    );
\icmp_ln664_reg_581_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln664_fu_262_p2,
      Q => \^icmp_ln664_reg_581_reg[0]_0\,
      R => '0'
    );
\j_fu_112_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_112,
      D => j_2_fu_268_p2(0),
      Q => \j_fu_112_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\j_fu_112_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_112,
      D => j_2_fu_268_p2(10),
      Q => \j_fu_112_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\j_fu_112_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_112,
      D => j_2_fu_268_p2(1),
      Q => \j_fu_112_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\j_fu_112_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_112,
      D => j_2_fu_268_p2(2),
      Q => \j_fu_112_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\j_fu_112_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_112,
      D => j_2_fu_268_p2(3),
      Q => \j_fu_112_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\j_fu_112_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_112,
      D => j_2_fu_268_p2(4),
      Q => \j_fu_112_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\j_fu_112_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_112,
      D => j_2_fu_268_p2(5),
      Q => \j_fu_112_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\j_fu_112_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_112,
      D => j_2_fu_268_p2(6),
      Q => \j_fu_112_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\j_fu_112_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_112,
      D => j_2_fu_268_p2(7),
      Q => \j_fu_112_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\j_fu_112_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_112,
      D => j_2_fu_268_p2(8),
      Q => \j_fu_112_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\j_fu_112_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_112,
      D => j_2_fu_268_p2(9),
      Q => \j_fu_112_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\mOutPtr[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => push,
      I1 => m_axis_video_TREADY_int_regslice,
      I2 => Q(1),
      I3 => stream_out_vresampled_empty_n,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => \^icmp_ln664_reg_581_reg[0]_0\,
      O => E(0)
    );
\mOutPtr[4]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \^icmp_ln664_reg_581_reg[0]_0\,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => stream_out_vresampled_empty_n,
      I4 => Q(1),
      I5 => m_axis_video_TREADY_int_regslice,
      O => mOutPtr16_out
    );
\sof_2_reg_175_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \^sof_2_reg_175_reg[0]_0\,
      R => '0'
    );
\sof_reg_110[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF00000000"
    )
        port map (
      I0 => m_axis_video_TREADY_int_regslice,
      I1 => Q(1),
      I2 => stream_out_vresampled_empty_n,
      I3 => \^icmp_ln664_reg_581_reg[0]_0\,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => ap_loop_exit_ready_pp0_iter1_reg,
      O => ap_done_reg1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w10_d5_S is
  port (
    HwReg_BOffset_channel_empty_n : out STD_LOGIC;
    HwReg_BOffset_channel_full_n : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC;
    int_ap_idle_reg_1 : in STD_LOGIC;
    HwReg_GOffset_channel_empty_n : in STD_LOGIC;
    HwReg_ROffset_channel_empty_n : in STD_LOGIC;
    HwReg_K33_channel_empty_n : in STD_LOGIC;
    int_ap_idle_reg_2 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end bd_2d50_csc_0_fifo_w10_d5_S;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w10_d5_S is
  signal \^hwreg_boffset_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_boffset_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__32_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__11_n_5\ : STD_LOGIC;
  signal \full_n1__0\ : STD_LOGIC;
  signal \full_n_i_1__37_n_5\ : STD_LOGIC;
  signal int_ap_idle_i_2_n_5 : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__31_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__26_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__32_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__17_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__11_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__29\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__26\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__32\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__11\ : label is "soft_lutpair179";
begin
  HwReg_BOffset_channel_empty_n <= \^hwreg_boffset_channel_empty_n\;
  HwReg_BOffset_channel_full_n <= \^hwreg_boffset_channel_full_n\;
U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg_88
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_BOffset_channel => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      \in\(9 downto 0) => \in\(9 downto 0),
      \offsetB_reg_384_reg[21]\ => \^hwreg_boffset_channel_full_n\,
      \offsetB_reg_384_reg[21]_0\ => \mOutPtr_reg[0]_0\,
      \out\(9 downto 0) => \out\(9 downto 0),
      push => push
    );
\empty_n_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__11_n_5\,
      I3 => \^hwreg_boffset_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__32_n_5\
    );
\empty_n_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__11_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__32_n_5\,
      Q => \^hwreg_boffset_channel_empty_n\,
      R => SS(0)
    );
\full_n_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__0\,
      I1 => \^hwreg_boffset_channel_full_n\,
      I2 => \^hwreg_boffset_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      O => \full_n_i_1__37_n_5\
    );
\full_n_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr16_out,
      O => \full_n1__0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__37_n_5\,
      Q => \^hwreg_boffset_channel_full_n\,
      S => SS(0)
    );
int_ap_idle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => int_ap_idle_i_2_n_5,
      I1 => int_ap_idle_reg,
      I2 => int_ap_idle_reg_0,
      I3 => int_ap_idle_reg_1,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^hwreg_boffset_channel_empty_n\,
      I1 => HwReg_GOffset_channel_empty_n,
      I2 => HwReg_ROffset_channel_empty_n,
      I3 => HwReg_K33_channel_empty_n,
      I4 => int_ap_idle_reg_2,
      O => int_ap_idle_i_2_n_5
    );
\mOutPtr[0]_i_1__31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__31_n_5\
    );
\mOutPtr[1]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__26_n_5\
    );
\mOutPtr[2]_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__32_n_5\
    );
\mOutPtr[3]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5700A800A800A8"
    )
        port map (
      I0 => \^hwreg_boffset_channel_full_n\,
      I1 => ap_done_reg,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      I4 => \^hwreg_boffset_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \mOutPtr[3]_i_1__17_n_5\
    );
\mOutPtr[3]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__11_n_5\
    );
\mOutPtr[3]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540054005400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => ap_done_reg,
      I3 => \^hwreg_boffset_channel_full_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \^hwreg_boffset_channel_empty_n\,
      O => mOutPtr16_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__17_n_5\,
      D => \mOutPtr[0]_i_1__31_n_5\,
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__17_n_5\,
      D => \mOutPtr[1]_i_1__26_n_5\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__17_n_5\,
      D => \mOutPtr[2]_i_1__32_n_5\,
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__17_n_5\,
      D => \mOutPtr[3]_i_2__11_n_5\,
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w10_d5_S_1 is
  port (
    HwReg_GOffset_channel_empty_n : out STD_LOGIC;
    HwReg_GOffset_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w10_d5_S_1 : entity is "bd_2d50_csc_0_fifo_w10_d5_S";
end bd_2d50_csc_0_fifo_w10_d5_S_1;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w10_d5_S_1 is
  signal \^hwreg_goffset_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_goffset_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__31_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__10_n_5\ : STD_LOGIC;
  signal \full_n1__0\ : STD_LOGIC;
  signal \full_n_i_1__38_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__30_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__25_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__31_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__16_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__10_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__28\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__25\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__31\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__10\ : label is "soft_lutpair188";
begin
  HwReg_GOffset_channel_empty_n <= \^hwreg_goffset_channel_empty_n\;
  HwReg_GOffset_channel_full_n <= \^hwreg_goffset_channel_full_n\;
U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg_86
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_GOffset_channel => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      \in\(9 downto 0) => \in\(9 downto 0),
      \offsetG_reg_379_reg[21]\ => \^hwreg_goffset_channel_full_n\,
      \offsetG_reg_379_reg[21]_0\ => \mOutPtr_reg[0]_0\,
      \out\(9 downto 0) => \out\(9 downto 0),
      push => push
    );
\empty_n_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__10_n_5\,
      I3 => \^hwreg_goffset_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__31_n_5\
    );
\empty_n_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__10_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__31_n_5\,
      Q => \^hwreg_goffset_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__0\,
      I1 => \^hwreg_goffset_channel_full_n\,
      I2 => \^hwreg_goffset_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      O => \full_n_i_1__38_n_5\
    );
\full_n_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr16_out,
      O => \full_n1__0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__38_n_5\,
      Q => \^hwreg_goffset_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__30_n_5\
    );
\mOutPtr[1]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__25_n_5\
    );
\mOutPtr[2]_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__31_n_5\
    );
\mOutPtr[3]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5700A800A800A8"
    )
        port map (
      I0 => \^hwreg_goffset_channel_full_n\,
      I1 => ap_done_reg,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      I4 => \^hwreg_goffset_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \mOutPtr[3]_i_1__16_n_5\
    );
\mOutPtr[3]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__10_n_5\
    );
\mOutPtr[3]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540054005400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => ap_done_reg,
      I3 => \^hwreg_goffset_channel_full_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \^hwreg_goffset_channel_empty_n\,
      O => mOutPtr16_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__16_n_5\,
      D => \mOutPtr[0]_i_1__30_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__16_n_5\,
      D => \mOutPtr[1]_i_1__25_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__16_n_5\,
      D => \mOutPtr[2]_i_1__31_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__16_n_5\,
      D => \mOutPtr[3]_i_2__10_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w10_d5_S_10 is
  port (
    HwReg_ROffset_channel_empty_n : out STD_LOGIC;
    HwReg_ROffset_channel_full_n : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_channel_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_height_c30_channel : in STD_LOGIC;
    HwReg_height_c30_channel_full_n : in STD_LOGIC;
    ap_done_reg_i_2 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w10_d5_S_10 : entity is "bd_2d50_csc_0_fifo_w10_d5_S";
end bd_2d50_csc_0_fifo_w10_d5_S_10;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w10_d5_S_10 is
  signal \^hwreg_roffset_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_roffset_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__30_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__9_n_5\ : STD_LOGIC;
  signal \full_n1__0\ : STD_LOGIC;
  signal \full_n_i_1__25_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__29_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__24_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__30_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__15_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__9_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__27\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__24\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__30\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__9\ : label is "soft_lutpair240";
begin
  HwReg_ROffset_channel_empty_n <= \^hwreg_roffset_channel_empty_n\;
  HwReg_ROffset_channel_full_n <= \^hwreg_roffset_channel_full_n\;
U_bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w10_d5_S_ShiftReg
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_ROffset_channel => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      \in\(9 downto 0) => \in\(9 downto 0),
      \offsetR_reg_374_reg[21]\ => \^hwreg_roffset_channel_full_n\,
      \offsetR_reg_374_reg[21]_0\ => \mOutPtr_reg[0]_0\,
      \out\(9 downto 0) => \out\(9 downto 0),
      push => push
    );
ap_done_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      I1 => \^hwreg_roffset_channel_full_n\,
      I2 => ap_sync_reg_channel_write_HwReg_height_c30_channel,
      I3 => HwReg_height_c30_channel_full_n,
      I4 => ap_done_reg_i_2,
      I5 => ap_done_reg,
      O => ap_sync_reg_channel_write_HwReg_ROffset_channel_reg
    );
\empty_n_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__9_n_5\,
      I3 => \^hwreg_roffset_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__30_n_5\
    );
\empty_n_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__9_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__30_n_5\,
      Q => \^hwreg_roffset_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__0\,
      I1 => \^hwreg_roffset_channel_full_n\,
      I2 => \^hwreg_roffset_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      O => \full_n_i_1__25_n_5\
    );
\full_n_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr16_out,
      O => \full_n1__0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__25_n_5\,
      Q => \^hwreg_roffset_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__29_n_5\
    );
\mOutPtr[1]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__24_n_5\
    );
\mOutPtr[2]_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__30_n_5\
    );
\mOutPtr[3]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5700A800A800A8"
    )
        port map (
      I0 => \^hwreg_roffset_channel_full_n\,
      I1 => ap_done_reg,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      I4 => \^hwreg_roffset_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \mOutPtr[3]_i_1__15_n_5\
    );
\mOutPtr[3]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__9_n_5\
    );
\mOutPtr[3]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540054005400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => ap_done_reg,
      I3 => \^hwreg_roffset_channel_full_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \^hwreg_roffset_channel_empty_n\,
      O => mOutPtr16_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__15_n_5\,
      D => \mOutPtr[0]_i_1__29_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__15_n_5\,
      D => \mOutPtr[1]_i_1__24_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__15_n_5\,
      D => \mOutPtr[2]_i_1__30_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__15_n_5\,
      D => \mOutPtr[3]_i_2__9_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    HwReg_height_c25_full_n : out STD_LOGIC;
    HwReg_height_c25_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bPassThru_420_Out_loc_channel_dout : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    v_hcresampler_core_U0_HwReg_width_c19_write : in STD_LOGIC;
    v_vcresampler_core_U0_HwReg_width_read : in STD_LOGIC
  );
end bd_2d50_csc_0_fifo_w12_d2_S;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S is
  signal \^hwreg_height_c25_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c25_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__15_n_5\ : STD_LOGIC;
  signal \full_n_i_1__15_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__15_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__15_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__10_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__13\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \full_n_i_3__9\ : label is "soft_lutpair242";
begin
  HwReg_height_c25_empty_n <= \^hwreg_height_c25_empty_n\;
  HwReg_height_c25_full_n <= \^hwreg_height_c25_full_n\;
U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_77
     port map (
      D(12 downto 0) => D(12 downto 0),
      E(0) => E(0),
      Q(1) => mOutPtr(2),
      Q(0) => mOutPtr(0),
      \SRL_SIG_reg[1][11]_0\(11 downto 0) => \SRL_SIG_reg[1][11]\(11 downto 0),
      ap_clk => ap_clk,
      bPassThru_420_Out_loc_channel_dout => bPassThru_420_Out_loc_channel_dout,
      if_din(11 downto 0) => if_din(11 downto 0)
    );
\empty_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => v_vcresampler_core_U0_HwReg_width_read,
      I4 => \^hwreg_height_c25_empty_n\,
      I5 => E(0),
      O => \empty_n_i_1__15_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__15_n_5\,
      Q => \^hwreg_height_c25_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr16_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_height_c25_full_n\,
      O => \full_n_i_1__15_n_5\
    );
\full_n_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I1 => \^hwreg_height_c25_full_n\,
      I2 => v_vcresampler_core_U0_HwReg_width_read,
      I3 => \^hwreg_height_c25_empty_n\,
      O => mOutPtr16_out
    );
\full_n_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_vcresampler_core_U0_HwReg_width_read,
      I1 => \^hwreg_height_c25_empty_n\,
      I2 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I3 => \^hwreg_height_c25_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__15_n_5\,
      Q => \^hwreg_height_c25_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__15_n_5\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699969996999"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I3 => \^hwreg_height_c25_full_n\,
      I4 => v_vcresampler_core_U0_HwReg_width_read,
      I5 => \^hwreg_height_c25_empty_n\,
      O => \mOutPtr[1]_i_1__10_n_5\
    );
\mOutPtr[2]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^hwreg_height_c25_full_n\,
      I1 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I2 => \^hwreg_height_c25_empty_n\,
      I3 => v_vcresampler_core_U0_HwReg_width_read,
      O => \mOutPtr[2]_i_1__15_n_5\
    );
\mOutPtr[2]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E178E178E178E1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => E(0),
      I4 => v_vcresampler_core_U0_HwReg_width_read,
      I5 => \^hwreg_height_c25_empty_n\,
      O => \mOutPtr[2]_i_2__10_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__15_n_5\,
      D => \mOutPtr[0]_i_1__15_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__15_n_5\,
      D => \mOutPtr[1]_i_1__10_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__15_n_5\,
      D => \mOutPtr[2]_i_2__10_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_11 is
  port (
    v_hcresampler_core_U0_HwReg_width_c19_write : out STD_LOGIC;
    HwReg_height_c26_empty_n : out STD_LOGIC;
    HwReg_height_c26_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    HwReg_height_c25_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c20_empty_n : in STD_LOGIC;
    v_hcresampler_core_U0_ap_start : in STD_LOGIC;
    HwReg_width_c19_full_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[0][11]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_11 : entity is "bd_2d50_csc_0_fifo_w12_d2_S";
end bd_2d50_csc_0_fifo_w12_d2_S_11;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_11 is
  signal \^hwreg_height_c26_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c26_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__12_n_5\ : STD_LOGIC;
  signal \full_n_i_1__12_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__12_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__12_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__8_n_5\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^v_hcresampler_core_u0_hwreg_width_c19_write\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__10\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \full_n_i_3__7\ : label is "soft_lutpair243";
begin
  HwReg_height_c26_empty_n <= \^hwreg_height_c26_empty_n\;
  HwReg_height_c26_full_n <= \^hwreg_height_c26_full_n\;
  v_hcresampler_core_U0_HwReg_width_c19_write <= \^v_hcresampler_core_u0_hwreg_width_c19_write\;
U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_76
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => push,
      Q(1) => mOutPtr(2),
      Q(0) => mOutPtr(0),
      \SRL_SIG_reg[0][11]_0\ => \^hwreg_height_c26_full_n\,
      \SRL_SIG_reg[0][11]_1\ => \SRL_SIG_reg[0][11]\,
      ap_clk => ap_clk,
      if_din(11 downto 0) => if_din(11 downto 0)
    );
\empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      I4 => \^hwreg_height_c26_empty_n\,
      I5 => push,
      O => \empty_n_i_1__12_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__12_n_5\,
      Q => \^hwreg_height_c26_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr16_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_height_c26_full_n\,
      O => \full_n_i_1__12_n_5\
    );
\full_n_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \SRL_SIG_reg[0][11]\,
      I1 => \^hwreg_height_c26_full_n\,
      I2 => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      I3 => \^hwreg_height_c26_empty_n\,
      O => mOutPtr16_out
    );
\full_n_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      I1 => \^hwreg_height_c26_empty_n\,
      I2 => \SRL_SIG_reg[0][11]\,
      I3 => \^hwreg_height_c26_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__12_n_5\,
      Q => \^hwreg_height_c26_full_n\,
      S => ap_rst_n_inv
    );
\loopWidth_reg_615[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^hwreg_height_c26_empty_n\,
      I1 => HwReg_height_c25_full_n,
      I2 => Q(0),
      I3 => HwReg_width_c20_empty_n,
      I4 => v_hcresampler_core_U0_ap_start,
      I5 => HwReg_width_c19_full_n,
      O => \^v_hcresampler_core_u0_hwreg_width_c19_write\
    );
\mOutPtr[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__12_n_5\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699969996999"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \SRL_SIG_reg[0][11]\,
      I3 => \^hwreg_height_c26_full_n\,
      I4 => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      I5 => \^hwreg_height_c26_empty_n\,
      O => \mOutPtr[1]_i_1__8_n_5\
    );
\mOutPtr[2]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^hwreg_height_c26_full_n\,
      I1 => \SRL_SIG_reg[0][11]\,
      I2 => \^hwreg_height_c26_empty_n\,
      I3 => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      O => \mOutPtr[2]_i_1__12_n_5\
    );
\mOutPtr[2]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E178E178E178E1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => push,
      I4 => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      I5 => \^hwreg_height_c26_empty_n\,
      O => \mOutPtr[2]_i_2__8_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__12_n_5\,
      D => \mOutPtr[0]_i_1__12_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__12_n_5\,
      D => \mOutPtr[1]_i_1__8_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__12_n_5\,
      D => \mOutPtr[2]_i_2__8_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_12 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_height_c27_full_n : out STD_LOGIC;
    HwReg_height_c27_empty_n : out STD_LOGIC;
    height_dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[1][11]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    v_hcresampler_core_2_U0_HwReg_height_read : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_12 : entity is "bd_2d50_csc_0_fifo_w12_d2_S";
end bd_2d50_csc_0_fifo_w12_d2_S_12;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_12 is
  signal \^hwreg_height_c27_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c27_full_n\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \empty_n_i_1__9_n_5\ : STD_LOGIC;
  signal \full_n_i_1__9_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__9_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__6_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__7\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \full_n_i_3__5\ : label is "soft_lutpair244";
begin
  HwReg_height_c27_empty_n <= \^hwreg_height_c27_empty_n\;
  HwReg_height_c27_full_n <= \^hwreg_height_c27_full_n\;
  Q(1 downto 0) <= \^q\(1 downto 0);
U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_75
     port map (
      E(0) => E(0),
      Q(1 downto 0) => \^q\(1 downto 0),
      \SRL_SIG_reg[0][0]_0\(0) => \SRL_SIG_reg[0][0]\(0),
      \SRL_SIG_reg[1][0]_0\(0) => \SRL_SIG_reg[1][0]\(0),
      \SRL_SIG_reg[1][11]_0\(10 downto 0) => \SRL_SIG_reg[1][11]\(10 downto 0),
      ap_clk => ap_clk,
      height_dout(11 downto 0) => height_dout(11 downto 0),
      if_din(11 downto 0) => if_din(11 downto 0)
    );
\empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => mOutPtr(1),
      I2 => \^q\(0),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_height_c27_empty_n\,
      I5 => E(0),
      O => \empty_n_i_1__9_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__9_n_5\,
      Q => \^hwreg_height_c27_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => mOutPtr(1),
      I2 => \^q\(0),
      I3 => mOutPtr16_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_height_c27_full_n\,
      O => \full_n_i_1__9_n_5\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_hcresampler_core_2_U0_HwReg_height_read,
      I1 => \^hwreg_height_c27_full_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^hwreg_height_c27_empty_n\,
      O => mOutPtr16_out
    );
\full_n_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^hwreg_height_c27_empty_n\,
      I2 => v_hcresampler_core_2_U0_HwReg_height_read,
      I3 => \^hwreg_height_c27_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_5\,
      Q => \^hwreg_height_c27_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \mOutPtr[0]_i_1__9_n_5\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699969996999"
    )
        port map (
      I0 => \^q\(0),
      I1 => mOutPtr(1),
      I2 => v_hcresampler_core_2_U0_HwReg_height_read,
      I3 => \^hwreg_height_c27_full_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^hwreg_height_c27_empty_n\,
      O => \mOutPtr[1]_i_1__6_n_5\
    );
\mOutPtr[2]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^hwreg_height_c27_full_n\,
      I1 => v_hcresampler_core_2_U0_HwReg_height_read,
      I2 => \^hwreg_height_c27_empty_n\,
      I3 => \mOutPtr_reg[1]_0\,
      O => \mOutPtr[2]_i_1__9_n_5\
    );
\mOutPtr[2]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E178E178E178E1"
    )
        port map (
      I0 => \^q\(0),
      I1 => mOutPtr(1),
      I2 => \^q\(1),
      I3 => E(0),
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^hwreg_height_c27_empty_n\,
      O => \mOutPtr[2]_i_2__6_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__9_n_5\,
      D => \mOutPtr[0]_i_1__9_n_5\,
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__9_n_5\,
      D => \mOutPtr[1]_i_1__6_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__9_n_5\,
      D => \mOutPtr[2]_i_2__6_n_5\,
      Q => \^q\(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_13 is
  port (
    full_n_reg_0 : out STD_LOGIC;
    HwReg_height_c28_full_n : out STD_LOGIC;
    v_hcresampler_core_2_U0_HwReg_height_read : out STD_LOGIC;
    HwReg_height_c28_empty_n : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    HwReg_width_c23_empty_n : in STD_LOGIC;
    v_vcresampler_core_1_U0_ap_start : in STD_LOGIC;
    HwReg_width_c22_full_n : in STD_LOGIC;
    HwReg_height_c29_empty_n : in STD_LOGIC;
    HwReg_height_c27_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c22_empty_n : in STD_LOGIC;
    v_hcresampler_core_2_U0_ap_start : in STD_LOGIC;
    HwReg_width_c21_full_n : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    v_vcresampler_core_1_U0_HwReg_height_c28_write : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_13 : entity is "bd_2d50_csc_0_fifo_w12_d2_S";
end bd_2d50_csc_0_fifo_w12_d2_S_13;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_13 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^hwreg_height_c28_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c28_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__6_n_5\ : STD_LOGIC;
  signal \full_n_i_1__6_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__4_n_5\ : STD_LOGIC;
  signal \^v_hcresampler_core_2_u0_hwreg_height_read\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__4\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \full_n_i_3__2\ : label is "soft_lutpair245";
begin
  E(0) <= \^e\(0);
  HwReg_height_c28_empty_n <= \^hwreg_height_c28_empty_n\;
  HwReg_height_c28_full_n <= \^hwreg_height_c28_full_n\;
  v_hcresampler_core_2_U0_HwReg_height_read <= \^v_hcresampler_core_2_u0_hwreg_height_read\;
U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_74
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => \^e\(0),
      HwReg_height_c29_empty_n => HwReg_height_c29_empty_n,
      HwReg_width_c22_full_n => HwReg_width_c22_full_n,
      HwReg_width_c23_empty_n => HwReg_width_c23_empty_n,
      Q(1) => mOutPtr(2),
      Q(0) => mOutPtr(0),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_height_c28_full_n\,
      \SRL_SIG_reg[1][0]_1\(0) => \SRL_SIG_reg[1][0]\(0),
      ap_clk => ap_clk,
      if_din(11 downto 0) => if_din(11 downto 0),
      v_vcresampler_core_1_U0_ap_start => v_vcresampler_core_1_U0_ap_start
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^hwreg_height_c28_full_n\,
      I1 => HwReg_width_c23_empty_n,
      I2 => v_vcresampler_core_1_U0_ap_start,
      I3 => HwReg_width_c22_full_n,
      I4 => HwReg_height_c29_empty_n,
      O => full_n_reg_0
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \^v_hcresampler_core_2_u0_hwreg_height_read\,
      I4 => \^hwreg_height_c28_empty_n\,
      I5 => \^e\(0),
      O => \empty_n_i_1__6_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__6_n_5\,
      Q => \^hwreg_height_c28_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr16_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_height_c28_full_n\,
      O => \full_n_i_1__6_n_5\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I1 => \^hwreg_height_c28_full_n\,
      I2 => \^v_hcresampler_core_2_u0_hwreg_height_read\,
      I3 => \^hwreg_height_c28_empty_n\,
      O => mOutPtr16_out
    );
\full_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^v_hcresampler_core_2_u0_hwreg_height_read\,
      I1 => \^hwreg_height_c28_empty_n\,
      I2 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I3 => \^hwreg_height_c28_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_5\,
      Q => \^hwreg_height_c28_full_n\,
      S => ap_rst_n_inv
    );
\loopWidth_reg_601[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^hwreg_height_c28_empty_n\,
      I1 => HwReg_height_c27_full_n,
      I2 => Q(0),
      I3 => HwReg_width_c22_empty_n,
      I4 => v_hcresampler_core_2_U0_ap_start,
      I5 => HwReg_width_c21_full_n,
      O => \^v_hcresampler_core_2_u0_hwreg_height_read\
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__6_n_5\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699969996999"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I3 => \^hwreg_height_c28_full_n\,
      I4 => \^v_hcresampler_core_2_u0_hwreg_height_read\,
      I5 => \^hwreg_height_c28_empty_n\,
      O => \mOutPtr[1]_i_1__4_n_5\
    );
\mOutPtr[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^hwreg_height_c28_full_n\,
      I1 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I2 => \^hwreg_height_c28_empty_n\,
      I3 => \^v_hcresampler_core_2_u0_hwreg_height_read\,
      O => \mOutPtr[2]_i_1__6_n_5\
    );
\mOutPtr[2]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E178E178E178E1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => \^e\(0),
      I4 => \^v_hcresampler_core_2_u0_hwreg_height_read\,
      I5 => \^hwreg_height_c28_empty_n\,
      O => \mOutPtr[2]_i_2__4_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__6_n_5\,
      D => \mOutPtr[0]_i_1__6_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__6_n_5\,
      D => \mOutPtr[1]_i_1__4_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__6_n_5\,
      D => \mOutPtr[2]_i_2__4_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr16_out : out STD_LOGIC;
    HwReg_height_c29_full_n : out STD_LOGIC;
    HwReg_height_c29_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    HwReg_width_c23_empty_n : in STD_LOGIC;
    v_vcresampler_core_1_U0_HwReg_height_c28_write : in STD_LOGIC;
    bPassThru_420_In_loc_channel_dout : in STD_LOGIC;
    HwReg_width_c23_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c24_channel_empty_n : in STD_LOGIC;
    HwReg_height_c30_channel_empty_n : in STD_LOGIC;
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_14 : entity is "bd_2d50_csc_0_fifo_w12_d2_S";
end bd_2d50_csc_0_fifo_w12_d2_S_14;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_14 is
  signal \^hwreg_height_c29_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c29_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__3_n_5\ : STD_LOGIC;
  signal \full_n_i_1__3_n_5\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr16_out_2 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__2\ : label is "soft_lutpair247";
begin
  HwReg_height_c29_empty_n <= \^hwreg_height_c29_empty_n\;
  HwReg_height_c29_full_n <= \^hwreg_height_c29_full_n\;
  full_n_reg_0(0) <= \^full_n_reg_0\(0);
U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_73
     port map (
      D(12 downto 0) => D(12 downto 0),
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_height_c29_full_n => \^hwreg_height_c29_full_n\,
      HwReg_height_c30_channel_empty_n => HwReg_height_c30_channel_empty_n,
      HwReg_width_c23_full_n => HwReg_width_c23_full_n,
      HwReg_width_c24_channel_empty_n => HwReg_width_c24_channel_empty_n,
      Q(1) => mOutPtr(2),
      Q(0) => mOutPtr(0),
      \SRL_SIG_reg[0][11]_0\(0) => Q(0),
      \SRL_SIG_reg[1][11]_0\(11 downto 0) => \SRL_SIG_reg[1][11]\(11 downto 0),
      ap_clk => ap_clk,
      bPassThru_420_In_loc_channel_dout => bPassThru_420_In_loc_channel_dout,
      full_n_reg => \^full_n_reg_0\(0),
      if_din(11 downto 0) => if_din(11 downto 0)
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I4 => \^hwreg_height_c29_empty_n\,
      I5 => \^full_n_reg_0\(0),
      O => \empty_n_i_1__3_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_5\,
      Q => \^hwreg_height_c29_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr16_out_2,
      I4 => mOutPtr0,
      I5 => \^hwreg_height_c29_full_n\,
      O => \full_n_i_1__3_n_5\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^full_n_reg_0\(0),
      I1 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I2 => HwReg_width_c23_empty_n,
      O => mOutPtr16_out
    );
\full_n_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^full_n_reg_0\(0),
      I1 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I2 => \^hwreg_height_c29_empty_n\,
      O => mOutPtr16_out_2
    );
\full_n_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I1 => \^hwreg_height_c29_empty_n\,
      I2 => \^full_n_reg_0\(0),
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_5\,
      Q => \^hwreg_height_c29_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__3_n_5\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696969"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \^full_n_reg_0\(0),
      I3 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I4 => \^hwreg_height_c29_empty_n\,
      O => \mOutPtr[1]_i_1__2_n_5\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^full_n_reg_0\(0),
      I1 => HwReg_width_c23_empty_n,
      I2 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      O => E(0)
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^full_n_reg_0\(0),
      I1 => \^hwreg_height_c29_empty_n\,
      I2 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      O => \mOutPtr[2]_i_1__3_n_5\
    );
\mOutPtr[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E178E178E178E1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => \^full_n_reg_0\(0),
      I4 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I5 => \^hwreg_height_c29_empty_n\,
      O => \mOutPtr[2]_i_2__2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__3_n_5\,
      D => \mOutPtr[0]_i_1__3_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__3_n_5\,
      D => \mOutPtr[1]_i_1__2_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__3_n_5\,
      D => \mOutPtr[2]_i_2__2_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_15 is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    HwReg_height_c30_channel_empty_n : out STD_LOGIC;
    HwReg_height_c30_channel_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    HwReg_width_c24_channel_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_hcresampler_core_2_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_csc_core_U0_ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_height_c30_channel : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_15 : entity is "bd_2d50_csc_0_fifo_w12_d2_S";
end bd_2d50_csc_0_fifo_w12_d2_S_15;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_15 is
  signal \^hwreg_height_c30_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c30_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_5\ : STD_LOGIC;
  signal \full_n_i_1__0_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__0_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__0\ : label is "soft_lutpair248";
begin
  HwReg_height_c30_channel_empty_n <= \^hwreg_height_c30_channel_empty_n\;
  HwReg_height_c30_channel_full_n <= \^hwreg_height_c30_channel_full_n\;
U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_72
     port map (
      Q(1) => mOutPtr(2),
      Q(0) => mOutPtr(0),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_height_c30_channel_full_n\,
      \SRL_SIG_reg[1][0]_1\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][11]_0\(11 downto 0) => \SRL_SIG_reg[1][11]\(11 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_height_c30_channel => ap_sync_reg_channel_write_HwReg_height_c30_channel,
      if_din(11 downto 0) => if_din(11 downto 0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => mOutPtr0,
      I5 => \^hwreg_height_c30_channel_empty_n\,
      O => \empty_n_i_1__0_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_5\,
      Q => \^hwreg_height_c30_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr16_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_height_c30_channel_full_n\,
      O => \full_n_i_1__0_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_5\,
      Q => \^hwreg_height_c30_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^hwreg_height_c30_channel_empty_n\,
      I1 => HwReg_width_c24_channel_empty_n,
      I2 => Q(0),
      I3 => v_hcresampler_core_2_U0_ap_start,
      I4 => int_ap_idle_reg(0),
      I5 => v_csc_core_U0_ap_start,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__0_n_5\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr16_out,
      O => \mOutPtr[1]_i_1__0_n_5\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr0,
      O => \mOutPtr[2]_i_1__0_n_5\
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => mOutPtr16_out,
      O => \mOutPtr[2]_i_2__0_n_5\
    );
\mOutPtr[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_height_c30_channel,
      I3 => \^hwreg_height_c30_channel_full_n\,
      I4 => AXIvideo2MultiPixStream_U0_ap_ready,
      I5 => \^hwreg_height_c30_channel_empty_n\,
      O => mOutPtr16_out
    );
\mOutPtr[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_U0_ap_ready,
      I1 => \^hwreg_height_c30_channel_empty_n\,
      I2 => \SRL_SIG_reg[1][0]\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_height_c30_channel,
      I5 => \^hwreg_height_c30_channel_full_n\,
      O => mOutPtr0
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__0_n_5\,
      D => \mOutPtr[0]_i_1__0_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__0_n_5\,
      D => \mOutPtr[1]_i_1__0_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__0_n_5\,
      D => \mOutPtr[2]_i_2__0_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_16 is
  port (
    HwReg_height_c_full_n : out STD_LOGIC;
    HwReg_height_c_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    v_vcresampler_core_U0_HwReg_width_read : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_Height_read : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    HwReg_width_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_16 : entity is "bd_2d50_csc_0_fifo_w12_d2_S";
end bd_2d50_csc_0_fifo_w12_d2_S_16;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_16 is
  signal \^hwreg_height_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__18_n_5\ : STD_LOGIC;
  signal \full_n_i_1__18_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__18_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__12_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__18_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__12_n_5\ : STD_LOGIC;
begin
  HwReg_height_c_empty_n <= \^hwreg_height_c_empty_n\;
  HwReg_height_c_full_n <= \^hwreg_height_c_full_n\;
U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_71
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      Q(1) => mOutPtr(2),
      Q(0) => mOutPtr(0),
      ap_clk => ap_clk,
      if_din(11 downto 0) => if_din(11 downto 0)
    );
\empty_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => MultiPixStream2AXIvideo_U0_Height_read,
      I4 => \^hwreg_height_c_empty_n\,
      I5 => E(0),
      O => \empty_n_i_1__18_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__18_n_5\,
      Q => \^hwreg_height_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr16_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_height_c_full_n\,
      O => \full_n_i_1__18_n_5\
    );
\full_n_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888888888888"
    )
        port map (
      I0 => v_vcresampler_core_U0_HwReg_width_read,
      I1 => \^hwreg_height_c_full_n\,
      I2 => Q(0),
      I3 => \^hwreg_height_c_empty_n\,
      I4 => HwReg_width_c_empty_n,
      I5 => MultiPixStream2AXIvideo_U0_ap_start,
      O => mOutPtr16_out
    );
\full_n_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => Q(0),
      I1 => \^hwreg_height_c_empty_n\,
      I2 => HwReg_width_c_empty_n,
      I3 => MultiPixStream2AXIvideo_U0_ap_start,
      I4 => v_vcresampler_core_U0_HwReg_width_read,
      I5 => \^hwreg_height_c_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__18_n_5\,
      Q => \^hwreg_height_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__18_n_5\
    );
\mOutPtr[1]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699969996999"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => v_vcresampler_core_U0_HwReg_width_read,
      I3 => \^hwreg_height_c_full_n\,
      I4 => MultiPixStream2AXIvideo_U0_Height_read,
      I5 => \^hwreg_height_c_empty_n\,
      O => \mOutPtr[1]_i_1__12_n_5\
    );
\mOutPtr[2]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888888888888888"
    )
        port map (
      I0 => \^hwreg_height_c_full_n\,
      I1 => v_vcresampler_core_U0_HwReg_width_read,
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => HwReg_width_c_empty_n,
      I4 => \^hwreg_height_c_empty_n\,
      I5 => Q(0),
      O => \mOutPtr[2]_i_1__18_n_5\
    );
\mOutPtr[2]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E178E178E178E1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => E(0),
      I4 => MultiPixStream2AXIvideo_U0_Height_read,
      I5 => \^hwreg_height_c_empty_n\,
      O => \mOutPtr[2]_i_2__12_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__18_n_5\,
      D => \mOutPtr[0]_i_1__18_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__18_n_5\,
      D => \mOutPtr[1]_i_1__12_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__18_n_5\,
      D => \mOutPtr[2]_i_2__12_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_17 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c19_full_n : out STD_LOGIC;
    HwReg_width_c19_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    v_hcresampler_core_U0_ap_start : in STD_LOGIC;
    HwReg_width_c20_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_height_c25_full_n : in STD_LOGIC;
    HwReg_height_c26_empty_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    v_hcresampler_core_U0_HwReg_width_c19_write : in STD_LOGIC;
    v_vcresampler_core_U0_HwReg_width_read : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_17 : entity is "bd_2d50_csc_0_fifo_w12_d2_S";
end bd_2d50_csc_0_fifo_w12_d2_S_17;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_17 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^hwreg_width_c19_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c19_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__14_n_5\ : STD_LOGIC;
  signal \full_n_i_1__14_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__14_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__14_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__9_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__12\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \full_n_i_3__8\ : label is "soft_lutpair249";
begin
  E(0) <= \^e\(0);
  HwReg_width_c19_empty_n <= \^hwreg_width_c19_empty_n\;
  HwReg_width_c19_full_n <= \^hwreg_width_c19_full_n\;
U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_70
     port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => \^e\(0),
      HwReg_height_c25_full_n => HwReg_height_c25_full_n,
      HwReg_height_c26_empty_n => HwReg_height_c26_empty_n,
      HwReg_width_c20_empty_n => HwReg_width_c20_empty_n,
      Q(0) => Q(0),
      \SRL_SIG_reg[1][1]_0\ => \^hwreg_width_c19_full_n\,
      ap_clk => ap_clk,
      if_din(10 downto 0) => if_din(10 downto 0),
      \trunc_ln_reg_347_reg[0]\(1) => mOutPtr(2),
      \trunc_ln_reg_347_reg[0]\(0) => mOutPtr(0),
      v_hcresampler_core_U0_ap_start => v_hcresampler_core_U0_ap_start
    );
\empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => v_vcresampler_core_U0_HwReg_width_read,
      I4 => \^hwreg_width_c19_empty_n\,
      I5 => \^e\(0),
      O => \empty_n_i_1__14_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__14_n_5\,
      Q => \^hwreg_width_c19_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr16_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_width_c19_full_n\,
      O => \full_n_i_1__14_n_5\
    );
\full_n_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I1 => \^hwreg_width_c19_full_n\,
      I2 => v_vcresampler_core_U0_HwReg_width_read,
      I3 => \^hwreg_width_c19_empty_n\,
      O => mOutPtr16_out
    );
\full_n_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_vcresampler_core_U0_HwReg_width_read,
      I1 => \^hwreg_width_c19_empty_n\,
      I2 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I3 => \^hwreg_width_c19_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__14_n_5\,
      Q => \^hwreg_width_c19_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__14_n_5\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699969996999"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I3 => \^hwreg_width_c19_full_n\,
      I4 => v_vcresampler_core_U0_HwReg_width_read,
      I5 => \^hwreg_width_c19_empty_n\,
      O => \mOutPtr[1]_i_1__9_n_5\
    );
\mOutPtr[2]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^hwreg_width_c19_full_n\,
      I1 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I2 => \^hwreg_width_c19_empty_n\,
      I3 => v_vcresampler_core_U0_HwReg_width_read,
      O => \mOutPtr[2]_i_1__14_n_5\
    );
\mOutPtr[2]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E178E178E178E1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => \^e\(0),
      I4 => v_vcresampler_core_U0_HwReg_width_read,
      I5 => \^hwreg_width_c19_empty_n\,
      O => \mOutPtr[2]_i_2__9_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__14_n_5\,
      D => \mOutPtr[0]_i_1__14_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__14_n_5\,
      D => \mOutPtr[1]_i_1__9_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__14_n_5\,
      D => \mOutPtr[2]_i_2__9_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_18 is
  port (
    cmp36674_i_fu_290_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[0][11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    HwReg_width_c20_full_n : out STD_LOGIC;
    HwReg_width_c20_empty_n : out STD_LOGIC;
    bPassThru_422_or_420_Out_loc_channel_dout : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[0][11]_0\ : in STD_LOGIC;
    v_hcresampler_core_U0_HwReg_width_c19_write : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_18 : entity is "bd_2d50_csc_0_fifo_w12_d2_S";
end bd_2d50_csc_0_fifo_w12_d2_S_18;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_18 is
  signal \^hwreg_width_c20_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c20_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__11_n_5\ : STD_LOGIC;
  signal \full_n_i_1__11_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_615[11]_i_3_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__11_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__11_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__7_n_5\ : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__9\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \full_n_i_3__6\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \loopWidth_reg_615[11]_i_3\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__11\ : label is "soft_lutpair257";
begin
  HwReg_width_c20_empty_n <= \^hwreg_width_c20_empty_n\;
  HwReg_width_c20_full_n <= \^hwreg_width_c20_full_n\;
U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_69
     port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => push,
      Q(1) => mOutPtr(2),
      Q(0) => mOutPtr(0),
      \SRL_SIG_reg[0][11]_0\(11 downto 0) => \SRL_SIG_reg[0][11]\(11 downto 0),
      \SRL_SIG_reg[0][11]_1\ => \^hwreg_width_c20_full_n\,
      \SRL_SIG_reg[0][11]_2\ => \SRL_SIG_reg[0][11]_0\,
      ap_clk => ap_clk,
      bPassThru_422_or_420_Out_loc_channel_dout => bPassThru_422_or_420_Out_loc_channel_dout,
      cmp36674_i_fu_290_p2 => cmp36674_i_fu_290_p2,
      if_din(10 downto 0) => if_din(10 downto 0),
      \loopWidth_reg_615_reg[1]\ => \loopWidth_reg_615[11]_i_3_n_5\
    );
\empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I4 => \^hwreg_width_c20_empty_n\,
      I5 => push,
      O => \empty_n_i_1__11_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__11_n_5\,
      Q => \^hwreg_width_c20_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr16_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_width_c20_full_n\,
      O => \full_n_i_1__11_n_5\
    );
\full_n_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \SRL_SIG_reg[0][11]_0\,
      I1 => \^hwreg_width_c20_full_n\,
      I2 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I3 => \^hwreg_width_c20_empty_n\,
      O => mOutPtr16_out
    );
\full_n_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I1 => \^hwreg_width_c20_empty_n\,
      I2 => \SRL_SIG_reg[0][11]_0\,
      I3 => \^hwreg_width_c20_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__11_n_5\,
      Q => \^hwreg_width_c20_full_n\,
      S => ap_rst_n_inv
    );
\loopWidth_reg_615[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \loopWidth_reg_615[11]_i_3_n_5\
    );
\mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__11_n_5\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699969996999"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \SRL_SIG_reg[0][11]_0\,
      I3 => \^hwreg_width_c20_full_n\,
      I4 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I5 => \^hwreg_width_c20_empty_n\,
      O => \mOutPtr[1]_i_1__7_n_5\
    );
\mOutPtr[2]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^hwreg_width_c20_full_n\,
      I1 => \SRL_SIG_reg[0][11]_0\,
      I2 => \^hwreg_width_c20_empty_n\,
      I3 => v_hcresampler_core_U0_HwReg_width_c19_write,
      O => \mOutPtr[2]_i_1__11_n_5\
    );
\mOutPtr[2]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E178E178E178E1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => push,
      I4 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I5 => \^hwreg_width_c20_empty_n\,
      O => \mOutPtr[2]_i_2__7_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__11_n_5\,
      D => \mOutPtr[0]_i_1__11_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__11_n_5\,
      D => \mOutPtr[1]_i_1__7_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__11_n_5\,
      D => \mOutPtr[2]_i_2__7_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_19 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c21_full_n : out STD_LOGIC;
    HwReg_width_c21_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    v_hcresampler_core_2_U0_ap_start : in STD_LOGIC;
    HwReg_width_c22_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_height_c27_full_n : in STD_LOGIC;
    HwReg_height_c28_empty_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    v_hcresampler_core_2_U0_HwReg_height_read : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_19 : entity is "bd_2d50_csc_0_fifo_w12_d2_S";
end bd_2d50_csc_0_fifo_w12_d2_S_19;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_19 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^hwreg_width_c21_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c21_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__8_n_5\ : STD_LOGIC;
  signal \full_n_i_1__8_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__5_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__6\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \full_n_i_3__4\ : label is "soft_lutpair258";
begin
  E(0) <= \^e\(0);
  HwReg_width_c21_empty_n <= \^hwreg_width_c21_empty_n\;
  HwReg_width_c21_full_n <= \^hwreg_width_c21_full_n\;
U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_68
     port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => \^e\(0),
      HwReg_height_c27_full_n => HwReg_height_c27_full_n,
      HwReg_height_c28_empty_n => HwReg_height_c28_empty_n,
      HwReg_width_c22_empty_n => HwReg_width_c22_empty_n,
      Q(0) => Q(0),
      \SRL_SIG_reg[1][1]_0\ => \^hwreg_width_c21_full_n\,
      ap_clk => ap_clk,
      if_din(10 downto 0) => if_din(10 downto 0),
      \loopWidth_reg_369_reg[0]\(1) => mOutPtr(2),
      \loopWidth_reg_369_reg[0]\(0) => mOutPtr(0),
      v_hcresampler_core_2_U0_ap_start => v_hcresampler_core_2_U0_ap_start
    );
\empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_width_c21_empty_n\,
      I5 => \^e\(0),
      O => \empty_n_i_1__8_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__8_n_5\,
      Q => \^hwreg_width_c21_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr16_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_width_c21_full_n\,
      O => \full_n_i_1__8_n_5\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_hcresampler_core_2_U0_HwReg_height_read,
      I1 => \^hwreg_width_c21_full_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^hwreg_width_c21_empty_n\,
      O => mOutPtr16_out
    );
\full_n_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^hwreg_width_c21_empty_n\,
      I2 => v_hcresampler_core_2_U0_HwReg_height_read,
      I3 => \^hwreg_width_c21_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_5\,
      Q => \^hwreg_width_c21_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__8_n_5\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699969996999"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => v_hcresampler_core_2_U0_HwReg_height_read,
      I3 => \^hwreg_width_c21_full_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^hwreg_width_c21_empty_n\,
      O => \mOutPtr[1]_i_1__5_n_5\
    );
\mOutPtr[2]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^hwreg_width_c21_full_n\,
      I1 => v_hcresampler_core_2_U0_HwReg_height_read,
      I2 => \^hwreg_width_c21_empty_n\,
      I3 => \mOutPtr_reg[1]_0\,
      O => \mOutPtr[2]_i_1__8_n_5\
    );
\mOutPtr[2]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E178E178E178E1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => \^e\(0),
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^hwreg_width_c21_empty_n\,
      O => \mOutPtr[2]_i_2__5_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__8_n_5\,
      D => \mOutPtr[0]_i_1__8_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__8_n_5\,
      D => \mOutPtr[1]_i_1__5_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__8_n_5\,
      D => \mOutPtr[2]_i_2__5_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_20 is
  port (
    cmp36674_i_fu_286_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[1][11]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    HwReg_width_c22_full_n : out STD_LOGIC;
    HwReg_width_c22_empty_n : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    v_vcresampler_core_1_U0_HwReg_height_c28_write : in STD_LOGIC;
    v_hcresampler_core_2_U0_HwReg_height_read : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_20 : entity is "bd_2d50_csc_0_fifo_w12_d2_S";
end bd_2d50_csc_0_fifo_w12_d2_S_20;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_20 is
  signal \^hwreg_width_c22_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c22_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__5_n_5\ : STD_LOGIC;
  signal \full_n_i_1__5_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__3_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__3\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \full_n_i_3__1\ : label is "soft_lutpair259";
begin
  HwReg_width_c22_empty_n <= \^hwreg_width_c22_empty_n\;
  HwReg_width_c22_full_n <= \^hwreg_width_c22_full_n\;
U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_67
     port map (
      D(11 downto 0) => D(11 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => E(0),
      Q(1) => mOutPtr(2),
      Q(0) => mOutPtr(0),
      \SRL_SIG_reg[1][11]_0\(10 downto 0) => \SRL_SIG_reg[1][11]\(10 downto 0),
      ap_clk => ap_clk,
      cmp36674_i_fu_286_p2 => cmp36674_i_fu_286_p2,
      if_din(10 downto 0) => if_din(10 downto 0)
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => v_hcresampler_core_2_U0_HwReg_height_read,
      I4 => \^hwreg_width_c22_empty_n\,
      I5 => E(0),
      O => \empty_n_i_1__5_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_5\,
      Q => \^hwreg_width_c22_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr16_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_width_c22_full_n\,
      O => \full_n_i_1__5_n_5\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I1 => \^hwreg_width_c22_full_n\,
      I2 => v_hcresampler_core_2_U0_HwReg_height_read,
      I3 => \^hwreg_width_c22_empty_n\,
      O => mOutPtr16_out
    );
\full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_hcresampler_core_2_U0_HwReg_height_read,
      I1 => \^hwreg_width_c22_empty_n\,
      I2 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I3 => \^hwreg_width_c22_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_5\,
      Q => \^hwreg_width_c22_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__5_n_5\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699969996999"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I3 => \^hwreg_width_c22_full_n\,
      I4 => v_hcresampler_core_2_U0_HwReg_height_read,
      I5 => \^hwreg_width_c22_empty_n\,
      O => \mOutPtr[1]_i_1__3_n_5\
    );
\mOutPtr[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^hwreg_width_c22_full_n\,
      I1 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I2 => \^hwreg_width_c22_empty_n\,
      I3 => v_hcresampler_core_2_U0_HwReg_height_read,
      O => \mOutPtr[2]_i_1__5_n_5\
    );
\mOutPtr[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E178E178E178E1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => E(0),
      I4 => v_hcresampler_core_2_U0_HwReg_height_read,
      I5 => \^hwreg_width_c22_empty_n\,
      O => \mOutPtr[2]_i_2__3_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__5_n_5\,
      D => \mOutPtr[0]_i_1__5_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__5_n_5\,
      D => \mOutPtr[1]_i_1__3_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__5_n_5\,
      D => \mOutPtr[2]_i_2__3_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_21 is
  port (
    HwReg_width_c23_empty_n : out STD_LOGIC;
    HwReg_width_c23_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[1][1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_vcresampler_core_1_U0_HwReg_height_c28_write : in STD_LOGIC;
    mOutPtr16_out : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_21 : entity is "bd_2d50_csc_0_fifo_w12_d2_S";
end bd_2d50_csc_0_fifo_w12_d2_S_21;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_21 is
  signal \^hwreg_width_c23_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c23_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__2_n_5\ : STD_LOGIC;
  signal \full_n_i_1__2_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__1_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__1\ : label is "soft_lutpair260";
begin
  HwReg_width_c23_empty_n <= \^hwreg_width_c23_empty_n\;
  HwReg_width_c23_full_n <= \^hwreg_width_c23_full_n\;
U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_66
     port map (
      D(10 downto 0) => D(10 downto 0),
      Q(1) => mOutPtr(2),
      Q(0) => mOutPtr(0),
      \SRL_SIG_reg[0][11]_0\(10 downto 0) => \SRL_SIG_reg[0][11]\(10 downto 0),
      \SRL_SIG_reg[1][1]_0\(0) => \SRL_SIG_reg[1][1]\(0),
      ap_clk => ap_clk
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I4 => \^hwreg_width_c23_empty_n\,
      I5 => \SRL_SIG_reg[1][1]\(0),
      O => \empty_n_i_1__2_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_5\,
      Q => \^hwreg_width_c23_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr16_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_width_c23_full_n\,
      O => \full_n_i_1__2_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_5\,
      Q => \^hwreg_width_c23_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__2_n_5\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696969"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \SRL_SIG_reg[1][1]\(0),
      I3 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I4 => \^hwreg_width_c23_empty_n\,
      O => \mOutPtr[1]_i_1__1_n_5\
    );
\mOutPtr[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E178E178E178E1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => \SRL_SIG_reg[1][1]\(0),
      I4 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I5 => \^hwreg_width_c23_empty_n\,
      O => \mOutPtr[2]_i_2__1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__2_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__1_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2__1_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_22 is
  port (
    HwReg_width_c24_channel_full_n : out STD_LOGIC;
    HwReg_width_c24_channel_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][11]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][1]\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_width_c24_channel : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_22 : entity is "bd_2d50_csc_0_fifo_w12_d2_S";
end bd_2d50_csc_0_fifo_w12_d2_S_22;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_22 is
  signal \^hwreg_width_c24_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c24_channel_full_n\ : STD_LOGIC;
  signal empty_n_i_1_n_5 : STD_LOGIC;
  signal full_n_i_1_n_5 : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair261";
begin
  HwReg_width_c24_channel_empty_n <= \^hwreg_width_c24_channel_empty_n\;
  HwReg_width_c24_channel_full_n <= \^hwreg_width_c24_channel_full_n\;
U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg_65
     port map (
      Q(1) => mOutPtr(2),
      Q(0) => mOutPtr(0),
      \SRL_SIG_reg[1][11]_0\(10 downto 0) => \SRL_SIG_reg[1][11]\(10 downto 0),
      \SRL_SIG_reg[1][1]_0\ => \^hwreg_width_c24_channel_full_n\,
      \SRL_SIG_reg[1][1]_1\ => \SRL_SIG_reg[1][1]\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_width_c24_channel => ap_sync_reg_channel_write_HwReg_width_c24_channel,
      if_din(10 downto 0) => if_din(10 downto 0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => mOutPtr0,
      I5 => \^hwreg_width_c24_channel_empty_n\,
      O => empty_n_i_1_n_5
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_5,
      Q => \^hwreg_width_c24_channel_empty_n\,
      R => ap_rst_n_inv
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr16_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_width_c24_channel_full_n\,
      O => full_n_i_1_n_5
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_5,
      Q => \^hwreg_width_c24_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr16_out,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr0,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => mOutPtr16_out,
      O => \mOutPtr[2]_i_2_n_5\
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \SRL_SIG_reg[1][1]\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_width_c24_channel,
      I3 => \^hwreg_width_c24_channel_full_n\,
      I4 => AXIvideo2MultiPixStream_U0_ap_ready,
      I5 => \^hwreg_width_c24_channel_empty_n\,
      O => mOutPtr16_out
    );
\mOutPtr[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_U0_ap_ready,
      I1 => \^hwreg_width_c24_channel_empty_n\,
      I2 => \SRL_SIG_reg[1][1]\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_width_c24_channel,
      I5 => \^hwreg_width_c24_channel_full_n\,
      O => mOutPtr0
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1_n_5\,
      D => \mOutPtr[0]_i_1_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1_n_5\,
      D => \mOutPtr[1]_i_1_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1_n_5\,
      D => \mOutPtr[2]_i_2_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w12_d2_S_23 is
  port (
    HwReg_width_c_full_n : out STD_LOGIC;
    HwReg_width_c_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    v_vcresampler_core_U0_HwReg_width_read : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_Height_read : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    HwReg_height_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w12_d2_S_23 : entity is "bd_2d50_csc_0_fifo_w12_d2_S";
end bd_2d50_csc_0_fifo_w12_d2_S_23;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w12_d2_S_23 is
  signal \^hwreg_width_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__17_n_5\ : STD_LOGIC;
  signal \full_n_i_1__17_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__17_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__11_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__17_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__11_n_5\ : STD_LOGIC;
begin
  HwReg_width_c_empty_n <= \^hwreg_width_c_empty_n\;
  HwReg_width_c_full_n <= \^hwreg_width_c_full_n\;
U_bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w12_d2_S_ShiftReg
     port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => E(0),
      Q(1) => mOutPtr(2),
      Q(0) => mOutPtr(0),
      ap_clk => ap_clk,
      if_din(10 downto 0) => if_din(10 downto 0)
    );
\empty_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => MultiPixStream2AXIvideo_U0_Height_read,
      I4 => \^hwreg_width_c_empty_n\,
      I5 => E(0),
      O => \empty_n_i_1__17_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__17_n_5\,
      Q => \^hwreg_width_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr16_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_width_c_full_n\,
      O => \full_n_i_1__17_n_5\
    );
\full_n_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888888888888"
    )
        port map (
      I0 => v_vcresampler_core_U0_HwReg_width_read,
      I1 => \^hwreg_width_c_full_n\,
      I2 => Q(0),
      I3 => HwReg_height_c_empty_n,
      I4 => \^hwreg_width_c_empty_n\,
      I5 => MultiPixStream2AXIvideo_U0_ap_start,
      O => mOutPtr16_out
    );
\full_n_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => Q(0),
      I1 => HwReg_height_c_empty_n,
      I2 => \^hwreg_width_c_empty_n\,
      I3 => MultiPixStream2AXIvideo_U0_ap_start,
      I4 => v_vcresampler_core_U0_HwReg_width_read,
      I5 => \^hwreg_width_c_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__17_n_5\,
      Q => \^hwreg_width_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__17_n_5\
    );
\mOutPtr[1]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699969996999"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => v_vcresampler_core_U0_HwReg_width_read,
      I3 => \^hwreg_width_c_full_n\,
      I4 => MultiPixStream2AXIvideo_U0_Height_read,
      I5 => \^hwreg_width_c_empty_n\,
      O => \mOutPtr[1]_i_1__11_n_5\
    );
\mOutPtr[2]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888888888888888"
    )
        port map (
      I0 => \^hwreg_width_c_full_n\,
      I1 => v_vcresampler_core_U0_HwReg_width_read,
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => \^hwreg_width_c_empty_n\,
      I4 => HwReg_height_c_empty_n,
      I5 => Q(0),
      O => \mOutPtr[2]_i_1__17_n_5\
    );
\mOutPtr[2]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E178E178E178E1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => E(0),
      I4 => MultiPixStream2AXIvideo_U0_Height_read,
      I5 => \^hwreg_width_c_empty_n\,
      O => \mOutPtr[2]_i_2__11_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__17_n_5\,
      D => \mOutPtr[0]_i_1__17_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__17_n_5\,
      D => \mOutPtr[1]_i_1__11_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__17_n_5\,
      D => \mOutPtr[2]_i_2__11_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w16_d5_S is
  port (
    HwReg_K11_channel_empty_n : out STD_LOGIC;
    HwReg_K11_channel_full_n : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_channel_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_channel : in STD_LOGIC;
    HwReg_K12_channel_full_n : in STD_LOGIC;
    ap_done_reg_i_8 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end bd_2d50_csc_0_fifo_w16_d5_S;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w16_d5_S is
  signal \^hwreg_k11_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k11_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__21_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__0_n_5\ : STD_LOGIC;
  signal \full_n1__0\ : STD_LOGIC;
  signal \full_n_i_1__29_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__20_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__15_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__21_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__0_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__18\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__15\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__21\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__0\ : label is "soft_lutpair194";
begin
  HwReg_K11_channel_empty_n <= \^hwreg_k11_channel_empty_n\;
  HwReg_K11_channel_full_n <= \^hwreg_k11_channel_full_n\;
U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_85
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K11_channel => ap_sync_reg_channel_write_HwReg_K11_channel,
      empty_n_reg => \^hwreg_k11_channel_full_n\,
      empty_n_reg_0 => \mOutPtr_reg[0]_0\,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_done_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K11_channel,
      I1 => \^hwreg_k11_channel_full_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K12_channel,
      I3 => HwReg_K12_channel_full_n,
      I4 => ap_done_reg_i_8,
      I5 => ap_done_reg,
      O => ap_sync_reg_channel_write_HwReg_K11_channel_reg
    );
\empty_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__0_n_5\,
      I3 => \^hwreg_k11_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__21_n_5\
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__0_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__21_n_5\,
      Q => \^hwreg_k11_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__0\,
      I1 => \^hwreg_k11_channel_full_n\,
      I2 => \^hwreg_k11_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      O => \full_n_i_1__29_n_5\
    );
\full_n_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr16_out,
      O => \full_n1__0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__29_n_5\,
      Q => \^hwreg_k11_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__20_n_5\
    );
\mOutPtr[1]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__15_n_5\
    );
\mOutPtr[2]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__21_n_5\
    );
\mOutPtr[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5700A800A800A8"
    )
        port map (
      I0 => \^hwreg_k11_channel_full_n\,
      I1 => ap_done_reg,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => ap_sync_reg_channel_write_HwReg_K11_channel,
      I4 => \^hwreg_k11_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \mOutPtr[3]_i_1__6_n_5\
    );
\mOutPtr[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__0_n_5\
    );
\mOutPtr[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540054005400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K11_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => ap_done_reg,
      I3 => \^hwreg_k11_channel_full_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \^hwreg_k11_channel_empty_n\,
      O => mOutPtr16_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__6_n_5\,
      D => \mOutPtr[0]_i_1__20_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__6_n_5\,
      D => \mOutPtr[1]_i_1__15_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__6_n_5\,
      D => \mOutPtr[2]_i_1__21_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__6_n_5\,
      D => \mOutPtr[3]_i_2__0_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w16_d5_S_2 is
  port (
    HwReg_K12_channel_empty_n : out STD_LOGIC;
    HwReg_K12_channel_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    HwReg_K23_channel_empty_n : in STD_LOGIC;
    HwReg_K22_channel_empty_n : in STD_LOGIC;
    HwReg_K21_channel_empty_n : in STD_LOGIC;
    HwReg_K13_channel_empty_n : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    HwReg_K11_channel_empty_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w16_d5_S_2 : entity is "bd_2d50_csc_0_fifo_w16_d5_S";
end bd_2d50_csc_0_fifo_w16_d5_S_2;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w16_d5_S_2 is
  signal \^hwreg_k12_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k12_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__22_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__1_n_5\ : STD_LOGIC;
  signal \full_n1__0\ : STD_LOGIC;
  signal \full_n_i_1__30_n_5\ : STD_LOGIC;
  signal int_ap_idle_i_7_n_5 : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__21_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__16_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__22_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__1_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__19\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__16\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__22\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__1\ : label is "soft_lutpair197";
begin
  HwReg_K12_channel_empty_n <= \^hwreg_k12_channel_empty_n\;
  HwReg_K12_channel_full_n <= \^hwreg_k12_channel_full_n\;
U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_84
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K12_channel => ap_sync_reg_channel_write_HwReg_K12_channel,
      empty_n_reg => \^hwreg_k12_channel_full_n\,
      empty_n_reg_0 => \mOutPtr_reg[0]_0\,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__1_n_5\,
      I3 => \^hwreg_k12_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__22_n_5\
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__1_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__22_n_5\,
      Q => \^hwreg_k12_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__0\,
      I1 => \^hwreg_k12_channel_full_n\,
      I2 => \^hwreg_k12_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      O => \full_n_i_1__30_n_5\
    );
\full_n_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr16_out,
      O => \full_n1__0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__30_n_5\,
      Q => \^hwreg_k12_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => int_ap_idle_i_7_n_5,
      I1 => HwReg_K23_channel_empty_n,
      I2 => HwReg_K22_channel_empty_n,
      I3 => HwReg_K21_channel_empty_n,
      I4 => HwReg_K13_channel_empty_n,
      I5 => int_ap_idle_reg,
      O => empty_n_reg_0
    );
int_ap_idle_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^hwreg_k12_channel_empty_n\,
      I1 => HwReg_K11_channel_empty_n,
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => HwReg_InVideoFormat_channel_empty_n,
      O => int_ap_idle_i_7_n_5
    );
\mOutPtr[0]_i_1__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__21_n_5\
    );
\mOutPtr[1]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__16_n_5\
    );
\mOutPtr[2]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__22_n_5\
    );
\mOutPtr[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5700A800A800A8"
    )
        port map (
      I0 => \^hwreg_k12_channel_full_n\,
      I1 => ap_done_reg,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => ap_sync_reg_channel_write_HwReg_K12_channel,
      I4 => \^hwreg_k12_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \mOutPtr[3]_i_1__7_n_5\
    );
\mOutPtr[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__1_n_5\
    );
\mOutPtr[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540054005400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K12_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => ap_done_reg,
      I3 => \^hwreg_k12_channel_full_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \^hwreg_k12_channel_empty_n\,
      O => mOutPtr16_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__7_n_5\,
      D => \mOutPtr[0]_i_1__21_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__7_n_5\,
      D => \mOutPtr[1]_i_1__16_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__7_n_5\,
      D => \mOutPtr[2]_i_1__22_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__7_n_5\,
      D => \mOutPtr[3]_i_2__1_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w16_d5_S_3 is
  port (
    HwReg_K13_channel_empty_n : out STD_LOGIC;
    HwReg_K13_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w16_d5_S_3 : entity is "bd_2d50_csc_0_fifo_w16_d5_S";
end bd_2d50_csc_0_fifo_w16_d5_S_3;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w16_d5_S_3 is
  signal \^hwreg_k13_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k13_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__23_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__2_n_5\ : STD_LOGIC;
  signal \full_n1__0\ : STD_LOGIC;
  signal \full_n_i_1__28_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__22_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__17_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__23_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__2_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__20\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__17\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__23\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__2\ : label is "soft_lutpair200";
begin
  HwReg_K13_channel_empty_n <= \^hwreg_k13_channel_empty_n\;
  HwReg_K13_channel_full_n <= \^hwreg_k13_channel_full_n\;
U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_83
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K13_channel => ap_sync_reg_channel_write_HwReg_K13_channel,
      empty_n_reg => \^hwreg_k13_channel_full_n\,
      empty_n_reg_0 => \mOutPtr_reg[0]_0\,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__2_n_5\,
      I3 => \^hwreg_k13_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__23_n_5\
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__2_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__23_n_5\,
      Q => \^hwreg_k13_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__0\,
      I1 => \^hwreg_k13_channel_full_n\,
      I2 => \^hwreg_k13_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      O => \full_n_i_1__28_n_5\
    );
\full_n_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr16_out,
      O => \full_n1__0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__28_n_5\,
      Q => \^hwreg_k13_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__22_n_5\
    );
\mOutPtr[1]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__17_n_5\
    );
\mOutPtr[2]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__23_n_5\
    );
\mOutPtr[3]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5700A800A800A8"
    )
        port map (
      I0 => \^hwreg_k13_channel_full_n\,
      I1 => ap_done_reg,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => ap_sync_reg_channel_write_HwReg_K13_channel,
      I4 => \^hwreg_k13_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \mOutPtr[3]_i_1__8_n_5\
    );
\mOutPtr[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__2_n_5\
    );
\mOutPtr[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540054005400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K13_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => ap_done_reg,
      I3 => \^hwreg_k13_channel_full_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \^hwreg_k13_channel_empty_n\,
      O => mOutPtr16_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__8_n_5\,
      D => \mOutPtr[0]_i_1__22_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__8_n_5\,
      D => \mOutPtr[1]_i_1__17_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__8_n_5\,
      D => \mOutPtr[2]_i_1__23_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__8_n_5\,
      D => \mOutPtr[3]_i_2__2_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w16_d5_S_4 is
  port (
    HwReg_K21_channel_empty_n : out STD_LOGIC;
    HwReg_K21_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w16_d5_S_4 : entity is "bd_2d50_csc_0_fifo_w16_d5_S";
end bd_2d50_csc_0_fifo_w16_d5_S_4;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w16_d5_S_4 is
  signal \^hwreg_k21_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k21_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__24_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__3_n_5\ : STD_LOGIC;
  signal \full_n1__0\ : STD_LOGIC;
  signal \full_n_i_1__27_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__23_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__18_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__24_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__9_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__3_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__21\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__18\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__24\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__3\ : label is "soft_lutpair203";
begin
  HwReg_K21_channel_empty_n <= \^hwreg_k21_channel_empty_n\;
  HwReg_K21_channel_full_n <= \^hwreg_k21_channel_full_n\;
U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_82
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K21_channel => ap_sync_reg_channel_write_HwReg_K21_channel,
      empty_n_reg => \^hwreg_k21_channel_full_n\,
      empty_n_reg_0 => \mOutPtr_reg[0]_0\,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__3_n_5\,
      I3 => \^hwreg_k21_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__24_n_5\
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__3_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__24_n_5\,
      Q => \^hwreg_k21_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__0\,
      I1 => \^hwreg_k21_channel_full_n\,
      I2 => \^hwreg_k21_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      O => \full_n_i_1__27_n_5\
    );
\full_n_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr16_out,
      O => \full_n1__0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__27_n_5\,
      Q => \^hwreg_k21_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__23_n_5\
    );
\mOutPtr[1]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__18_n_5\
    );
\mOutPtr[2]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__24_n_5\
    );
\mOutPtr[3]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5700A800A800A8"
    )
        port map (
      I0 => \^hwreg_k21_channel_full_n\,
      I1 => ap_done_reg,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => ap_sync_reg_channel_write_HwReg_K21_channel,
      I4 => \^hwreg_k21_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \mOutPtr[3]_i_1__9_n_5\
    );
\mOutPtr[3]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__3_n_5\
    );
\mOutPtr[3]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540054005400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K21_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => ap_done_reg,
      I3 => \^hwreg_k21_channel_full_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \^hwreg_k21_channel_empty_n\,
      O => mOutPtr16_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__9_n_5\,
      D => \mOutPtr[0]_i_1__23_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__9_n_5\,
      D => \mOutPtr[1]_i_1__18_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__9_n_5\,
      D => \mOutPtr[2]_i_1__24_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__9_n_5\,
      D => \mOutPtr[3]_i_2__3_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w16_d5_S_5 is
  port (
    HwReg_K22_channel_empty_n : out STD_LOGIC;
    HwReg_K22_channel_full_n : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_channel_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_channel : in STD_LOGIC;
    HwReg_K23_channel_full_n : in STD_LOGIC;
    ap_done_reg_i_9 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w16_d5_S_5 : entity is "bd_2d50_csc_0_fifo_w16_d5_S";
end bd_2d50_csc_0_fifo_w16_d5_S_5;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w16_d5_S_5 is
  signal \^hwreg_k22_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k22_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__25_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__4_n_5\ : STD_LOGIC;
  signal \full_n1__0\ : STD_LOGIC;
  signal \full_n_i_1__33_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__24_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__19_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__25_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__10_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__4_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__22\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__19\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__25\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__4\ : label is "soft_lutpair206";
begin
  HwReg_K22_channel_empty_n <= \^hwreg_k22_channel_empty_n\;
  HwReg_K22_channel_full_n <= \^hwreg_k22_channel_full_n\;
U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_81
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K22_channel => ap_sync_reg_channel_write_HwReg_K22_channel,
      empty_n_reg => \^hwreg_k22_channel_full_n\,
      empty_n_reg_0 => \mOutPtr_reg[0]_0\,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_done_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K22_channel,
      I1 => \^hwreg_k22_channel_full_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K23_channel,
      I3 => HwReg_K23_channel_full_n,
      I4 => ap_done_reg_i_9,
      I5 => ap_done_reg,
      O => ap_sync_reg_channel_write_HwReg_K22_channel_reg
    );
\empty_n_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__4_n_5\,
      I3 => \^hwreg_k22_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__25_n_5\
    );
\empty_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__4_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__25_n_5\,
      Q => \^hwreg_k22_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__0\,
      I1 => \^hwreg_k22_channel_full_n\,
      I2 => \^hwreg_k22_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      O => \full_n_i_1__33_n_5\
    );
\full_n_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr16_out,
      O => \full_n1__0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__33_n_5\,
      Q => \^hwreg_k22_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__24_n_5\
    );
\mOutPtr[1]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__19_n_5\
    );
\mOutPtr[2]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__25_n_5\
    );
\mOutPtr[3]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5700A800A800A8"
    )
        port map (
      I0 => \^hwreg_k22_channel_full_n\,
      I1 => ap_done_reg,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => ap_sync_reg_channel_write_HwReg_K22_channel,
      I4 => \^hwreg_k22_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \mOutPtr[3]_i_1__10_n_5\
    );
\mOutPtr[3]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__4_n_5\
    );
\mOutPtr[3]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540054005400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K22_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => ap_done_reg,
      I3 => \^hwreg_k22_channel_full_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \^hwreg_k22_channel_empty_n\,
      O => mOutPtr16_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__10_n_5\,
      D => \mOutPtr[0]_i_1__24_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__10_n_5\,
      D => \mOutPtr[1]_i_1__19_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__10_n_5\,
      D => \mOutPtr[2]_i_1__25_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__10_n_5\,
      D => \mOutPtr[3]_i_2__4_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w16_d5_S_6 is
  port (
    HwReg_K23_channel_empty_n : out STD_LOGIC;
    HwReg_K23_channel_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    HwReg_K22_channel_empty_n : in STD_LOGIC;
    HwReg_K21_channel_empty_n : in STD_LOGIC;
    HwReg_K13_channel_empty_n : in STD_LOGIC;
    HwReg_K11_channel_empty_n : in STD_LOGIC;
    HwReg_K12_channel_empty_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w16_d5_S_6 : entity is "bd_2d50_csc_0_fifo_w16_d5_S";
end bd_2d50_csc_0_fifo_w16_d5_S_6;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w16_d5_S_6 is
  signal \^hwreg_k23_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k23_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__26_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__5_n_5\ : STD_LOGIC;
  signal \full_n1__0\ : STD_LOGIC;
  signal \full_n_i_1__34_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__25_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__20_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__26_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__11_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__5_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__23\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__20\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__26\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__5\ : label is "soft_lutpair209";
begin
  HwReg_K23_channel_empty_n <= \^hwreg_k23_channel_empty_n\;
  HwReg_K23_channel_full_n <= \^hwreg_k23_channel_full_n\;
U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_80
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K23_channel => ap_sync_reg_channel_write_HwReg_K23_channel,
      empty_n_reg => \^hwreg_k23_channel_full_n\,
      empty_n_reg_0 => empty_n_reg_1,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__5_n_5\,
      I3 => \^hwreg_k23_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__26_n_5\
    );
\empty_n_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__5_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__26_n_5\,
      Q => \^hwreg_k23_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__0\,
      I1 => \^hwreg_k23_channel_full_n\,
      I2 => \^hwreg_k23_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      O => \full_n_i_1__34_n_5\
    );
\full_n_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr16_out,
      O => \full_n1__0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__34_n_5\,
      Q => \^hwreg_k23_channel_full_n\,
      S => ap_rst_n_inv
    );
\loopWidth_reg_369[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^hwreg_k23_channel_empty_n\,
      I1 => HwReg_K22_channel_empty_n,
      I2 => HwReg_K21_channel_empty_n,
      I3 => HwReg_K13_channel_empty_n,
      I4 => HwReg_K11_channel_empty_n,
      I5 => HwReg_K12_channel_empty_n,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__25_n_5\
    );
\mOutPtr[1]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__20_n_5\
    );
\mOutPtr[2]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__26_n_5\
    );
\mOutPtr[3]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5700A800A800A8"
    )
        port map (
      I0 => \^hwreg_k23_channel_full_n\,
      I1 => ap_done_reg,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => ap_sync_reg_channel_write_HwReg_K23_channel,
      I4 => \^hwreg_k23_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \mOutPtr[3]_i_1__11_n_5\
    );
\mOutPtr[3]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__5_n_5\
    );
\mOutPtr[3]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540054005400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K23_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => ap_done_reg,
      I3 => \^hwreg_k23_channel_full_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \^hwreg_k23_channel_empty_n\,
      O => mOutPtr16_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__11_n_5\,
      D => \mOutPtr[0]_i_1__25_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__11_n_5\,
      D => \mOutPtr[1]_i_1__20_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__11_n_5\,
      D => \mOutPtr[2]_i_1__26_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__11_n_5\,
      D => \mOutPtr[3]_i_2__5_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w16_d5_S_7 is
  port (
    HwReg_K31_channel_empty_n : out STD_LOGIC;
    HwReg_K31_channel_full_n : out STD_LOGIC;
    v_csc_core_U0_ap_start : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    HwReg_ClampMin_channel_empty_n : in STD_LOGIC;
    HwReg_ClipMax_channel_empty_n : in STD_LOGIC;
    HwReg_GOffset_channel_empty_n : in STD_LOGIC;
    HwReg_BOffset_channel_empty_n : in STD_LOGIC;
    \y_fu_96_reg[0]\ : in STD_LOGIC;
    HwReg_K32_channel_empty_n : in STD_LOGIC;
    HwReg_K33_channel_empty_n : in STD_LOGIC;
    HwReg_ROffset_channel_empty_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w16_d5_S_7 : entity is "bd_2d50_csc_0_fifo_w16_d5_S";
end bd_2d50_csc_0_fifo_w16_d5_S_7;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w16_d5_S_7 is
  signal \^hwreg_k31_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k31_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__27_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__6_n_5\ : STD_LOGIC;
  signal \full_n1__0\ : STD_LOGIC;
  signal \full_n_i_1__32_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_369[10]_i_4_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__26_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__21_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__27_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__12_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__6_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__24\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__21\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__27\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__6\ : label is "soft_lutpair212";
begin
  HwReg_K31_channel_empty_n <= \^hwreg_k31_channel_empty_n\;
  HwReg_K31_channel_full_n <= \^hwreg_k31_channel_full_n\;
U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_79
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K31_channel => ap_sync_reg_channel_write_HwReg_K31_channel,
      empty_n_reg => \^hwreg_k31_channel_full_n\,
      empty_n_reg_0 => \mOutPtr_reg[0]_0\,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__6_n_5\,
      I3 => \^hwreg_k31_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__27_n_5\
    );
\empty_n_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__6_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__27_n_5\,
      Q => \^hwreg_k31_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__0\,
      I1 => \^hwreg_k31_channel_full_n\,
      I2 => \^hwreg_k31_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      O => \full_n_i_1__32_n_5\
    );
\full_n_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr16_out,
      O => \full_n1__0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__32_n_5\,
      Q => \^hwreg_k31_channel_full_n\,
      S => ap_rst_n_inv
    );
\loopWidth_reg_369[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \loopWidth_reg_369[10]_i_4_n_5\,
      I1 => HwReg_ClampMin_channel_empty_n,
      I2 => HwReg_ClipMax_channel_empty_n,
      I3 => HwReg_GOffset_channel_empty_n,
      I4 => HwReg_BOffset_channel_empty_n,
      I5 => \y_fu_96_reg[0]\,
      O => v_csc_core_U0_ap_start
    );
\loopWidth_reg_369[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^hwreg_k31_channel_empty_n\,
      I1 => HwReg_K32_channel_empty_n,
      I2 => HwReg_K33_channel_empty_n,
      I3 => HwReg_ROffset_channel_empty_n,
      O => \loopWidth_reg_369[10]_i_4_n_5\
    );
\mOutPtr[0]_i_1__26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__26_n_5\
    );
\mOutPtr[1]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__21_n_5\
    );
\mOutPtr[2]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__27_n_5\
    );
\mOutPtr[3]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5700A800A800A8"
    )
        port map (
      I0 => \^hwreg_k31_channel_full_n\,
      I1 => ap_done_reg,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => ap_sync_reg_channel_write_HwReg_K31_channel,
      I4 => \^hwreg_k31_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \mOutPtr[3]_i_1__12_n_5\
    );
\mOutPtr[3]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__6_n_5\
    );
\mOutPtr[3]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540054005400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K31_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => ap_done_reg,
      I3 => \^hwreg_k31_channel_full_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \^hwreg_k31_channel_empty_n\,
      O => mOutPtr16_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__12_n_5\,
      D => \mOutPtr[0]_i_1__26_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__12_n_5\,
      D => \mOutPtr[1]_i_1__21_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__12_n_5\,
      D => \mOutPtr[2]_i_1__27_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__12_n_5\,
      D => \mOutPtr[3]_i_2__6_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w16_d5_S_8 is
  port (
    HwReg_K32_channel_empty_n : out STD_LOGIC;
    HwReg_K32_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w16_d5_S_8 : entity is "bd_2d50_csc_0_fifo_w16_d5_S";
end bd_2d50_csc_0_fifo_w16_d5_S_8;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w16_d5_S_8 is
  signal \^hwreg_k32_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k32_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__28_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__7_n_5\ : STD_LOGIC;
  signal \full_n1__0\ : STD_LOGIC;
  signal \full_n_i_1__31_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__27_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__22_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__28_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__13_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__7_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__25\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__22\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__28\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__7\ : label is "soft_lutpair215";
begin
  HwReg_K32_channel_empty_n <= \^hwreg_k32_channel_empty_n\;
  HwReg_K32_channel_full_n <= \^hwreg_k32_channel_full_n\;
U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg_78
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K32_channel => ap_sync_reg_channel_write_HwReg_K32_channel,
      empty_n_reg => \^hwreg_k32_channel_full_n\,
      empty_n_reg_0 => \mOutPtr_reg[0]_0\,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
\empty_n_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__7_n_5\,
      I3 => \^hwreg_k32_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__28_n_5\
    );
\empty_n_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__7_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__28_n_5\,
      Q => \^hwreg_k32_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__0\,
      I1 => \^hwreg_k32_channel_full_n\,
      I2 => \^hwreg_k32_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      O => \full_n_i_1__31_n_5\
    );
\full_n_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr16_out,
      O => \full_n1__0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__31_n_5\,
      Q => \^hwreg_k32_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__27_n_5\
    );
\mOutPtr[1]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__22_n_5\
    );
\mOutPtr[2]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__28_n_5\
    );
\mOutPtr[3]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5700A800A800A8"
    )
        port map (
      I0 => \^hwreg_k32_channel_full_n\,
      I1 => ap_done_reg,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => ap_sync_reg_channel_write_HwReg_K32_channel,
      I4 => \^hwreg_k32_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \mOutPtr[3]_i_1__13_n_5\
    );
\mOutPtr[3]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__7_n_5\
    );
\mOutPtr[3]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540054005400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K32_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => ap_done_reg,
      I3 => \^hwreg_k32_channel_full_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \^hwreg_k32_channel_empty_n\,
      O => mOutPtr16_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__13_n_5\,
      D => \mOutPtr[0]_i_1__27_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__13_n_5\,
      D => \mOutPtr[1]_i_1__22_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__13_n_5\,
      D => \mOutPtr[2]_i_1__28_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__13_n_5\,
      D => \mOutPtr[3]_i_2__7_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w16_d5_S_9 is
  port (
    HwReg_K33_channel_empty_n : out STD_LOGIC;
    HwReg_K33_channel_full_n : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_channel_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel : in STD_LOGIC;
    HwReg_OutVideoFormat_channel_full_n : in STD_LOGIC;
    ap_done_reg_i_2 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w16_d5_S_9 : entity is "bd_2d50_csc_0_fifo_w16_d5_S";
end bd_2d50_csc_0_fifo_w16_d5_S_9;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w16_d5_S_9 is
  signal \^hwreg_k33_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k33_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__29_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__8_n_5\ : STD_LOGIC;
  signal \full_n1__0\ : STD_LOGIC;
  signal \full_n_i_1__26_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__28_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__23_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__29_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__14_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__8_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__26\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__23\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__29\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__8\ : label is "soft_lutpair218";
begin
  HwReg_K33_channel_empty_n <= \^hwreg_k33_channel_empty_n\;
  HwReg_K33_channel_full_n <= \^hwreg_k33_channel_full_n\;
U_bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w16_d5_S_ShiftReg
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K33_channel => ap_sync_reg_channel_write_HwReg_K33_channel,
      empty_n_reg => \^hwreg_k33_channel_full_n\,
      empty_n_reg_0 => \mOutPtr_reg[0]_0\,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_done_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K33_channel,
      I1 => \^hwreg_k33_channel_full_n\,
      I2 => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      I3 => HwReg_OutVideoFormat_channel_full_n,
      I4 => ap_done_reg_i_2,
      I5 => ap_done_reg,
      O => ap_sync_reg_channel_write_HwReg_K33_channel_reg
    );
\empty_n_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__8_n_5\,
      I3 => \^hwreg_k33_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__29_n_5\
    );
\empty_n_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__8_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__29_n_5\,
      Q => \^hwreg_k33_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__0\,
      I1 => \^hwreg_k33_channel_full_n\,
      I2 => \^hwreg_k33_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      O => \full_n_i_1__26_n_5\
    );
\full_n_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr16_out,
      O => \full_n1__0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__26_n_5\,
      Q => \^hwreg_k33_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__28_n_5\
    );
\mOutPtr[1]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__23_n_5\
    );
\mOutPtr[2]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__29_n_5\
    );
\mOutPtr[3]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5700A800A800A8"
    )
        port map (
      I0 => \^hwreg_k33_channel_full_n\,
      I1 => ap_done_reg,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => ap_sync_reg_channel_write_HwReg_K33_channel,
      I4 => \^hwreg_k33_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \mOutPtr[3]_i_1__14_n_5\
    );
\mOutPtr[3]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__8_n_5\
    );
\mOutPtr[3]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540054005400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K33_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => ap_done_reg,
      I3 => \^hwreg_k33_channel_full_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \^hwreg_k33_channel_empty_n\,
      O => mOutPtr16_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__14_n_5\,
      D => \mOutPtr[0]_i_1__28_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__14_n_5\,
      D => \mOutPtr[1]_i_1__23_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__14_n_5\,
      D => \mOutPtr[2]_i_1__29_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__14_n_5\,
      D => \mOutPtr[3]_i_2__8_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w1_d3_S is
  port (
    bPassThru_420_In_loc_channel_dout : out STD_LOGIC;
    v_vcresampler_core_1_U0_ap_start : out STD_LOGIC;
    bPassThru_420_In_loc_channel_full_n : out STD_LOGIC;
    p_14_in : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_420_In_loc_channel_reg : out STD_LOGIC;
    push : in STD_LOGIC;
    Block_entry3_proc_U0_ap_return_16 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    tmp_reg_405 : in STD_LOGIC;
    \mOutPtr0__9\ : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_420_In_loc_channel : in STD_LOGIC;
    \pop__0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_width_c24_channel : in STD_LOGIC;
    HwReg_width_c24_channel_full_n : in STD_LOGIC
  );
end bd_2d50_csc_0_fifo_w1_d3_S;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w1_d3_S is
  signal \^bpassthru_420_in_loc_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__35_n_5\ : STD_LOGIC;
  signal \full_n_i_1__21_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__36_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__29_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__35_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__14_n_5\ : STD_LOGIC;
  signal \^v_vcresampler_core_1_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__29\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__14\ : label is "soft_lutpair315";
begin
  bPassThru_420_In_loc_channel_full_n <= \^bpassthru_420_in_loc_channel_full_n\;
  v_vcresampler_core_1_U0_ap_start <= \^v_vcresampler_core_1_u0_ap_start\;
U_bd_2d50_csc_0_fifo_w1_d3_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w1_d3_S_ShiftReg
     port map (
      Block_entry3_proc_U0_ap_return_16 => Block_entry3_proc_U0_ap_return_16,
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      bPassThru_420_In_loc_channel_dout => bPassThru_420_In_loc_channel_dout,
      p_0_in => p_0_in,
      p_14_in => p_14_in,
      push => push,
      tmp_reg_405 => tmp_reg_405
    );
ap_done_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
      I1 => \^bpassthru_420_in_loc_channel_full_n\,
      I2 => ap_sync_reg_channel_write_HwReg_width_c24_channel,
      I3 => HwReg_width_c24_channel_full_n,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => ap_done_reg,
      O => ap_sync_reg_channel_write_bPassThru_420_In_loc_channel_reg
    );
\empty_n_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFF0000"
    )
        port map (
      I0 => \mOutPtr0__9\,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => mOutPtr(2),
      I4 => mOutPtr16_out,
      I5 => \^v_vcresampler_core_1_u0_ap_start\,
      O => \empty_n_i_1__35_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__35_n_5\,
      Q => \^v_vcresampler_core_1_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFFFDFF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \mOutPtr0__9\,
      I5 => \^bpassthru_420_in_loc_channel_full_n\,
      O => \full_n_i_1__21_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__21_n_5\,
      Q => \^bpassthru_420_in_loc_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__36_n_5\
    );
\mOutPtr[1]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__29_n_5\
    );
\mOutPtr[2]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr0__9\,
      O => \mOutPtr[2]_i_1__35_n_5\
    );
\mOutPtr[2]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      I3 => mOutPtr16_out,
      O => \mOutPtr[2]_i_2__14_n_5\
    );
\mOutPtr[2]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A8"
    )
        port map (
      I0 => \^bpassthru_420_in_loc_channel_full_n\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
      I4 => \pop__0\,
      O => mOutPtr16_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__35_n_5\,
      D => \mOutPtr[0]_i_1__36_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__35_n_5\,
      D => \mOutPtr[1]_i_1__29_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__35_n_5\,
      D => \mOutPtr[2]_i_2__14_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w1_d4_S is
  port (
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    v_hcresampler_core_2_U0_ap_start : out STD_LOGIC;
    bPassThru_422_or_420_In_loc_channel_full_n : out STD_LOGIC;
    select_ln767_fu_272_p3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    push : in STD_LOGIC;
    Block_entry3_proc_U0_ap_return_18 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    bPassThru_420_Out_loc_channel_full_n : in STD_LOGIC;
    \mOutPtr0__9\ : in STD_LOGIC;
    \pop__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_vcresampler_core_1_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_hcresampler_core_U0_ap_start : in STD_LOGIC
  );
end bd_2d50_csc_0_fifo_w1_d4_S;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w1_d4_S is
  signal \^bpassthru_422_or_420_in_loc_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__37_n_5\ : STD_LOGIC;
  signal \full_n_i_1__23_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__37_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__31_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__37_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__15_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal \^v_hcresampler_core_2_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__31\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__15\ : label is "soft_lutpair321";
begin
  bPassThru_422_or_420_In_loc_channel_full_n <= \^bpassthru_422_or_420_in_loc_channel_full_n\;
  v_hcresampler_core_2_U0_ap_start <= \^v_hcresampler_core_2_u0_ap_start\;
U_bd_2d50_csc_0_fifo_w1_d4_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w1_d4_S_ShiftReg
     port map (
      Block_entry3_proc_U0_ap_return_18 => Block_entry3_proc_U0_ap_return_18,
      DI(1 downto 0) => DI(1 downto 0),
      Q(2) => \mOutPtr_reg_n_5_[2]\,
      Q(1) => \mOutPtr_reg_n_5_[1]\,
      Q(0) => \mOutPtr_reg_n_5_[0]\,
      ap_clk => ap_clk,
      push => push,
      select_ln767_fu_272_p3(0) => select_ln767_fu_272_p3(0)
    );
ap_done_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      I1 => \^bpassthru_422_or_420_in_loc_channel_full_n\,
      I2 => ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
      I3 => ap_done_reg,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => bPassThru_420_Out_loc_channel_full_n,
      O => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg
    );
\empty_n_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFF0000"
    )
        port map (
      I0 => \mOutPtr0__9\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[2]\,
      I4 => mOutPtr16_out,
      I5 => \^v_hcresampler_core_2_u0_ap_start\,
      O => \empty_n_i_1__37_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__37_n_5\,
      Q => \^v_hcresampler_core_2_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDF0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      I4 => \mOutPtr0__9\,
      I5 => \^bpassthru_422_or_420_in_loc_channel_full_n\,
      O => \full_n_i_1__23_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__23_n_5\,
      Q => \^bpassthru_422_or_420_in_loc_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^v_hcresampler_core_2_u0_ap_start\,
      I1 => Q(0),
      I2 => v_vcresampler_core_1_U0_ap_start,
      I3 => int_ap_idle_reg(0),
      I4 => v_hcresampler_core_U0_ap_start,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__37_n_5\
    );
\mOutPtr[1]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => mOutPtr16_out,
      I2 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1__31_n_5\
    );
\mOutPtr[2]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr0__9\,
      O => \mOutPtr[2]_i_1__37_n_5\
    );
\mOutPtr[2]_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => mOutPtr16_out,
      O => \mOutPtr[2]_i_2__15_n_5\
    );
\mOutPtr[2]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A8"
    )
        port map (
      I0 => \^bpassthru_422_or_420_in_loc_channel_full_n\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      I4 => \pop__0\,
      O => mOutPtr16_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__37_n_5\,
      D => \mOutPtr[0]_i_1__37_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__37_n_5\,
      D => \mOutPtr[1]_i_1__31_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__37_n_5\,
      D => \mOutPtr[2]_i_2__15_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w1_d6_S is
  port (
    bPassThru_422_or_420_Out_loc_channel_dout : out STD_LOGIC;
    v_hcresampler_core_U0_ap_start : out STD_LOGIC;
    bPassThru_422_or_420_Out_loc_channel_full_n : out STD_LOGIC;
    zext_ln765_fu_280_p1 : out STD_LOGIC;
    push : in STD_LOGIC;
    Block_entry3_proc_U0_ap_return_19 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \mOutPtr0__0\ : in STD_LOGIC;
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[3]_1\ : in STD_LOGIC;
    \pop__0\ : in STD_LOGIC
  );
end bd_2d50_csc_0_fifo_w1_d6_S;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w1_d6_S is
  signal \^bpassthru_422_or_420_out_loc_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__38_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__15_n_5\ : STD_LOGIC;
  signal \full_n1__0\ : STD_LOGIC;
  signal \full_n_i_1__24_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__35_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__32_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__38_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__21_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__15_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^v_hcresampler_core_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__15\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \full_n_i_2__33\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__35\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__32\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__38\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__15\ : label is "soft_lutpair323";
begin
  bPassThru_422_or_420_Out_loc_channel_full_n <= \^bpassthru_422_or_420_out_loc_channel_full_n\;
  v_hcresampler_core_U0_ap_start <= \^v_hcresampler_core_u0_ap_start\;
U_bd_2d50_csc_0_fifo_w1_d6_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w1_d6_S_ShiftReg
     port map (
      Block_entry3_proc_U0_ap_return_19 => Block_entry3_proc_U0_ap_return_19,
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      bPassThru_422_or_420_Out_loc_channel_dout => bPassThru_422_or_420_Out_loc_channel_dout,
      push => push,
      zext_ln765_fu_280_p1 => zext_ln765_fu_280_p1
    );
\empty_n_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \mOutPtr0__0\,
      I1 => \empty_n_i_2__15_n_5\,
      I2 => mOutPtr16_out,
      I3 => \^v_hcresampler_core_u0_ap_start\,
      O => \empty_n_i_1__38_n_5\
    );
\empty_n_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(2),
      O => \empty_n_i_2__15_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__38_n_5\,
      Q => \^v_hcresampler_core_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \full_n1__0\,
      I1 => \mOutPtr0__0\,
      I2 => \^bpassthru_422_or_420_out_loc_channel_full_n\,
      O => \full_n_i_1__24_n_5\
    );
\full_n_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr16_out,
      O => \full_n1__0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__24_n_5\,
      Q => \^bpassthru_422_or_420_out_loc_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__35_n_5\
    );
\mOutPtr[1]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__32_n_5\
    );
\mOutPtr[2]_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__38_n_5\
    );
\mOutPtr[3]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr0__0\,
      O => \mOutPtr[3]_i_1__21_n_5\
    );
\mOutPtr[3]_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__15_n_5\
    );
\mOutPtr[3]_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A8"
    )
        port map (
      I0 => \^bpassthru_422_or_420_out_loc_channel_full_n\,
      I1 => \mOutPtr_reg[3]_0\,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[3]_1\,
      I4 => \pop__0\,
      O => mOutPtr16_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__21_n_5\,
      D => \mOutPtr[0]_i_1__35_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__21_n_5\,
      D => \mOutPtr[1]_i_1__32_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__21_n_5\,
      D => \mOutPtr[2]_i_1__38_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__21_n_5\,
      D => \mOutPtr[3]_i_2__15_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w1_d7_S is
  port (
    bPassThru_420_Out_loc_channel_dout : out STD_LOGIC;
    v_vcresampler_core_U0_ap_start : out STD_LOGIC;
    bPassThru_420_Out_loc_channel_full_n : out STD_LOGIC;
    yOffset_fu_189_p2 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \int_ap_start_reg_rep__1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    Block_entry3_proc_U0_ap_return_17 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    HwReg_height_c_full_n : in STD_LOGIC;
    HwReg_width_c_full_n : in STD_LOGIC;
    HwReg_width_c19_empty_n : in STD_LOGIC;
    HwReg_height_c25_empty_n : in STD_LOGIC;
    int_ap_idle_i_5 : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_K32_channel_empty_n : in STD_LOGIC;
    HwReg_K31_channel_empty_n : in STD_LOGIC;
    \SRL_SIG_reg[1][1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    HwReg_height_c30_channel_empty_n : in STD_LOGIC;
    HwReg_width_c24_channel_empty_n : in STD_LOGIC;
    int_ap_idle_i_8_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_0 : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel : in STD_LOGIC
  );
end bd_2d50_csc_0_fifo_w1_d7_S;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w1_d7_S is
  signal \^bpassthru_420_out_loc_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__36_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__14_n_5\ : STD_LOGIC;
  signal \full_n1__0\ : STD_LOGIC;
  signal \full_n_i_1__22_n_5\ : STD_LOGIC;
  signal int_ap_idle_i_9_n_5 : STD_LOGIC;
  signal \mOutPtr0__0\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__34_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__30_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__36_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__20_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__14_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^v_vcresampler_core_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__14\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \full_n_i_2__32\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__34\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__30\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__36\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__14\ : label is "soft_lutpair317";
begin
  bPassThru_420_Out_loc_channel_full_n <= \^bpassthru_420_out_loc_channel_full_n\;
  v_vcresampler_core_U0_ap_start <= \^v_vcresampler_core_u0_ap_start\;
\SRL_SIG[0][11]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^v_vcresampler_core_u0_ap_start\,
      I1 => HwReg_height_c_full_n,
      I2 => HwReg_width_c_full_n,
      I3 => HwReg_width_c19_empty_n,
      I4 => HwReg_height_c25_empty_n,
      I5 => \SRL_SIG_reg[1][1]\(0),
      O => E(0)
    );
U_bd_2d50_csc_0_fifo_w1_d7_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w1_d7_S_ShiftReg
     port map (
      Block_entry3_proc_U0_ap_return_17 => Block_entry3_proc_U0_ap_return_17,
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      bPassThru_420_Out_loc_channel_dout => bPassThru_420_Out_loc_channel_dout,
      push => push,
      yOffset_fu_189_p2 => yOffset_fu_189_p2
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^v_vcresampler_core_u0_ap_start\,
      I1 => HwReg_height_c_full_n,
      I2 => HwReg_width_c_full_n,
      I3 => HwReg_width_c19_empty_n,
      I4 => HwReg_height_c25_empty_n,
      O => empty_n_reg_0
    );
\empty_n_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \mOutPtr0__0\,
      I1 => \empty_n_i_2__14_n_5\,
      I2 => mOutPtr16_out,
      I3 => \^v_vcresampler_core_u0_ap_start\,
      O => \empty_n_i_1__36_n_5\
    );
\empty_n_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(2),
      O => \empty_n_i_2__14_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__36_n_5\,
      Q => \^v_vcresampler_core_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \full_n1__0\,
      I1 => \mOutPtr0__0\,
      I2 => \^bpassthru_420_out_loc_channel_full_n\,
      O => \full_n_i_1__22_n_5\
    );
\full_n_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr16_out,
      O => \full_n1__0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__22_n_5\,
      Q => \^bpassthru_420_out_loc_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => int_ap_idle_i_9_n_5,
      I1 => int_ap_idle_i_5,
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => Q(0),
      I4 => HwReg_K32_channel_empty_n,
      I5 => HwReg_K31_channel_empty_n,
      O => \int_ap_start_reg_rep__1\
    );
int_ap_idle_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBBBBBFFFFFFFF"
    )
        port map (
      I0 => \^v_vcresampler_core_u0_ap_start\,
      I1 => \SRL_SIG_reg[1][1]\(0),
      I2 => HwReg_InVideoFormat_channel_empty_n,
      I3 => HwReg_height_c30_channel_empty_n,
      I4 => HwReg_width_c24_channel_empty_n,
      I5 => int_ap_idle_i_8_0(0),
      O => int_ap_idle_i_9_n_5
    );
\mOutPtr[0]_i_1__34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__34_n_5\
    );
\mOutPtr[1]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__30_n_5\
    );
\mOutPtr[2]_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__36_n_5\
    );
\mOutPtr[3]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr0__0\,
      O => \mOutPtr[3]_i_1__20_n_5\
    );
\mOutPtr[3]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__14_n_5\
    );
\mOutPtr[3]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070707000"
    )
        port map (
      I0 => \^v_vcresampler_core_u0_ap_start\,
      I1 => full_n_reg_0,
      I2 => \^bpassthru_420_out_loc_channel_full_n\,
      I3 => full_n_reg_1,
      I4 => ap_done_reg,
      I5 => ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
      O => mOutPtr16_out
    );
\mOutPtr[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => \^v_vcresampler_core_u0_ap_start\,
      I1 => full_n_reg_0,
      I2 => \^bpassthru_420_out_loc_channel_full_n\,
      I3 => full_n_reg_1,
      I4 => ap_done_reg,
      I5 => ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
      O => \mOutPtr0__0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__20_n_5\,
      D => \mOutPtr[0]_i_1__34_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__20_n_5\,
      D => \mOutPtr[1]_i_1__30_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__20_n_5\,
      D => \mOutPtr[2]_i_1__36_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__20_n_5\,
      D => \mOutPtr[3]_i_2__14_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w48_d16_S is
  port (
    stream_csc_empty_n : out STD_LOGIC;
    stream_csc_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mOutPtr16_out : in STD_LOGIC;
    push : in STD_LOGIC;
    v_hcresampler_core_U0_stream_csc_read : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bd_2d50_csc_0_fifo_w48_d16_S;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w48_d16_S is
  signal \empty_n_i_1__10_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__19_n_5\ : STD_LOGIC;
  signal full_n1 : STD_LOGIC;
  signal \full_n_i_1__10_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__10_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__36_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__10_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__2_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stream_csc_empty_n\ : STD_LOGIC;
  signal \^stream_csc_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__10\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__2\ : label is "soft_lutpair326";
begin
  stream_csc_empty_n <= \^stream_csc_empty_n\;
  stream_csc_full_n <= \^stream_csc_full_n\;
U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_61
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(47 downto 0) => \in\(47 downto 0),
      \out\(47 downto 0) => \out\(47 downto 0),
      push => push
    );
\empty_n_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \empty_n_i_2__19_n_5\,
      I1 => v_hcresampler_core_U0_stream_csc_read,
      I2 => \^stream_csc_empty_n\,
      I3 => push,
      O => \empty_n_i_1__10_n_5\
    );
\empty_n_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(3),
      O => \empty_n_i_2__19_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__10_n_5\,
      Q => \^stream_csc_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55551000"
    )
        port map (
      I0 => full_n1,
      I1 => push,
      I2 => \^stream_csc_empty_n\,
      I3 => v_hcresampler_core_U0_stream_csc_read,
      I4 => \^stream_csc_full_n\,
      O => \full_n_i_1__10_n_5\
    );
\full_n_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => full_n1
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__10_n_5\,
      Q => \^stream_csc_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__10_n_5\
    );
\mOutPtr[1]_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6665999"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => push,
      I2 => v_hcresampler_core_U0_stream_csc_read,
      I3 => \^stream_csc_empty_n\,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__36_n_5\
    );
\mOutPtr[2]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7770888AEEE5111"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => push,
      I2 => v_hcresampler_core_U0_stream_csc_read,
      I3 => \^stream_csc_empty_n\,
      I4 => mOutPtr_reg(2),
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__10_n_5\
    );
\mOutPtr[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__2_n_5\
    );
\mOutPtr[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr16_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__10_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__36_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__10_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1__2_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_2__2_n_5\,
      Q => mOutPtr_reg(4),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w48_d16_S_24 is
  port (
    stream_in_empty_n : out STD_LOGIC;
    stream_in_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mOutPtr16_out : in STD_LOGIC;
    push : in STD_LOGIC;
    v_vcresampler_core_1_U0_stream_in_read : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w48_d16_S_24 : entity is "bd_2d50_csc_0_fifo_w48_d16_S";
end bd_2d50_csc_0_fifo_w48_d16_S_24;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w48_d16_S_24 is
  signal \empty_n_i_1__1_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__16_n_5\ : STD_LOGIC;
  signal full_n2 : STD_LOGIC;
  signal \full_n_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__33_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stream_in_empty_n\ : STD_LOGIC;
  signal \^stream_in_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__16\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of full_n_i_2 : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1\ : label is "soft_lutpair327";
begin
  stream_in_empty_n <= \^stream_in_empty_n\;
  stream_in_full_n <= \^stream_in_full_n\;
U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_60
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(47 downto 0) => \in\(47 downto 0),
      \out\(47 downto 0) => \out\(47 downto 0),
      push => push
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \empty_n_i_2__16_n_5\,
      I1 => v_vcresampler_core_1_U0_stream_in_read,
      I2 => \^stream_in_empty_n\,
      I3 => push,
      O => \empty_n_i_1__1_n_5\
    );
\empty_n_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(3),
      O => \empty_n_i_2__16_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_5\,
      Q => \^stream_in_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7773000"
    )
        port map (
      I0 => full_n2,
      I1 => push,
      I2 => \^stream_in_empty_n\,
      I3 => v_vcresampler_core_1_U0_stream_in_read,
      I4 => \^stream_in_full_n\,
      O => \full_n_i_1__1_n_5\
    );
full_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(4),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(0),
      O => full_n2
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_5\,
      Q => \^stream_in_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__1_n_5\
    );
\mOutPtr[1]_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6665999"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => push,
      I2 => v_vcresampler_core_1_U0_stream_in_read,
      I3 => \^stream_in_empty_n\,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__33_n_5\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7770888AEEE5111"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => push,
      I2 => v_vcresampler_core_1_U0_stream_in_read,
      I3 => \^stream_in_empty_n\,
      I4 => mOutPtr_reg(2),
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__1_n_5\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1_n_5\
    );
\mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr16_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__1_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__33_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__1_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_2_n_5\,
      Q => mOutPtr_reg(4),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w48_d16_S_25 is
  port (
    stream_in_hresampled_empty_n : out STD_LOGIC;
    stream_in_hresampled_full_n : out STD_LOGIC;
    \mOutPtr_reg[4]_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mOutPtr16_out : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w48_d16_S_25 : entity is "bd_2d50_csc_0_fifo_w48_d16_S";
end bd_2d50_csc_0_fifo_w48_d16_S_25;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w48_d16_S_25 is
  signal full_n1 : STD_LOGIC;
  signal \full_n_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__35_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__1_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stream_in_hresampled_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__18\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__7\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__7\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__1\ : label is "soft_lutpair329";
begin
  stream_in_hresampled_full_n <= \^stream_in_hresampled_full_n\;
U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_59
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(47 downto 0) => \in\(47 downto 0),
      \out\(47 downto 0) => \out\(47 downto 0),
      push => push
    );
\empty_n_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(3),
      O => \mOutPtr_reg[4]_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_reg_0,
      Q => stream_in_hresampled_empty_n,
      R => ap_rst_n_inv
    );
\full_n_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => full_n1,
      I1 => mOutPtr0,
      I2 => \^stream_in_hresampled_full_n\,
      O => \full_n_i_1__7_n_5\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => full_n1
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_5\,
      Q => \^stream_in_hresampled_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__7_n_5\
    );
\mOutPtr[1]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__35_n_5\
    );
\mOutPtr[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__7_n_5\
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__1_n_5\
    );
\mOutPtr[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr16_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__7_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__35_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__7_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1__1_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_2__1_n_5\,
      Q => mOutPtr_reg(4),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w48_d16_S_26 is
  port (
    stream_in_vresampled_empty_n : out STD_LOGIC;
    stream_in_vresampled_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mOutPtr16_out : in STD_LOGIC;
    push : in STD_LOGIC;
    v_hcresampler_core_2_U0_stream_in_vresampled_read : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w48_d16_S_26 : entity is "bd_2d50_csc_0_fifo_w48_d16_S";
end bd_2d50_csc_0_fifo_w48_d16_S_26;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w48_d16_S_26 is
  signal \empty_n_i_1__4_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__17_n_5\ : STD_LOGIC;
  signal full_n1 : STD_LOGIC;
  signal \full_n_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__34_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__0_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stream_in_vresampled_empty_n\ : STD_LOGIC;
  signal \^stream_in_vresampled_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__0\ : label is "soft_lutpair331";
begin
  stream_in_vresampled_empty_n <= \^stream_in_vresampled_empty_n\;
  stream_in_vresampled_full_n <= \^stream_in_vresampled_full_n\;
U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_58
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(47 downto 0) => \in\(47 downto 0),
      \out\(47 downto 0) => \out\(47 downto 0),
      push => push
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \empty_n_i_2__17_n_5\,
      I1 => v_hcresampler_core_2_U0_stream_in_vresampled_read,
      I2 => \^stream_in_vresampled_empty_n\,
      I3 => push,
      O => \empty_n_i_1__4_n_5\
    );
\empty_n_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(3),
      O => \empty_n_i_2__17_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_5\,
      Q => \^stream_in_vresampled_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55551000"
    )
        port map (
      I0 => full_n1,
      I1 => push,
      I2 => \^stream_in_vresampled_empty_n\,
      I3 => v_hcresampler_core_2_U0_stream_in_vresampled_read,
      I4 => \^stream_in_vresampled_full_n\,
      O => \full_n_i_1__4_n_5\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => full_n1
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_5\,
      Q => \^stream_in_vresampled_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__4_n_5\
    );
\mOutPtr[1]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6665999"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => push,
      I2 => v_hcresampler_core_2_U0_stream_in_vresampled_read,
      I3 => \^stream_in_vresampled_empty_n\,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__34_n_5\
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7770888AEEE5111"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => push,
      I2 => v_hcresampler_core_2_U0_stream_in_vresampled_read,
      I3 => \^stream_in_vresampled_empty_n\,
      I4 => mOutPtr_reg(2),
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__4_n_5\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__0_n_5\
    );
\mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr16_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__0_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__4_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__34_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__4_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1__0_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_2__0_n_5\,
      Q => mOutPtr_reg(4),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w48_d16_S_27 is
  port (
    stream_out_hresampled_empty_n : out STD_LOGIC;
    stream_out_hresampled_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mOutPtr16_out : in STD_LOGIC;
    push : in STD_LOGIC;
    v_vcresampler_core_U0_stream_out_hresampled_read : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w48_d16_S_27 : entity is "bd_2d50_csc_0_fifo_w48_d16_S";
end bd_2d50_csc_0_fifo_w48_d16_S_27;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w48_d16_S_27 is
  signal \empty_n_i_1__13_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__20_n_5\ : STD_LOGIC;
  signal full_n1 : STD_LOGIC;
  signal \full_n_i_1__13_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__13_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__37_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__13_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__3_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stream_out_hresampled_empty_n\ : STD_LOGIC;
  signal \^stream_out_hresampled_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__13\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__3\ : label is "soft_lutpair332";
begin
  stream_out_hresampled_empty_n <= \^stream_out_hresampled_empty_n\;
  stream_out_hresampled_full_n <= \^stream_out_hresampled_full_n\;
U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg_57
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(47 downto 0) => \in\(47 downto 0),
      \out\(47 downto 0) => \out\(47 downto 0),
      push => push
    );
\empty_n_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \empty_n_i_2__20_n_5\,
      I1 => v_vcresampler_core_U0_stream_out_hresampled_read,
      I2 => \^stream_out_hresampled_empty_n\,
      I3 => push,
      O => \empty_n_i_1__13_n_5\
    );
\empty_n_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(3),
      O => \empty_n_i_2__20_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__13_n_5\,
      Q => \^stream_out_hresampled_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55551000"
    )
        port map (
      I0 => full_n1,
      I1 => push,
      I2 => \^stream_out_hresampled_empty_n\,
      I3 => v_vcresampler_core_U0_stream_out_hresampled_read,
      I4 => \^stream_out_hresampled_full_n\,
      O => \full_n_i_1__13_n_5\
    );
\full_n_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => full_n1
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__13_n_5\,
      Q => \^stream_out_hresampled_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__13_n_5\
    );
\mOutPtr[1]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6665999"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => push,
      I2 => v_vcresampler_core_U0_stream_out_hresampled_read,
      I3 => \^stream_out_hresampled_empty_n\,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__37_n_5\
    );
\mOutPtr[2]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7770888AEEE5111"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => push,
      I2 => v_vcresampler_core_U0_stream_out_hresampled_read,
      I3 => \^stream_out_hresampled_empty_n\,
      I4 => mOutPtr_reg(2),
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__13_n_5\
    );
\mOutPtr[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__3_n_5\
    );
\mOutPtr[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr16_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__3_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__13_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__37_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__13_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1__3_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_2__3_n_5\,
      Q => mOutPtr_reg(4),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w48_d16_S_28 is
  port (
    stream_out_vresampled_empty_n : out STD_LOGIC;
    stream_out_vresampled_full_n : out STD_LOGIC;
    ap_clk_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[47]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[47]_0\ : in STD_LOGIC;
    mOutPtr16_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w48_d16_S_28 : entity is "bd_2d50_csc_0_fifo_w48_d16_S";
end bd_2d50_csc_0_fifo_w48_d16_S_28;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w48_d16_S_28 is
  signal \empty_n_i_1__16_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__21_n_5\ : STD_LOGIC;
  signal full_n1 : STD_LOGIC;
  signal \full_n_i_1__16_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__16_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__38_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__16_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__4_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stream_out_vresampled_empty_n\ : STD_LOGIC;
  signal \^stream_out_vresampled_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__21\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__16\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__16\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__4\ : label is "soft_lutpair333";
begin
  stream_out_vresampled_empty_n <= \^stream_out_vresampled_empty_n\;
  stream_out_vresampled_full_n <= \^stream_out_vresampled_full_n\;
U_bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w48_d16_S_ShiftReg
     port map (
      \B_V_data_1_payload_B_reg[47]\(0) => \B_V_data_1_payload_B_reg[47]\(0),
      \B_V_data_1_payload_B_reg[47]_0\ => \B_V_data_1_payload_B_reg[47]_0\,
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      ap_clk_0(15 downto 0) => ap_clk_0(15 downto 0),
      \in\(47 downto 0) => \in\(47 downto 0),
      \out\(47 downto 0) => \out\(47 downto 0),
      push => push
    );
\empty_n_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7F00"
    )
        port map (
      I0 => \empty_n_i_2__21_n_5\,
      I1 => Q(0),
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^stream_out_vresampled_empty_n\,
      I4 => push,
      O => \empty_n_i_1__16_n_5\
    );
\empty_n_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(3),
      O => \empty_n_i_2__21_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__16_n_5\,
      Q => \^stream_out_vresampled_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555510000000"
    )
        port map (
      I0 => full_n1,
      I1 => push,
      I2 => \^stream_out_vresampled_empty_n\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => Q(0),
      I5 => \^stream_out_vresampled_full_n\,
      O => \full_n_i_1__16_n_5\
    );
\full_n_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => full_n1
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__16_n_5\,
      Q => \^stream_out_vresampled_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__16_n_5\
    );
\mOutPtr[1]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A666666659999999"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => push,
      I2 => Q(0),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^stream_out_vresampled_empty_n\,
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__38_n_5\
    );
\mOutPtr[2]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__16_n_5\
    );
\mOutPtr[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__4_n_5\
    );
\mOutPtr[4]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr16_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__4_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__16_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__38_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__16_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1__4_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_2__4_n_5\,
      Q => mOutPtr_reg(4),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w8_d2_S is
  port (
    HwReg_InVideoFormat_channel_empty_n : out STD_LOGIC;
    HwReg_InVideoFormat_channel_full_n : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC;
    HwReg_InVideoFormat_channel_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    HwReg_height_c30_channel_empty_n : in STD_LOGIC;
    HwReg_width_c24_channel_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c23_full_n : in STD_LOGIC;
    HwReg_height_c29_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end bd_2d50_csc_0_fifo_w8_d2_S;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w8_d2_S is
  signal \^hwreg_invideoformat_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_invideoformat_channel_full_n\ : STD_LOGIC;
  signal \cond_reg_406[0]_i_5_n_5\ : STD_LOGIC;
  signal \empty_n_i_1__19_n_5\ : STD_LOGIC;
  signal \full_n_i_1__19_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr0__0\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__38_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__13_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__19_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__13_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cond_reg_406[0]_i_5\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__38\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__13\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__13\ : label is "soft_lutpair191";
begin
  HwReg_InVideoFormat_channel_empty_n <= \^hwreg_invideoformat_channel_empty_n\;
  HwReg_InVideoFormat_channel_full_n <= \^hwreg_invideoformat_channel_full_n\;
U_bd_2d50_csc_0_fifo_w8_d2_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w8_d2_S_ShiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      HwReg_InVideoFormat_channel_dout(0) => HwReg_InVideoFormat_channel_dout(0),
      Q(1) => mOutPtr(2),
      Q(0) => mOutPtr(0),
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_invideoformat_channel_full_n\,
      \SRL_SIG_reg[1][0]_1\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][7]_0\ => \SRL_SIG_reg[1][7]\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_InVideoFormat_channel => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      \cond_reg_406_reg[0]\ => \cond_reg_406[0]_i_5_n_5\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^hwreg_invideoformat_channel_empty_n\,
      I1 => HwReg_height_c30_channel_empty_n,
      I2 => HwReg_width_c24_channel_empty_n,
      I3 => Q(0),
      I4 => HwReg_width_c23_full_n,
      I5 => HwReg_height_c29_full_n,
      O => SR(0)
    );
\cond_reg_406[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \cond_reg_406[0]_i_5_n_5\
    );
\empty_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFF0000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => \mOutPtr0__0\,
      I4 => mOutPtr16_out,
      I5 => \^hwreg_invideoformat_channel_empty_n\,
      O => \empty_n_i_1__19_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__19_n_5\,
      Q => \^hwreg_invideoformat_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => mOutPtr16_out,
      I4 => \mOutPtr0__0\,
      I5 => \^hwreg_invideoformat_channel_full_n\,
      O => \full_n_i_1__19_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__19_n_5\,
      Q => \^hwreg_invideoformat_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__38_n_5\
    );
\mOutPtr[1]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__13_n_5\
    );
\mOutPtr[2]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => \mOutPtr0__0\,
      O => \mOutPtr[2]_i_1__19_n_5\
    );
\mOutPtr[2]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      I3 => mOutPtr16_out,
      O => \mOutPtr[2]_i_2__13_n_5\
    );
\mOutPtr[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540054005400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      I1 => \SRL_SIG_reg[1][0]\,
      I2 => ap_done_reg,
      I3 => \^hwreg_invideoformat_channel_full_n\,
      I4 => AXIvideo2MultiPixStream_U0_ap_ready,
      I5 => \^hwreg_invideoformat_channel_empty_n\,
      O => mOutPtr16_out
    );
\mOutPtr[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808888888888"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_U0_ap_ready,
      I1 => \^hwreg_invideoformat_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      I3 => \SRL_SIG_reg[1][0]\,
      I4 => ap_done_reg,
      I5 => \^hwreg_invideoformat_channel_full_n\,
      O => \mOutPtr0__0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__19_n_5\,
      D => \mOutPtr[0]_i_1__38_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__19_n_5\,
      D => \mOutPtr[1]_i_1__13_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__19_n_5\,
      D => \mOutPtr[2]_i_2__13_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w8_d5_S is
  port (
    HwReg_ClampMin_channel_empty_n : out STD_LOGIC;
    HwReg_ClampMin_channel_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    HwReg_ClipMax_channel_empty_n : in STD_LOGIC;
    v_vcresampler_core_1_U0_ap_start : in STD_LOGIC;
    v_vcresampler_core_U0_ap_start : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end bd_2d50_csc_0_fifo_w8_d5_S;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w8_d5_S is
  signal \^hwreg_clampmin_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_clampmin_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__33_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__12_n_5\ : STD_LOGIC;
  signal \full_n1__0\ : STD_LOGIC;
  signal \full_n_i_1__35_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__32_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__27_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__33_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__18_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__12_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__30\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__27\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__33\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__12\ : label is "soft_lutpair182";
begin
  HwReg_ClampMin_channel_empty_n <= \^hwreg_clampmin_channel_empty_n\;
  HwReg_ClampMin_channel_full_n <= \^hwreg_clampmin_channel_full_n\;
U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg_87
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_ClampMin_channel => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      \in\(7 downto 0) => \in\(7 downto 0),
      \out\(7 downto 0) => \out\(7 downto 0),
      push => push,
      \zext_ln134_1_cast_reg_1116_reg[7]\ => \^hwreg_clampmin_channel_full_n\,
      \zext_ln134_1_cast_reg_1116_reg[7]_0\ => \mOutPtr_reg[0]_0\
    );
\empty_n_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__12_n_5\,
      I3 => \^hwreg_clampmin_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__33_n_5\
    );
\empty_n_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__12_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__33_n_5\,
      Q => \^hwreg_clampmin_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__0\,
      I1 => \^hwreg_clampmin_channel_full_n\,
      I2 => \^hwreg_clampmin_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      O => \full_n_i_1__35_n_5\
    );
\full_n_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr16_out,
      O => \full_n1__0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__35_n_5\,
      Q => \^hwreg_clampmin_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^hwreg_clampmin_channel_empty_n\,
      I1 => HwReg_ClipMax_channel_empty_n,
      I2 => v_vcresampler_core_1_U0_ap_start,
      I3 => v_vcresampler_core_U0_ap_start,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__32_n_5\
    );
\mOutPtr[1]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__27_n_5\
    );
\mOutPtr[2]_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__33_n_5\
    );
\mOutPtr[3]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5700A800A800A8"
    )
        port map (
      I0 => \^hwreg_clampmin_channel_full_n\,
      I1 => ap_done_reg,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      I4 => \^hwreg_clampmin_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \mOutPtr[3]_i_1__18_n_5\
    );
\mOutPtr[3]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__12_n_5\
    );
\mOutPtr[3]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540054005400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => ap_done_reg,
      I3 => \^hwreg_clampmin_channel_full_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \^hwreg_clampmin_channel_empty_n\,
      O => mOutPtr16_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__18_n_5\,
      D => \mOutPtr[0]_i_1__32_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__18_n_5\,
      D => \mOutPtr[1]_i_1__27_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__18_n_5\,
      D => \mOutPtr[2]_i_1__33_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__18_n_5\,
      D => \mOutPtr[3]_i_2__12_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w8_d5_S_0 is
  port (
    HwReg_ClipMax_channel_empty_n : out STD_LOGIC;
    HwReg_ClipMax_channel_full_n : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_channel : in STD_LOGIC;
    HwReg_BOffset_channel_full_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_fifo_w8_d5_S_0 : entity is "bd_2d50_csc_0_fifo_w8_d5_S";
end bd_2d50_csc_0_fifo_w8_d5_S_0;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w8_d5_S_0 is
  signal \^hwreg_clipmax_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_clipmax_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__34_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__13_n_5\ : STD_LOGIC;
  signal \full_n1__0\ : STD_LOGIC;
  signal \full_n_i_1__36_n_5\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__33_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__28_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__34_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__19_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__13_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__31\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__28\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__34\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__13\ : label is "soft_lutpair185";
begin
  HwReg_ClipMax_channel_empty_n <= \^hwreg_clipmax_channel_empty_n\;
  HwReg_ClipMax_channel_full_n <= \^hwreg_clipmax_channel_full_n\;
U_bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w8_d5_S_ShiftReg
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_ClipMax_channel => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      \in\(7 downto 0) => \in\(7 downto 0),
      \out\(7 downto 0) => \out\(7 downto 0),
      push => push,
      \zext_ln134_cast_reg_1106_reg[7]\ => \^hwreg_clipmax_channel_full_n\,
      \zext_ln134_cast_reg_1106_reg[7]_0\ => \mOutPtr_reg[0]_0\
    );
ap_done_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      I1 => \^hwreg_clipmax_channel_full_n\,
      I2 => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      I3 => HwReg_BOffset_channel_full_n,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => ap_done_reg,
      O => ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg
    );
\empty_n_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__13_n_5\,
      I3 => \^hwreg_clipmax_channel_empty_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__34_n_5\
    );
\empty_n_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__13_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__34_n_5\,
      Q => \^hwreg_clipmax_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \full_n1__0\,
      I1 => \^hwreg_clipmax_channel_full_n\,
      I2 => \^hwreg_clipmax_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      O => \full_n_i_1__36_n_5\
    );
\full_n_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr16_out,
      O => \full_n1__0\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__36_n_5\,
      Q => \^hwreg_clipmax_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__33_n_5\
    );
\mOutPtr[1]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__28_n_5\
    );
\mOutPtr[2]_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__34_n_5\
    );
\mOutPtr[3]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5700A800A800A8"
    )
        port map (
      I0 => \^hwreg_clipmax_channel_full_n\,
      I1 => ap_done_reg,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      I4 => \^hwreg_clipmax_channel_empty_n\,
      I5 => v_csc_core_U0_ap_ready,
      O => \mOutPtr[3]_i_1__19_n_5\
    );
\mOutPtr[3]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__13_n_5\
    );
\mOutPtr[3]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540054005400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => ap_done_reg,
      I3 => \^hwreg_clipmax_channel_full_n\,
      I4 => v_csc_core_U0_ap_ready,
      I5 => \^hwreg_clipmax_channel_empty_n\,
      O => mOutPtr16_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__19_n_5\,
      D => \mOutPtr[0]_i_1__33_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__19_n_5\,
      D => \mOutPtr[1]_i_1__28_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__19_n_5\,
      D => \mOutPtr[2]_i_1__34_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__19_n_5\,
      D => \mOutPtr[3]_i_2__13_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_fifo_w8_d8_S is
  port (
    MultiPixStream2AXIvideo_U0_ap_start : out STD_LOGIC;
    HwReg_OutVideoFormat_channel_full_n : out STD_LOGIC;
    ap_clk_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mOutPtr16_out : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_done : in STD_LOGIC;
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    \mOutPtr0__0\ : in STD_LOGIC;
    if_dout : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bd_2d50_csc_0_fifo_w8_d8_S;

architecture STRUCTURE of bd_2d50_csc_0_fifo_w8_d8_S is
  signal \^hwreg_outvideoformat_channel_full_n\ : STD_LOGIC;
  signal \^multipixstream2axivideo_u0_ap_start\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \empty_n_i_1__20_n_5\ : STD_LOGIC;
  signal empty_n_i_2_n_5 : STD_LOGIC;
  signal \full_n_i_1__20_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__19_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__14_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__20_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_n_i_2 : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__14\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__20\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2\ : label is "soft_lutpair237";
begin
  HwReg_OutVideoFormat_channel_full_n <= \^hwreg_outvideoformat_channel_full_n\;
  MultiPixStream2AXIvideo_U0_ap_start <= \^multipixstream2axivideo_u0_ap_start\;
U_bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg: entity work.bd_2d50_csc_0_fifo_w8_d8_S_ShiftReg
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      ap_clk_0 => ap_clk_0,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      if_dout(47 downto 0) => if_dout(47 downto 0),
      \in\(7 downto 0) => \in\(7 downto 0),
      \mOutPtr_reg[2]\(0) => addr(2),
      \mOutPtr_reg[3]\ => \^hwreg_outvideoformat_channel_full_n\,
      \mOutPtr_reg[3]_0\ => \mOutPtr_reg[3]_0\,
      \out\(0) => \out\(0),
      sel => push
    );
\empty_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C4C4CFF4C4C4C"
    )
        port map (
      I0 => empty_n_i_2_n_5,
      I1 => \^multipixstream2axivideo_u0_ap_start\,
      I2 => MultiPixStream2AXIvideo_U0_ap_done,
      I3 => \^hwreg_outvideoformat_channel_full_n\,
      I4 => Block_entry3_proc_U0_ap_done,
      I5 => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      O => \empty_n_i_1__20_n_5\
    );
empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(2),
      O => empty_n_i_2_n_5
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__20_n_5\,
      Q => \^multipixstream2axivideo_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFF7FFF7F0000"
    )
        port map (
      I0 => mOutPtr16_out,
      I1 => addr(2),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(0),
      I4 => \mOutPtr0__0\,
      I5 => \^hwreg_outvideoformat_channel_full_n\,
      O => \full_n_i_1__20_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__20_n_5\,
      Q => \^hwreg_outvideoformat_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__19_n_5\
    );
\mOutPtr[1]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__14_n_5\
    );
\mOutPtr[2]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr16_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__20_n_5\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr16_out,
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__19_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__14_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__20_n_5\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_2_n_5\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 19 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln192_2_fu_623_p2_carry__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln192_2_fu_623_p2_carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln192_1_reg_1224_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln192_1_reg_1224_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln192_1_reg_1224_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln192_2_fu_623_p2_carry__2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    K12_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \add_ln192_2_fu_623_p2_carry__2_2\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1;

architecture STRUCTURE of bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1 is
begin
bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U: entity work.bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_56
     port map (
      CEB1 => CEB1,
      CO(0) => CO(0),
      DI(0) => DI(0),
      K12_read(15 downto 0) => K12_read(15 downto 0),
      O(0) => O(0),
      P(19 downto 0) => P(19 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      S(0) => S(0),
      \add_ln192_1_reg_1224_reg[15]\(7 downto 0) => \add_ln192_1_reg_1224_reg[15]\(7 downto 0),
      \add_ln192_1_reg_1224_reg[23]\(7 downto 0) => \add_ln192_1_reg_1224_reg[23]\(7 downto 0),
      \add_ln192_1_reg_1224_reg[7]\(7 downto 0) => \add_ln192_1_reg_1224_reg[7]\(7 downto 0),
      \add_ln192_2_fu_623_p2_carry__2\(0) => \add_ln192_2_fu_623_p2_carry__2\(0),
      \add_ln192_2_fu_623_p2_carry__2_0\(0) => \add_ln192_2_fu_623_p2_carry__2_0\(0),
      \add_ln192_2_fu_623_p2_carry__2_1\(0) => \add_ln192_2_fu_623_p2_carry__2_1\(0),
      \add_ln192_2_fu_623_p2_carry__2_2\(24 downto 0) => \add_ln192_2_fu_623_p2_carry__2_2\(24 downto 0),
      ap_clk => ap_clk,
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_37 is
  port (
    P : out STD_LOGIC_VECTOR ( 19 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln194_2_fu_653_p2_carry__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln194_2_fu_653_p2_carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln194_1_reg_1240_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln194_1_reg_1240_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln194_1_reg_1240_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln194_2_fu_653_p2_carry__2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    K22_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_37 : entity is "bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1";
end bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_37;

architecture STRUCTURE of bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_37 is
begin
bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U: entity work.bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_55
     port map (
      CEB1 => CEB1,
      CO(0) => CO(0),
      DI(0) => DI(0),
      DSP_ALU_INST(9 downto 0) => DSP_ALU_INST(9 downto 0),
      K22_read(15 downto 0) => K22_read(15 downto 0),
      O(0) => O(0),
      P(19 downto 0) => P(19 downto 0),
      Q(24 downto 0) => Q(24 downto 0),
      S(0) => S(0),
      \add_ln194_1_reg_1240_reg[15]\(7 downto 0) => \add_ln194_1_reg_1240_reg[15]\(7 downto 0),
      \add_ln194_1_reg_1240_reg[23]\(7 downto 0) => \add_ln194_1_reg_1240_reg[23]\(7 downto 0),
      \add_ln194_1_reg_1240_reg[7]\(7 downto 0) => \add_ln194_1_reg_1240_reg[7]\(7 downto 0),
      \add_ln194_2_fu_653_p2_carry__2\(0) => \add_ln194_2_fu_653_p2_carry__2\(0),
      \add_ln194_2_fu_653_p2_carry__2_0\(0) => \add_ln194_2_fu_653_p2_carry__2_0\(0),
      \add_ln194_2_fu_653_p2_carry__2_1\(0) => \add_ln194_2_fu_653_p2_carry__2_1\(0),
      ap_clk => ap_clk,
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_38 is
  port (
    P : out STD_LOGIC_VECTOR ( 19 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln196_2_fu_683_p2_carry__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln196_2_fu_683_p2_carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln196_1_reg_1256_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln196_1_reg_1256_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln196_1_reg_1256_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln196_2_fu_683_p2_carry__2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    K32_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_38 : entity is "bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1";
end bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_38;

architecture STRUCTURE of bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_38 is
begin
bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U: entity work.bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_54
     port map (
      CEB1 => CEB1,
      CO(0) => CO(0),
      DI(0) => DI(0),
      DSP_ALU_INST(9 downto 0) => DSP_ALU_INST(9 downto 0),
      K32_read(15 downto 0) => K32_read(15 downto 0),
      O(0) => O(0),
      P(19 downto 0) => P(19 downto 0),
      Q(24 downto 0) => Q(24 downto 0),
      S(0) => S(0),
      \add_ln196_1_reg_1256_reg[15]\(7 downto 0) => \add_ln196_1_reg_1256_reg[15]\(7 downto 0),
      \add_ln196_1_reg_1256_reg[23]\(7 downto 0) => \add_ln196_1_reg_1256_reg[23]\(7 downto 0),
      \add_ln196_1_reg_1256_reg[7]\(7 downto 0) => \add_ln196_1_reg_1256_reg[7]\(7 downto 0),
      \add_ln196_2_fu_683_p2_carry__2\(0) => \add_ln196_2_fu_683_p2_carry__2\(0),
      \add_ln196_2_fu_683_p2_carry__2_0\(0) => \add_ln196_2_fu_683_p2_carry__2_0\(0),
      \add_ln196_2_fu_683_p2_carry__2_1\(0) => \add_ln196_2_fu_683_p2_carry__2_1\(0),
      ap_clk => ap_clk,
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_39 is
  port (
    P : out STD_LOGIC_VECTOR ( 19 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln192_5_fu_801_p2_carry__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln192_5_fu_801_p2_carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln192_4_reg_1266_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln192_4_reg_1266_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln192_4_reg_1266_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln192_5_fu_801_p2_carry__2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \add_ln192_5_fu_801_p2_carry__2_2\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_39 : entity is "bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1";
end bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_39;

architecture STRUCTURE of bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_39 is
begin
bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U: entity work.bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_53
     port map (
      CEB1 => CEB1,
      CO(0) => CO(0),
      DI(0) => DI(0),
      O(0) => O(0),
      P(19 downto 0) => P(19 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      S(0) => S(0),
      \add_ln192_4_reg_1266_reg[15]\(7 downto 0) => \add_ln192_4_reg_1266_reg[15]\(7 downto 0),
      \add_ln192_4_reg_1266_reg[23]\(7 downto 0) => \add_ln192_4_reg_1266_reg[23]\(7 downto 0),
      \add_ln192_4_reg_1266_reg[7]\(7 downto 0) => \add_ln192_4_reg_1266_reg[7]\(7 downto 0),
      \add_ln192_5_fu_801_p2_carry__2\(0) => \add_ln192_5_fu_801_p2_carry__2\(0),
      \add_ln192_5_fu_801_p2_carry__2_0\(0) => \add_ln192_5_fu_801_p2_carry__2_0\(0),
      \add_ln192_5_fu_801_p2_carry__2_1\(0) => \add_ln192_5_fu_801_p2_carry__2_1\(0),
      \add_ln192_5_fu_801_p2_carry__2_2\(24 downto 0) => \add_ln192_5_fu_801_p2_carry__2_2\(24 downto 0),
      ap_clk => ap_clk,
      \out\(15 downto 0) => \out\(15 downto 0),
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_40 is
  port (
    P : out STD_LOGIC_VECTOR ( 19 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln194_5_fu_831_p2_carry__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln194_5_fu_831_p2_carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln194_4_reg_1276_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln194_4_reg_1276_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln194_4_reg_1276_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln194_5_fu_831_p2_carry__2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_40 : entity is "bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1";
end bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_40;

architecture STRUCTURE of bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_40 is
begin
bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U: entity work.bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_52
     port map (
      CEB1 => CEB1,
      CO(0) => CO(0),
      DI(0) => DI(0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(9 downto 0) => DSP_ALU_INST_0(9 downto 0),
      O(0) => O(0),
      P(19 downto 0) => P(19 downto 0),
      Q(24 downto 0) => Q(24 downto 0),
      S(0) => S(0),
      \add_ln194_4_reg_1276_reg[15]\(7 downto 0) => \add_ln194_4_reg_1276_reg[15]\(7 downto 0),
      \add_ln194_4_reg_1276_reg[23]\(7 downto 0) => \add_ln194_4_reg_1276_reg[23]\(7 downto 0),
      \add_ln194_4_reg_1276_reg[7]\(7 downto 0) => \add_ln194_4_reg_1276_reg[7]\(7 downto 0),
      \add_ln194_5_fu_831_p2_carry__2\(0) => \add_ln194_5_fu_831_p2_carry__2\(0),
      \add_ln194_5_fu_831_p2_carry__2_0\(0) => \add_ln194_5_fu_831_p2_carry__2_0\(0),
      \add_ln194_5_fu_831_p2_carry__2_1\(0) => \add_ln194_5_fu_831_p2_carry__2_1\(0),
      ap_clk => ap_clk,
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_41 is
  port (
    P : out STD_LOGIC_VECTOR ( 19 downto 0 );
    CEB1 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln196_5_fu_861_p2_carry__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln196_5_fu_861_p2_carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln196_4_reg_1286_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln196_4_reg_1286_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln196_4_reg_1286_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln196_5_fu_861_p2_carry__2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    stream_in_hresampled_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_41 : entity is "bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1";
end bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_41;

architecture STRUCTURE of bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_41 is
begin
bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U: entity work.bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0
     port map (
      CEP => CEB1,
      CO(0) => CO(0),
      DI(0) => DI(0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(9 downto 0) => DSP_ALU_INST_0(9 downto 0),
      O(0) => O(0),
      P(19 downto 0) => P(19 downto 0),
      Q(24 downto 0) => Q(24 downto 0),
      S(0) => S(0),
      \add_ln196_4_reg_1286_reg[15]\(7 downto 0) => \add_ln196_4_reg_1286_reg[15]\(7 downto 0),
      \add_ln196_4_reg_1286_reg[23]\(7 downto 0) => \add_ln196_4_reg_1286_reg[23]\(7 downto 0),
      \add_ln196_4_reg_1286_reg[7]\(7 downto 0) => \add_ln196_4_reg_1286_reg[7]\(7 downto 0),
      \add_ln196_5_fu_861_p2_carry__2\(0) => \add_ln196_5_fu_861_p2_carry__2\(0),
      \add_ln196_5_fu_861_p2_carry__2_0\(0) => \add_ln196_5_fu_861_p2_carry__2_0\(0),
      \add_ln196_5_fu_861_p2_carry__2_1\(0) => \add_ln196_5_fu_861_p2_carry__2_1\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      stream_csc_full_n => stream_csc_full_n,
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(7 downto 0),
      stream_in_hresampled_empty_n => stream_in_hresampled_empty_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pixbuf_y_8_fu_178_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_8_fu_178_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_fu_174_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_fu_174_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cr_1_fu_170_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cr_1_fu_170_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cr_1_fu_170_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cb_1_fu_166_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cb_1_fu_166_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cb_1_fu_166_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg_4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg_5 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_10_fu_186_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_9_fu_182_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    stream_in_hresampled_full_n : in STD_LOGIC;
    stream_in_vresampled_empty_n : in STD_LOGIC;
    \pixbuf_y_1_fu_142_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_fu_138_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_8_fu_178_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_10_fu_186_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_3_0_0_0707_i_fu_162_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_fu_174_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_9_fu_182_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0500705_i_fu_158_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cr_1_fu_170_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cb_1_fu_166_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln769_reg_927_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln777_reg_931_reg[0]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    xor_ln765_reg_596 : in STD_LOGIC
  );
end bd_2d50_csc_0_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2;

architecture STRUCTURE of bd_2d50_csc_0_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2 is
  signal \SRL_SIG_reg[15][32]_srl16_i_2__1_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][32]_srl16_i_3__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][32]_srl16_i_4__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][33]_srl16_i_2__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][33]_srl16_i_3__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][33]_srl16_i_4__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][34]_srl16_i_2__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][34]_srl16_i_3__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][34]_srl16_i_4__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][35]_srl16_i_2__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][35]_srl16_i_3__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][35]_srl16_i_4__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][36]_srl16_i_2__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][36]_srl16_i_3__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][36]_srl16_i_4__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][37]_srl16_i_2__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][37]_srl16_i_3__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][37]_srl16_i_4__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][38]_srl16_i_2__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][38]_srl16_i_3__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][38]_srl16_i_4__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][39]_srl16_i_2__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][39]_srl16_i_3__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][39]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][40]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][40]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][40]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][41]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][41]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][41]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][42]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][42]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][42]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][43]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][43]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][43]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][44]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][44]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][44]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][45]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][45]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][45]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][46]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][46]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][46]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][47]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][47]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][47]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\ : STD_LOGIC;
  signal add_ln769_fu_391_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal cmp151_i_reg_935_pp0_iter1_reg : STD_LOGIC;
  signal \cmp151_i_reg_935_reg_n_5_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_100 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_101 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_102 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_103 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_104 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_105 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_106 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_107 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_108 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_109 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_110 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_111 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_112 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_113 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_114 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_115 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_116 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_117 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_118 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_70 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_71 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_72 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_73 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_77 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_81 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_82 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_83 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_84 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_85 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_86 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_87 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_88 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_89 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_90 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_91 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_92 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_93 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_94 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_95 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_96 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_97 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_98 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_99 : STD_LOGIC;
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_ready : STD_LOGIC;
  signal icmp_ln769_fu_385_p2 : STD_LOGIC;
  signal icmp_ln769_fu_385_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln769_fu_385_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln769_fu_385_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln769_fu_385_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln769_fu_385_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln769_reg_927 : STD_LOGIC;
  signal icmp_ln769_reg_927_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln777_fu_407_p2 : STD_LOGIC;
  signal icmp_ln777_fu_407_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln777_fu_407_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln777_fu_407_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln777_fu_407_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln777_fu_407_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln777_reg_931 : STD_LOGIC;
  signal mpix_cb_1_fu_166 : STD_LOGIC;
  signal \mpix_cb_1_fu_166[7]_i_3_n_5\ : STD_LOGIC;
  signal \^mpix_cb_1_fu_166_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^mpix_cr_1_fu_170_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_0492_1_3735_i_fu_146 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_0492_1_3735_i_fu_146_0 : STD_LOGIC;
  signal p_0_0_0_0_0500705_i_fu_158 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_0_1_3739_i_fu_150 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_3_0_0_0707_i_fu_162 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \^pixbuf_y_10_fu_186_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^pixbuf_y_8_fu_178_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^pixbuf_y_9_fu_182_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^pixbuf_y_fu_174_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_5_reg_945 : STD_LOGIC;
  signal \tmp_5_reg_945[0]_i_23_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_945[0]_i_25_n_5\ : STD_LOGIC;
  signal tmp_5_reg_945_pp0_iter1_reg : STD_LOGIC;
  signal x_fu_154 : STD_LOGIC;
  signal \x_fu_154_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_154_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_154_reg_n_5_[11]\ : STD_LOGIC;
  signal \x_fu_154_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_154_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_154_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_154_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_154_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_154_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_154_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_154_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_154_reg_n_5_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln769_fu_385_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_icmp_ln769_fu_385_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln777_fu_407_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_icmp_ln777_fu_407_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][12]_srl16_i_1__1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][13]_srl16_i_1__1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][14]_srl16_i_1__1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1__1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1__1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1__1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][32]_srl16_i_2__1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][32]_srl16_i_3__0\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][32]_srl16_i_4__0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][33]_srl16_i_2__0\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][33]_srl16_i_3__0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][33]_srl16_i_4__0\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][34]_srl16_i_2__0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][34]_srl16_i_3__0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][34]_srl16_i_4__0\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][35]_srl16_i_2__0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][35]_srl16_i_3__0\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][35]_srl16_i_4__0\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][36]_srl16_i_2__0\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][36]_srl16_i_3__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][36]_srl16_i_4__0\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][37]_srl16_i_2__0\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][37]_srl16_i_3__0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][37]_srl16_i_4__0\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][38]_srl16_i_2__0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][38]_srl16_i_3__0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][38]_srl16_i_4__0\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][39]_srl16_i_2__0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][39]_srl16_i_3__0\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][40]_srl16_i_2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][40]_srl16_i_3\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][40]_srl16_i_4\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][41]_srl16_i_2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][41]_srl16_i_3\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][41]_srl16_i_4\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][42]_srl16_i_2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][42]_srl16_i_3\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][42]_srl16_i_4\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][43]_srl16_i_2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][43]_srl16_i_3\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][43]_srl16_i_4\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][44]_srl16_i_2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][44]_srl16_i_3\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][44]_srl16_i_4\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][45]_srl16_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][45]_srl16_i_3\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][45]_srl16_i_4\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][46]_srl16_i_2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][46]_srl16_i_3\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][46]_srl16_i_4\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][47]_srl16_i_2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][47]_srl16_i_3\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_i_1 : label is "soft_lutpair368";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln769_fu_385_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln777_fu_407_p2_carry : label is 14;
  attribute SOFT_HLUTNM of \mpix_cb_1_fu_166[7]_i_3\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \pixbuf_y_1_fu_142[0]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \pixbuf_y_2_fu_146[7]_i_1\ : label is "soft_lutpair368";
begin
  \mpix_cb_1_fu_166_reg[7]_1\(7 downto 0) <= \^mpix_cb_1_fu_166_reg[7]_1\(7 downto 0);
  \mpix_cr_1_fu_170_reg[7]_1\(7 downto 0) <= \^mpix_cr_1_fu_170_reg[7]_1\(7 downto 0);
  \pixbuf_y_10_fu_186_reg[7]_0\(7 downto 0) <= \^pixbuf_y_10_fu_186_reg[7]_0\(7 downto 0);
  \pixbuf_y_8_fu_178_reg[7]_1\(7 downto 0) <= \^pixbuf_y_8_fu_178_reg[7]_1\(7 downto 0);
  \pixbuf_y_9_fu_182_reg[7]_0\(7 downto 0) <= \^pixbuf_y_9_fu_182_reg[7]_0\(7 downto 0);
  \pixbuf_y_fu_174_reg[7]_1\(7 downto 0) <= \^pixbuf_y_fu_174_reg[7]_1\(7 downto 0);
\SRL_SIG_reg[15][0]_srl16_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00000000000000"
    )
        port map (
      I0 => stream_in_vresampled_empty_n,
      I1 => flow_control_loop_pipe_sequential_init_U_n_13,
      I2 => tmp_5_reg_945_pp0_iter1_reg,
      I3 => stream_in_hresampled_full_n,
      I4 => \mpix_cb_1_fu_166[7]_i_3_n_5\,
      I5 => Q(1),
      O => push
    );
\SRL_SIG_reg[15][0]_srl16_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7]\(0),
      I1 => DI(0),
      I2 => icmp_ln769_reg_927_pp0_iter1_reg,
      I3 => tmp_5_reg_945_pp0_iter1_reg,
      I4 => \pixbuf_y_fu_138_reg[7]\(0),
      O => \in\(0)
    );
\SRL_SIG_reg[15][10]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7]\(2),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \^mpix_cb_1_fu_166_reg[7]_1\(2),
      I3 => cmp151_i_reg_935_pp0_iter1_reg,
      I4 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(2),
      O => \in\(10)
    );
\SRL_SIG_reg[15][11]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7]\(3),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \^mpix_cb_1_fu_166_reg[7]_1\(3),
      I3 => cmp151_i_reg_935_pp0_iter1_reg,
      I4 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(3),
      O => \in\(11)
    );
\SRL_SIG_reg[15][12]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7]\(4),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(4),
      I3 => cmp151_i_reg_935_pp0_iter1_reg,
      I4 => \^mpix_cb_1_fu_166_reg[7]_1\(4),
      O => \in\(12)
    );
\SRL_SIG_reg[15][13]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7]\(5),
      I1 => \^mpix_cb_1_fu_166_reg[7]_1\(5),
      I2 => cmp151_i_reg_935_pp0_iter1_reg,
      I3 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(5),
      I4 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      O => \in\(13)
    );
\SRL_SIG_reg[15][14]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7]\(6),
      I1 => \^mpix_cb_1_fu_166_reg[7]_1\(6),
      I2 => cmp151_i_reg_935_pp0_iter1_reg,
      I3 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(6),
      I4 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      O => \in\(14)
    );
\SRL_SIG_reg[15][15]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(7),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(7),
      I3 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I4 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7]\(7),
      O => \in\(15)
    );
\SRL_SIG_reg[15][16]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7]\(0),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \^mpix_cr_1_fu_170_reg[7]_1\(0),
      I3 => cmp151_i_reg_935_pp0_iter1_reg,
      I4 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(0),
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7]\(1),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \^mpix_cr_1_fu_170_reg[7]_1\(1),
      I3 => cmp151_i_reg_935_pp0_iter1_reg,
      I4 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(1),
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7]\(2),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \^mpix_cr_1_fu_170_reg[7]_1\(2),
      I3 => cmp151_i_reg_935_pp0_iter1_reg,
      I4 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(2),
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7]\(3),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \^mpix_cr_1_fu_170_reg[7]_1\(3),
      I3 => cmp151_i_reg_935_pp0_iter1_reg,
      I4 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(3),
      O => \in\(19)
    );
\SRL_SIG_reg[15][1]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7]\(1),
      I1 => DI(0),
      I2 => icmp_ln769_reg_927_pp0_iter1_reg,
      I3 => tmp_5_reg_945_pp0_iter1_reg,
      I4 => \pixbuf_y_fu_138_reg[7]\(1),
      O => \in\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7]\(4),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(4),
      I3 => cmp151_i_reg_935_pp0_iter1_reg,
      I4 => \^mpix_cr_1_fu_170_reg[7]_1\(4),
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7]\(5),
      I1 => \^mpix_cr_1_fu_170_reg[7]_1\(5),
      I2 => cmp151_i_reg_935_pp0_iter1_reg,
      I3 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(5),
      I4 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7]\(6),
      I1 => \^mpix_cr_1_fu_170_reg[7]_1\(6),
      I2 => cmp151_i_reg_935_pp0_iter1_reg,
      I3 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(6),
      I4 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(7),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(7),
      I3 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I4 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7]\(7),
      O => \in\(23)
    );
\SRL_SIG_reg[15][24]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7]\(0),
      I1 => DI(0),
      I2 => icmp_ln769_reg_927_pp0_iter1_reg,
      I3 => tmp_5_reg_945_pp0_iter1_reg,
      I4 => \pixbuf_y_1_fu_142_reg[7]\(0),
      O => \in\(24)
    );
\SRL_SIG_reg[15][25]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7]\(1),
      I1 => DI(0),
      I2 => icmp_ln769_reg_927_pp0_iter1_reg,
      I3 => tmp_5_reg_945_pp0_iter1_reg,
      I4 => \pixbuf_y_1_fu_142_reg[7]\(1),
      O => \in\(25)
    );
\SRL_SIG_reg[15][26]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7]\(2),
      I1 => DI(0),
      I2 => icmp_ln769_reg_927_pp0_iter1_reg,
      I3 => tmp_5_reg_945_pp0_iter1_reg,
      I4 => \pixbuf_y_1_fu_142_reg[7]\(2),
      O => \in\(26)
    );
\SRL_SIG_reg[15][27]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7]\(3),
      I1 => DI(0),
      I2 => icmp_ln769_reg_927_pp0_iter1_reg,
      I3 => tmp_5_reg_945_pp0_iter1_reg,
      I4 => \pixbuf_y_1_fu_142_reg[7]\(3),
      O => \in\(27)
    );
\SRL_SIG_reg[15][28]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7]\(4),
      I1 => DI(0),
      I2 => icmp_ln769_reg_927_pp0_iter1_reg,
      I3 => tmp_5_reg_945_pp0_iter1_reg,
      I4 => \pixbuf_y_1_fu_142_reg[7]\(4),
      O => \in\(28)
    );
\SRL_SIG_reg[15][29]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7]\(5),
      I1 => DI(0),
      I2 => icmp_ln769_reg_927_pp0_iter1_reg,
      I3 => tmp_5_reg_945_pp0_iter1_reg,
      I4 => \pixbuf_y_1_fu_142_reg[7]\(5),
      O => \in\(29)
    );
\SRL_SIG_reg[15][2]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7]\(2),
      I1 => DI(0),
      I2 => icmp_ln769_reg_927_pp0_iter1_reg,
      I3 => tmp_5_reg_945_pp0_iter1_reg,
      I4 => \pixbuf_y_fu_138_reg[7]\(2),
      O => \in\(2)
    );
\SRL_SIG_reg[15][30]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7]\(6),
      I1 => DI(0),
      I2 => icmp_ln769_reg_927_pp0_iter1_reg,
      I3 => tmp_5_reg_945_pp0_iter1_reg,
      I4 => \pixbuf_y_1_fu_142_reg[7]\(6),
      O => \in\(30)
    );
\SRL_SIG_reg[15][31]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7]\(7),
      I1 => DI(0),
      I2 => icmp_ln769_reg_927_pp0_iter1_reg,
      I3 => tmp_5_reg_945_pp0_iter1_reg,
      I4 => \pixbuf_y_1_fu_142_reg[7]\(7),
      O => \in\(31)
    );
\SRL_SIG_reg[15][32]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7]\(0),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \SRL_SIG_reg[15][32]_srl16_i_2__1_n_5\,
      I3 => \SRL_SIG_reg[15][32]_srl16_i_3__0_n_5\,
      I4 => \SRL_SIG_reg[15][32]_srl16_i_4__0_n_5\,
      O => \in\(32)
    );
\SRL_SIG_reg[15][32]_srl16_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(0),
      I1 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(0),
      I2 => cmp151_i_reg_935_pp0_iter1_reg,
      I3 => \^mpix_cb_1_fu_166_reg[7]_1\(0),
      O => \SRL_SIG_reg[15][32]_srl16_i_2__1_n_5\
    );
\SRL_SIG_reg[15][32]_srl16_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(1),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(1),
      O => \SRL_SIG_reg[15][32]_srl16_i_3__0_n_5\
    );
\SRL_SIG_reg[15][32]_srl16_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(1),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(1),
      O => \SRL_SIG_reg[15][32]_srl16_i_4__0_n_5\
    );
\SRL_SIG_reg[15][33]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7]\(1),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \SRL_SIG_reg[15][33]_srl16_i_2__0_n_5\,
      I3 => \SRL_SIG_reg[15][33]_srl16_i_3__0_n_5\,
      I4 => \SRL_SIG_reg[15][33]_srl16_i_4__0_n_5\,
      O => \in\(33)
    );
\SRL_SIG_reg[15][33]_srl16_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF808"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(1),
      I1 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(1),
      I2 => cmp151_i_reg_935_pp0_iter1_reg,
      I3 => \^mpix_cb_1_fu_166_reg[7]_1\(1),
      I4 => \SRL_SIG_reg[15][32]_srl16_i_2__1_n_5\,
      O => \SRL_SIG_reg[15][33]_srl16_i_2__0_n_5\
    );
\SRL_SIG_reg[15][33]_srl16_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(2),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(2),
      O => \SRL_SIG_reg[15][33]_srl16_i_3__0_n_5\
    );
\SRL_SIG_reg[15][33]_srl16_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(2),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(2),
      O => \SRL_SIG_reg[15][33]_srl16_i_4__0_n_5\
    );
\SRL_SIG_reg[15][34]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7]\(2),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \SRL_SIG_reg[15][34]_srl16_i_2__0_n_5\,
      I3 => \SRL_SIG_reg[15][34]_srl16_i_3__0_n_5\,
      I4 => \SRL_SIG_reg[15][34]_srl16_i_4__0_n_5\,
      O => \in\(34)
    );
\SRL_SIG_reg[15][34]_srl16_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF808"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(2),
      I1 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(2),
      I2 => cmp151_i_reg_935_pp0_iter1_reg,
      I3 => \^mpix_cb_1_fu_166_reg[7]_1\(2),
      I4 => \SRL_SIG_reg[15][33]_srl16_i_2__0_n_5\,
      O => \SRL_SIG_reg[15][34]_srl16_i_2__0_n_5\
    );
\SRL_SIG_reg[15][34]_srl16_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(3),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(3),
      O => \SRL_SIG_reg[15][34]_srl16_i_3__0_n_5\
    );
\SRL_SIG_reg[15][34]_srl16_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(3),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(3),
      O => \SRL_SIG_reg[15][34]_srl16_i_4__0_n_5\
    );
\SRL_SIG_reg[15][35]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B88B"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7]\(3),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \SRL_SIG_reg[15][35]_srl16_i_2__0_n_5\,
      I3 => \SRL_SIG_reg[15][35]_srl16_i_3__0_n_5\,
      I4 => \SRL_SIG_reg[15][35]_srl16_i_4__0_n_5\,
      O => \in\(35)
    );
\SRL_SIG_reg[15][35]_srl16_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF808"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(3),
      I1 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(3),
      I2 => cmp151_i_reg_935_pp0_iter1_reg,
      I3 => \^mpix_cb_1_fu_166_reg[7]_1\(3),
      I4 => \SRL_SIG_reg[15][34]_srl16_i_2__0_n_5\,
      O => \SRL_SIG_reg[15][35]_srl16_i_2__0_n_5\
    );
\SRL_SIG_reg[15][35]_srl16_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(4),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(4),
      O => \SRL_SIG_reg[15][35]_srl16_i_3__0_n_5\
    );
\SRL_SIG_reg[15][35]_srl16_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(4),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(4),
      O => \SRL_SIG_reg[15][35]_srl16_i_4__0_n_5\
    );
\SRL_SIG_reg[15][36]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7]\(4),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \SRL_SIG_reg[15][36]_srl16_i_2__0_n_5\,
      I3 => \SRL_SIG_reg[15][36]_srl16_i_3__0_n_5\,
      I4 => \SRL_SIG_reg[15][36]_srl16_i_4__0_n_5\,
      O => \in\(36)
    );
\SRL_SIG_reg[15][36]_srl16_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3035353F"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(4),
      I1 => \^mpix_cb_1_fu_166_reg[7]_1\(4),
      I2 => cmp151_i_reg_935_pp0_iter1_reg,
      I3 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(4),
      I4 => \SRL_SIG_reg[15][35]_srl16_i_2__0_n_5\,
      O => \SRL_SIG_reg[15][36]_srl16_i_2__0_n_5\
    );
\SRL_SIG_reg[15][36]_srl16_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(5),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(5),
      O => \SRL_SIG_reg[15][36]_srl16_i_3__0_n_5\
    );
\SRL_SIG_reg[15][36]_srl16_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(5),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(5),
      O => \SRL_SIG_reg[15][36]_srl16_i_4__0_n_5\
    );
\SRL_SIG_reg[15][37]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7]\(5),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \SRL_SIG_reg[15][37]_srl16_i_2__0_n_5\,
      I3 => \SRL_SIG_reg[15][37]_srl16_i_3__0_n_5\,
      I4 => \SRL_SIG_reg[15][37]_srl16_i_4__0_n_5\,
      O => \in\(37)
    );
\SRL_SIG_reg[15][37]_srl16_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F220FBB"
    )
        port map (
      I0 => \SRL_SIG_reg[15][36]_srl16_i_2__0_n_5\,
      I1 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(5),
      I2 => \^mpix_cb_1_fu_166_reg[7]_1\(5),
      I3 => cmp151_i_reg_935_pp0_iter1_reg,
      I4 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(5),
      O => \SRL_SIG_reg[15][37]_srl16_i_2__0_n_5\
    );
\SRL_SIG_reg[15][37]_srl16_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(6),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(6),
      O => \SRL_SIG_reg[15][37]_srl16_i_3__0_n_5\
    );
\SRL_SIG_reg[15][37]_srl16_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(6),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(6),
      O => \SRL_SIG_reg[15][37]_srl16_i_4__0_n_5\
    );
\SRL_SIG_reg[15][38]_srl16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BB8BBBBB88B8"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7]\(6),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \SRL_SIG_reg[15][38]_srl16_i_2__0_n_5\,
      I3 => \SRL_SIG_reg[15][37]_srl16_i_2__0_n_5\,
      I4 => \SRL_SIG_reg[15][38]_srl16_i_3__0_n_5\,
      I5 => \SRL_SIG_reg[15][38]_srl16_i_4__0_n_5\,
      O => \in\(38)
    );
\SRL_SIG_reg[15][38]_srl16_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFCA"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(6),
      I1 => \^mpix_cb_1_fu_166_reg[7]_1\(6),
      I2 => cmp151_i_reg_935_pp0_iter1_reg,
      I3 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(6),
      O => \SRL_SIG_reg[15][38]_srl16_i_2__0_n_5\
    );
\SRL_SIG_reg[15][38]_srl16_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(6),
      I1 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(6),
      I2 => cmp151_i_reg_935_pp0_iter1_reg,
      I3 => \^mpix_cb_1_fu_166_reg[7]_1\(6),
      O => \SRL_SIG_reg[15][38]_srl16_i_3__0_n_5\
    );
\SRL_SIG_reg[15][38]_srl16_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(7),
      I1 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(7),
      I2 => cmp151_i_reg_935_pp0_iter1_reg,
      O => \SRL_SIG_reg[15][38]_srl16_i_4__0_n_5\
    );
\SRL_SIG_reg[15][39]_srl16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF73700000"
    )
        port map (
      I0 => \SRL_SIG_reg[15][37]_srl16_i_3__0_n_5\,
      I1 => \SRL_SIG_reg[15][37]_srl16_i_2__0_n_5\,
      I2 => \SRL_SIG_reg[15][37]_srl16_i_4__0_n_5\,
      I3 => \SRL_SIG_reg[15][39]_srl16_i_2__0_n_5\,
      I4 => \SRL_SIG_reg[15][39]_srl16_i_3__0_n_5\,
      I5 => \SRL_SIG_reg[15][39]_srl16_i_4_n_5\,
      O => \in\(39)
    );
\SRL_SIG_reg[15][39]_srl16_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(6),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      O => \SRL_SIG_reg[15][39]_srl16_i_2__0_n_5\
    );
\SRL_SIG_reg[15][39]_srl16_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0F0C"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(7),
      I1 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(7),
      I2 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I3 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(7),
      I4 => cmp151_i_reg_935_pp0_iter1_reg,
      O => \SRL_SIG_reg[15][39]_srl16_i_3__0_n_5\
    );
\SRL_SIG_reg[15][39]_srl16_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACFC0AAAAC0C0"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7]\(7),
      I1 => \^mpix_cb_1_fu_166_reg[7]_1\(7),
      I2 => cmp151_i_reg_935_pp0_iter1_reg,
      I3 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(7),
      I4 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(7),
      O => \SRL_SIG_reg[15][39]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][3]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7]\(3),
      I1 => DI(0),
      I2 => icmp_ln769_reg_927_pp0_iter1_reg,
      I3 => tmp_5_reg_945_pp0_iter1_reg,
      I4 => \pixbuf_y_fu_138_reg[7]\(3),
      O => \in\(3)
    );
\SRL_SIG_reg[15][40]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7]\(0),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \SRL_SIG_reg[15][40]_srl16_i_2_n_5\,
      I3 => \SRL_SIG_reg[15][40]_srl16_i_3_n_5\,
      I4 => \SRL_SIG_reg[15][40]_srl16_i_4_n_5\,
      O => \in\(40)
    );
\SRL_SIG_reg[15][40]_srl16_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(0),
      I1 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(0),
      I2 => cmp151_i_reg_935_pp0_iter1_reg,
      I3 => \^mpix_cr_1_fu_170_reg[7]_1\(0),
      O => \SRL_SIG_reg[15][40]_srl16_i_2_n_5\
    );
\SRL_SIG_reg[15][40]_srl16_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(1),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(1),
      O => \SRL_SIG_reg[15][40]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][40]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(1),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(1),
      O => \SRL_SIG_reg[15][40]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][41]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7]\(1),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \SRL_SIG_reg[15][41]_srl16_i_2_n_5\,
      I3 => \SRL_SIG_reg[15][41]_srl16_i_3_n_5\,
      I4 => \SRL_SIG_reg[15][41]_srl16_i_4_n_5\,
      O => \in\(41)
    );
\SRL_SIG_reg[15][41]_srl16_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF808"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(1),
      I1 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(1),
      I2 => cmp151_i_reg_935_pp0_iter1_reg,
      I3 => \^mpix_cr_1_fu_170_reg[7]_1\(1),
      I4 => \SRL_SIG_reg[15][40]_srl16_i_2_n_5\,
      O => \SRL_SIG_reg[15][41]_srl16_i_2_n_5\
    );
\SRL_SIG_reg[15][41]_srl16_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(2),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(2),
      O => \SRL_SIG_reg[15][41]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][41]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(2),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(2),
      O => \SRL_SIG_reg[15][41]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][42]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7]\(2),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \SRL_SIG_reg[15][42]_srl16_i_2_n_5\,
      I3 => \SRL_SIG_reg[15][42]_srl16_i_3_n_5\,
      I4 => \SRL_SIG_reg[15][42]_srl16_i_4_n_5\,
      O => \in\(42)
    );
\SRL_SIG_reg[15][42]_srl16_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF808"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(2),
      I1 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(2),
      I2 => cmp151_i_reg_935_pp0_iter1_reg,
      I3 => \^mpix_cr_1_fu_170_reg[7]_1\(2),
      I4 => \SRL_SIG_reg[15][41]_srl16_i_2_n_5\,
      O => \SRL_SIG_reg[15][42]_srl16_i_2_n_5\
    );
\SRL_SIG_reg[15][42]_srl16_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(3),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(3),
      O => \SRL_SIG_reg[15][42]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][42]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(3),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(3),
      O => \SRL_SIG_reg[15][42]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][43]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B88B"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7]\(3),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \SRL_SIG_reg[15][43]_srl16_i_2_n_5\,
      I3 => \SRL_SIG_reg[15][43]_srl16_i_3_n_5\,
      I4 => \SRL_SIG_reg[15][43]_srl16_i_4_n_5\,
      O => \in\(43)
    );
\SRL_SIG_reg[15][43]_srl16_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0EF808"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(3),
      I1 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(3),
      I2 => cmp151_i_reg_935_pp0_iter1_reg,
      I3 => \^mpix_cr_1_fu_170_reg[7]_1\(3),
      I4 => \SRL_SIG_reg[15][42]_srl16_i_2_n_5\,
      O => \SRL_SIG_reg[15][43]_srl16_i_2_n_5\
    );
\SRL_SIG_reg[15][43]_srl16_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(4),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(4),
      O => \SRL_SIG_reg[15][43]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][43]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(4),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(4),
      O => \SRL_SIG_reg[15][43]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][44]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7]\(4),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \SRL_SIG_reg[15][44]_srl16_i_2_n_5\,
      I3 => \SRL_SIG_reg[15][44]_srl16_i_3_n_5\,
      I4 => \SRL_SIG_reg[15][44]_srl16_i_4_n_5\,
      O => \in\(44)
    );
\SRL_SIG_reg[15][44]_srl16_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3035353F"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(4),
      I1 => \^mpix_cr_1_fu_170_reg[7]_1\(4),
      I2 => cmp151_i_reg_935_pp0_iter1_reg,
      I3 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(4),
      I4 => \SRL_SIG_reg[15][43]_srl16_i_2_n_5\,
      O => \SRL_SIG_reg[15][44]_srl16_i_2_n_5\
    );
\SRL_SIG_reg[15][44]_srl16_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(5),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(5),
      O => \SRL_SIG_reg[15][44]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][44]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(5),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(5),
      O => \SRL_SIG_reg[15][44]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][45]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7]\(5),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \SRL_SIG_reg[15][45]_srl16_i_2_n_5\,
      I3 => \SRL_SIG_reg[15][45]_srl16_i_3_n_5\,
      I4 => \SRL_SIG_reg[15][45]_srl16_i_4_n_5\,
      O => \in\(45)
    );
\SRL_SIG_reg[15][45]_srl16_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F220FBB"
    )
        port map (
      I0 => \SRL_SIG_reg[15][44]_srl16_i_2_n_5\,
      I1 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(5),
      I2 => \^mpix_cr_1_fu_170_reg[7]_1\(5),
      I3 => cmp151_i_reg_935_pp0_iter1_reg,
      I4 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(5),
      O => \SRL_SIG_reg[15][45]_srl16_i_2_n_5\
    );
\SRL_SIG_reg[15][45]_srl16_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(6),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(6),
      O => \SRL_SIG_reg[15][45]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][45]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(6),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(6),
      O => \SRL_SIG_reg[15][45]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][46]_srl16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BB8BBBBB88B8"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7]\(6),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \SRL_SIG_reg[15][46]_srl16_i_2_n_5\,
      I3 => \SRL_SIG_reg[15][45]_srl16_i_2_n_5\,
      I4 => \SRL_SIG_reg[15][46]_srl16_i_3_n_5\,
      I5 => \SRL_SIG_reg[15][46]_srl16_i_4_n_5\,
      O => \in\(46)
    );
\SRL_SIG_reg[15][46]_srl16_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFCA"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(6),
      I1 => \^mpix_cr_1_fu_170_reg[7]_1\(6),
      I2 => cmp151_i_reg_935_pp0_iter1_reg,
      I3 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(6),
      O => \SRL_SIG_reg[15][46]_srl16_i_2_n_5\
    );
\SRL_SIG_reg[15][46]_srl16_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(6),
      I1 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(6),
      I2 => cmp151_i_reg_935_pp0_iter1_reg,
      I3 => \^mpix_cr_1_fu_170_reg[7]_1\(6),
      O => \SRL_SIG_reg[15][46]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][46]_srl16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(7),
      I1 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(7),
      I2 => cmp151_i_reg_935_pp0_iter1_reg,
      O => \SRL_SIG_reg[15][46]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][47]_srl16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF73700000"
    )
        port map (
      I0 => \SRL_SIG_reg[15][45]_srl16_i_3_n_5\,
      I1 => \SRL_SIG_reg[15][45]_srl16_i_2_n_5\,
      I2 => \SRL_SIG_reg[15][45]_srl16_i_4_n_5\,
      I3 => \SRL_SIG_reg[15][47]_srl16_i_2_n_5\,
      I4 => \SRL_SIG_reg[15][47]_srl16_i_3_n_5\,
      I5 => \SRL_SIG_reg[15][47]_srl16_i_4_n_5\,
      O => \in\(47)
    );
\SRL_SIG_reg[15][47]_srl16_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(6),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      O => \SRL_SIG_reg[15][47]_srl16_i_2_n_5\
    );
\SRL_SIG_reg[15][47]_srl16_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0F0C"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(7),
      I1 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(7),
      I2 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I3 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(7),
      I4 => cmp151_i_reg_935_pp0_iter1_reg,
      O => \SRL_SIG_reg[15][47]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][47]_srl16_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACFC0AAAAC0C0"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7]\(7),
      I1 => \^mpix_cr_1_fu_170_reg[7]_1\(7),
      I2 => cmp151_i_reg_935_pp0_iter1_reg,
      I3 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(7),
      I4 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(7),
      O => \SRL_SIG_reg[15][47]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][4]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7]\(4),
      I1 => DI(0),
      I2 => icmp_ln769_reg_927_pp0_iter1_reg,
      I3 => tmp_5_reg_945_pp0_iter1_reg,
      I4 => \pixbuf_y_fu_138_reg[7]\(4),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7]\(5),
      I1 => DI(0),
      I2 => icmp_ln769_reg_927_pp0_iter1_reg,
      I3 => tmp_5_reg_945_pp0_iter1_reg,
      I4 => \pixbuf_y_fu_138_reg[7]\(5),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7]\(6),
      I1 => DI(0),
      I2 => icmp_ln769_reg_927_pp0_iter1_reg,
      I3 => tmp_5_reg_945_pp0_iter1_reg,
      I4 => \pixbuf_y_fu_138_reg[7]\(6),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7]\(7),
      I1 => DI(0),
      I2 => icmp_ln769_reg_927_pp0_iter1_reg,
      I3 => tmp_5_reg_945_pp0_iter1_reg,
      I4 => \pixbuf_y_fu_138_reg[7]\(7),
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7]\(0),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \^mpix_cb_1_fu_166_reg[7]_1\(0),
      I3 => cmp151_i_reg_935_pp0_iter1_reg,
      I4 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(0),
      O => \in\(8)
    );
\SRL_SIG_reg[15][8]_srl16_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => DI(0),
      I1 => icmp_ln769_reg_927_pp0_iter1_reg,
      I2 => tmp_5_reg_945_pp0_iter1_reg,
      O => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\
    );
\SRL_SIG_reg[15][9]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7]\(1),
      I1 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      I2 => \^mpix_cb_1_fu_166_reg[7]_1\(1),
      I3 => cmp151_i_reg_935_pp0_iter1_reg,
      I4 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(1),
      O => \in\(9)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_block_pp0_stage0_subdone,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
\cmp151_i_reg_935_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \cmp151_i_reg_935_reg_n_5_[0]\,
      Q => cmp151_i_reg_935_pp0_iter1_reg,
      R => '0'
    );
\cmp151_i_reg_935_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \cmp151_i_reg_935_reg_n_5_[0]\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_35
     port map (
      CO(0) => icmp_ln769_fu_385_p2,
      D(1 downto 0) => D(1 downto 0),
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_95,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_96,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_97,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_98,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_99,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_100,
      E(0) => x_fu_154,
      O(0) => p_0_in,
      Q(1 downto 0) => Q(1 downto 0),
      S(5) => flow_control_loop_pipe_sequential_init_U_n_101,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_102,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_103,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_104,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_105,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_106,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_11,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_13,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_loop_init_int => ap_loop_init_int,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \cmp151_i_reg_935_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      \cmp151_i_reg_935_reg[0]_0\ => \cmp151_i_reg_935_reg_n_5_[0]\,
      full_n_reg(0) => mpix_cb_1_fu_166,
      full_n_reg_0(0) => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_ready => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_ready,
      grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      icmp_ln769_reg_927 => icmp_ln769_reg_927,
      icmp_ln769_reg_927_pp0_iter1_reg => icmp_ln769_reg_927_pp0_iter1_reg,
      \icmp_ln769_reg_927_reg[0]\(11 downto 0) => \icmp_ln769_reg_927_reg[0]_0\(11 downto 0),
      icmp_ln777_reg_931 => icmp_ln777_reg_931,
      \icmp_ln777_reg_931_reg[0]\(10 downto 0) => \icmp_ln777_reg_931_reg[0]_0\(10 downto 0),
      \lshr_ln_reg_591_reg[10]\(5) => flow_control_loop_pipe_sequential_init_U_n_107,
      \lshr_ln_reg_591_reg[10]\(4) => flow_control_loop_pipe_sequential_init_U_n_108,
      \lshr_ln_reg_591_reg[10]\(3) => flow_control_loop_pipe_sequential_init_U_n_109,
      \lshr_ln_reg_591_reg[10]\(2) => flow_control_loop_pipe_sequential_init_U_n_110,
      \lshr_ln_reg_591_reg[10]\(1) => flow_control_loop_pipe_sequential_init_U_n_111,
      \lshr_ln_reg_591_reg[10]\(0) => flow_control_loop_pipe_sequential_init_U_n_112,
      \mpix_cb_1_fu_166_reg[7]\(7 downto 0) => \mpix_cb_1_fu_166_reg[7]_3\(7 downto 0),
      \mpix_cb_fu_130_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_87,
      \mpix_cb_fu_130_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_88,
      \mpix_cb_fu_130_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_89,
      \mpix_cb_fu_130_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_90,
      \mpix_cb_fu_130_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_91,
      \mpix_cb_fu_130_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_92,
      \mpix_cb_fu_130_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_93,
      \mpix_cb_fu_130_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_94,
      \mpix_cr_1_fu_170_reg[7]\(7 downto 0) => \mpix_cr_1_fu_170_reg[7]_3\(7 downto 0),
      \mpix_cr_fu_134_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_71,
      \mpix_cr_fu_134_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_72,
      \mpix_cr_fu_134_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_73,
      \mpix_cr_fu_134_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_74,
      \mpix_cr_fu_134_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_75,
      \mpix_cr_fu_134_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_76,
      \mpix_cr_fu_134_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_77,
      \mpix_cr_fu_134_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_78,
      \out\(31 downto 16) => \out\(39 downto 24),
      \out\(15 downto 0) => \out\(15 downto 0),
      \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]\(7 downto 0) => \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0\(7 downto 0),
      \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0\(7 downto 0) => \^mpix_cb_1_fu_166_reg[7]_1\(7 downto 0),
      \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_79,
      \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_80,
      \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_81,
      \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_82,
      \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_83,
      \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_84,
      \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_85,
      \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_86,
      \p_0_0_0_0_0500705_i_fu_158_reg[7]\(7 downto 0) => \p_0_0_0_0_0500705_i_fu_158_reg[7]_0\(7 downto 0),
      \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_55,
      \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_56,
      \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_57,
      \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_58,
      \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_59,
      \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_60,
      \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_61,
      \p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_62,
      \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]\(7 downto 0) => \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0\(7 downto 0),
      \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0\(7 downto 0) => \^mpix_cr_1_fu_170_reg[7]_1\(7 downto 0),
      \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_63,
      \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_64,
      \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_65,
      \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_66,
      \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_67,
      \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_68,
      \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_69,
      \p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_70,
      \p_0_3_0_0_0707_i_fu_162_reg[0]\ => \mpix_cb_1_fu_166[7]_i_3_n_5\,
      \p_0_3_0_0_0707_i_fu_162_reg[7]\(7 downto 0) => \p_0_3_0_0_0707_i_fu_162_reg[7]_0\(7 downto 0),
      \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_31,
      \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_32,
      \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_33,
      \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_34,
      \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_35,
      \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_36,
      \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_37,
      \p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_38,
      \pixbuf_y_10_fu_186_reg[7]\(7 downto 0) => \pixbuf_y_10_fu_186_reg[7]_1\(7 downto 0),
      \pixbuf_y_10_fu_186_reg[7]_0\(7 downto 0) => p_0_3_0_0_0707_i_fu_162(7 downto 0),
      \pixbuf_y_2_load_reg_617_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_39,
      \pixbuf_y_2_load_reg_617_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_40,
      \pixbuf_y_2_load_reg_617_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_41,
      \pixbuf_y_2_load_reg_617_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_42,
      \pixbuf_y_2_load_reg_617_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_43,
      \pixbuf_y_2_load_reg_617_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_44,
      \pixbuf_y_2_load_reg_617_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_45,
      \pixbuf_y_2_load_reg_617_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_46,
      \pixbuf_y_3_load_reg_622_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_15,
      \pixbuf_y_3_load_reg_622_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_16,
      \pixbuf_y_3_load_reg_622_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_17,
      \pixbuf_y_3_load_reg_622_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_18,
      \pixbuf_y_3_load_reg_622_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_19,
      \pixbuf_y_3_load_reg_622_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_20,
      \pixbuf_y_3_load_reg_622_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_21,
      \pixbuf_y_3_load_reg_622_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_22,
      \pixbuf_y_4_fu_154_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_47,
      \pixbuf_y_4_fu_154_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_48,
      \pixbuf_y_4_fu_154_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_49,
      \pixbuf_y_4_fu_154_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_50,
      \pixbuf_y_4_fu_154_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_51,
      \pixbuf_y_4_fu_154_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_52,
      \pixbuf_y_4_fu_154_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_53,
      \pixbuf_y_4_fu_154_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_54,
      \pixbuf_y_5_fu_158_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_23,
      \pixbuf_y_5_fu_158_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_24,
      \pixbuf_y_5_fu_158_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_25,
      \pixbuf_y_5_fu_158_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_26,
      \pixbuf_y_5_fu_158_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_27,
      \pixbuf_y_5_fu_158_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_28,
      \pixbuf_y_5_fu_158_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_29,
      \pixbuf_y_5_fu_158_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_30,
      \pixbuf_y_8_fu_178_reg[7]\(7 downto 0) => \pixbuf_y_8_fu_178_reg[7]_2\(7 downto 0),
      \pixbuf_y_8_fu_178_reg[7]_0\(7 downto 0) => \^pixbuf_y_10_fu_186_reg[7]_0\(7 downto 0),
      \pixbuf_y_9_fu_182_reg[7]\(7 downto 0) => \pixbuf_y_9_fu_182_reg[7]_1\(7 downto 0),
      \pixbuf_y_9_fu_182_reg[7]_0\(7 downto 0) => p_0_0_0_0_0500705_i_fu_158(7 downto 0),
      \pixbuf_y_fu_174_reg[7]\(7 downto 0) => \pixbuf_y_fu_174_reg[7]_2\(7 downto 0),
      \pixbuf_y_fu_174_reg[7]_0\(7 downto 0) => \^pixbuf_y_9_fu_182_reg[7]_0\(7 downto 0),
      stream_in_hresampled_full_n => stream_in_hresampled_full_n,
      stream_in_vresampled_empty_n => stream_in_vresampled_empty_n,
      tmp_5_reg_945_pp0_iter1_reg => tmp_5_reg_945_pp0_iter1_reg,
      \tmp_5_reg_945_reg[0]\(11) => \x_fu_154_reg_n_5_[11]\,
      \tmp_5_reg_945_reg[0]\(10) => \x_fu_154_reg_n_5_[10]\,
      \tmp_5_reg_945_reg[0]\(9) => \x_fu_154_reg_n_5_[9]\,
      \tmp_5_reg_945_reg[0]\(8) => \x_fu_154_reg_n_5_[8]\,
      \tmp_5_reg_945_reg[0]\(7) => \x_fu_154_reg_n_5_[7]\,
      \tmp_5_reg_945_reg[0]\(6) => \x_fu_154_reg_n_5_[6]\,
      \tmp_5_reg_945_reg[0]\(5) => \x_fu_154_reg_n_5_[5]\,
      \tmp_5_reg_945_reg[0]\(4) => \x_fu_154_reg_n_5_[4]\,
      \tmp_5_reg_945_reg[0]\(3) => \x_fu_154_reg_n_5_[3]\,
      \tmp_5_reg_945_reg[0]\(2) => \x_fu_154_reg_n_5_[2]\,
      \tmp_5_reg_945_reg[0]\(1) => \x_fu_154_reg_n_5_[1]\,
      \tmp_5_reg_945_reg[0]\(0) => \x_fu_154_reg_n_5_[0]\,
      \tmp_5_reg_945_reg[0]_0\(1) => \tmp_5_reg_945[0]_i_23_n_5\,
      \tmp_5_reg_945_reg[0]_0\(0) => \tmp_5_reg_945[0]_i_25_n_5\,
      \x_fu_154_reg[11]\(5) => flow_control_loop_pipe_sequential_init_U_n_113,
      \x_fu_154_reg[11]\(4) => flow_control_loop_pipe_sequential_init_U_n_114,
      \x_fu_154_reg[11]\(3) => flow_control_loop_pipe_sequential_init_U_n_115,
      \x_fu_154_reg[11]\(2) => flow_control_loop_pipe_sequential_init_U_n_116,
      \x_fu_154_reg[11]\(1) => flow_control_loop_pipe_sequential_init_U_n_117,
      \x_fu_154_reg[11]\(0) => flow_control_loop_pipe_sequential_init_U_n_118,
      \x_fu_154_reg[11]_0\(11 downto 0) => add_ln769_fu_391_p2(11 downto 0),
      xor_ln765_reg_596 => xor_ln765_reg_596
    );
icmp_ln769_fu_385_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_icmp_ln769_fu_385_p2_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => icmp_ln769_fu_385_p2,
      CO(4) => icmp_ln769_fu_385_p2_carry_n_8,
      CO(3) => icmp_ln769_fu_385_p2_carry_n_9,
      CO(2) => icmp_ln769_fu_385_p2_carry_n_10,
      CO(1) => icmp_ln769_fu_385_p2_carry_n_11,
      CO(0) => icmp_ln769_fu_385_p2_carry_n_12,
      DI(7 downto 6) => B"00",
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_95,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_96,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_97,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_98,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_99,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_100,
      O(7 downto 0) => NLW_icmp_ln769_fu_385_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => flow_control_loop_pipe_sequential_init_U_n_101,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_102,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_103,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_104,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_105,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_106
    );
\icmp_ln769_reg_927_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln769_reg_927,
      Q => icmp_ln769_reg_927_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln769_reg_927_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln769_fu_385_p2,
      Q => icmp_ln769_reg_927,
      R => '0'
    );
icmp_ln777_fu_407_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_icmp_ln777_fu_407_p2_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => icmp_ln777_fu_407_p2,
      CO(4) => icmp_ln777_fu_407_p2_carry_n_8,
      CO(3) => icmp_ln777_fu_407_p2_carry_n_9,
      CO(2) => icmp_ln777_fu_407_p2_carry_n_10,
      CO(1) => icmp_ln777_fu_407_p2_carry_n_11,
      CO(0) => icmp_ln777_fu_407_p2_carry_n_12,
      DI(7 downto 6) => B"00",
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_107,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_108,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_109,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_110,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_111,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_112,
      O(7 downto 0) => NLW_icmp_ln777_fu_407_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => flow_control_loop_pipe_sequential_init_U_n_113,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_114,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_115,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_116,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_117,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_118
    );
\icmp_ln777_reg_931_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln777_fu_407_p2,
      Q => icmp_ln777_reg_931,
      R => '0'
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7]\(0),
      O => ap_enable_reg_pp0_iter1_reg_5(0)
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7]\(1),
      O => ap_enable_reg_pp0_iter1_reg_5(1)
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7]\(2),
      O => ap_enable_reg_pp0_iter1_reg_5(2)
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(3),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7]\(3),
      O => ap_enable_reg_pp0_iter1_reg_5(3)
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(4),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7]\(4),
      O => ap_enable_reg_pp0_iter1_reg_5(4)
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(5),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7]\(5),
      O => ap_enable_reg_pp0_iter1_reg_5(5)
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(6),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7]\(6),
      O => ap_enable_reg_pp0_iter1_reg_5(6)
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880888800000000"
    )
        port map (
      I0 => stream_in_vresampled_empty_n,
      I1 => flow_control_loop_pipe_sequential_init_U_n_13,
      I2 => tmp_5_reg_945_pp0_iter1_reg,
      I3 => stream_in_hresampled_full_n,
      I4 => \mpix_cb_1_fu_166[7]_i_3_n_5\,
      I5 => Q(1),
      O => empty_n_reg_0(0)
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(7),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7]\(7),
      O => ap_enable_reg_pp0_iter1_reg_5(7)
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(8),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7]\(0),
      O => ap_enable_reg_pp0_iter1_reg_4(0)
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(9),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7]\(1),
      O => ap_enable_reg_pp0_iter1_reg_4(1)
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(10),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7]\(2),
      O => ap_enable_reg_pp0_iter1_reg_4(2)
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(11),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7]\(3),
      O => ap_enable_reg_pp0_iter1_reg_4(3)
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(12),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7]\(4),
      O => ap_enable_reg_pp0_iter1_reg_4(4)
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(13),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7]\(5),
      O => ap_enable_reg_pp0_iter1_reg_4(5)
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(14),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7]\(6),
      O => ap_enable_reg_pp0_iter1_reg_4(6)
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(15),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7]\(7),
      O => ap_enable_reg_pp0_iter1_reg_4(7)
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(16),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7]\(0),
      O => ap_enable_reg_pp0_iter1_reg_3(0)
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(17),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7]\(1),
      O => ap_enable_reg_pp0_iter1_reg_3(1)
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(18),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7]\(2),
      O => ap_enable_reg_pp0_iter1_reg_3(2)
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(19),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7]\(3),
      O => ap_enable_reg_pp0_iter1_reg_3(3)
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(20),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7]\(4),
      O => ap_enable_reg_pp0_iter1_reg_3(4)
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(21),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7]\(5),
      O => ap_enable_reg_pp0_iter1_reg_3(5)
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(22),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7]\(6),
      O => ap_enable_reg_pp0_iter1_reg_3(6)
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(23),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7]\(7),
      O => ap_enable_reg_pp0_iter1_reg_3(7)
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(24),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7]\(0),
      O => ap_enable_reg_pp0_iter1_reg_2(0)
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(25),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7]\(1),
      O => ap_enable_reg_pp0_iter1_reg_2(1)
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(26),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7]\(2),
      O => ap_enable_reg_pp0_iter1_reg_2(2)
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(27),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7]\(3),
      O => ap_enable_reg_pp0_iter1_reg_2(3)
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(28),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7]\(4),
      O => ap_enable_reg_pp0_iter1_reg_2(4)
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(29),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7]\(5),
      O => ap_enable_reg_pp0_iter1_reg_2(5)
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(30),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7]\(6),
      O => ap_enable_reg_pp0_iter1_reg_2(6)
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(31),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7]\(7),
      O => ap_enable_reg_pp0_iter1_reg_2(7)
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(32),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7]\(0),
      O => ap_enable_reg_pp0_iter1_reg_1(0)
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(33),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7]\(1),
      O => ap_enable_reg_pp0_iter1_reg_1(1)
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(34),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7]\(2),
      O => ap_enable_reg_pp0_iter1_reg_1(2)
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(35),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7]\(3),
      O => ap_enable_reg_pp0_iter1_reg_1(3)
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(36),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7]\(4),
      O => ap_enable_reg_pp0_iter1_reg_1(4)
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(37),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7]\(5),
      O => ap_enable_reg_pp0_iter1_reg_1(5)
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(38),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7]\(6),
      O => ap_enable_reg_pp0_iter1_reg_1(6)
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(39),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7]\(7),
      O => ap_enable_reg_pp0_iter1_reg_1(7)
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(40),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7]\(0),
      O => ap_enable_reg_pp0_iter1_reg_0(0)
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(41),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7]\(1),
      O => ap_enable_reg_pp0_iter1_reg_0(1)
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(42),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7]\(2),
      O => ap_enable_reg_pp0_iter1_reg_0(2)
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(43),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7]\(3),
      O => ap_enable_reg_pp0_iter1_reg_0(3)
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(44),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7]\(4),
      O => ap_enable_reg_pp0_iter1_reg_0(4)
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(45),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7]\(5),
      O => ap_enable_reg_pp0_iter1_reg_0(5)
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(46),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7]\(6),
      O => ap_enable_reg_pp0_iter1_reg_0(6)
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \out\(47),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln769_reg_927,
      I3 => icmp_ln777_reg_931,
      I4 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7]\(7),
      O => ap_enable_reg_pp0_iter1_reg_0(7)
    );
\mpix_cb_1_fu_166[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln769_reg_927_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter2,
      O => \mpix_cb_1_fu_166[7]_i_3_n_5\
    );
\mpix_cb_1_fu_166_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_94,
      Q => \^mpix_cb_1_fu_166_reg[7]_1\(0),
      R => '0'
    );
\mpix_cb_1_fu_166_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_93,
      Q => \^mpix_cb_1_fu_166_reg[7]_1\(1),
      R => '0'
    );
\mpix_cb_1_fu_166_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_92,
      Q => \^mpix_cb_1_fu_166_reg[7]_1\(2),
      R => '0'
    );
\mpix_cb_1_fu_166_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_91,
      Q => \^mpix_cb_1_fu_166_reg[7]_1\(3),
      R => '0'
    );
\mpix_cb_1_fu_166_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_90,
      Q => \^mpix_cb_1_fu_166_reg[7]_1\(4),
      R => '0'
    );
\mpix_cb_1_fu_166_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_89,
      Q => \^mpix_cb_1_fu_166_reg[7]_1\(5),
      R => '0'
    );
\mpix_cb_1_fu_166_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_88,
      Q => \^mpix_cb_1_fu_166_reg[7]_1\(6),
      R => '0'
    );
\mpix_cb_1_fu_166_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_87,
      Q => \^mpix_cb_1_fu_166_reg[7]_1\(7),
      R => '0'
    );
\mpix_cr_1_fu_170_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_78,
      Q => \^mpix_cr_1_fu_170_reg[7]_1\(0),
      R => '0'
    );
\mpix_cr_1_fu_170_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_77,
      Q => \^mpix_cr_1_fu_170_reg[7]_1\(1),
      R => '0'
    );
\mpix_cr_1_fu_170_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_76,
      Q => \^mpix_cr_1_fu_170_reg[7]_1\(2),
      R => '0'
    );
\mpix_cr_1_fu_170_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_75,
      Q => \^mpix_cr_1_fu_170_reg[7]_1\(3),
      R => '0'
    );
\mpix_cr_1_fu_170_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_74,
      Q => \^mpix_cr_1_fu_170_reg[7]_1\(4),
      R => '0'
    );
\mpix_cr_1_fu_170_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_73,
      Q => \^mpix_cr_1_fu_170_reg[7]_1\(5),
      R => '0'
    );
\mpix_cr_1_fu_170_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_72,
      Q => \^mpix_cr_1_fu_170_reg[7]_1\(6),
      R => '0'
    );
\mpix_cr_1_fu_170_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_71,
      Q => \^mpix_cr_1_fu_170_reg[7]_1\(7),
      R => '0'
    );
\p_0_0_0_0_0492_1_3735_i_fu_146_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_86,
      Q => p_0_0_0_0_0492_1_3735_i_fu_146(0),
      R => '0'
    );
\p_0_0_0_0_0492_1_3735_i_fu_146_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_85,
      Q => p_0_0_0_0_0492_1_3735_i_fu_146(1),
      R => '0'
    );
\p_0_0_0_0_0492_1_3735_i_fu_146_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_84,
      Q => p_0_0_0_0_0492_1_3735_i_fu_146(2),
      R => '0'
    );
\p_0_0_0_0_0492_1_3735_i_fu_146_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_83,
      Q => p_0_0_0_0_0492_1_3735_i_fu_146(3),
      R => '0'
    );
\p_0_0_0_0_0492_1_3735_i_fu_146_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_82,
      Q => p_0_0_0_0_0492_1_3735_i_fu_146(4),
      R => '0'
    );
\p_0_0_0_0_0492_1_3735_i_fu_146_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_81,
      Q => p_0_0_0_0_0492_1_3735_i_fu_146(5),
      R => '0'
    );
\p_0_0_0_0_0492_1_3735_i_fu_146_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_80,
      Q => p_0_0_0_0_0492_1_3735_i_fu_146(6),
      R => '0'
    );
\p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_79,
      Q => p_0_0_0_0_0492_1_3735_i_fu_146(7),
      R => '0'
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_106[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(0),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(0),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(0),
      O => \mpix_cb_1_fu_166_reg[7]_0\(0)
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_106[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(1),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(1),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(1),
      O => \mpix_cb_1_fu_166_reg[7]_0\(1)
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_106[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(2),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(2),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(2),
      O => \mpix_cb_1_fu_166_reg[7]_0\(2)
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_106[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(3),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(3),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(3),
      O => \mpix_cb_1_fu_166_reg[7]_0\(3)
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_106[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(4),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(4),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(4),
      O => \mpix_cb_1_fu_166_reg[7]_0\(4)
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_106[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(5),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(5),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(5),
      O => \mpix_cb_1_fu_166_reg[7]_0\(5)
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_106[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(6),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(6),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(6),
      O => \mpix_cb_1_fu_166_reg[7]_0\(6)
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_106[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(7),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(7),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(7),
      O => \mpix_cb_1_fu_166_reg[7]_0\(7)
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_114[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(0),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_146(0),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(0),
      O => \mpix_cb_1_fu_166_reg[7]_2\(0)
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_114[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(1),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_146(1),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(1),
      O => \mpix_cb_1_fu_166_reg[7]_2\(1)
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_114[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(2),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_146(2),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(2),
      O => \mpix_cb_1_fu_166_reg[7]_2\(2)
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_114[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(3),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_146(3),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(3),
      O => \mpix_cb_1_fu_166_reg[7]_2\(3)
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_114[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(4),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_146(4),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(4),
      O => \mpix_cb_1_fu_166_reg[7]_2\(4)
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_114[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(5),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_146(5),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(5),
      O => \mpix_cb_1_fu_166_reg[7]_2\(5)
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_114[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(6),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_146(6),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(6),
      O => \mpix_cb_1_fu_166_reg[7]_2\(6)
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_114[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB0000000000000"
    )
        port map (
      I0 => stream_in_vresampled_empty_n,
      I1 => flow_control_loop_pipe_sequential_init_U_n_13,
      I2 => tmp_5_reg_945_pp0_iter1_reg,
      I3 => stream_in_hresampled_full_n,
      I4 => \mpix_cb_1_fu_166[7]_i_3_n_5\,
      I5 => Q(1),
      O => empty_n_reg(0)
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_114[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cb_1_fu_166_reg[7]_1\(7),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_146(7),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(7),
      O => \mpix_cb_1_fu_166_reg[7]_2\(7)
    );
\p_0_0_0_0_0500705_i_fu_158_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_62,
      Q => p_0_0_0_0_0500705_i_fu_158(0),
      R => '0'
    );
\p_0_0_0_0_0500705_i_fu_158_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_61,
      Q => p_0_0_0_0_0500705_i_fu_158(1),
      R => '0'
    );
\p_0_0_0_0_0500705_i_fu_158_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => p_0_0_0_0_0500705_i_fu_158(2),
      R => '0'
    );
\p_0_0_0_0_0500705_i_fu_158_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => p_0_0_0_0_0500705_i_fu_158(3),
      R => '0'
    );
\p_0_0_0_0_0500705_i_fu_158_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => p_0_0_0_0_0500705_i_fu_158(4),
      R => '0'
    );
\p_0_0_0_0_0500705_i_fu_158_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => p_0_0_0_0_0500705_i_fu_158(5),
      R => '0'
    );
\p_0_0_0_0_0500705_i_fu_158_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => p_0_0_0_0_0500705_i_fu_158(6),
      R => '0'
    );
\p_0_0_0_0_0500705_i_fu_158_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_55,
      Q => p_0_0_0_0_0500705_i_fu_158(7),
      R => '0'
    );
\p_0_0_0_0_0_1_3739_i_fu_150_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_70,
      Q => p_0_0_0_0_0_1_3739_i_fu_150(0),
      R => '0'
    );
\p_0_0_0_0_0_1_3739_i_fu_150_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_69,
      Q => p_0_0_0_0_0_1_3739_i_fu_150(1),
      R => '0'
    );
\p_0_0_0_0_0_1_3739_i_fu_150_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_68,
      Q => p_0_0_0_0_0_1_3739_i_fu_150(2),
      R => '0'
    );
\p_0_0_0_0_0_1_3739_i_fu_150_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_67,
      Q => p_0_0_0_0_0_1_3739_i_fu_150(3),
      R => '0'
    );
\p_0_0_0_0_0_1_3739_i_fu_150_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_66,
      Q => p_0_0_0_0_0_1_3739_i_fu_150(4),
      R => '0'
    );
\p_0_0_0_0_0_1_3739_i_fu_150_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_65,
      Q => p_0_0_0_0_0_1_3739_i_fu_150(5),
      R => '0'
    );
\p_0_0_0_0_0_1_3739_i_fu_150_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => p_0_0_0_0_0_1_3739_i_fu_150(6),
      R => '0'
    );
\p_0_0_0_0_0_1_3739_i_fu_150_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_63,
      Q => p_0_0_0_0_0_1_3739_i_fu_150(7),
      R => '0'
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_110[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(0),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(0),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(0),
      O => \mpix_cr_1_fu_170_reg[7]_0\(0)
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_110[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(1),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(1),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(1),
      O => \mpix_cr_1_fu_170_reg[7]_0\(1)
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_110[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(2),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(2),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(2),
      O => \mpix_cr_1_fu_170_reg[7]_0\(2)
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_110[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(3),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(3),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(3),
      O => \mpix_cr_1_fu_170_reg[7]_0\(3)
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_110[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(4),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(4),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(4),
      O => \mpix_cr_1_fu_170_reg[7]_0\(4)
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_110[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(5),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(5),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(5),
      O => \mpix_cr_1_fu_170_reg[7]_0\(5)
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_110[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(6),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(6),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(6),
      O => \mpix_cr_1_fu_170_reg[7]_0\(6)
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_110[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(7),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(7),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(7),
      O => \mpix_cr_1_fu_170_reg[7]_0\(7)
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_118[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(0),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_150(0),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(0),
      O => \mpix_cr_1_fu_170_reg[7]_2\(0)
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_118[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(1),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_150(1),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(1),
      O => \mpix_cr_1_fu_170_reg[7]_2\(1)
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_118[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(2),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_150(2),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(2),
      O => \mpix_cr_1_fu_170_reg[7]_2\(2)
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_118[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(3),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_150(3),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(3),
      O => \mpix_cr_1_fu_170_reg[7]_2\(3)
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_118[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(4),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_150(4),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(4),
      O => \mpix_cr_1_fu_170_reg[7]_2\(4)
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_118[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(5),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_150(5),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(5),
      O => \mpix_cr_1_fu_170_reg[7]_2\(5)
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_118[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(6),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_150(6),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(6),
      O => \mpix_cr_1_fu_170_reg[7]_2\(6)
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_118[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \^mpix_cr_1_fu_170_reg[7]_1\(7),
      I1 => cmp151_i_reg_935_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_150(7),
      I3 => icmp_ln769_reg_927_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(7),
      O => \mpix_cr_1_fu_170_reg[7]_2\(7)
    );
\p_0_3_0_0_0707_i_fu_162_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => p_0_3_0_0_0707_i_fu_162(0),
      R => '0'
    );
\p_0_3_0_0_0707_i_fu_162_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => p_0_3_0_0_0707_i_fu_162(1),
      R => '0'
    );
\p_0_3_0_0_0707_i_fu_162_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => p_0_3_0_0_0707_i_fu_162(2),
      R => '0'
    );
\p_0_3_0_0_0707_i_fu_162_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => p_0_3_0_0_0707_i_fu_162(3),
      R => '0'
    );
\p_0_3_0_0_0707_i_fu_162_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => p_0_3_0_0_0707_i_fu_162(4),
      R => '0'
    );
\p_0_3_0_0_0707_i_fu_162_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => p_0_3_0_0_0707_i_fu_162(5),
      R => '0'
    );
\p_0_3_0_0_0707_i_fu_162_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => p_0_3_0_0_0707_i_fu_162(6),
      R => '0'
    );
\p_0_3_0_0_0707_i_fu_162_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_1_fu_166,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => p_0_3_0_0_0707_i_fu_162(7),
      R => '0'
    );
\pixbuf_y_10_fu_186_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => \^pixbuf_y_10_fu_186_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_10_fu_186_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => \^pixbuf_y_10_fu_186_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_10_fu_186_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => \^pixbuf_y_10_fu_186_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_10_fu_186_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => \^pixbuf_y_10_fu_186_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_10_fu_186_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => \^pixbuf_y_10_fu_186_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_10_fu_186_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => \^pixbuf_y_10_fu_186_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_10_fu_186_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \^pixbuf_y_10_fu_186_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_10_fu_186_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \^pixbuf_y_10_fu_186_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_1_fu_142[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_8_fu_178_reg[7]_1\(0),
      I1 => icmp_ln769_reg_927_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_1_fu_142_reg[7]\(0),
      O => \pixbuf_y_8_fu_178_reg[7]_0\(0)
    );
\pixbuf_y_1_fu_142[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_8_fu_178_reg[7]_1\(1),
      I1 => icmp_ln769_reg_927_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_1_fu_142_reg[7]\(1),
      O => \pixbuf_y_8_fu_178_reg[7]_0\(1)
    );
\pixbuf_y_1_fu_142[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_8_fu_178_reg[7]_1\(2),
      I1 => icmp_ln769_reg_927_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_1_fu_142_reg[7]\(2),
      O => \pixbuf_y_8_fu_178_reg[7]_0\(2)
    );
\pixbuf_y_1_fu_142[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_8_fu_178_reg[7]_1\(3),
      I1 => icmp_ln769_reg_927_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_1_fu_142_reg[7]\(3),
      O => \pixbuf_y_8_fu_178_reg[7]_0\(3)
    );
\pixbuf_y_1_fu_142[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_8_fu_178_reg[7]_1\(4),
      I1 => icmp_ln769_reg_927_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_1_fu_142_reg[7]\(4),
      O => \pixbuf_y_8_fu_178_reg[7]_0\(4)
    );
\pixbuf_y_1_fu_142[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_8_fu_178_reg[7]_1\(5),
      I1 => icmp_ln769_reg_927_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_1_fu_142_reg[7]\(5),
      O => \pixbuf_y_8_fu_178_reg[7]_0\(5)
    );
\pixbuf_y_1_fu_142[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_8_fu_178_reg[7]_1\(6),
      I1 => icmp_ln769_reg_927_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_1_fu_142_reg[7]\(6),
      O => \pixbuf_y_8_fu_178_reg[7]_0\(6)
    );
\pixbuf_y_1_fu_142[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_8_fu_178_reg[7]_1\(7),
      I1 => icmp_ln769_reg_927_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_1_fu_142_reg[7]\(7),
      O => \pixbuf_y_8_fu_178_reg[7]_0\(7)
    );
\pixbuf_y_2_fu_146[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => icmp_ln769_reg_927_pp0_iter1_reg,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => Q(1),
      O => E(0)
    );
\pixbuf_y_8_fu_178_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \^pixbuf_y_8_fu_178_reg[7]_1\(0),
      R => '0'
    );
\pixbuf_y_8_fu_178_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \^pixbuf_y_8_fu_178_reg[7]_1\(1),
      R => '0'
    );
\pixbuf_y_8_fu_178_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => \^pixbuf_y_8_fu_178_reg[7]_1\(2),
      R => '0'
    );
\pixbuf_y_8_fu_178_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => \^pixbuf_y_8_fu_178_reg[7]_1\(3),
      R => '0'
    );
\pixbuf_y_8_fu_178_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => \^pixbuf_y_8_fu_178_reg[7]_1\(4),
      R => '0'
    );
\pixbuf_y_8_fu_178_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => \^pixbuf_y_8_fu_178_reg[7]_1\(5),
      R => '0'
    );
\pixbuf_y_8_fu_178_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => \^pixbuf_y_8_fu_178_reg[7]_1\(6),
      R => '0'
    );
\pixbuf_y_8_fu_178_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => \^pixbuf_y_8_fu_178_reg[7]_1\(7),
      R => '0'
    );
\pixbuf_y_9_fu_182_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => \^pixbuf_y_9_fu_182_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_9_fu_182_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => \^pixbuf_y_9_fu_182_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_9_fu_182_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => \^pixbuf_y_9_fu_182_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_9_fu_182_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => \^pixbuf_y_9_fu_182_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_9_fu_182_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => \^pixbuf_y_9_fu_182_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_9_fu_182_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => \^pixbuf_y_9_fu_182_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_9_fu_182_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => \^pixbuf_y_9_fu_182_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_9_fu_182_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => \^pixbuf_y_9_fu_182_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_fu_138[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_fu_174_reg[7]_1\(0),
      I1 => icmp_ln769_reg_927_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_fu_138_reg[7]\(0),
      O => \pixbuf_y_fu_174_reg[7]_0\(0)
    );
\pixbuf_y_fu_138[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_fu_174_reg[7]_1\(1),
      I1 => icmp_ln769_reg_927_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_fu_138_reg[7]\(1),
      O => \pixbuf_y_fu_174_reg[7]_0\(1)
    );
\pixbuf_y_fu_138[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_fu_174_reg[7]_1\(2),
      I1 => icmp_ln769_reg_927_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_fu_138_reg[7]\(2),
      O => \pixbuf_y_fu_174_reg[7]_0\(2)
    );
\pixbuf_y_fu_138[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_fu_174_reg[7]_1\(3),
      I1 => icmp_ln769_reg_927_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_fu_138_reg[7]\(3),
      O => \pixbuf_y_fu_174_reg[7]_0\(3)
    );
\pixbuf_y_fu_138[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_fu_174_reg[7]_1\(4),
      I1 => icmp_ln769_reg_927_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_fu_138_reg[7]\(4),
      O => \pixbuf_y_fu_174_reg[7]_0\(4)
    );
\pixbuf_y_fu_138[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_fu_174_reg[7]_1\(5),
      I1 => icmp_ln769_reg_927_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_fu_138_reg[7]\(5),
      O => \pixbuf_y_fu_174_reg[7]_0\(5)
    );
\pixbuf_y_fu_138[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_fu_174_reg[7]_1\(6),
      I1 => icmp_ln769_reg_927_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_fu_138_reg[7]\(6),
      O => \pixbuf_y_fu_174_reg[7]_0\(6)
    );
\pixbuf_y_fu_138[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_fu_174_reg[7]_1\(7),
      I1 => icmp_ln769_reg_927_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_fu_138_reg[7]\(7),
      O => \pixbuf_y_fu_174_reg[7]_0\(7)
    );
\pixbuf_y_fu_174_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => \^pixbuf_y_fu_174_reg[7]_1\(0),
      R => '0'
    );
\pixbuf_y_fu_174_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => \^pixbuf_y_fu_174_reg[7]_1\(1),
      R => '0'
    );
\pixbuf_y_fu_174_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \^pixbuf_y_fu_174_reg[7]_1\(2),
      R => '0'
    );
\pixbuf_y_fu_174_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => \^pixbuf_y_fu_174_reg[7]_1\(3),
      R => '0'
    );
\pixbuf_y_fu_174_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \^pixbuf_y_fu_174_reg[7]_1\(4),
      R => '0'
    );
\pixbuf_y_fu_174_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \^pixbuf_y_fu_174_reg[7]_1\(5),
      R => '0'
    );
\pixbuf_y_fu_174_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => \^pixbuf_y_fu_174_reg[7]_1\(6),
      R => '0'
    );
\pixbuf_y_fu_174_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => \^pixbuf_y_fu_174_reg[7]_1\(7),
      R => '0'
    );
\tmp_5_reg_945[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95AA"
    )
        port map (
      I0 => xor_ln765_reg_596,
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_154_reg_n_5_[2]\,
      O => \tmp_5_reg_945[0]_i_23_n_5\
    );
\tmp_5_reg_945[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_154_reg_n_5_[0]\,
      I3 => xor_ln765_reg_596,
      O => \tmp_5_reg_945[0]_i_25_n_5\
    );
\tmp_5_reg_945_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_5_reg_945,
      Q => tmp_5_reg_945_pp0_iter1_reg,
      R => '0'
    );
\tmp_5_reg_945_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_in,
      Q => tmp_5_reg_945,
      R => '0'
    );
\x_fu_154_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_154,
      D => add_ln769_fu_391_p2(0),
      Q => \x_fu_154_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\x_fu_154_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_154,
      D => add_ln769_fu_391_p2(10),
      Q => \x_fu_154_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\x_fu_154_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_154,
      D => add_ln769_fu_391_p2(11),
      Q => \x_fu_154_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\x_fu_154_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_154,
      D => add_ln769_fu_391_p2(1),
      Q => \x_fu_154_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\x_fu_154_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_154,
      D => add_ln769_fu_391_p2(2),
      Q => \x_fu_154_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\x_fu_154_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_154,
      D => add_ln769_fu_391_p2(3),
      Q => \x_fu_154_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\x_fu_154_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_154,
      D => add_ln769_fu_391_p2(4),
      Q => \x_fu_154_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\x_fu_154_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_154,
      D => add_ln769_fu_391_p2(5),
      Q => \x_fu_154_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\x_fu_154_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_154,
      D => add_ln769_fu_391_p2(6),
      Q => \x_fu_154_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\x_fu_154_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_154,
      D => add_ln769_fu_391_p2(7),
      Q => \x_fu_154_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\x_fu_154_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_154,
      D => add_ln769_fu_391_p2(8),
      Q => \x_fu_154_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
\x_fu_154_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_154,
      D => add_ln769_fu_391_p2(9),
      Q => \x_fu_154_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_11
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln769_reg_1043_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mpix_cr_fu_136_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cb_fu_128_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_1_fu_190_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_1_fu_190_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_fu_186_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_fu_186_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cr_fu_136_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cb_fu_128_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cr_fu_182_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cb_fu_178_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_3_fu_198_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_2_fu_194_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    mOutPtr16_out : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    stream_out_hresampled_full_n : in STD_LOGIC;
    stream_csc_empty_n : in STD_LOGIC;
    \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_14_fu_148_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_fu_144_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cr_fu_182_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mpix_cb_fu_178_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_1_fu_190_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_3_fu_198_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_3_0_0_0707_i_fu_174_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_fu_186_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_2_fu_194_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0500705_i_fu_170_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln769_reg_1043_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln777_reg_1047_reg[0]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    xor_ln765_reg_610 : in STD_LOGIC;
    \add_ln891_1_fu_729_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln894_1_fu_778_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bPassThru_422_or_420_Out_loc_channel_dout : in STD_LOGIC;
    stream_out_hresampled_empty_n : in STD_LOGIC;
    v_vcresampler_core_U0_stream_out_hresampled_read : in STD_LOGIC
  );
end bd_2d50_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2;

architecture STRUCTURE of bd_2d50_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2 is
  signal add_ln769_fu_399_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln891_1_fu_729_p2 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \add_ln891_1_fu_729_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln891_1_fu_729_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal add_ln891_1_fu_729_p2_carry_i_10_n_5 : STD_LOGIC;
  signal add_ln891_1_fu_729_p2_carry_i_11_n_5 : STD_LOGIC;
  signal add_ln891_1_fu_729_p2_carry_i_12_n_5 : STD_LOGIC;
  signal add_ln891_1_fu_729_p2_carry_i_13_n_5 : STD_LOGIC;
  signal add_ln891_1_fu_729_p2_carry_i_14_n_5 : STD_LOGIC;
  signal add_ln891_1_fu_729_p2_carry_i_15_n_5 : STD_LOGIC;
  signal add_ln891_1_fu_729_p2_carry_i_16_n_5 : STD_LOGIC;
  signal add_ln891_1_fu_729_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln891_1_fu_729_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln891_1_fu_729_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln891_1_fu_729_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln891_1_fu_729_p2_carry_i_5_n_5 : STD_LOGIC;
  signal add_ln891_1_fu_729_p2_carry_i_6_n_5 : STD_LOGIC;
  signal add_ln891_1_fu_729_p2_carry_i_9_n_5 : STD_LOGIC;
  signal add_ln891_1_fu_729_p2_carry_n_10 : STD_LOGIC;
  signal add_ln891_1_fu_729_p2_carry_n_11 : STD_LOGIC;
  signal add_ln891_1_fu_729_p2_carry_n_12 : STD_LOGIC;
  signal add_ln891_1_fu_729_p2_carry_n_5 : STD_LOGIC;
  signal add_ln891_1_fu_729_p2_carry_n_6 : STD_LOGIC;
  signal add_ln891_1_fu_729_p2_carry_n_7 : STD_LOGIC;
  signal add_ln891_1_fu_729_p2_carry_n_8 : STD_LOGIC;
  signal add_ln891_1_fu_729_p2_carry_n_9 : STD_LOGIC;
  signal add_ln894_1_fu_778_p2 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \add_ln894_1_fu_778_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln894_1_fu_778_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal add_ln894_1_fu_778_p2_carry_i_10_n_5 : STD_LOGIC;
  signal add_ln894_1_fu_778_p2_carry_i_11_n_5 : STD_LOGIC;
  signal add_ln894_1_fu_778_p2_carry_i_12_n_5 : STD_LOGIC;
  signal add_ln894_1_fu_778_p2_carry_i_13_n_5 : STD_LOGIC;
  signal add_ln894_1_fu_778_p2_carry_i_14_n_5 : STD_LOGIC;
  signal add_ln894_1_fu_778_p2_carry_i_15_n_5 : STD_LOGIC;
  signal add_ln894_1_fu_778_p2_carry_i_16_n_5 : STD_LOGIC;
  signal add_ln894_1_fu_778_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln894_1_fu_778_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln894_1_fu_778_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln894_1_fu_778_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln894_1_fu_778_p2_carry_i_5_n_5 : STD_LOGIC;
  signal add_ln894_1_fu_778_p2_carry_i_6_n_5 : STD_LOGIC;
  signal add_ln894_1_fu_778_p2_carry_i_9_n_5 : STD_LOGIC;
  signal add_ln894_1_fu_778_p2_carry_n_10 : STD_LOGIC;
  signal add_ln894_1_fu_778_p2_carry_n_11 : STD_LOGIC;
  signal add_ln894_1_fu_778_p2_carry_n_12 : STD_LOGIC;
  signal add_ln894_1_fu_778_p2_carry_n_5 : STD_LOGIC;
  signal add_ln894_1_fu_778_p2_carry_n_6 : STD_LOGIC;
  signal add_ln894_1_fu_778_p2_carry_n_7 : STD_LOGIC;
  signal add_ln894_1_fu_778_p2_carry_n_8 : STD_LOGIC;
  signal add_ln894_1_fu_778_p2_carry_n_9 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal \ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_5\ : STD_LOGIC;
  signal cmp151_i_reg_1053_pp0_iter1_reg : STD_LOGIC;
  signal \cmp151_i_reg_1053_reg_n_5_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_100 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_101 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_102 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_103 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_104 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_105 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_106 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_107 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_108 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_109 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_110 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_111 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_112 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_113 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_114 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_115 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_116 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_117 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_118 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_70 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_71 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_72 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_73 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_77 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_81 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_82 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_83 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_84 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_85 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_86 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_87 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_88 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_89 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_90 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_91 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_92 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_93 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_94 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_95 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_96 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_97 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_98 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_99 : STD_LOGIC;
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_ready : STD_LOGIC;
  signal icmp_ln769_fu_393_p2 : STD_LOGIC;
  signal icmp_ln769_fu_393_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln769_fu_393_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln769_fu_393_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln769_fu_393_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln769_fu_393_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln769_reg_1043 : STD_LOGIC;
  signal icmp_ln769_reg_1043_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln777_fu_411_p2 : STD_LOGIC;
  signal icmp_ln777_fu_411_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln777_fu_411_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln777_fu_411_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln777_fu_411_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln777_fu_411_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln777_reg_1047 : STD_LOGIC;
  signal icmp_ln777_reg_1047_pp0_iter1_reg : STD_LOGIC;
  signal mpix_cb_fu_178 : STD_LOGIC;
  signal \^mpix_cb_fu_178_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^mpix_cr_fu_182_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_0492_1_3735_i_fu_158 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_0492_1_3735_i_fu_158_0 : STD_LOGIC;
  signal p_0_0_0_0_0500705_i_fu_170 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_0_0_0_0500705_i_fu_170[7]_i_4_n_5\ : STD_LOGIC;
  signal p_0_0_0_0_0_1_3739_i_fu_162 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_3_0_0_0707_i_fu_174 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \^pixbuf_y_1_fu_190_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^pixbuf_y_2_fu_194_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^pixbuf_y_3_fu_198_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^pixbuf_y_fu_186_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^push\ : STD_LOGIC;
  signal tmp_4_reg_1065 : STD_LOGIC;
  signal tmp_4_reg_1065_pp0_iter1_reg : STD_LOGIC;
  signal x_fu_166 : STD_LOGIC;
  signal \x_fu_166_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_166_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_166_reg_n_5_[11]\ : STD_LOGIC;
  signal \x_fu_166_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_166_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_166_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_166_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_166_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_166_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_166_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_166_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_166_reg_n_5_[9]\ : STD_LOGIC;
  signal zext_ln891_fu_709_p1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zext_ln894_fu_758_p1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_add_ln891_1_fu_729_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_add_ln891_1_fu_729_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln891_1_fu_729_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_add_ln894_1_fu_778_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_add_ln894_1_fu_778_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln894_1_fu_778_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_icmp_ln769_fu_393_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_icmp_ln769_fu_393_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln777_fu_411_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_icmp_ln777_fu_411_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1__2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_1__2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_1__2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_1__2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1__2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1__2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1__2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_1__2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][40]_srl16_i_1__2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][41]_srl16_i_1__2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][42]_srl16_i_1__2\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][43]_srl16_i_1__2\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][44]_srl16_i_1__2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][45]_srl16_i_1__2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][46]_srl16_i_1__2\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][47]_srl16_i_1__2\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter2_reg_i_1__0\ : label is "soft_lutpair398";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln769_fu_393_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln777_fu_411_p2_carry : label is 14;
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_1__3\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__3\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0500705_i_fu_170[7]_i_4\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \pixbuf_y_14_fu_148[0]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \pixbuf_y_15_fu_152[7]_i_1\ : label is "soft_lutpair398";
begin
  \mpix_cb_fu_178_reg[7]_0\(7 downto 0) <= \^mpix_cb_fu_178_reg[7]_0\(7 downto 0);
  \mpix_cr_fu_182_reg[7]_0\(7 downto 0) <= \^mpix_cr_fu_182_reg[7]_0\(7 downto 0);
  \pixbuf_y_1_fu_190_reg[7]_1\(7 downto 0) <= \^pixbuf_y_1_fu_190_reg[7]_1\(7 downto 0);
  \pixbuf_y_2_fu_194_reg[7]_0\(7 downto 0) <= \^pixbuf_y_2_fu_194_reg[7]_0\(7 downto 0);
  \pixbuf_y_3_fu_198_reg[7]_0\(7 downto 0) <= \^pixbuf_y_3_fu_198_reg[7]_0\(7 downto 0);
  \pixbuf_y_fu_186_reg[7]_1\(7 downto 0) <= \^pixbuf_y_fu_186_reg[7]_1\(7 downto 0);
  push <= \^push\;
\SRL_SIG_reg[15][0]_srl16_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => flow_control_loop_pipe_sequential_init_U_n_12,
      I2 => stream_csc_empty_n,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => stream_out_hresampled_full_n,
      I5 => \p_0_0_0_0_0500705_i_fu_170[7]_i_4_n_5\,
      O => \^push\
    );
\SRL_SIG_reg[15][0]_srl16_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF33B3CC8C0080"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0\(0),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => \pixbuf_y_fu_144_reg[7]\(0),
      I5 => \^pixbuf_y_2_fu_194_reg[7]_0\(0),
      O => \in\(0)
    );
\SRL_SIG_reg[15][10]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0\(2),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => add_ln891_1_fu_729_p2(4),
      O => \in\(10)
    );
\SRL_SIG_reg[15][11]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0\(3),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => add_ln891_1_fu_729_p2(5),
      O => \in\(11)
    );
\SRL_SIG_reg[15][12]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0\(4),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => add_ln891_1_fu_729_p2(6),
      O => \in\(12)
    );
\SRL_SIG_reg[15][13]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0\(5),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => add_ln891_1_fu_729_p2(7),
      O => \in\(13)
    );
\SRL_SIG_reg[15][14]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0\(6),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => add_ln891_1_fu_729_p2(8),
      O => \in\(14)
    );
\SRL_SIG_reg[15][15]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0\(7),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => add_ln891_1_fu_729_p2(9),
      O => \in\(15)
    );
\SRL_SIG_reg[15][16]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0\(0),
      I1 => tmp_4_reg_1065_pp0_iter1_reg,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0\(1),
      I1 => tmp_4_reg_1065_pp0_iter1_reg,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0\(2),
      I1 => tmp_4_reg_1065_pp0_iter1_reg,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0\(3),
      I1 => tmp_4_reg_1065_pp0_iter1_reg,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(19)
    );
\SRL_SIG_reg[15][1]_srl16_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF33B3CC8C0080"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0\(1),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => \pixbuf_y_fu_144_reg[7]\(1),
      I5 => \^pixbuf_y_2_fu_194_reg[7]_0\(1),
      O => \in\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0\(4),
      I1 => tmp_4_reg_1065_pp0_iter1_reg,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0\(5),
      I1 => tmp_4_reg_1065_pp0_iter1_reg,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0\(6),
      I1 => tmp_4_reg_1065_pp0_iter1_reg,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0\(7),
      I1 => tmp_4_reg_1065_pp0_iter1_reg,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(23)
    );
\SRL_SIG_reg[15][24]_srl16_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF33B3CC8C0080"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0\(0),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => \pixbuf_y_14_fu_148_reg[7]\(0),
      I5 => \^pixbuf_y_3_fu_198_reg[7]_0\(0),
      O => \in\(24)
    );
\SRL_SIG_reg[15][25]_srl16_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF33B3CC8C0080"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0\(1),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => \pixbuf_y_14_fu_148_reg[7]\(1),
      I5 => \^pixbuf_y_3_fu_198_reg[7]_0\(1),
      O => \in\(25)
    );
\SRL_SIG_reg[15][26]_srl16_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF33B3CC8C0080"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0\(2),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => \pixbuf_y_14_fu_148_reg[7]\(2),
      I5 => \^pixbuf_y_3_fu_198_reg[7]_0\(2),
      O => \in\(26)
    );
\SRL_SIG_reg[15][27]_srl16_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF33B3CC8C0080"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0\(3),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => \pixbuf_y_14_fu_148_reg[7]\(3),
      I5 => \^pixbuf_y_3_fu_198_reg[7]_0\(3),
      O => \in\(27)
    );
\SRL_SIG_reg[15][28]_srl16_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF33B3CC8C0080"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0\(4),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => \pixbuf_y_14_fu_148_reg[7]\(4),
      I5 => \^pixbuf_y_3_fu_198_reg[7]_0\(4),
      O => \in\(28)
    );
\SRL_SIG_reg[15][29]_srl16_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF33B3CC8C0080"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0\(5),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => \pixbuf_y_14_fu_148_reg[7]\(5),
      I5 => \^pixbuf_y_3_fu_198_reg[7]_0\(5),
      O => \in\(29)
    );
\SRL_SIG_reg[15][2]_srl16_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF33B3CC8C0080"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0\(2),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => \pixbuf_y_fu_144_reg[7]\(2),
      I5 => \^pixbuf_y_2_fu_194_reg[7]_0\(2),
      O => \in\(2)
    );
\SRL_SIG_reg[15][30]_srl16_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF33B3CC8C0080"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0\(6),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => \pixbuf_y_14_fu_148_reg[7]\(6),
      I5 => \^pixbuf_y_3_fu_198_reg[7]_0\(6),
      O => \in\(30)
    );
\SRL_SIG_reg[15][31]_srl16_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF33B3CC8C0080"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0\(7),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => \pixbuf_y_14_fu_148_reg[7]\(7),
      I5 => \^pixbuf_y_3_fu_198_reg[7]_0\(7),
      O => \in\(31)
    );
\SRL_SIG_reg[15][32]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0\(0),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => add_ln894_1_fu_778_p2(2),
      O => \in\(32)
    );
\SRL_SIG_reg[15][33]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0\(1),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => add_ln894_1_fu_778_p2(3),
      O => \in\(33)
    );
\SRL_SIG_reg[15][34]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0\(2),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => add_ln894_1_fu_778_p2(4),
      O => \in\(34)
    );
\SRL_SIG_reg[15][35]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0\(3),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => add_ln894_1_fu_778_p2(5),
      O => \in\(35)
    );
\SRL_SIG_reg[15][36]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0\(4),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => add_ln894_1_fu_778_p2(6),
      O => \in\(36)
    );
\SRL_SIG_reg[15][37]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0\(5),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => add_ln894_1_fu_778_p2(7),
      O => \in\(37)
    );
\SRL_SIG_reg[15][38]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0\(6),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => add_ln894_1_fu_778_p2(8),
      O => \in\(38)
    );
\SRL_SIG_reg[15][39]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0\(7),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => add_ln894_1_fu_778_p2(9),
      O => \in\(39)
    );
\SRL_SIG_reg[15][3]_srl16_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF33B3CC8C0080"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0\(3),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => \pixbuf_y_fu_144_reg[7]\(3),
      I5 => \^pixbuf_y_2_fu_194_reg[7]_0\(3),
      O => \in\(3)
    );
\SRL_SIG_reg[15][40]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0\(0),
      I1 => tmp_4_reg_1065_pp0_iter1_reg,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(40)
    );
\SRL_SIG_reg[15][41]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0\(1),
      I1 => tmp_4_reg_1065_pp0_iter1_reg,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(41)
    );
\SRL_SIG_reg[15][42]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0\(2),
      I1 => tmp_4_reg_1065_pp0_iter1_reg,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(42)
    );
\SRL_SIG_reg[15][43]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0\(3),
      I1 => tmp_4_reg_1065_pp0_iter1_reg,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(43)
    );
\SRL_SIG_reg[15][44]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0\(4),
      I1 => tmp_4_reg_1065_pp0_iter1_reg,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(44)
    );
\SRL_SIG_reg[15][45]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0\(5),
      I1 => tmp_4_reg_1065_pp0_iter1_reg,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(45)
    );
\SRL_SIG_reg[15][46]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0\(6),
      I1 => tmp_4_reg_1065_pp0_iter1_reg,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(46)
    );
\SRL_SIG_reg[15][47]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0\(7),
      I1 => tmp_4_reg_1065_pp0_iter1_reg,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(47)
    );
\SRL_SIG_reg[15][4]_srl16_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF33B3CC8C0080"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0\(4),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => \pixbuf_y_fu_144_reg[7]\(4),
      I5 => \^pixbuf_y_2_fu_194_reg[7]_0\(4),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF33B3CC8C0080"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0\(5),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => \pixbuf_y_fu_144_reg[7]\(5),
      I5 => \^pixbuf_y_2_fu_194_reg[7]_0\(5),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF33B3CC8C0080"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0\(6),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => \pixbuf_y_fu_144_reg[7]\(6),
      I5 => \^pixbuf_y_2_fu_194_reg[7]_0\(6),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF33B3CC8C0080"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0\(7),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => \pixbuf_y_fu_144_reg[7]\(7),
      I5 => \^pixbuf_y_2_fu_194_reg[7]_0\(7),
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0\(0),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => add_ln891_1_fu_729_p2(2),
      O => \in\(8)
    );
\SRL_SIG_reg[15][9]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0\(1),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => add_ln891_1_fu_729_p2(3),
      O => \in\(9)
    );
add_ln891_1_fu_729_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln891_1_fu_729_p2_carry_n_5,
      CO(6) => add_ln891_1_fu_729_p2_carry_n_6,
      CO(5) => add_ln891_1_fu_729_p2_carry_n_7,
      CO(4) => add_ln891_1_fu_729_p2_carry_n_8,
      CO(3) => add_ln891_1_fu_729_p2_carry_n_9,
      CO(2) => add_ln891_1_fu_729_p2_carry_n_10,
      CO(1) => add_ln891_1_fu_729_p2_carry_n_11,
      CO(0) => add_ln891_1_fu_729_p2_carry_n_12,
      DI(7) => add_ln891_1_fu_729_p2_carry_i_1_n_5,
      DI(6) => add_ln891_1_fu_729_p2_carry_i_2_n_5,
      DI(5) => add_ln891_1_fu_729_p2_carry_i_3_n_5,
      DI(4) => add_ln891_1_fu_729_p2_carry_i_4_n_5,
      DI(3) => add_ln891_1_fu_729_p2_carry_i_5_n_5,
      DI(2) => add_ln891_1_fu_729_p2_carry_i_6_n_5,
      DI(1 downto 0) => zext_ln891_fu_709_p1(1 downto 0),
      O(7 downto 2) => add_ln891_1_fu_729_p2(7 downto 2),
      O(1 downto 0) => NLW_add_ln891_1_fu_729_p2_carry_O_UNCONNECTED(1 downto 0),
      S(7) => add_ln891_1_fu_729_p2_carry_i_9_n_5,
      S(6) => add_ln891_1_fu_729_p2_carry_i_10_n_5,
      S(5) => add_ln891_1_fu_729_p2_carry_i_11_n_5,
      S(4) => add_ln891_1_fu_729_p2_carry_i_12_n_5,
      S(3) => add_ln891_1_fu_729_p2_carry_i_13_n_5,
      S(2) => add_ln891_1_fu_729_p2_carry_i_14_n_5,
      S(1) => add_ln891_1_fu_729_p2_carry_i_15_n_5,
      S(0) => add_ln891_1_fu_729_p2_carry_i_16_n_5
    );
\add_ln891_1_fu_729_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln891_1_fu_729_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln891_1_fu_729_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => add_ln891_1_fu_729_p2(9),
      CO(0) => \NLW_add_ln891_1_fu_729_p2_carry__0_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \add_ln891_1_fu_729_p2_carry__0_i_1_n_5\,
      O(7 downto 1) => \NLW_add_ln891_1_fu_729_p2_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln891_1_fu_729_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln891_1_fu_729_p2_carry__0_i_2_n_5\
    );
\add_ln891_1_fu_729_p2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B888"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(7),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_158(7),
      I3 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(7),
      I4 => \add_ln891_1_fu_729_p2_carry__0_0\(6),
      O => \add_ln891_1_fu_729_p2_carry__0_i_1_n_5\
    );
\add_ln891_1_fu_729_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01155440"
    )
        port map (
      I0 => cmp151_i_reg_1053_pp0_iter1_reg,
      I1 => \add_ln891_1_fu_729_p2_carry__0_0\(6),
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(7),
      I3 => p_0_0_0_0_0492_1_3735_i_fu_158(7),
      I4 => \add_ln891_1_fu_729_p2_carry__0_0\(7),
      O => \add_ln891_1_fu_729_p2_carry__0_i_2_n_5\
    );
add_ln891_1_fu_729_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B888"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(6),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_158(6),
      I3 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(6),
      I4 => \add_ln891_1_fu_729_p2_carry__0_0\(5),
      O => add_ln891_1_fu_729_p2_carry_i_1_n_5
    );
add_ln891_1_fu_729_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(5),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => \add_ln891_1_fu_729_p2_carry__0_0\(5),
      I3 => add_ln891_1_fu_729_p2_carry_i_2_n_5,
      I4 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(6),
      I5 => p_0_0_0_0_0492_1_3735_i_fu_158(6),
      O => add_ln891_1_fu_729_p2_carry_i_10_n_5
    );
add_ln891_1_fu_729_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(4),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => \add_ln891_1_fu_729_p2_carry__0_0\(4),
      I3 => add_ln891_1_fu_729_p2_carry_i_3_n_5,
      I4 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(5),
      I5 => p_0_0_0_0_0492_1_3735_i_fu_158(5),
      O => add_ln891_1_fu_729_p2_carry_i_11_n_5
    );
add_ln891_1_fu_729_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(3),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => \add_ln891_1_fu_729_p2_carry__0_0\(3),
      I3 => add_ln891_1_fu_729_p2_carry_i_4_n_5,
      I4 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(4),
      I5 => p_0_0_0_0_0492_1_3735_i_fu_158(4),
      O => add_ln891_1_fu_729_p2_carry_i_12_n_5
    );
add_ln891_1_fu_729_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(2),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => \add_ln891_1_fu_729_p2_carry__0_0\(2),
      I3 => add_ln891_1_fu_729_p2_carry_i_5_n_5,
      I4 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(3),
      I5 => p_0_0_0_0_0492_1_3735_i_fu_158(3),
      O => add_ln891_1_fu_729_p2_carry_i_13_n_5
    );
add_ln891_1_fu_729_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(1),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => \add_ln891_1_fu_729_p2_carry__0_0\(1),
      I3 => add_ln891_1_fu_729_p2_carry_i_6_n_5,
      I4 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(2),
      I5 => p_0_0_0_0_0492_1_3735_i_fu_158(2),
      O => add_ln891_1_fu_729_p2_carry_i_14_n_5
    );
add_ln891_1_fu_729_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F6699"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(1),
      I1 => \add_ln891_1_fu_729_p2_carry__0_0\(0),
      I2 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(0),
      I3 => p_0_0_0_0_0492_1_3735_i_fu_158(1),
      I4 => cmp151_i_reg_1053_pp0_iter1_reg,
      O => add_ln891_1_fu_729_p2_carry_i_15_n_5
    );
add_ln891_1_fu_729_p2_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => p_0_0_0_0_0492_1_3735_i_fu_158(0),
      I1 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(0),
      I2 => cmp151_i_reg_1053_pp0_iter1_reg,
      O => add_ln891_1_fu_729_p2_carry_i_16_n_5
    );
add_ln891_1_fu_729_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B888"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(5),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_158(5),
      I3 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(5),
      I4 => \add_ln891_1_fu_729_p2_carry__0_0\(4),
      O => add_ln891_1_fu_729_p2_carry_i_2_n_5
    );
add_ln891_1_fu_729_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B888"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(4),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_158(4),
      I3 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(4),
      I4 => \add_ln891_1_fu_729_p2_carry__0_0\(3),
      O => add_ln891_1_fu_729_p2_carry_i_3_n_5
    );
add_ln891_1_fu_729_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B888"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(3),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_158(3),
      I3 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(3),
      I4 => \add_ln891_1_fu_729_p2_carry__0_0\(2),
      O => add_ln891_1_fu_729_p2_carry_i_4_n_5
    );
add_ln891_1_fu_729_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B888"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(2),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_158(2),
      I3 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(2),
      I4 => \add_ln891_1_fu_729_p2_carry__0_0\(1),
      O => add_ln891_1_fu_729_p2_carry_i_5_n_5
    );
add_ln891_1_fu_729_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(1),
      I1 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(1),
      I2 => \add_ln891_1_fu_729_p2_carry__0_0\(0),
      I3 => cmp151_i_reg_1053_pp0_iter1_reg,
      I4 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(0),
      O => add_ln891_1_fu_729_p2_carry_i_6_n_5
    );
add_ln891_1_fu_729_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(1),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_158(1),
      O => zext_ln891_fu_709_p1(1)
    );
add_ln891_1_fu_729_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(0),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_158(0),
      O => zext_ln891_fu_709_p1(0)
    );
add_ln891_1_fu_729_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(6),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => \add_ln891_1_fu_729_p2_carry__0_0\(6),
      I3 => add_ln891_1_fu_729_p2_carry_i_1_n_5,
      I4 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(7),
      I5 => p_0_0_0_0_0492_1_3735_i_fu_158(7),
      O => add_ln891_1_fu_729_p2_carry_i_9_n_5
    );
add_ln894_1_fu_778_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln894_1_fu_778_p2_carry_n_5,
      CO(6) => add_ln894_1_fu_778_p2_carry_n_6,
      CO(5) => add_ln894_1_fu_778_p2_carry_n_7,
      CO(4) => add_ln894_1_fu_778_p2_carry_n_8,
      CO(3) => add_ln894_1_fu_778_p2_carry_n_9,
      CO(2) => add_ln894_1_fu_778_p2_carry_n_10,
      CO(1) => add_ln894_1_fu_778_p2_carry_n_11,
      CO(0) => add_ln894_1_fu_778_p2_carry_n_12,
      DI(7) => add_ln894_1_fu_778_p2_carry_i_1_n_5,
      DI(6) => add_ln894_1_fu_778_p2_carry_i_2_n_5,
      DI(5) => add_ln894_1_fu_778_p2_carry_i_3_n_5,
      DI(4) => add_ln894_1_fu_778_p2_carry_i_4_n_5,
      DI(3) => add_ln894_1_fu_778_p2_carry_i_5_n_5,
      DI(2) => add_ln894_1_fu_778_p2_carry_i_6_n_5,
      DI(1 downto 0) => zext_ln894_fu_758_p1(1 downto 0),
      O(7 downto 2) => add_ln894_1_fu_778_p2(7 downto 2),
      O(1 downto 0) => NLW_add_ln894_1_fu_778_p2_carry_O_UNCONNECTED(1 downto 0),
      S(7) => add_ln894_1_fu_778_p2_carry_i_9_n_5,
      S(6) => add_ln894_1_fu_778_p2_carry_i_10_n_5,
      S(5) => add_ln894_1_fu_778_p2_carry_i_11_n_5,
      S(4) => add_ln894_1_fu_778_p2_carry_i_12_n_5,
      S(3) => add_ln894_1_fu_778_p2_carry_i_13_n_5,
      S(2) => add_ln894_1_fu_778_p2_carry_i_14_n_5,
      S(1) => add_ln894_1_fu_778_p2_carry_i_15_n_5,
      S(0) => add_ln894_1_fu_778_p2_carry_i_16_n_5
    );
\add_ln894_1_fu_778_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln894_1_fu_778_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln894_1_fu_778_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => add_ln894_1_fu_778_p2(9),
      CO(0) => \NLW_add_ln894_1_fu_778_p2_carry__0_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \add_ln894_1_fu_778_p2_carry__0_i_1_n_5\,
      O(7 downto 1) => \NLW_add_ln894_1_fu_778_p2_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln894_1_fu_778_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln894_1_fu_778_p2_carry__0_i_2_n_5\
    );
\add_ln894_1_fu_778_p2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B888"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(7),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_162(7),
      I3 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(7),
      I4 => \add_ln894_1_fu_778_p2_carry__0_0\(6),
      O => \add_ln894_1_fu_778_p2_carry__0_i_1_n_5\
    );
\add_ln894_1_fu_778_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01155440"
    )
        port map (
      I0 => cmp151_i_reg_1053_pp0_iter1_reg,
      I1 => \add_ln894_1_fu_778_p2_carry__0_0\(6),
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(7),
      I3 => p_0_0_0_0_0_1_3739_i_fu_162(7),
      I4 => \add_ln894_1_fu_778_p2_carry__0_0\(7),
      O => \add_ln894_1_fu_778_p2_carry__0_i_2_n_5\
    );
add_ln894_1_fu_778_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B888"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(6),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_162(6),
      I3 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(6),
      I4 => \add_ln894_1_fu_778_p2_carry__0_0\(5),
      O => add_ln894_1_fu_778_p2_carry_i_1_n_5
    );
add_ln894_1_fu_778_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(5),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => \add_ln894_1_fu_778_p2_carry__0_0\(5),
      I3 => add_ln894_1_fu_778_p2_carry_i_2_n_5,
      I4 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(6),
      I5 => p_0_0_0_0_0_1_3739_i_fu_162(6),
      O => add_ln894_1_fu_778_p2_carry_i_10_n_5
    );
add_ln894_1_fu_778_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(4),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => \add_ln894_1_fu_778_p2_carry__0_0\(4),
      I3 => add_ln894_1_fu_778_p2_carry_i_3_n_5,
      I4 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(5),
      I5 => p_0_0_0_0_0_1_3739_i_fu_162(5),
      O => add_ln894_1_fu_778_p2_carry_i_11_n_5
    );
add_ln894_1_fu_778_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(3),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => \add_ln894_1_fu_778_p2_carry__0_0\(3),
      I3 => add_ln894_1_fu_778_p2_carry_i_4_n_5,
      I4 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(4),
      I5 => p_0_0_0_0_0_1_3739_i_fu_162(4),
      O => add_ln894_1_fu_778_p2_carry_i_12_n_5
    );
add_ln894_1_fu_778_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(2),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => \add_ln894_1_fu_778_p2_carry__0_0\(2),
      I3 => add_ln894_1_fu_778_p2_carry_i_5_n_5,
      I4 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(3),
      I5 => p_0_0_0_0_0_1_3739_i_fu_162(3),
      O => add_ln894_1_fu_778_p2_carry_i_13_n_5
    );
add_ln894_1_fu_778_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(1),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => \add_ln894_1_fu_778_p2_carry__0_0\(1),
      I3 => add_ln894_1_fu_778_p2_carry_i_6_n_5,
      I4 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(2),
      I5 => p_0_0_0_0_0_1_3739_i_fu_162(2),
      O => add_ln894_1_fu_778_p2_carry_i_14_n_5
    );
add_ln894_1_fu_778_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F6699"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(1),
      I1 => \add_ln894_1_fu_778_p2_carry__0_0\(0),
      I2 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(0),
      I3 => p_0_0_0_0_0_1_3739_i_fu_162(1),
      I4 => cmp151_i_reg_1053_pp0_iter1_reg,
      O => add_ln894_1_fu_778_p2_carry_i_15_n_5
    );
add_ln894_1_fu_778_p2_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => p_0_0_0_0_0_1_3739_i_fu_162(0),
      I1 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(0),
      I2 => cmp151_i_reg_1053_pp0_iter1_reg,
      O => add_ln894_1_fu_778_p2_carry_i_16_n_5
    );
add_ln894_1_fu_778_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B888"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(5),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_162(5),
      I3 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(5),
      I4 => \add_ln894_1_fu_778_p2_carry__0_0\(4),
      O => add_ln894_1_fu_778_p2_carry_i_2_n_5
    );
add_ln894_1_fu_778_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B888"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(4),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_162(4),
      I3 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(4),
      I4 => \add_ln894_1_fu_778_p2_carry__0_0\(3),
      O => add_ln894_1_fu_778_p2_carry_i_3_n_5
    );
add_ln894_1_fu_778_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B888"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(3),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_162(3),
      I3 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(3),
      I4 => \add_ln894_1_fu_778_p2_carry__0_0\(2),
      O => add_ln894_1_fu_778_p2_carry_i_4_n_5
    );
add_ln894_1_fu_778_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B888"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(2),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_162(2),
      I3 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(2),
      I4 => \add_ln894_1_fu_778_p2_carry__0_0\(1),
      O => add_ln894_1_fu_778_p2_carry_i_5_n_5
    );
add_ln894_1_fu_778_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(1),
      I1 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(1),
      I2 => \add_ln894_1_fu_778_p2_carry__0_0\(0),
      I3 => cmp151_i_reg_1053_pp0_iter1_reg,
      I4 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(0),
      O => add_ln894_1_fu_778_p2_carry_i_6_n_5
    );
add_ln894_1_fu_778_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(1),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_162(1),
      O => zext_ln894_fu_758_p1(1)
    );
add_ln894_1_fu_778_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(0),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_162(0),
      O => zext_ln894_fu_758_p1(0)
    );
add_ln894_1_fu_778_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(6),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => \add_ln894_1_fu_778_p2_carry__0_0\(6),
      I3 => add_ln894_1_fu_778_p2_carry_i_1_n_5,
      I4 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(7),
      I5 => p_0_0_0_0_0_1_3739_i_fu_162(7),
      O => add_ln894_1_fu_778_p2_carry_i_9_n_5
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\ap_loop_exit_ready_pp0_iter2_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => flow_control_loop_pipe_sequential_init_U_n_5,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_5\
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_5\,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
\cmp151_i_reg_1053_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \cmp151_i_reg_1053_reg_n_5_[0]\,
      Q => cmp151_i_reg_1053_pp0_iter1_reg,
      R => '0'
    );
\cmp151_i_reg_1053_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => \cmp151_i_reg_1053_reg_n_5_[0]\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_34
     port map (
      CO(0) => icmp_ln769_fu_393_p2,
      D(1 downto 0) => D(1 downto 0),
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_95,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_96,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_97,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_98,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_99,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_100,
      E(0) => x_fu_166,
      Q(1 downto 0) => Q(1 downto 0),
      S(5) => flow_control_loop_pipe_sequential_init_U_n_101,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_102,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_103,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_104,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_105,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_106,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \cmp151_i_reg_1053_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_14,
      \cmp151_i_reg_1053_reg[0]_0\ => \cmp151_i_reg_1053_reg_n_5_[0]\,
      empty_n_reg => flow_control_loop_pipe_sequential_init_U_n_5,
      full_n_reg(0) => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      full_n_reg_0(0) => mpix_cb_fu_178,
      grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_ready => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_ready,
      grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      icmp_ln769_reg_1043 => icmp_ln769_reg_1043,
      icmp_ln769_reg_1043_pp0_iter1_reg => icmp_ln769_reg_1043_pp0_iter1_reg,
      \icmp_ln769_reg_1043_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_12,
      \icmp_ln769_reg_1043_reg[0]_0\(11 downto 0) => \icmp_ln769_reg_1043_reg[0]_0\(11 downto 0),
      \icmp_ln769_reg_1043_reg[0]_1\(11) => \x_fu_166_reg_n_5_[11]\,
      \icmp_ln769_reg_1043_reg[0]_1\(10) => \x_fu_166_reg_n_5_[10]\,
      \icmp_ln769_reg_1043_reg[0]_1\(9) => \x_fu_166_reg_n_5_[9]\,
      \icmp_ln769_reg_1043_reg[0]_1\(8) => \x_fu_166_reg_n_5_[8]\,
      \icmp_ln769_reg_1043_reg[0]_1\(7) => \x_fu_166_reg_n_5_[7]\,
      \icmp_ln769_reg_1043_reg[0]_1\(6) => \x_fu_166_reg_n_5_[6]\,
      \icmp_ln769_reg_1043_reg[0]_1\(5) => \x_fu_166_reg_n_5_[5]\,
      \icmp_ln769_reg_1043_reg[0]_1\(4) => \x_fu_166_reg_n_5_[4]\,
      \icmp_ln769_reg_1043_reg[0]_1\(3) => \x_fu_166_reg_n_5_[3]\,
      \icmp_ln769_reg_1043_reg[0]_1\(2) => \x_fu_166_reg_n_5_[2]\,
      \icmp_ln769_reg_1043_reg[0]_1\(1) => \x_fu_166_reg_n_5_[1]\,
      \icmp_ln769_reg_1043_reg[0]_1\(0) => \x_fu_166_reg_n_5_[0]\,
      icmp_ln777_reg_1047 => icmp_ln777_reg_1047,
      \icmp_ln777_reg_1047_reg[0]\(10 downto 0) => \icmp_ln777_reg_1047_reg[0]_0\(10 downto 0),
      \lshr_ln_reg_605_reg[10]\(5) => flow_control_loop_pipe_sequential_init_U_n_107,
      \lshr_ln_reg_605_reg[10]\(4) => flow_control_loop_pipe_sequential_init_U_n_108,
      \lshr_ln_reg_605_reg[10]\(3) => flow_control_loop_pipe_sequential_init_U_n_109,
      \lshr_ln_reg_605_reg[10]\(2) => flow_control_loop_pipe_sequential_init_U_n_110,
      \lshr_ln_reg_605_reg[10]\(1) => flow_control_loop_pipe_sequential_init_U_n_111,
      \lshr_ln_reg_605_reg[10]\(0) => flow_control_loop_pipe_sequential_init_U_n_112,
      \mpix_cb_4_fu_132_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_39,
      \mpix_cb_4_fu_132_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_40,
      \mpix_cb_4_fu_132_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_41,
      \mpix_cb_4_fu_132_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_42,
      \mpix_cb_4_fu_132_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_43,
      \mpix_cb_4_fu_132_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_44,
      \mpix_cb_4_fu_132_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_45,
      \mpix_cb_4_fu_132_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_46,
      \mpix_cb_fu_178_reg[7]\(7 downto 0) => \mpix_cb_fu_178_reg[7]_1\(7 downto 0),
      \mpix_cr_4_fu_140_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_23,
      \mpix_cr_4_fu_140_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_24,
      \mpix_cr_4_fu_140_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_25,
      \mpix_cr_4_fu_140_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_26,
      \mpix_cr_4_fu_140_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_27,
      \mpix_cr_4_fu_140_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_28,
      \mpix_cr_4_fu_140_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_29,
      \mpix_cr_4_fu_140_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_30,
      \mpix_cr_fu_182_reg[7]\(7 downto 0) => \mpix_cr_fu_182_reg[7]_1\(7 downto 0),
      \out\(31 downto 8) => \out\(47 downto 24),
      \out\(7 downto 0) => \out\(7 downto 0),
      \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]\(7 downto 0) => \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0\(7 downto 0),
      \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0\(7 downto 0) => \^mpix_cb_fu_178_reg[7]_0\(7 downto 0),
      \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_31,
      \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_32,
      \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_33,
      \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_34,
      \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_35,
      \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_36,
      \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_37,
      \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_38,
      \p_0_0_0_0_0500705_i_fu_170_reg[7]\(7 downto 0) => \p_0_0_0_0_0500705_i_fu_170_reg[7]_0\(7 downto 0),
      \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_87,
      \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_88,
      \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_89,
      \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_90,
      \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_91,
      \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_92,
      \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_93,
      \p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_94,
      \p_0_0_0_0_0_1_3739_i_fu_162_reg[0]\ => \p_0_0_0_0_0500705_i_fu_170[7]_i_4_n_5\,
      \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]\(7 downto 0) => \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0\(7 downto 0),
      \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0\(7 downto 0) => \^mpix_cr_fu_182_reg[7]_0\(7 downto 0),
      \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_15,
      \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_16,
      \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_17,
      \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_18,
      \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_19,
      \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_20,
      \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_21,
      \p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_22,
      \p_0_3_0_0_0707_i_fu_174_reg[7]\(7 downto 0) => \p_0_3_0_0_0707_i_fu_174_reg[7]_0\(7 downto 0),
      \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_63,
      \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_64,
      \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_65,
      \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_66,
      \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_67,
      \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_68,
      \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_69,
      \p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_70,
      p_0_in => p_0_in,
      \pixbuf_y_15_load_reg_631_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_71,
      \pixbuf_y_15_load_reg_631_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_72,
      \pixbuf_y_15_load_reg_631_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_73,
      \pixbuf_y_15_load_reg_631_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_74,
      \pixbuf_y_15_load_reg_631_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_75,
      \pixbuf_y_15_load_reg_631_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_76,
      \pixbuf_y_15_load_reg_631_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_77,
      \pixbuf_y_15_load_reg_631_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_78,
      \pixbuf_y_16_load_reg_636_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_47,
      \pixbuf_y_16_load_reg_636_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_48,
      \pixbuf_y_16_load_reg_636_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_49,
      \pixbuf_y_16_load_reg_636_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_50,
      \pixbuf_y_16_load_reg_636_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_51,
      \pixbuf_y_16_load_reg_636_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_52,
      \pixbuf_y_16_load_reg_636_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_53,
      \pixbuf_y_16_load_reg_636_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_54,
      \pixbuf_y_17_fu_160_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_79,
      \pixbuf_y_17_fu_160_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_80,
      \pixbuf_y_17_fu_160_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_81,
      \pixbuf_y_17_fu_160_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_82,
      \pixbuf_y_17_fu_160_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_83,
      \pixbuf_y_17_fu_160_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_84,
      \pixbuf_y_17_fu_160_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_85,
      \pixbuf_y_17_fu_160_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_86,
      \pixbuf_y_18_fu_164_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_55,
      \pixbuf_y_18_fu_164_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_56,
      \pixbuf_y_18_fu_164_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_57,
      \pixbuf_y_18_fu_164_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_58,
      \pixbuf_y_18_fu_164_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_59,
      \pixbuf_y_18_fu_164_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_60,
      \pixbuf_y_18_fu_164_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_61,
      \pixbuf_y_18_fu_164_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_62,
      \pixbuf_y_1_fu_190_reg[7]\(7 downto 0) => \pixbuf_y_1_fu_190_reg[7]_2\(7 downto 0),
      \pixbuf_y_1_fu_190_reg[7]_0\(7 downto 0) => \^pixbuf_y_3_fu_198_reg[7]_0\(7 downto 0),
      \pixbuf_y_2_fu_194_reg[7]\(7 downto 0) => \pixbuf_y_2_fu_194_reg[7]_1\(7 downto 0),
      \pixbuf_y_2_fu_194_reg[7]_0\(7 downto 0) => p_0_0_0_0_0500705_i_fu_170(7 downto 0),
      \pixbuf_y_3_fu_198_reg[7]\(7 downto 0) => \pixbuf_y_3_fu_198_reg[7]_1\(7 downto 0),
      \pixbuf_y_3_fu_198_reg[7]_0\(7 downto 0) => p_0_3_0_0_0707_i_fu_174(7 downto 0),
      \pixbuf_y_fu_186_reg[7]\(7 downto 0) => \pixbuf_y_fu_186_reg[7]_2\(7 downto 0),
      \pixbuf_y_fu_186_reg[7]_0\(7 downto 0) => \^pixbuf_y_2_fu_194_reg[7]_0\(7 downto 0),
      stream_csc_empty_n => stream_csc_empty_n,
      stream_out_hresampled_full_n => stream_out_hresampled_full_n,
      tmp_4_reg_1065_pp0_iter1_reg => tmp_4_reg_1065_pp0_iter1_reg,
      \x_fu_166_reg[11]\(5) => flow_control_loop_pipe_sequential_init_U_n_113,
      \x_fu_166_reg[11]\(4) => flow_control_loop_pipe_sequential_init_U_n_114,
      \x_fu_166_reg[11]\(3) => flow_control_loop_pipe_sequential_init_U_n_115,
      \x_fu_166_reg[11]\(2) => flow_control_loop_pipe_sequential_init_U_n_116,
      \x_fu_166_reg[11]\(1) => flow_control_loop_pipe_sequential_init_U_n_117,
      \x_fu_166_reg[11]\(0) => flow_control_loop_pipe_sequential_init_U_n_118,
      \x_fu_166_reg[11]_0\(11 downto 0) => add_ln769_fu_399_p2(11 downto 0),
      xor_ln765_reg_610 => xor_ln765_reg_610
    );
icmp_ln769_fu_393_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_icmp_ln769_fu_393_p2_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => icmp_ln769_fu_393_p2,
      CO(4) => icmp_ln769_fu_393_p2_carry_n_8,
      CO(3) => icmp_ln769_fu_393_p2_carry_n_9,
      CO(2) => icmp_ln769_fu_393_p2_carry_n_10,
      CO(1) => icmp_ln769_fu_393_p2_carry_n_11,
      CO(0) => icmp_ln769_fu_393_p2_carry_n_12,
      DI(7 downto 6) => B"00",
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_95,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_96,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_97,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_98,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_99,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_100,
      O(7 downto 0) => NLW_icmp_ln769_fu_393_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => flow_control_loop_pipe_sequential_init_U_n_101,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_102,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_103,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_104,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_105,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_106
    );
\icmp_ln769_reg_1043_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln769_reg_1043,
      Q => icmp_ln769_reg_1043_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln769_reg_1043_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln769_fu_393_p2,
      Q => icmp_ln769_reg_1043,
      R => '0'
    );
icmp_ln777_fu_411_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_icmp_ln777_fu_411_p2_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => icmp_ln777_fu_411_p2,
      CO(4) => icmp_ln777_fu_411_p2_carry_n_8,
      CO(3) => icmp_ln777_fu_411_p2_carry_n_9,
      CO(2) => icmp_ln777_fu_411_p2_carry_n_10,
      CO(1) => icmp_ln777_fu_411_p2_carry_n_11,
      CO(0) => icmp_ln777_fu_411_p2_carry_n_12,
      DI(7 downto 6) => B"00",
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_107,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_108,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_109,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_110,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_111,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_112,
      O(7 downto 0) => NLW_icmp_ln777_fu_411_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => flow_control_loop_pipe_sequential_init_U_n_113,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_114,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_115,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_116,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_117,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_118
    );
\icmp_ln777_reg_1047[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFF7FFF70000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I2 => stream_out_hresampled_full_n,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => stream_csc_empty_n,
      I5 => flow_control_loop_pipe_sequential_init_U_n_12,
      O => ap_block_pp0_stage0_subdone
    );
\icmp_ln777_reg_1047_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln777_reg_1047,
      Q => icmp_ln777_reg_1047_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln777_reg_1047_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln777_fu_411_p2,
      Q => icmp_ln777_reg_1047,
      R => '0'
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0\(0),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(0),
      O => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]\(0)
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0\(1),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(1),
      O => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]\(1)
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0\(2),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(2),
      O => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]\(2)
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0\(3),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(3),
      O => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]\(3)
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0\(4),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(4),
      O => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]\(4)
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0\(5),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(5),
      O => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]\(5)
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0\(6),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(6),
      O => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]\(6)
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0\(7),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(7),
      O => \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]\(7)
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0\(0),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(8),
      O => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]\(0)
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0\(1),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(9),
      O => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]\(1)
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0\(2),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(10),
      O => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]\(2)
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0\(3),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(11),
      O => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]\(3)
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0\(4),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(12),
      O => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]\(4)
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0\(5),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(13),
      O => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]\(5)
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0\(6),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(14),
      O => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]\(6)
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0\(7),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(15),
      O => \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]\(7)
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0\(0),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(16),
      O => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]\(0)
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0\(1),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(17),
      O => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]\(1)
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0\(2),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(18),
      O => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]\(2)
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0\(3),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(19),
      O => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]\(3)
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0\(4),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(20),
      O => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]\(4)
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0\(5),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(21),
      O => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]\(5)
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0\(6),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(22),
      O => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]\(6)
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0\(7),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(23),
      O => \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]\(7)
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0\(0),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(24),
      O => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]\(0)
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0\(1),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(25),
      O => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]\(1)
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0\(2),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(26),
      O => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]\(2)
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0\(3),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(27),
      O => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]\(3)
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0\(4),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(28),
      O => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]\(4)
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0\(5),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(29),
      O => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]\(5)
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0\(6),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(30),
      O => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]\(6)
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0\(7),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(31),
      O => \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]\(7)
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0\(0),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(32),
      O => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]\(0)
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0\(1),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(33),
      O => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]\(1)
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0\(2),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(34),
      O => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]\(2)
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0\(3),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(35),
      O => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]\(3)
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0\(4),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(36),
      O => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]\(4)
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0\(5),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(37),
      O => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]\(5)
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0\(6),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(38),
      O => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]\(6)
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0\(7),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(39),
      O => \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]\(7)
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0\(0),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(40),
      O => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]\(0)
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0\(1),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(41),
      O => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]\(1)
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0\(2),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(42),
      O => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]\(2)
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0\(3),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(43),
      O => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]\(3)
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0\(4),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(44),
      O => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]\(4)
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0\(5),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(45),
      O => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]\(5)
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0\(6),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(46),
      O => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]\(6)
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0\(7),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(47),
      O => \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]\(7)
    );
\mOutPtr[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^push\,
      I1 => stream_out_hresampled_empty_n,
      I2 => v_vcresampler_core_U0_stream_out_hresampled_read,
      O => empty_n_reg(0)
    );
\mOutPtr[4]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^push\,
      I1 => v_vcresampler_core_U0_stream_out_hresampled_read,
      I2 => stream_out_hresampled_empty_n,
      O => mOutPtr16_out
    );
\mpix_cb_fu_128[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(0),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(8),
      O => \mpix_cb_fu_128_reg[7]_0\(0)
    );
\mpix_cb_fu_128[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(1),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(9),
      O => \mpix_cb_fu_128_reg[7]_0\(1)
    );
\mpix_cb_fu_128[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(2),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(10),
      O => \mpix_cb_fu_128_reg[7]_0\(2)
    );
\mpix_cb_fu_128[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(3),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(11),
      O => \mpix_cb_fu_128_reg[7]_0\(3)
    );
\mpix_cb_fu_128[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(4),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(12),
      O => \mpix_cb_fu_128_reg[7]_0\(4)
    );
\mpix_cb_fu_128[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(5),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(13),
      O => \mpix_cb_fu_128_reg[7]_0\(5)
    );
\mpix_cb_fu_128[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(6),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(14),
      O => \mpix_cb_fu_128_reg[7]_0\(6)
    );
\mpix_cb_fu_128[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200020202020"
    )
        port map (
      I0 => Q(1),
      I1 => flow_control_loop_pipe_sequential_init_U_n_12,
      I2 => stream_csc_empty_n,
      I3 => tmp_4_reg_1065_pp0_iter1_reg,
      I4 => stream_out_hresampled_full_n,
      I5 => \p_0_0_0_0_0500705_i_fu_170[7]_i_4_n_5\,
      O => \ap_CS_fsm_reg[3]\(0)
    );
\mpix_cb_fu_128[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(7),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(15),
      O => \mpix_cb_fu_128_reg[7]_0\(7)
    );
\mpix_cb_fu_178_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => \^mpix_cb_fu_178_reg[7]_0\(0),
      R => '0'
    );
\mpix_cb_fu_178_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => \^mpix_cb_fu_178_reg[7]_0\(1),
      R => '0'
    );
\mpix_cb_fu_178_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \^mpix_cb_fu_178_reg[7]_0\(2),
      R => '0'
    );
\mpix_cb_fu_178_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => \^mpix_cb_fu_178_reg[7]_0\(3),
      R => '0'
    );
\mpix_cb_fu_178_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \^mpix_cb_fu_178_reg[7]_0\(4),
      R => '0'
    );
\mpix_cb_fu_178_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \^mpix_cb_fu_178_reg[7]_0\(5),
      R => '0'
    );
\mpix_cb_fu_178_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => \^mpix_cb_fu_178_reg[7]_0\(6),
      R => '0'
    );
\mpix_cb_fu_178_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => \^mpix_cb_fu_178_reg[7]_0\(7),
      R => '0'
    );
\mpix_cr_fu_136[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(0),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(16),
      O => \mpix_cr_fu_136_reg[7]_0\(0)
    );
\mpix_cr_fu_136[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(1),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(17),
      O => \mpix_cr_fu_136_reg[7]_0\(1)
    );
\mpix_cr_fu_136[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(2),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(18),
      O => \mpix_cr_fu_136_reg[7]_0\(2)
    );
\mpix_cr_fu_136[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(3),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(19),
      O => \mpix_cr_fu_136_reg[7]_0\(3)
    );
\mpix_cr_fu_136[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(4),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(20),
      O => \mpix_cr_fu_136_reg[7]_0\(4)
    );
\mpix_cr_fu_136[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(5),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(21),
      O => \mpix_cr_fu_136_reg[7]_0\(5)
    );
\mpix_cr_fu_136[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(6),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(22),
      O => \mpix_cr_fu_136_reg[7]_0\(6)
    );
\mpix_cr_fu_136[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(7),
      I1 => icmp_ln769_reg_1043,
      I2 => icmp_ln777_reg_1047,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \out\(23),
      O => \mpix_cr_fu_136_reg[7]_0\(7)
    );
\mpix_cr_fu_182_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => \^mpix_cr_fu_182_reg[7]_0\(0),
      R => '0'
    );
\mpix_cr_fu_182_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => \^mpix_cr_fu_182_reg[7]_0\(1),
      R => '0'
    );
\mpix_cr_fu_182_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => \^mpix_cr_fu_182_reg[7]_0\(2),
      R => '0'
    );
\mpix_cr_fu_182_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => \^mpix_cr_fu_182_reg[7]_0\(3),
      R => '0'
    );
\mpix_cr_fu_182_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => \^mpix_cr_fu_182_reg[7]_0\(4),
      R => '0'
    );
\mpix_cr_fu_182_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => \^mpix_cr_fu_182_reg[7]_0\(5),
      R => '0'
    );
\mpix_cr_fu_182_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \^mpix_cr_fu_182_reg[7]_0\(6),
      R => '0'
    );
\mpix_cr_fu_182_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \^mpix_cr_fu_182_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0_0_0492_1_3735_i_fu_158_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => p_0_0_0_0_0492_1_3735_i_fu_158(0),
      R => '0'
    );
\p_0_0_0_0_0492_1_3735_i_fu_158_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => p_0_0_0_0_0492_1_3735_i_fu_158(1),
      R => '0'
    );
\p_0_0_0_0_0492_1_3735_i_fu_158_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => p_0_0_0_0_0492_1_3735_i_fu_158(2),
      R => '0'
    );
\p_0_0_0_0_0492_1_3735_i_fu_158_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => p_0_0_0_0_0492_1_3735_i_fu_158(3),
      R => '0'
    );
\p_0_0_0_0_0492_1_3735_i_fu_158_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => p_0_0_0_0_0492_1_3735_i_fu_158(4),
      R => '0'
    );
\p_0_0_0_0_0492_1_3735_i_fu_158_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => p_0_0_0_0_0492_1_3735_i_fu_158(5),
      R => '0'
    );
\p_0_0_0_0_0492_1_3735_i_fu_158_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => p_0_0_0_0_0492_1_3735_i_fu_158(6),
      R => '0'
    );
\p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => p_0_0_0_0_0492_1_3735_i_fu_158(7),
      R => '0'
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_104[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(0),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_158(0),
      I3 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(0),
      O => \mpix_cb_fu_128_reg[7]\(0)
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_104[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(1),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_158(1),
      I3 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(1),
      O => \mpix_cb_fu_128_reg[7]\(1)
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_104[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(2),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_158(2),
      I3 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(2),
      O => \mpix_cb_fu_128_reg[7]\(2)
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_104[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(3),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_158(3),
      I3 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(3),
      O => \mpix_cb_fu_128_reg[7]\(3)
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_104[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(4),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_158(4),
      I3 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(4),
      O => \mpix_cb_fu_128_reg[7]\(4)
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_104[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(5),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_158(5),
      I3 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(5),
      O => \mpix_cb_fu_128_reg[7]\(5)
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_104[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(6),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_158(6),
      I3 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(6),
      O => \mpix_cb_fu_128_reg[7]\(6)
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_104[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(7),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0492_1_3735_i_fu_158(7),
      I3 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(7),
      O => \mpix_cb_fu_128_reg[7]\(7)
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_112[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => cmp151_i_reg_1053_pp0_iter1_reg,
      I1 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(0),
      I2 => icmp_ln777_reg_1047_pp0_iter1_reg,
      I3 => \^mpix_cb_fu_178_reg[7]_0\(0),
      O => \cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_0\(0)
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_112[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => cmp151_i_reg_1053_pp0_iter1_reg,
      I1 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(1),
      I2 => icmp_ln777_reg_1047_pp0_iter1_reg,
      I3 => \^mpix_cb_fu_178_reg[7]_0\(1),
      O => \cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_0\(1)
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_112[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => cmp151_i_reg_1053_pp0_iter1_reg,
      I1 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(2),
      I2 => icmp_ln777_reg_1047_pp0_iter1_reg,
      I3 => \^mpix_cb_fu_178_reg[7]_0\(2),
      O => \cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_0\(2)
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_112[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => cmp151_i_reg_1053_pp0_iter1_reg,
      I1 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(3),
      I2 => icmp_ln777_reg_1047_pp0_iter1_reg,
      I3 => \^mpix_cb_fu_178_reg[7]_0\(3),
      O => \cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_0\(3)
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_112[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => cmp151_i_reg_1053_pp0_iter1_reg,
      I1 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(4),
      I2 => icmp_ln777_reg_1047_pp0_iter1_reg,
      I3 => \^mpix_cb_fu_178_reg[7]_0\(4),
      O => \cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_0\(4)
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_112[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => cmp151_i_reg_1053_pp0_iter1_reg,
      I1 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(5),
      I2 => icmp_ln777_reg_1047_pp0_iter1_reg,
      I3 => \^mpix_cb_fu_178_reg[7]_0\(5),
      O => \cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_0\(5)
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_112[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => cmp151_i_reg_1053_pp0_iter1_reg,
      I1 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(6),
      I2 => icmp_ln777_reg_1047_pp0_iter1_reg,
      I3 => \^mpix_cb_fu_178_reg[7]_0\(6),
      O => \cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_0\(6)
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_112[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => cmp151_i_reg_1053_pp0_iter1_reg,
      I1 => \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(7),
      I2 => icmp_ln777_reg_1047_pp0_iter1_reg,
      I3 => \^mpix_cb_fu_178_reg[7]_0\(7),
      O => \cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_0\(7)
    );
\p_0_0_0_0_0500705_i_fu_170[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter2,
      O => \p_0_0_0_0_0500705_i_fu_170[7]_i_4_n_5\
    );
\p_0_0_0_0_0500705_i_fu_170_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_94,
      Q => p_0_0_0_0_0500705_i_fu_170(0),
      R => '0'
    );
\p_0_0_0_0_0500705_i_fu_170_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_93,
      Q => p_0_0_0_0_0500705_i_fu_170(1),
      R => '0'
    );
\p_0_0_0_0_0500705_i_fu_170_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_92,
      Q => p_0_0_0_0_0500705_i_fu_170(2),
      R => '0'
    );
\p_0_0_0_0_0500705_i_fu_170_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_91,
      Q => p_0_0_0_0_0500705_i_fu_170(3),
      R => '0'
    );
\p_0_0_0_0_0500705_i_fu_170_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_90,
      Q => p_0_0_0_0_0500705_i_fu_170(4),
      R => '0'
    );
\p_0_0_0_0_0500705_i_fu_170_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_89,
      Q => p_0_0_0_0_0500705_i_fu_170(5),
      R => '0'
    );
\p_0_0_0_0_0500705_i_fu_170_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_88,
      Q => p_0_0_0_0_0500705_i_fu_170(6),
      R => '0'
    );
\p_0_0_0_0_0500705_i_fu_170_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_87,
      Q => p_0_0_0_0_0500705_i_fu_170(7),
      R => '0'
    );
\p_0_0_0_0_0_1_3739_i_fu_162_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => p_0_0_0_0_0_1_3739_i_fu_162(0),
      R => '0'
    );
\p_0_0_0_0_0_1_3739_i_fu_162_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => p_0_0_0_0_0_1_3739_i_fu_162(1),
      R => '0'
    );
\p_0_0_0_0_0_1_3739_i_fu_162_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => p_0_0_0_0_0_1_3739_i_fu_162(2),
      R => '0'
    );
\p_0_0_0_0_0_1_3739_i_fu_162_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => p_0_0_0_0_0_1_3739_i_fu_162(3),
      R => '0'
    );
\p_0_0_0_0_0_1_3739_i_fu_162_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => p_0_0_0_0_0_1_3739_i_fu_162(4),
      R => '0'
    );
\p_0_0_0_0_0_1_3739_i_fu_162_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => p_0_0_0_0_0_1_3739_i_fu_162(5),
      R => '0'
    );
\p_0_0_0_0_0_1_3739_i_fu_162_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => p_0_0_0_0_0_1_3739_i_fu_162(6),
      R => '0'
    );
\p_0_0_0_0_0_1_3739_i_fu_162_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => p_0_0_0_0_0_1_3739_i_fu_162(7),
      R => '0'
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_108[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(0),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_162(0),
      I3 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(0),
      O => \mpix_cr_fu_136_reg[7]\(0)
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_108[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(1),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_162(1),
      I3 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(1),
      O => \mpix_cr_fu_136_reg[7]\(1)
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_108[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(2),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_162(2),
      I3 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(2),
      O => \mpix_cr_fu_136_reg[7]\(2)
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_108[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(3),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_162(3),
      I3 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(3),
      O => \mpix_cr_fu_136_reg[7]\(3)
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_108[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(4),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_162(4),
      I3 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(4),
      O => \mpix_cr_fu_136_reg[7]\(4)
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_108[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(5),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_162(5),
      I3 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(5),
      O => \mpix_cr_fu_136_reg[7]\(5)
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_108[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(6),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_162(6),
      I3 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(6),
      O => \mpix_cr_fu_136_reg[7]\(6)
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_108[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(7),
      I1 => cmp151_i_reg_1053_pp0_iter1_reg,
      I2 => p_0_0_0_0_0_1_3739_i_fu_162(7),
      I3 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(7),
      O => \mpix_cr_fu_136_reg[7]\(7)
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_116[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => cmp151_i_reg_1053_pp0_iter1_reg,
      I1 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(0),
      I2 => icmp_ln777_reg_1047_pp0_iter1_reg,
      I3 => \^mpix_cr_fu_182_reg[7]_0\(0),
      O => \cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_1\(0)
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_116[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => cmp151_i_reg_1053_pp0_iter1_reg,
      I1 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(1),
      I2 => icmp_ln777_reg_1047_pp0_iter1_reg,
      I3 => \^mpix_cr_fu_182_reg[7]_0\(1),
      O => \cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_1\(1)
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_116[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => cmp151_i_reg_1053_pp0_iter1_reg,
      I1 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(2),
      I2 => icmp_ln777_reg_1047_pp0_iter1_reg,
      I3 => \^mpix_cr_fu_182_reg[7]_0\(2),
      O => \cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_1\(2)
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_116[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => cmp151_i_reg_1053_pp0_iter1_reg,
      I1 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(3),
      I2 => icmp_ln777_reg_1047_pp0_iter1_reg,
      I3 => \^mpix_cr_fu_182_reg[7]_0\(3),
      O => \cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_1\(3)
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_116[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => cmp151_i_reg_1053_pp0_iter1_reg,
      I1 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(4),
      I2 => icmp_ln777_reg_1047_pp0_iter1_reg,
      I3 => \^mpix_cr_fu_182_reg[7]_0\(4),
      O => \cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_1\(4)
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_116[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => cmp151_i_reg_1053_pp0_iter1_reg,
      I1 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(5),
      I2 => icmp_ln777_reg_1047_pp0_iter1_reg,
      I3 => \^mpix_cr_fu_182_reg[7]_0\(5),
      O => \cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_1\(5)
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_116[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => cmp151_i_reg_1053_pp0_iter1_reg,
      I1 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(6),
      I2 => icmp_ln777_reg_1047_pp0_iter1_reg,
      I3 => \^mpix_cr_fu_182_reg[7]_0\(6),
      O => \cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_1\(6)
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_116[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => cmp151_i_reg_1053_pp0_iter1_reg,
      I1 => \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(7),
      I2 => icmp_ln777_reg_1047_pp0_iter1_reg,
      I3 => \^mpix_cr_fu_182_reg[7]_0\(7),
      O => \cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_1\(7)
    );
\p_0_3_0_0_0707_i_fu_174_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_70,
      Q => p_0_3_0_0_0707_i_fu_174(0),
      R => '0'
    );
\p_0_3_0_0_0707_i_fu_174_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_69,
      Q => p_0_3_0_0_0707_i_fu_174(1),
      R => '0'
    );
\p_0_3_0_0_0707_i_fu_174_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_68,
      Q => p_0_3_0_0_0707_i_fu_174(2),
      R => '0'
    );
\p_0_3_0_0_0707_i_fu_174_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_67,
      Q => p_0_3_0_0_0707_i_fu_174(3),
      R => '0'
    );
\p_0_3_0_0_0707_i_fu_174_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_66,
      Q => p_0_3_0_0_0707_i_fu_174(4),
      R => '0'
    );
\p_0_3_0_0_0707_i_fu_174_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_65,
      Q => p_0_3_0_0_0707_i_fu_174(5),
      R => '0'
    );
\p_0_3_0_0_0707_i_fu_174_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => p_0_3_0_0_0707_i_fu_174(6),
      R => '0'
    );
\p_0_3_0_0_0707_i_fu_174_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mpix_cb_fu_178,
      D => flow_control_loop_pipe_sequential_init_U_n_63,
      Q => p_0_3_0_0_0707_i_fu_174(7),
      R => '0'
    );
\pixbuf_y_14_fu_148[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_1_fu_190_reg[7]_1\(0),
      I1 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_14_fu_148_reg[7]\(0),
      O => \pixbuf_y_1_fu_190_reg[7]_0\(0)
    );
\pixbuf_y_14_fu_148[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_1_fu_190_reg[7]_1\(1),
      I1 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_14_fu_148_reg[7]\(1),
      O => \pixbuf_y_1_fu_190_reg[7]_0\(1)
    );
\pixbuf_y_14_fu_148[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_1_fu_190_reg[7]_1\(2),
      I1 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_14_fu_148_reg[7]\(2),
      O => \pixbuf_y_1_fu_190_reg[7]_0\(2)
    );
\pixbuf_y_14_fu_148[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_1_fu_190_reg[7]_1\(3),
      I1 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_14_fu_148_reg[7]\(3),
      O => \pixbuf_y_1_fu_190_reg[7]_0\(3)
    );
\pixbuf_y_14_fu_148[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_1_fu_190_reg[7]_1\(4),
      I1 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_14_fu_148_reg[7]\(4),
      O => \pixbuf_y_1_fu_190_reg[7]_0\(4)
    );
\pixbuf_y_14_fu_148[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_1_fu_190_reg[7]_1\(5),
      I1 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_14_fu_148_reg[7]\(5),
      O => \pixbuf_y_1_fu_190_reg[7]_0\(5)
    );
\pixbuf_y_14_fu_148[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_1_fu_190_reg[7]_1\(6),
      I1 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_14_fu_148_reg[7]\(6),
      O => \pixbuf_y_1_fu_190_reg[7]_0\(6)
    );
\pixbuf_y_14_fu_148[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_1_fu_190_reg[7]_1\(7),
      I1 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_14_fu_148_reg[7]\(7),
      O => \pixbuf_y_1_fu_190_reg[7]_0\(7)
    );
\pixbuf_y_15_fu_152[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I1 => Q(1),
      I2 => flow_control_loop_pipe_sequential_init_U_n_5,
      O => \icmp_ln769_reg_1043_pp0_iter1_reg_reg[0]_0\(0)
    );
\pixbuf_y_1_fu_190_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => \^pixbuf_y_1_fu_190_reg[7]_1\(0),
      R => '0'
    );
\pixbuf_y_1_fu_190_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => \^pixbuf_y_1_fu_190_reg[7]_1\(1),
      R => '0'
    );
\pixbuf_y_1_fu_190_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => \^pixbuf_y_1_fu_190_reg[7]_1\(2),
      R => '0'
    );
\pixbuf_y_1_fu_190_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => \^pixbuf_y_1_fu_190_reg[7]_1\(3),
      R => '0'
    );
\pixbuf_y_1_fu_190_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => \^pixbuf_y_1_fu_190_reg[7]_1\(4),
      R => '0'
    );
\pixbuf_y_1_fu_190_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => \^pixbuf_y_1_fu_190_reg[7]_1\(5),
      R => '0'
    );
\pixbuf_y_1_fu_190_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => \^pixbuf_y_1_fu_190_reg[7]_1\(6),
      R => '0'
    );
\pixbuf_y_1_fu_190_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => \^pixbuf_y_1_fu_190_reg[7]_1\(7),
      R => '0'
    );
\pixbuf_y_2_fu_194_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_86,
      Q => \^pixbuf_y_2_fu_194_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_2_fu_194_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_85,
      Q => \^pixbuf_y_2_fu_194_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_2_fu_194_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_84,
      Q => \^pixbuf_y_2_fu_194_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_2_fu_194_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_83,
      Q => \^pixbuf_y_2_fu_194_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_2_fu_194_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_82,
      Q => \^pixbuf_y_2_fu_194_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_2_fu_194_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_81,
      Q => \^pixbuf_y_2_fu_194_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_2_fu_194_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_80,
      Q => \^pixbuf_y_2_fu_194_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_2_fu_194_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_79,
      Q => \^pixbuf_y_2_fu_194_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_3_fu_198_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_62,
      Q => \^pixbuf_y_3_fu_198_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_3_fu_198_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_61,
      Q => \^pixbuf_y_3_fu_198_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_3_fu_198_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => \^pixbuf_y_3_fu_198_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_3_fu_198_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => \^pixbuf_y_3_fu_198_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_3_fu_198_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => \^pixbuf_y_3_fu_198_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_3_fu_198_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => \^pixbuf_y_3_fu_198_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_3_fu_198_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => \^pixbuf_y_3_fu_198_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_3_fu_198_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_55,
      Q => \^pixbuf_y_3_fu_198_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_fu_144[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_fu_186_reg[7]_1\(0),
      I1 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_fu_144_reg[7]\(0),
      O => \pixbuf_y_fu_186_reg[7]_0\(0)
    );
\pixbuf_y_fu_144[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_fu_186_reg[7]_1\(1),
      I1 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_fu_144_reg[7]\(1),
      O => \pixbuf_y_fu_186_reg[7]_0\(1)
    );
\pixbuf_y_fu_144[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_fu_186_reg[7]_1\(2),
      I1 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_fu_144_reg[7]\(2),
      O => \pixbuf_y_fu_186_reg[7]_0\(2)
    );
\pixbuf_y_fu_144[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_fu_186_reg[7]_1\(3),
      I1 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_fu_144_reg[7]\(3),
      O => \pixbuf_y_fu_186_reg[7]_0\(3)
    );
\pixbuf_y_fu_144[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_fu_186_reg[7]_1\(4),
      I1 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_fu_144_reg[7]\(4),
      O => \pixbuf_y_fu_186_reg[7]_0\(4)
    );
\pixbuf_y_fu_144[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_fu_186_reg[7]_1\(5),
      I1 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_fu_144_reg[7]\(5),
      O => \pixbuf_y_fu_186_reg[7]_0\(5)
    );
\pixbuf_y_fu_144[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_fu_186_reg[7]_1\(6),
      I1 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_fu_144_reg[7]\(6),
      O => \pixbuf_y_fu_186_reg[7]_0\(6)
    );
\pixbuf_y_fu_144[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A80000000000"
    )
        port map (
      I0 => \p_0_0_0_0_0500705_i_fu_170[7]_i_4_n_5\,
      I1 => stream_out_hresampled_full_n,
      I2 => tmp_4_reg_1065_pp0_iter1_reg,
      I3 => stream_csc_empty_n,
      I4 => flow_control_loop_pipe_sequential_init_U_n_12,
      I5 => Q(1),
      O => E(0)
    );
\pixbuf_y_fu_144[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pixbuf_y_fu_186_reg[7]_1\(7),
      I1 => icmp_ln769_reg_1043_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \pixbuf_y_fu_144_reg[7]\(7),
      O => \pixbuf_y_fu_186_reg[7]_0\(7)
    );
\pixbuf_y_fu_186_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_78,
      Q => \^pixbuf_y_fu_186_reg[7]_1\(0),
      R => '0'
    );
\pixbuf_y_fu_186_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_77,
      Q => \^pixbuf_y_fu_186_reg[7]_1\(1),
      R => '0'
    );
\pixbuf_y_fu_186_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_76,
      Q => \^pixbuf_y_fu_186_reg[7]_1\(2),
      R => '0'
    );
\pixbuf_y_fu_186_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_75,
      Q => \^pixbuf_y_fu_186_reg[7]_1\(3),
      R => '0'
    );
\pixbuf_y_fu_186_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_74,
      Q => \^pixbuf_y_fu_186_reg[7]_1\(4),
      R => '0'
    );
\pixbuf_y_fu_186_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_73,
      Q => \^pixbuf_y_fu_186_reg[7]_1\(5),
      R => '0'
    );
\pixbuf_y_fu_186_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_72,
      Q => \^pixbuf_y_fu_186_reg[7]_1\(6),
      R => '0'
    );
\pixbuf_y_fu_186_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3735_i_fu_158_0,
      D => flow_control_loop_pipe_sequential_init_U_n_71,
      Q => \^pixbuf_y_fu_186_reg[7]_1\(7),
      R => '0'
    );
\tmp_4_reg_1065_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_4_reg_1065,
      Q => tmp_4_reg_1065_pp0_iter1_reg,
      R => '0'
    );
\tmp_4_reg_1065_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_in,
      Q => tmp_4_reg_1065,
      R => '0'
    );
\x_fu_166_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_166,
      D => add_ln769_fu_399_p2(0),
      Q => \x_fu_166_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_166_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_166,
      D => add_ln769_fu_399_p2(10),
      Q => \x_fu_166_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_166_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_166,
      D => add_ln769_fu_399_p2(11),
      Q => \x_fu_166_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_166_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_166,
      D => add_ln769_fu_399_p2(1),
      Q => \x_fu_166_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_166_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_166,
      D => add_ln769_fu_399_p2(2),
      Q => \x_fu_166_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_166_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_166,
      D => add_ln769_fu_399_p2(3),
      Q => \x_fu_166_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_166_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_166,
      D => add_ln769_fu_399_p2(4),
      Q => \x_fu_166_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_166_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_166,
      D => add_ln769_fu_399_p2(5),
      Q => \x_fu_166_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_166_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_166,
      D => add_ln769_fu_399_p2(6),
      Q => \x_fu_166_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_166_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_166,
      D => add_ln769_fu_399_p2(7),
      Q => \x_fu_166_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_166_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_166,
      D => add_ln769_fu_399_p2(8),
      Q => \x_fu_166_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_166_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_166,
      D => add_ln769_fu_399_p2(9),
      Q => \x_fu_166_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2 is
  port (
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1 : out STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0 : out STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0 : out STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_we0 : out STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_we0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    mOutPtr16_out : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \out_x_reg_752_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \linebuf_c_1_addr_reg_779_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cmp33_i_reg_395 : in STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg : in STD_LOGIC;
    empty_reg_385 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    icmp_ln998_fu_243_p2 : in STD_LOGIC;
    \icmp_ln1000_reg_757_reg[0]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp0_iter2_reg_0 : in STD_LOGIC;
    stream_in_vresampled_full_n : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    stream_in_vresampled_empty_n : in STD_LOGIC;
    v_hcresampler_core_2_U0_stream_in_vresampled_read : in STD_LOGIC
  );
end bd_2d50_csc_0_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2;

architecture STRUCTURE of bd_2d50_csc_0_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2 is
  signal add_ln1000_fu_277_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_block_pp0_stage0_01001 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__1_n_5\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_out_x : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_ready : STD_LOGIC;
  signal \^grp_v_vcresampler_core_1_pipeline_vitis_loop_1000_2_fu_170_linebuf_c_1_ce0\ : STD_LOGIC;
  signal icmp_ln1000_fu_271_p2 : STD_LOGIC;
  signal icmp_ln1000_reg_757_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln1000_reg_757_reg_n_5_[0]\ : STD_LOGIC;
  signal \^out_x_reg_752_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^push\ : STD_LOGIC;
  signal x_fu_118 : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_1__0\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_1__0\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__0\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \pix_0_2_0_0_0_load609_lcssa648_i_fu_84[7]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_1 : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_2 : label is "soft_lutpair415";
begin
  grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0 <= \^grp_v_vcresampler_core_1_pipeline_vitis_loop_1000_2_fu_170_linebuf_c_1_ce0\;
  \out_x_reg_752_reg[10]_0\(10 downto 0) <= \^out_x_reg_752_reg[10]_0\(10 downto 0);
  push <= \^push\;
\SRL_SIG_reg[15][0]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => stream_in_vresampled_full_n,
      I1 => \^grp_v_vcresampler_core_1_pipeline_vitis_loop_1000_2_fu_170_linebuf_c_1_ce0\,
      I2 => ap_enable_reg_pp0_iter2_reg_0,
      I3 => Q(2),
      O => \^push\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFDD22002F00"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_11,
      I1 => stream_in_empty_n,
      I2 => stream_in_vresampled_full_n,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_enable_reg_pp0_iter2_reg_0,
      I5 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter2_i_1__1_n_5\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__1_n_5\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_33
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => x_fu_118,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_5,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      ap_block_pp0_stage0_01001 => ap_block_pp0_stage0_01001,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_enable_reg_pp0_iter2_reg_0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => \icmp_ln1000_reg_757_reg_n_5_[0]\,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cmp33_i_reg_395 => cmp33_i_reg_395,
      \cmp33_i_reg_395_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_11,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_ready => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_ready,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_35,
      icmp_ln1000_fu_271_p2 => icmp_ln1000_fu_271_p2,
      \icmp_ln1000_reg_757_reg[0]\(10 downto 0) => \icmp_ln1000_reg_757_reg[0]_0\(10 downto 0),
      icmp_ln998_fu_243_p2 => icmp_ln998_fu_243_p2,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_vresampled_full_n => stream_in_vresampled_full_n,
      \x_fu_118_reg[10]\(10 downto 0) => ap_sig_allocacmp_out_x(10 downto 0),
      \x_fu_118_reg[10]_0\(10) => \x_fu_118_reg_n_5_[10]\,
      \x_fu_118_reg[10]_0\(9) => \x_fu_118_reg_n_5_[9]\,
      \x_fu_118_reg[10]_0\(8) => \x_fu_118_reg_n_5_[8]\,
      \x_fu_118_reg[10]_0\(7) => \x_fu_118_reg_n_5_[7]\,
      \x_fu_118_reg[10]_0\(6) => \x_fu_118_reg_n_5_[6]\,
      \x_fu_118_reg[10]_0\(5) => \x_fu_118_reg_n_5_[5]\,
      \x_fu_118_reg[10]_0\(4) => \x_fu_118_reg_n_5_[4]\,
      \x_fu_118_reg[10]_0\(3) => \x_fu_118_reg_n_5_[3]\,
      \x_fu_118_reg[10]_0\(2) => \x_fu_118_reg_n_5_[2]\,
      \x_fu_118_reg[10]_0\(1) => \x_fu_118_reg_n_5_[1]\,
      \x_fu_118_reg[10]_0\(0) => \x_fu_118_reg_n_5_[0]\,
      \x_fu_118_reg[9]\(10 downto 0) => add_ln1000_fu_277_p2(10 downto 0)
    );
\icmp_ln1000_reg_757[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDD0DD"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_11,
      I1 => stream_in_empty_n,
      I2 => stream_in_vresampled_full_n,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_enable_reg_pp0_iter2_reg_0,
      O => ap_block_pp0_stage0_subdone
    );
\icmp_ln1000_reg_757_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1000_reg_757_reg_n_5_[0]\,
      Q => icmp_ln1000_reg_757_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1000_reg_757_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1000_fu_271_p2,
      Q => \icmp_ln1000_reg_757_reg_n_5_[0]\,
      R => '0'
    );
\linebuf_c_1_addr_reg_779_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^out_x_reg_752_reg[10]_0\(0),
      Q => \linebuf_c_1_addr_reg_779_reg[10]_0\(0),
      R => '0'
    );
\linebuf_c_1_addr_reg_779_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^out_x_reg_752_reg[10]_0\(10),
      Q => \linebuf_c_1_addr_reg_779_reg[10]_0\(10),
      R => '0'
    );
\linebuf_c_1_addr_reg_779_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^out_x_reg_752_reg[10]_0\(1),
      Q => \linebuf_c_1_addr_reg_779_reg[10]_0\(1),
      R => '0'
    );
\linebuf_c_1_addr_reg_779_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^out_x_reg_752_reg[10]_0\(2),
      Q => \linebuf_c_1_addr_reg_779_reg[10]_0\(2),
      R => '0'
    );
\linebuf_c_1_addr_reg_779_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^out_x_reg_752_reg[10]_0\(3),
      Q => \linebuf_c_1_addr_reg_779_reg[10]_0\(3),
      R => '0'
    );
\linebuf_c_1_addr_reg_779_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^out_x_reg_752_reg[10]_0\(4),
      Q => \linebuf_c_1_addr_reg_779_reg[10]_0\(4),
      R => '0'
    );
\linebuf_c_1_addr_reg_779_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^out_x_reg_752_reg[10]_0\(5),
      Q => \linebuf_c_1_addr_reg_779_reg[10]_0\(5),
      R => '0'
    );
\linebuf_c_1_addr_reg_779_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^out_x_reg_752_reg[10]_0\(6),
      Q => \linebuf_c_1_addr_reg_779_reg[10]_0\(6),
      R => '0'
    );
\linebuf_c_1_addr_reg_779_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^out_x_reg_752_reg[10]_0\(7),
      Q => \linebuf_c_1_addr_reg_779_reg[10]_0\(7),
      R => '0'
    );
\linebuf_c_1_addr_reg_779_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^out_x_reg_752_reg[10]_0\(8),
      Q => \linebuf_c_1_addr_reg_779_reg[10]_0\(8),
      R => '0'
    );
\linebuf_c_1_addr_reg_779_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^out_x_reg_752_reg[10]_0\(9),
      Q => \linebuf_c_1_addr_reg_779_reg[10]_0\(9),
      R => '0'
    );
\mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^push\,
      I1 => stream_in_vresampled_empty_n,
      I2 => v_hcresampler_core_2_U0_stream_in_vresampled_read,
      O => empty_n_reg(0)
    );
\mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^push\,
      I1 => v_hcresampler_core_2_U0_stream_in_vresampled_read,
      I2 => stream_in_vresampled_empty_n,
      O => mOutPtr16_out
    );
\out_x_reg_752_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(0),
      Q => \^out_x_reg_752_reg[10]_0\(0),
      R => '0'
    );
\out_x_reg_752_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(10),
      Q => \^out_x_reg_752_reg[10]_0\(10),
      R => '0'
    );
\out_x_reg_752_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(1),
      Q => \^out_x_reg_752_reg[10]_0\(1),
      R => '0'
    );
\out_x_reg_752_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(2),
      Q => \^out_x_reg_752_reg[10]_0\(2),
      R => '0'
    );
\out_x_reg_752_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(3),
      Q => \^out_x_reg_752_reg[10]_0\(3),
      R => '0'
    );
\out_x_reg_752_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(4),
      Q => \^out_x_reg_752_reg[10]_0\(4),
      R => '0'
    );
\out_x_reg_752_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(5),
      Q => \^out_x_reg_752_reg[10]_0\(5),
      R => '0'
    );
\out_x_reg_752_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(6),
      Q => \^out_x_reg_752_reg[10]_0\(6),
      R => '0'
    );
\out_x_reg_752_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(7),
      Q => \^out_x_reg_752_reg[10]_0\(7),
      R => '0'
    );
\out_x_reg_752_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(8),
      Q => \^out_x_reg_752_reg[10]_0\(8),
      R => '0'
    );
\out_x_reg_752_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(9),
      Q => \^out_x_reg_752_reg[10]_0\(9),
      R => '0'
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_84[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => Q(2),
      I1 => cmp33_i_reg_395,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1000_reg_757_reg_n_5_[0]\,
      I4 => ap_block_pp0_stage0_01001,
      O => \ap_CS_fsm_reg[2]\
    );
ram_reg_bram_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^grp_v_vcresampler_core_1_pipeline_vitis_loop_1000_2_fu_170_linebuf_c_1_ce0\,
      I1 => icmp_ln1000_reg_757_pp0_iter1_reg,
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0
    );
\ram_reg_bram_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => icmp_ln1000_reg_757_pp0_iter1_reg,
      I1 => empty_reg_385,
      I2 => \^grp_v_vcresampler_core_1_pipeline_vitis_loop_1000_2_fu_170_linebuf_c_1_ce0\,
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_we0
    );
\ram_reg_bram_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^grp_v_vcresampler_core_1_pipeline_vitis_loop_1000_2_fu_170_linebuf_c_1_ce0\,
      I1 => empty_reg_385,
      I2 => cmp33_i_reg_395,
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_we0
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_block_pp0_stage0_01001,
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1
    );
\ram_reg_bram_0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD00D000"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_11,
      I1 => stream_in_empty_n,
      I2 => stream_in_vresampled_full_n,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_enable_reg_pp0_iter2_reg_0,
      O => \^grp_v_vcresampler_core_1_pipeline_vitis_loop_1000_2_fu_170_linebuf_c_1_ce0\
    );
\x_fu_118_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln1000_fu_277_p2(0),
      Q => \x_fu_118_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln1000_fu_277_p2(10),
      Q => \x_fu_118_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln1000_fu_277_p2(1),
      Q => \x_fu_118_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln1000_fu_277_p2(2),
      Q => \x_fu_118_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln1000_fu_277_p2(3),
      Q => \x_fu_118_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln1000_fu_277_p2(4),
      Q => \x_fu_118_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln1000_fu_277_p2(5),
      Q => \x_fu_118_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln1000_fu_277_p2(6),
      Q => \x_fu_118_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln1000_fu_277_p2(7),
      Q => \x_fu_118_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln1000_fu_277_p2(8),
      Q => \x_fu_118_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_118_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln1000_fu_277_p2(9),
      Q => \x_fu_118_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2 is
  port (
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_lcssa618666_i_fu_104_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa616660_i_fu_96_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa619669_i_fu_108_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa617663_i_fu_100_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    push : out STD_LOGIC;
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg : out STD_LOGIC;
    \x_2_reg_691_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \linebuf_c_2_addr_reg_711_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOUTADOUT : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[15][14]_srl16_i_1__3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[15][32]_srl16_i_1__3_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[15][32]_srl16_i_1__3_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[15][38]_srl16_i_1__3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    stream_out_vresampled_full_n : in STD_LOGIC;
    tmp_reg_375 : in STD_LOGIC;
    stream_out_hresampled_empty_n : in STD_LOGIC;
    cmp33_i_reg_365 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa619669_i_fu_108_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa617663_i_fu_100_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_fu_122[10]_i_5\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    bPassThru_420_Out_loc_channel_dout : in STD_LOGIC;
    empty_reg_360 : in STD_LOGIC;
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_0 : in STD_LOGIC
  );
end bd_2d50_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2;

architecture STRUCTURE of bd_2d50_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2 is
  signal add_ln1000_fu_236_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln1143_2_fu_506_p2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal add_ln1143_2_fu_506_p2_carry_n_10 : STD_LOGIC;
  signal add_ln1143_2_fu_506_p2_carry_n_11 : STD_LOGIC;
  signal add_ln1143_2_fu_506_p2_carry_n_12 : STD_LOGIC;
  signal add_ln1143_2_fu_506_p2_carry_n_5 : STD_LOGIC;
  signal add_ln1143_2_fu_506_p2_carry_n_6 : STD_LOGIC;
  signal add_ln1143_2_fu_506_p2_carry_n_7 : STD_LOGIC;
  signal add_ln1143_2_fu_506_p2_carry_n_8 : STD_LOGIC;
  signal add_ln1143_2_fu_506_p2_carry_n_9 : STD_LOGIC;
  signal add_ln1143_5_fu_558_p2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal add_ln1143_5_fu_558_p2_carry_n_10 : STD_LOGIC;
  signal add_ln1143_5_fu_558_p2_carry_n_11 : STD_LOGIC;
  signal add_ln1143_5_fu_558_p2_carry_n_12 : STD_LOGIC;
  signal add_ln1143_5_fu_558_p2_carry_n_5 : STD_LOGIC;
  signal add_ln1143_5_fu_558_p2_carry_n_6 : STD_LOGIC;
  signal add_ln1143_5_fu_558_p2_carry_n_7 : STD_LOGIC;
  signal add_ln1143_5_fu_558_p2_carry_n_8 : STD_LOGIC;
  signal add_ln1143_5_fu_558_p2_carry_n_9 : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__3_n_5\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_5\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_x_2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal \p_lcssa617663_i_fu_100[7]_i_3_n_5\ : STD_LOGIC;
  signal \^x_2_reg_691_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \x_fu_122_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_122_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_122_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_122_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_122_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_122_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_122_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_122_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_122_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_122_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_122_reg_n_5_[9]\ : STD_LOGIC;
  signal NLW_add_ln1143_2_fu_506_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_add_ln1143_2_fu_506_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln1143_2_fu_506_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_add_ln1143_5_fu_558_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_add_ln1143_5_fu_558_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln1143_5_fu_558_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_lcssa616660_i_fu_96[0]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \p_lcssa616660_i_fu_96[1]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \p_lcssa616660_i_fu_96[2]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \p_lcssa616660_i_fu_96[3]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \p_lcssa616660_i_fu_96[4]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \p_lcssa616660_i_fu_96[5]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \p_lcssa616660_i_fu_96[6]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \p_lcssa616660_i_fu_96[7]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \p_lcssa617663_i_fu_100[0]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \p_lcssa617663_i_fu_100[1]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \p_lcssa617663_i_fu_100[2]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \p_lcssa617663_i_fu_100[3]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \p_lcssa617663_i_fu_100[4]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \p_lcssa617663_i_fu_100[5]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \p_lcssa617663_i_fu_100[6]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \p_lcssa617663_i_fu_100[7]_i_2\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \p_lcssa617663_i_fu_100[7]_i_3\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \p_lcssa618666_i_fu_104[0]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \p_lcssa618666_i_fu_104[1]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \p_lcssa618666_i_fu_104[2]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \p_lcssa618666_i_fu_104[3]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \p_lcssa618666_i_fu_104[4]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \p_lcssa618666_i_fu_104[5]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \p_lcssa618666_i_fu_104[6]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \p_lcssa618666_i_fu_104[7]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \p_lcssa619669_i_fu_108[0]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \p_lcssa619669_i_fu_108[1]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \p_lcssa619669_i_fu_108[2]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \p_lcssa619669_i_fu_108[3]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \p_lcssa619669_i_fu_108[4]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \p_lcssa619669_i_fu_108[5]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \p_lcssa619669_i_fu_108[6]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \p_lcssa619669_i_fu_108[7]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \pix_0_0_0_0_0_load605_lcssa642_i_fu_72[0]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \pix_0_0_0_0_0_load605_lcssa642_i_fu_72[1]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \pix_0_0_0_0_0_load605_lcssa642_i_fu_72[2]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \pix_0_0_0_0_0_load605_lcssa642_i_fu_72[3]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \pix_0_0_0_0_0_load605_lcssa642_i_fu_72[4]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \pix_0_0_0_0_0_load605_lcssa642_i_fu_72[5]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \pix_0_0_0_0_0_load605_lcssa642_i_fu_72[6]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \pix_0_0_0_0_0_load605_lcssa642_i_fu_72[7]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \pix_0_1_0_0_0_load607_lcssa645_i_fu_76[0]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \pix_0_1_0_0_0_load607_lcssa645_i_fu_76[1]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \pix_0_1_0_0_0_load607_lcssa645_i_fu_76[2]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \pix_0_1_0_0_0_load607_lcssa645_i_fu_76[3]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \pix_0_1_0_0_0_load607_lcssa645_i_fu_76[4]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \pix_0_1_0_0_0_load607_lcssa645_i_fu_76[5]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \pix_0_1_0_0_0_load607_lcssa645_i_fu_76[6]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \pix_0_1_0_0_0_load607_lcssa645_i_fu_76[7]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \pix_0_3_0_0_0_load611_lcssa651_i_fu_84[0]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \pix_0_3_0_0_0_load611_lcssa651_i_fu_84[1]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \pix_0_3_0_0_0_load611_lcssa651_i_fu_84[2]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \pix_0_3_0_0_0_load611_lcssa651_i_fu_84[3]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \pix_0_3_0_0_0_load611_lcssa651_i_fu_84[4]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \pix_0_3_0_0_0_load611_lcssa651_i_fu_84[5]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \pix_0_3_0_0_0_load611_lcssa651_i_fu_84[6]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \pix_0_3_0_0_0_load611_lcssa651_i_fu_84[7]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \pix_0_4_0_0_0_load613_lcssa654_i_fu_88[0]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \pix_0_4_0_0_0_load613_lcssa654_i_fu_88[1]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \pix_0_4_0_0_0_load613_lcssa654_i_fu_88[2]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \pix_0_4_0_0_0_load613_lcssa654_i_fu_88[3]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \pix_0_4_0_0_0_load613_lcssa654_i_fu_88[4]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \pix_0_4_0_0_0_load613_lcssa654_i_fu_88[5]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \pix_0_4_0_0_0_load613_lcssa654_i_fu_88[6]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \pix_0_4_0_0_0_load613_lcssa654_i_fu_88[7]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \pix_0_5_0_0_0_load615_lcssa657_i_fu_92[0]_i_1\ : label is "soft_lutpair489";
begin
  \x_2_reg_691_reg[10]_0\(10 downto 0) <= \^x_2_reg_691_reg[10]_0\(10 downto 0);
\SRL_SIG_reg[15][0]_srl16_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040000000"
    )
        port map (
      I0 => tmp_reg_375,
      I1 => Q(2),
      I2 => stream_out_vresampled_full_n,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => stream_out_hresampled_empty_n,
      I5 => \p_lcssa617663_i_fu_100[7]_i_3_n_5\,
      O => push
    );
\SRL_SIG_reg[15][10]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0\(2),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => add_ln1143_2_fu_506_p2(4),
      I4 => empty_reg_360,
      O => \in\(2)
    );
\SRL_SIG_reg[15][11]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0\(3),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => add_ln1143_2_fu_506_p2(5),
      I4 => empty_reg_360,
      O => \in\(3)
    );
\SRL_SIG_reg[15][12]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0\(4),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => add_ln1143_2_fu_506_p2(6),
      I4 => empty_reg_360,
      O => \in\(4)
    );
\SRL_SIG_reg[15][13]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0\(5),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => add_ln1143_2_fu_506_p2(7),
      I4 => empty_reg_360,
      O => \in\(5)
    );
\SRL_SIG_reg[15][32]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0\(0),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => add_ln1143_5_fu_558_p2(2),
      I4 => empty_reg_360,
      O => \in\(6)
    );
\SRL_SIG_reg[15][33]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0\(1),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => add_ln1143_5_fu_558_p2(3),
      I4 => empty_reg_360,
      O => \in\(7)
    );
\SRL_SIG_reg[15][34]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0\(2),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => add_ln1143_5_fu_558_p2(4),
      I4 => empty_reg_360,
      O => \in\(8)
    );
\SRL_SIG_reg[15][35]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0\(3),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => add_ln1143_5_fu_558_p2(5),
      I4 => empty_reg_360,
      O => \in\(9)
    );
\SRL_SIG_reg[15][36]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0\(4),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => add_ln1143_5_fu_558_p2(6),
      I4 => empty_reg_360,
      O => \in\(10)
    );
\SRL_SIG_reg[15][37]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0\(5),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => add_ln1143_5_fu_558_p2(7),
      I4 => empty_reg_360,
      O => \in\(11)
    );
\SRL_SIG_reg[15][8]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0\(0),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => add_ln1143_2_fu_506_p2(2),
      I4 => empty_reg_360,
      O => \in\(0)
    );
\SRL_SIG_reg[15][9]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0\(1),
      I1 => bPassThru_420_Out_loc_channel_dout,
      I2 => tmp_reg_375,
      I3 => add_ln1143_2_fu_506_p2(3),
      I4 => empty_reg_360,
      O => \in\(1)
    );
add_ln1143_2_fu_506_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln1143_2_fu_506_p2_carry_n_5,
      CO(6) => add_ln1143_2_fu_506_p2_carry_n_6,
      CO(5) => add_ln1143_2_fu_506_p2_carry_n_7,
      CO(4) => add_ln1143_2_fu_506_p2_carry_n_8,
      CO(3) => add_ln1143_2_fu_506_p2_carry_n_9,
      CO(2) => add_ln1143_2_fu_506_p2_carry_n_10,
      CO(1) => add_ln1143_2_fu_506_p2_carry_n_11,
      CO(0) => add_ln1143_2_fu_506_p2_carry_n_12,
      DI(7 downto 0) => DI(7 downto 0),
      O(7 downto 2) => add_ln1143_2_fu_506_p2(7 downto 2),
      O(1 downto 0) => NLW_add_ln1143_2_fu_506_p2_carry_O_UNCONNECTED(1 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\add_ln1143_2_fu_506_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln1143_2_fu_506_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln1143_2_fu_506_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => ram_reg_bram_0(1),
      CO(0) => \NLW_add_ln1143_2_fu_506_p2_carry__0_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => DOUTADOUT(0),
      O(7 downto 1) => \NLW_add_ln1143_2_fu_506_p2_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => ram_reg_bram_0(0),
      S(7 downto 1) => B"0000001",
      S(0) => \SRL_SIG_reg[15][14]_srl16_i_1__3\(0)
    );
add_ln1143_5_fu_558_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln1143_5_fu_558_p2_carry_n_5,
      CO(6) => add_ln1143_5_fu_558_p2_carry_n_6,
      CO(5) => add_ln1143_5_fu_558_p2_carry_n_7,
      CO(4) => add_ln1143_5_fu_558_p2_carry_n_8,
      CO(3) => add_ln1143_5_fu_558_p2_carry_n_9,
      CO(2) => add_ln1143_5_fu_558_p2_carry_n_10,
      CO(1) => add_ln1143_5_fu_558_p2_carry_n_11,
      CO(0) => add_ln1143_5_fu_558_p2_carry_n_12,
      DI(7 downto 0) => \SRL_SIG_reg[15][32]_srl16_i_1__3_0\(7 downto 0),
      O(7 downto 2) => add_ln1143_5_fu_558_p2(7 downto 2),
      O(1 downto 0) => NLW_add_ln1143_5_fu_558_p2_carry_O_UNCONNECTED(1 downto 0),
      S(7 downto 0) => \SRL_SIG_reg[15][32]_srl16_i_1__3_1\(7 downto 0)
    );
\add_ln1143_5_fu_558_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln1143_5_fu_558_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln1143_5_fu_558_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => ram_reg_bram_0_0(1),
      CO(0) => \NLW_add_ln1143_5_fu_558_p2_carry__0_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => DOUTADOUT(1),
      O(7 downto 1) => \NLW_add_ln1143_5_fu_558_p2_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => ram_reg_bram_0_0(0),
      S(7 downto 1) => B"0000001",
      S(0) => \SRL_SIG_reg[15][38]_srl16_i_1__3\(0)
    );
\ap_CS_fsm[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404FFFFFFFFFF"
    )
        port map (
      I0 => stream_out_vresampled_full_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => tmp_reg_375,
      I3 => stream_out_hresampled_empty_n,
      I4 => \p_lcssa617663_i_fu_100[7]_i_3_n_5\,
      I5 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_CS_fsm[2]_i_2__3_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC0404FFFF0404"
    )
        port map (
      I0 => stream_out_vresampled_full_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => tmp_reg_375,
      I3 => stream_out_hresampled_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => cmp33_i_reg_365,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_2d50_csc_0_flow_control_loop_pipe_sequential_init
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_29,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_32,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm[2]_i_2__3_n_5\,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cmp33_i_reg_365 => cmp33_i_reg_365,
      grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_30,
      grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_0 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg,
      grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_1 => flow_control_loop_pipe_sequential_init_U_n_33,
      grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_0,
      stream_out_hresampled_empty_n => stream_out_hresampled_empty_n,
      stream_out_vresampled_full_n => stream_out_vresampled_full_n,
      tmp_reg_375 => tmp_reg_375,
      \x_2_reg_691_reg[10]\(10) => \x_fu_122_reg_n_5_[10]\,
      \x_2_reg_691_reg[10]\(9) => \x_fu_122_reg_n_5_[9]\,
      \x_2_reg_691_reg[10]\(8) => \x_fu_122_reg_n_5_[8]\,
      \x_2_reg_691_reg[10]\(7) => \x_fu_122_reg_n_5_[7]\,
      \x_2_reg_691_reg[10]\(6) => \x_fu_122_reg_n_5_[6]\,
      \x_2_reg_691_reg[10]\(5) => \x_fu_122_reg_n_5_[5]\,
      \x_2_reg_691_reg[10]\(4) => \x_fu_122_reg_n_5_[4]\,
      \x_2_reg_691_reg[10]\(3) => \x_fu_122_reg_n_5_[3]\,
      \x_2_reg_691_reg[10]\(2) => \x_fu_122_reg_n_5_[2]\,
      \x_2_reg_691_reg[10]\(1) => \x_fu_122_reg_n_5_[1]\,
      \x_2_reg_691_reg[10]\(0) => \x_fu_122_reg_n_5_[0]\,
      \x_fu_122[10]_i_5_0\(10 downto 0) => \x_fu_122[10]_i_5\(10 downto 0),
      \x_fu_122_reg[10]\(10 downto 0) => ap_sig_allocacmp_x_2(10 downto 0),
      \x_fu_122_reg[10]_0\(10 downto 6) => add_ln1000_fu_236_p2(10 downto 6),
      \x_fu_122_reg[10]_0\(5) => flow_control_loop_pipe_sequential_init_U_n_23,
      \x_fu_122_reg[10]_0\(4) => flow_control_loop_pipe_sequential_init_U_n_24,
      \x_fu_122_reg[10]_0\(3) => add_ln1000_fu_236_p2(3),
      \x_fu_122_reg[10]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_26,
      \x_fu_122_reg[10]_0\(1 downto 0) => add_ln1000_fu_236_p2(1 downto 0)
    );
\linebuf_c_2_addr_reg_711_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_2_reg_691_reg[10]_0\(0),
      Q => \linebuf_c_2_addr_reg_711_reg[10]_0\(0),
      R => '0'
    );
\linebuf_c_2_addr_reg_711_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_2_reg_691_reg[10]_0\(10),
      Q => \linebuf_c_2_addr_reg_711_reg[10]_0\(10),
      R => '0'
    );
\linebuf_c_2_addr_reg_711_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_2_reg_691_reg[10]_0\(1),
      Q => \linebuf_c_2_addr_reg_711_reg[10]_0\(1),
      R => '0'
    );
\linebuf_c_2_addr_reg_711_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_2_reg_691_reg[10]_0\(2),
      Q => \linebuf_c_2_addr_reg_711_reg[10]_0\(2),
      R => '0'
    );
\linebuf_c_2_addr_reg_711_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_2_reg_691_reg[10]_0\(3),
      Q => \linebuf_c_2_addr_reg_711_reg[10]_0\(3),
      R => '0'
    );
\linebuf_c_2_addr_reg_711_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_2_reg_691_reg[10]_0\(4),
      Q => \linebuf_c_2_addr_reg_711_reg[10]_0\(4),
      R => '0'
    );
\linebuf_c_2_addr_reg_711_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_2_reg_691_reg[10]_0\(5),
      Q => \linebuf_c_2_addr_reg_711_reg[10]_0\(5),
      R => '0'
    );
\linebuf_c_2_addr_reg_711_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_2_reg_691_reg[10]_0\(6),
      Q => \linebuf_c_2_addr_reg_711_reg[10]_0\(6),
      R => '0'
    );
\linebuf_c_2_addr_reg_711_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_2_reg_691_reg[10]_0\(7),
      Q => \linebuf_c_2_addr_reg_711_reg[10]_0\(7),
      R => '0'
    );
\linebuf_c_2_addr_reg_711_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_2_reg_691_reg[10]_0\(8),
      Q => \linebuf_c_2_addr_reg_711_reg[10]_0\(8),
      R => '0'
    );
\linebuf_c_2_addr_reg_711_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^x_2_reg_691_reg[10]_0\(9),
      Q => \linebuf_c_2_addr_reg_711_reg[10]_0\(9),
      R => '0'
    );
\p_lcssa616660_i_fu_96[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => DINADIN(0),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(0),
      O => \p_lcssa616660_i_fu_96_reg[7]\(0)
    );
\p_lcssa616660_i_fu_96[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => DINADIN(1),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(1),
      O => \p_lcssa616660_i_fu_96_reg[7]\(1)
    );
\p_lcssa616660_i_fu_96[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => DINADIN(2),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(2),
      O => \p_lcssa616660_i_fu_96_reg[7]\(2)
    );
\p_lcssa616660_i_fu_96[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => DINADIN(3),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(3),
      O => \p_lcssa616660_i_fu_96_reg[7]\(3)
    );
\p_lcssa616660_i_fu_96[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => DINADIN(4),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(4),
      O => \p_lcssa616660_i_fu_96_reg[7]\(4)
    );
\p_lcssa616660_i_fu_96[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => DINADIN(5),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(5),
      O => \p_lcssa616660_i_fu_96_reg[7]\(5)
    );
\p_lcssa616660_i_fu_96[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => DINADIN(6),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(6),
      O => \p_lcssa616660_i_fu_96_reg[7]\(6)
    );
\p_lcssa616660_i_fu_96[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => DINADIN(7),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(7),
      O => \p_lcssa616660_i_fu_96_reg[7]\(7)
    );
\p_lcssa617663_i_fu_100[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \p_lcssa617663_i_fu_100_reg[7]_0\(0),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(8),
      O => \p_lcssa617663_i_fu_100_reg[7]\(0)
    );
\p_lcssa617663_i_fu_100[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \p_lcssa617663_i_fu_100_reg[7]_0\(1),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(9),
      O => \p_lcssa617663_i_fu_100_reg[7]\(1)
    );
\p_lcssa617663_i_fu_100[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \p_lcssa617663_i_fu_100_reg[7]_0\(2),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(10),
      O => \p_lcssa617663_i_fu_100_reg[7]\(2)
    );
\p_lcssa617663_i_fu_100[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \p_lcssa617663_i_fu_100_reg[7]_0\(3),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(11),
      O => \p_lcssa617663_i_fu_100_reg[7]\(3)
    );
\p_lcssa617663_i_fu_100[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \p_lcssa617663_i_fu_100_reg[7]_0\(4),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(12),
      O => \p_lcssa617663_i_fu_100_reg[7]\(4)
    );
\p_lcssa617663_i_fu_100[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \p_lcssa617663_i_fu_100_reg[7]_0\(5),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(13),
      O => \p_lcssa617663_i_fu_100_reg[7]\(5)
    );
\p_lcssa617663_i_fu_100[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \p_lcssa617663_i_fu_100_reg[7]_0\(6),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(14),
      O => \p_lcssa617663_i_fu_100_reg[7]\(6)
    );
\p_lcssa617663_i_fu_100[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020002020"
    )
        port map (
      I0 => Q(2),
      I1 => \p_lcssa617663_i_fu_100[7]_i_3_n_5\,
      I2 => stream_out_hresampled_empty_n,
      I3 => tmp_reg_375,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => stream_out_vresampled_full_n,
      O => E(0)
    );
\p_lcssa617663_i_fu_100[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \p_lcssa617663_i_fu_100_reg[7]_0\(7),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(15),
      O => \p_lcssa617663_i_fu_100_reg[7]\(7)
    );
\p_lcssa617663_i_fu_100[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cmp33_i_reg_365,
      I1 => ap_enable_reg_pp0_iter1,
      O => \p_lcssa617663_i_fu_100[7]_i_3_n_5\
    );
\p_lcssa618666_i_fu_104[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => DINADIN(8),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(24),
      O => \p_lcssa618666_i_fu_104_reg[7]\(0)
    );
\p_lcssa618666_i_fu_104[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => DINADIN(9),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(25),
      O => \p_lcssa618666_i_fu_104_reg[7]\(1)
    );
\p_lcssa618666_i_fu_104[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => DINADIN(10),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(26),
      O => \p_lcssa618666_i_fu_104_reg[7]\(2)
    );
\p_lcssa618666_i_fu_104[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => DINADIN(11),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(27),
      O => \p_lcssa618666_i_fu_104_reg[7]\(3)
    );
\p_lcssa618666_i_fu_104[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => DINADIN(12),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(28),
      O => \p_lcssa618666_i_fu_104_reg[7]\(4)
    );
\p_lcssa618666_i_fu_104[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => DINADIN(13),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(29),
      O => \p_lcssa618666_i_fu_104_reg[7]\(5)
    );
\p_lcssa618666_i_fu_104[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => DINADIN(14),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(30),
      O => \p_lcssa618666_i_fu_104_reg[7]\(6)
    );
\p_lcssa618666_i_fu_104[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => DINADIN(15),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(31),
      O => \p_lcssa618666_i_fu_104_reg[7]\(7)
    );
\p_lcssa619669_i_fu_108[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \p_lcssa619669_i_fu_108_reg[7]_0\(0),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(32),
      O => \p_lcssa619669_i_fu_108_reg[7]\(0)
    );
\p_lcssa619669_i_fu_108[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \p_lcssa619669_i_fu_108_reg[7]_0\(1),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(33),
      O => \p_lcssa619669_i_fu_108_reg[7]\(1)
    );
\p_lcssa619669_i_fu_108[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \p_lcssa619669_i_fu_108_reg[7]_0\(2),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(34),
      O => \p_lcssa619669_i_fu_108_reg[7]\(2)
    );
\p_lcssa619669_i_fu_108[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \p_lcssa619669_i_fu_108_reg[7]_0\(3),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(35),
      O => \p_lcssa619669_i_fu_108_reg[7]\(3)
    );
\p_lcssa619669_i_fu_108[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \p_lcssa619669_i_fu_108_reg[7]_0\(4),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(36),
      O => \p_lcssa619669_i_fu_108_reg[7]\(4)
    );
\p_lcssa619669_i_fu_108[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \p_lcssa619669_i_fu_108_reg[7]_0\(5),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(37),
      O => \p_lcssa619669_i_fu_108_reg[7]\(5)
    );
\p_lcssa619669_i_fu_108[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \p_lcssa619669_i_fu_108_reg[7]_0\(6),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(38),
      O => \p_lcssa619669_i_fu_108_reg[7]\(6)
    );
\p_lcssa619669_i_fu_108[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \p_lcssa619669_i_fu_108_reg[7]_0\(7),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(39),
      O => \p_lcssa619669_i_fu_108_reg[7]\(7)
    );
\pix_0_0_0_0_0_load605_lcssa642_i_fu_72[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]_0\(0),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(0),
      O => \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]\(0)
    );
\pix_0_0_0_0_0_load605_lcssa642_i_fu_72[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]_0\(1),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(1),
      O => \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]\(1)
    );
\pix_0_0_0_0_0_load605_lcssa642_i_fu_72[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]_0\(2),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(2),
      O => \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]\(2)
    );
\pix_0_0_0_0_0_load605_lcssa642_i_fu_72[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]_0\(3),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(3),
      O => \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]\(3)
    );
\pix_0_0_0_0_0_load605_lcssa642_i_fu_72[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]_0\(4),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(4),
      O => \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]\(4)
    );
\pix_0_0_0_0_0_load605_lcssa642_i_fu_72[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]_0\(5),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(5),
      O => \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]\(5)
    );
\pix_0_0_0_0_0_load605_lcssa642_i_fu_72[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]_0\(6),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(6),
      O => \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]\(6)
    );
\pix_0_0_0_0_0_load605_lcssa642_i_fu_72[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]_0\(7),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(7),
      O => \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]\(7)
    );
\pix_0_1_0_0_0_load607_lcssa645_i_fu_76[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0\(0),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(8),
      O => \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]\(0)
    );
\pix_0_1_0_0_0_load607_lcssa645_i_fu_76[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0\(1),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(9),
      O => \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]\(1)
    );
\pix_0_1_0_0_0_load607_lcssa645_i_fu_76[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0\(2),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(10),
      O => \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]\(2)
    );
\pix_0_1_0_0_0_load607_lcssa645_i_fu_76[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0\(3),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(11),
      O => \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]\(3)
    );
\pix_0_1_0_0_0_load607_lcssa645_i_fu_76[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0\(4),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(12),
      O => \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]\(4)
    );
\pix_0_1_0_0_0_load607_lcssa645_i_fu_76[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0\(5),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(13),
      O => \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]\(5)
    );
\pix_0_1_0_0_0_load607_lcssa645_i_fu_76[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0\(6),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(14),
      O => \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]\(6)
    );
\pix_0_1_0_0_0_load607_lcssa645_i_fu_76[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0\(7),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(15),
      O => \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]\(7)
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_80[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]_0\(0),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(16),
      O => \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]\(0)
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_80[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]_0\(1),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(17),
      O => \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]\(1)
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_80[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]_0\(2),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(18),
      O => \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]\(2)
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_80[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]_0\(3),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(19),
      O => \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]\(3)
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_80[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]_0\(4),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(20),
      O => \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]\(4)
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_80[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]_0\(5),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(21),
      O => \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]\(5)
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_80[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]_0\(6),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(22),
      O => \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]\(6)
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_80[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]_0\(7),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(23),
      O => \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]\(7)
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_84[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]_0\(0),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(24),
      O => \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]\(0)
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_84[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]_0\(1),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(25),
      O => \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]\(1)
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_84[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]_0\(2),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(26),
      O => \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]\(2)
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_84[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]_0\(3),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(27),
      O => \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]\(3)
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_84[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]_0\(4),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(28),
      O => \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]\(4)
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_84[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]_0\(5),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(29),
      O => \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]\(5)
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_84[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]_0\(6),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(30),
      O => \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]\(6)
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_84[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]_0\(7),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(31),
      O => \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]\(7)
    );
\pix_0_4_0_0_0_load613_lcssa654_i_fu_88[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0\(0),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(32),
      O => \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]\(0)
    );
\pix_0_4_0_0_0_load613_lcssa654_i_fu_88[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0\(1),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(33),
      O => \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]\(1)
    );
\pix_0_4_0_0_0_load613_lcssa654_i_fu_88[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0\(2),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(34),
      O => \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]\(2)
    );
\pix_0_4_0_0_0_load613_lcssa654_i_fu_88[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0\(3),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(35),
      O => \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]\(3)
    );
\pix_0_4_0_0_0_load613_lcssa654_i_fu_88[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0\(4),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(36),
      O => \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]\(4)
    );
\pix_0_4_0_0_0_load613_lcssa654_i_fu_88[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0\(5),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(37),
      O => \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]\(5)
    );
\pix_0_4_0_0_0_load613_lcssa654_i_fu_88[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0\(6),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(38),
      O => \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]\(6)
    );
\pix_0_4_0_0_0_load613_lcssa654_i_fu_88[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0\(7),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(39),
      O => \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]\(7)
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_92[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]_0\(0),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(40),
      O => \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]\(0)
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_92[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]_0\(1),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(41),
      O => \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]\(1)
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_92[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]_0\(2),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(42),
      O => \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]\(2)
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_92[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]_0\(3),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(43),
      O => \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]\(3)
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_92[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]_0\(4),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(44),
      O => \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]\(4)
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_92[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]_0\(5),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(45),
      O => \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]\(5)
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_92[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]_0\(6),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(46),
      O => \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]\(6)
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_92[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]_0\(7),
      I1 => cmp33_i_reg_365,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \out\(47),
      O => \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]\(7)
    );
\ram_reg_bram_0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB000000FBFB0000"
    )
        port map (
      I0 => stream_out_vresampled_full_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => tmp_reg_375,
      I3 => stream_out_hresampled_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => cmp33_i_reg_365,
      O => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0
    );
\ram_reg_bram_0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00000000000000"
    )
        port map (
      I0 => stream_out_vresampled_full_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => tmp_reg_375,
      I3 => stream_out_hresampled_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => cmp33_i_reg_365,
      O => full_n_reg(0)
    );
\ram_reg_bram_0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C800C8C8C8C8C8C8"
    )
        port map (
      I0 => stream_out_vresampled_full_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => tmp_reg_375,
      I3 => stream_out_hresampled_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => cmp33_i_reg_365,
      O => WEA(0)
    );
\x_2_reg_691[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FBFBFBFBFBFB"
    )
        port map (
      I0 => stream_out_vresampled_full_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => tmp_reg_375,
      I3 => stream_out_hresampled_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => cmp33_i_reg_365,
      O => ap_block_pp0_stage0_subdone
    );
\x_2_reg_691_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(0),
      Q => \^x_2_reg_691_reg[10]_0\(0),
      R => '0'
    );
\x_2_reg_691_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(10),
      Q => \^x_2_reg_691_reg[10]_0\(10),
      R => '0'
    );
\x_2_reg_691_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(1),
      Q => \^x_2_reg_691_reg[10]_0\(1),
      R => '0'
    );
\x_2_reg_691_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(2),
      Q => \^x_2_reg_691_reg[10]_0\(2),
      R => '0'
    );
\x_2_reg_691_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(3),
      Q => \^x_2_reg_691_reg[10]_0\(3),
      R => '0'
    );
\x_2_reg_691_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(4),
      Q => \^x_2_reg_691_reg[10]_0\(4),
      R => '0'
    );
\x_2_reg_691_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(5),
      Q => \^x_2_reg_691_reg[10]_0\(5),
      R => '0'
    );
\x_2_reg_691_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(6),
      Q => \^x_2_reg_691_reg[10]_0\(6),
      R => '0'
    );
\x_2_reg_691_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(7),
      Q => \^x_2_reg_691_reg[10]_0\(7),
      R => '0'
    );
\x_2_reg_691_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(8),
      Q => \^x_2_reg_691_reg[10]_0\(8),
      R => '0'
    );
\x_2_reg_691_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_2(9),
      Q => \^x_2_reg_691_reg[10]_0\(9),
      R => '0'
    );
\x_fu_122_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_29,
      D => add_ln1000_fu_236_p2(0),
      Q => \x_fu_122_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\x_fu_122_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_29,
      D => add_ln1000_fu_236_p2(10),
      Q => \x_fu_122_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\x_fu_122_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_29,
      D => add_ln1000_fu_236_p2(1),
      Q => \x_fu_122_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\x_fu_122_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_29,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => \x_fu_122_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\x_fu_122_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_29,
      D => add_ln1000_fu_236_p2(3),
      Q => \x_fu_122_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\x_fu_122_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_29,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \x_fu_122_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\x_fu_122_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_29,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \x_fu_122_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\x_fu_122_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_29,
      D => add_ln1000_fu_236_p2(6),
      Q => \x_fu_122_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\x_fu_122_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_29,
      D => add_ln1000_fu_236_p2(7),
      Q => \x_fu_122_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\x_fu_122_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_29,
      D => add_ln1000_fu_236_p2(8),
      Q => \x_fu_122_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\x_fu_122_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_29,
      D => add_ln1000_fu_236_p2(9),
      Q => \x_fu_122_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_AXIvideo2MultiPixStream is
  port (
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_ready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    mOutPtr16_out : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    stream_in_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_InVideoFormat_channel_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cond_reg_406_reg[0]_0\ : in STD_LOGIC;
    \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7]\ : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_empty_n : in STD_LOGIC;
    v_vcresampler_core_1_U0_stream_in_read : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \d_read_reg_22_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end bd_2d50_csc_0_AXIvideo2MultiPixStream;

architecture STRUCTURE of bd_2d50_csc_0_AXIvideo2MultiPixStream is
  signal \^axivideo2multipixstream_u0_ap_ready\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_5_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal axi_data_25_fu_102 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal axi_last_2_reg_174 : STD_LOGIC;
  signal axi_last_4_loc_fu_110 : STD_LOGIC;
  signal cmp14400_fu_286_p2 : STD_LOGIC;
  signal cmp14400_reg_401 : STD_LOGIC;
  signal \cmp14400_reg_401[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp14400_reg_401[0]_i_3_n_5\ : STD_LOGIC;
  signal \cond_reg_406[0]_i_1_n_5\ : STD_LOGIC;
  signal \cond_reg_406_reg_n_5_[0]\ : STD_LOGIC;
  signal div_cast_reg_387 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_11 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_n_11 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_n_6 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_100 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_101 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_102 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_103 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_104 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_105 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_106 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_112 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_7 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_96 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_97 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_98 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_99 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_278_ap_ce : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_278_ap_return : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal i_4_fu_304_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_fu_106[11]_i_3_n_5\ : STD_LOGIC;
  signal \i_fu_106[11]_i_4_n_5\ : STD_LOGIC;
  signal \i_fu_106[11]_i_5_n_5\ : STD_LOGIC;
  signal \i_fu_106[11]_i_6_n_5\ : STD_LOGIC;
  signal i_fu_106_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_fu_106_reg[11]_i_2_n_11\ : STD_LOGIC;
  signal \i_fu_106_reg[11]_i_2_n_12\ : STD_LOGIC;
  signal \i_fu_106_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_106_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_106_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_106_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_106_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_106_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_106_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \i_fu_106_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal regslice_both_s_axis_video_V_data_V_U_n_10 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_104 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_11 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_12 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_14 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_21 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_22 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_23 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_24 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_25 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_26 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_27 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_28 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_29 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_30 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_31 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_32 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_33 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_34 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_35 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_36 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_37 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_38 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_39 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_40 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_41 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_42 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_43 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_44 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_45 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_46 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_47 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_48 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_49 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_50 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_51 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_52 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_53 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_54 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_55 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_8 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_9 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_last_V_U_n_5 : STD_LOGIC;
  signal rows_reg_393 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal s_axis_video_TLAST_int_regslice : STD_LOGIC;
  signal s_axis_video_TUSER_int_regslice : STD_LOGIC;
  signal s_axis_video_TVALID_int_regslice : STD_LOGIC;
  signal select_ln590_reg_423 : STD_LOGIC;
  signal sof_reg_160 : STD_LOGIC;
  signal \sof_reg_160[0]_i_1_n_5\ : STD_LOGIC;
  signal tmp_1_fu_357_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_1_fu_357_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_1_fu_357_p5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_2_fu_313_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_5_fu_372_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_i_fu_106_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_i_fu_106_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_106_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_106_reg[8]_i_1\ : label is 35;
begin
  AXIvideo2MultiPixStream_U0_ap_ready <= \^axivideo2multipixstream_u0_ap_ready\;
  Q(0) <= \^q\(0);
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^axivideo2multipixstream_u0_ap_ready\,
      I1 => SR(0),
      I2 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \i_fu_106[11]_i_3_n_5\,
      I1 => \i_fu_106[11]_i_4_n_5\,
      I2 => \i_fu_106[11]_i_5_n_5\,
      I3 => \i_fu_106[11]_i_6_n_5\,
      I4 => ap_CS_fsm_state5,
      O => \^axivideo2multipixstream_u0_ap_ready\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state10,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => SR(0),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \ap_CS_fsm_reg_n_5_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_5_[6]\,
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
\axi_data_25_fu_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(0),
      Q => axi_data_25_fu_102(0),
      R => '0'
    );
\axi_data_25_fu_102_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(10),
      Q => axi_data_25_fu_102(10),
      R => '0'
    );
\axi_data_25_fu_102_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(11),
      Q => axi_data_25_fu_102(11),
      R => '0'
    );
\axi_data_25_fu_102_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(12),
      Q => axi_data_25_fu_102(12),
      R => '0'
    );
\axi_data_25_fu_102_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(13),
      Q => axi_data_25_fu_102(13),
      R => '0'
    );
\axi_data_25_fu_102_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(14),
      Q => axi_data_25_fu_102(14),
      R => '0'
    );
\axi_data_25_fu_102_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(15),
      Q => axi_data_25_fu_102(15),
      R => '0'
    );
\axi_data_25_fu_102_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(16),
      Q => axi_data_25_fu_102(16),
      R => '0'
    );
\axi_data_25_fu_102_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(17),
      Q => axi_data_25_fu_102(17),
      R => '0'
    );
\axi_data_25_fu_102_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(18),
      Q => axi_data_25_fu_102(18),
      R => '0'
    );
\axi_data_25_fu_102_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(19),
      Q => axi_data_25_fu_102(19),
      R => '0'
    );
\axi_data_25_fu_102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(1),
      Q => axi_data_25_fu_102(1),
      R => '0'
    );
\axi_data_25_fu_102_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(20),
      Q => axi_data_25_fu_102(20),
      R => '0'
    );
\axi_data_25_fu_102_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(21),
      Q => axi_data_25_fu_102(21),
      R => '0'
    );
\axi_data_25_fu_102_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(22),
      Q => axi_data_25_fu_102(22),
      R => '0'
    );
\axi_data_25_fu_102_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(23),
      Q => axi_data_25_fu_102(23),
      R => '0'
    );
\axi_data_25_fu_102_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(24),
      Q => axi_data_25_fu_102(24),
      R => '0'
    );
\axi_data_25_fu_102_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(25),
      Q => axi_data_25_fu_102(25),
      R => '0'
    );
\axi_data_25_fu_102_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(26),
      Q => axi_data_25_fu_102(26),
      R => '0'
    );
\axi_data_25_fu_102_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(27),
      Q => axi_data_25_fu_102(27),
      R => '0'
    );
\axi_data_25_fu_102_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(28),
      Q => axi_data_25_fu_102(28),
      R => '0'
    );
\axi_data_25_fu_102_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(29),
      Q => axi_data_25_fu_102(29),
      R => '0'
    );
\axi_data_25_fu_102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(2),
      Q => axi_data_25_fu_102(2),
      R => '0'
    );
\axi_data_25_fu_102_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(30),
      Q => axi_data_25_fu_102(30),
      R => '0'
    );
\axi_data_25_fu_102_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(31),
      Q => axi_data_25_fu_102(31),
      R => '0'
    );
\axi_data_25_fu_102_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(32),
      Q => axi_data_25_fu_102(32),
      R => '0'
    );
\axi_data_25_fu_102_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(33),
      Q => axi_data_25_fu_102(33),
      R => '0'
    );
\axi_data_25_fu_102_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(34),
      Q => axi_data_25_fu_102(34),
      R => '0'
    );
\axi_data_25_fu_102_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(35),
      Q => axi_data_25_fu_102(35),
      R => '0'
    );
\axi_data_25_fu_102_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(36),
      Q => axi_data_25_fu_102(36),
      R => '0'
    );
\axi_data_25_fu_102_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(37),
      Q => axi_data_25_fu_102(37),
      R => '0'
    );
\axi_data_25_fu_102_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(38),
      Q => axi_data_25_fu_102(38),
      R => '0'
    );
\axi_data_25_fu_102_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(39),
      Q => axi_data_25_fu_102(39),
      R => '0'
    );
\axi_data_25_fu_102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(3),
      Q => axi_data_25_fu_102(3),
      R => '0'
    );
\axi_data_25_fu_102_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(40),
      Q => axi_data_25_fu_102(40),
      R => '0'
    );
\axi_data_25_fu_102_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(41),
      Q => axi_data_25_fu_102(41),
      R => '0'
    );
\axi_data_25_fu_102_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(42),
      Q => axi_data_25_fu_102(42),
      R => '0'
    );
\axi_data_25_fu_102_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(43),
      Q => axi_data_25_fu_102(43),
      R => '0'
    );
\axi_data_25_fu_102_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(44),
      Q => axi_data_25_fu_102(44),
      R => '0'
    );
\axi_data_25_fu_102_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(45),
      Q => axi_data_25_fu_102(45),
      R => '0'
    );
\axi_data_25_fu_102_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(46),
      Q => axi_data_25_fu_102(46),
      R => '0'
    );
\axi_data_25_fu_102_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(47),
      Q => axi_data_25_fu_102(47),
      R => '0'
    );
\axi_data_25_fu_102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(4),
      Q => axi_data_25_fu_102(4),
      R => '0'
    );
\axi_data_25_fu_102_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(5),
      Q => axi_data_25_fu_102(5),
      R => '0'
    );
\axi_data_25_fu_102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(6),
      Q => axi_data_25_fu_102(6),
      R => '0'
    );
\axi_data_25_fu_102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(7),
      Q => axi_data_25_fu_102(7),
      R => '0'
    );
\axi_data_25_fu_102_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(8),
      Q => axi_data_25_fu_102(8),
      R => '0'
    );
\axi_data_25_fu_102_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      D => p_1_in(9),
      Q => axi_data_25_fu_102(9),
      R => '0'
    );
\axi_last_2_reg_174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_n_11,
      Q => axi_last_2_reg_174,
      R => '0'
    );
\axi_last_4_loc_fu_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_11,
      Q => axi_last_4_loc_fu_110,
      R => '0'
    );
\cmp14400_reg_401[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => div_cast_reg_387(3),
      I1 => div_cast_reg_387(7),
      I2 => div_cast_reg_387(4),
      I3 => \cmp14400_reg_401[0]_i_2_n_5\,
      I4 => \cmp14400_reg_401[0]_i_3_n_5\,
      O => cmp14400_fu_286_p2
    );
\cmp14400_reg_401[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => div_cast_reg_387(9),
      I1 => div_cast_reg_387(5),
      I2 => div_cast_reg_387(10),
      I3 => div_cast_reg_387(1),
      O => \cmp14400_reg_401[0]_i_2_n_5\
    );
\cmp14400_reg_401[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => div_cast_reg_387(8),
      I1 => div_cast_reg_387(6),
      I2 => div_cast_reg_387(2),
      I3 => div_cast_reg_387(0),
      O => \cmp14400_reg_401[0]_i_3_n_5\
    );
\cmp14400_reg_401_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => cmp14400_fu_286_p2,
      Q => cmp14400_reg_401,
      R => '0'
    );
\cond_reg_406[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A0A"
    )
        port map (
      I0 => \cond_reg_406_reg_n_5_[0]\,
      I1 => HwReg_InVideoFormat_channel_dout(0),
      I2 => ap_CS_fsm_state4,
      I3 => \cond_reg_406_reg[0]_0\,
      O => \cond_reg_406[0]_i_1_n_5\
    );
\cond_reg_406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cond_reg_406[0]_i_1_n_5\,
      Q => \cond_reg_406_reg_n_5_[0]\,
      R => '0'
    );
\div_cast_reg_387_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_in(0),
      Q => div_cast_reg_387(0),
      R => '0'
    );
\div_cast_reg_387_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_in(10),
      Q => div_cast_reg_387(10),
      R => '0'
    );
\div_cast_reg_387_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_in(1),
      Q => div_cast_reg_387(1),
      R => '0'
    );
\div_cast_reg_387_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_in(2),
      Q => div_cast_reg_387(2),
      R => '0'
    );
\div_cast_reg_387_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_in(3),
      Q => div_cast_reg_387(3),
      R => '0'
    );
\div_cast_reg_387_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_in(4),
      Q => div_cast_reg_387(4),
      R => '0'
    );
\div_cast_reg_387_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_in(5),
      Q => div_cast_reg_387(5),
      R => '0'
    );
\div_cast_reg_387_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_in(6),
      Q => div_cast_reg_387(6),
      R => '0'
    );
\div_cast_reg_387_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_in(7),
      Q => div_cast_reg_387(7),
      R => '0'
    );
\div_cast_reg_387_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_in(8),
      Q => div_cast_reg_387(8),
      R => '0'
    );
\div_cast_reg_387_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_in(9),
      Q => div_cast_reg_387(9),
      R => '0'
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234: entity work.bd_2d50_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
     port map (
      D(1 downto 0) => ap_NS_fsm(9 downto 8),
      E(0) => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_6,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[7]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_10,
      ap_clk => ap_clk,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_4_loc_fu_110 => axi_last_4_loc_fu_110,
      \axi_last_4_reg_103_reg[0]_0\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_11,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      select_ln590_reg_423 => select_ln590_reg_423
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_n_10,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184: entity work.bd_2d50_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
     port map (
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_n_10,
      \ap_CS_fsm_reg[2]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_n_6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_2_reg_174 => axi_last_2_reg_174,
      axi_last_4_loc_fu_110 => axi_last_4_loc_fu_110,
      \axi_last_4_loc_fu_110_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_n_11,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_s_axis_video_TREADY,
      grp_reg_unsigned_short_s_fu_278_ap_ce => grp_reg_unsigned_short_s_fu_278_ap_ce,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TUSER_int_regslice => s_axis_video_TUSER_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_n_10,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204: entity work.bd_2d50_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel0 => B_V_data_1_sel0,
      B_V_data_1_sel_rd_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_106,
      B_V_data_1_sel_rd_reg_0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_184_n_6,
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      E(0) => E(0),
      HwReg_InVideoFormat_channel_dout(0) => HwReg_InVideoFormat_channel_dout(0),
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => ap_CS_fsm_state6,
      \ap_CS_fsm[6]_i_4\(10 downto 0) => div_cast_reg_387(10 downto 0),
      ap_clk => ap_clk,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_fu_122_reg[47]_0\(47 downto 40) => tmp_1_fu_357_p2(7 downto 0),
      \axi_data_fu_122_reg[47]_0\(39 downto 32) => tmp_5_fu_372_p4(7 downto 0),
      \axi_data_fu_122_reg[47]_0\(31 downto 24) => tmp_1_fu_357_p4(7 downto 0),
      \axi_data_fu_122_reg[47]_0\(23 downto 16) => tmp_1_fu_357_p5(7 downto 0),
      \axi_data_fu_122_reg[47]_0\(15 downto 8) => tmp_2_fu_313_p4(7 downto 0),
      \axi_data_fu_122_reg[47]_0\(7) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_96,
      \axi_data_fu_122_reg[47]_0\(6) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_97,
      \axi_data_fu_122_reg[47]_0\(5) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_98,
      \axi_data_fu_122_reg[47]_0\(4) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_99,
      \axi_data_fu_122_reg[47]_0\(3) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_100,
      \axi_data_fu_122_reg[47]_0\(2) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_101,
      \axi_data_fu_122_reg[47]_0\(1) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_102,
      \axi_data_fu_122_reg[47]_0\(0) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_103,
      \axi_data_fu_122_reg[47]_1\(47) => regslice_both_s_axis_video_V_data_V_U_n_8,
      \axi_data_fu_122_reg[47]_1\(46) => regslice_both_s_axis_video_V_data_V_U_n_9,
      \axi_data_fu_122_reg[47]_1\(45) => regslice_both_s_axis_video_V_data_V_U_n_10,
      \axi_data_fu_122_reg[47]_1\(44) => regslice_both_s_axis_video_V_data_V_U_n_11,
      \axi_data_fu_122_reg[47]_1\(43) => regslice_both_s_axis_video_V_data_V_U_n_12,
      \axi_data_fu_122_reg[47]_1\(42) => regslice_both_s_axis_video_V_data_V_U_n_13,
      \axi_data_fu_122_reg[47]_1\(41) => regslice_both_s_axis_video_V_data_V_U_n_14,
      \axi_data_fu_122_reg[47]_1\(40) => regslice_both_s_axis_video_V_data_V_U_n_15,
      \axi_data_fu_122_reg[47]_1\(39) => regslice_both_s_axis_video_V_data_V_U_n_16,
      \axi_data_fu_122_reg[47]_1\(38) => regslice_both_s_axis_video_V_data_V_U_n_17,
      \axi_data_fu_122_reg[47]_1\(37) => regslice_both_s_axis_video_V_data_V_U_n_18,
      \axi_data_fu_122_reg[47]_1\(36) => regslice_both_s_axis_video_V_data_V_U_n_19,
      \axi_data_fu_122_reg[47]_1\(35) => regslice_both_s_axis_video_V_data_V_U_n_20,
      \axi_data_fu_122_reg[47]_1\(34) => regslice_both_s_axis_video_V_data_V_U_n_21,
      \axi_data_fu_122_reg[47]_1\(33) => regslice_both_s_axis_video_V_data_V_U_n_22,
      \axi_data_fu_122_reg[47]_1\(32) => regslice_both_s_axis_video_V_data_V_U_n_23,
      \axi_data_fu_122_reg[47]_1\(31) => regslice_both_s_axis_video_V_data_V_U_n_24,
      \axi_data_fu_122_reg[47]_1\(30) => regslice_both_s_axis_video_V_data_V_U_n_25,
      \axi_data_fu_122_reg[47]_1\(29) => regslice_both_s_axis_video_V_data_V_U_n_26,
      \axi_data_fu_122_reg[47]_1\(28) => regslice_both_s_axis_video_V_data_V_U_n_27,
      \axi_data_fu_122_reg[47]_1\(27) => regslice_both_s_axis_video_V_data_V_U_n_28,
      \axi_data_fu_122_reg[47]_1\(26) => regslice_both_s_axis_video_V_data_V_U_n_29,
      \axi_data_fu_122_reg[47]_1\(25) => regslice_both_s_axis_video_V_data_V_U_n_30,
      \axi_data_fu_122_reg[47]_1\(24) => regslice_both_s_axis_video_V_data_V_U_n_31,
      \axi_data_fu_122_reg[47]_1\(23) => regslice_both_s_axis_video_V_data_V_U_n_32,
      \axi_data_fu_122_reg[47]_1\(22) => regslice_both_s_axis_video_V_data_V_U_n_33,
      \axi_data_fu_122_reg[47]_1\(21) => regslice_both_s_axis_video_V_data_V_U_n_34,
      \axi_data_fu_122_reg[47]_1\(20) => regslice_both_s_axis_video_V_data_V_U_n_35,
      \axi_data_fu_122_reg[47]_1\(19) => regslice_both_s_axis_video_V_data_V_U_n_36,
      \axi_data_fu_122_reg[47]_1\(18) => regslice_both_s_axis_video_V_data_V_U_n_37,
      \axi_data_fu_122_reg[47]_1\(17) => regslice_both_s_axis_video_V_data_V_U_n_38,
      \axi_data_fu_122_reg[47]_1\(16) => regslice_both_s_axis_video_V_data_V_U_n_39,
      \axi_data_fu_122_reg[47]_1\(15) => regslice_both_s_axis_video_V_data_V_U_n_40,
      \axi_data_fu_122_reg[47]_1\(14) => regslice_both_s_axis_video_V_data_V_U_n_41,
      \axi_data_fu_122_reg[47]_1\(13) => regslice_both_s_axis_video_V_data_V_U_n_42,
      \axi_data_fu_122_reg[47]_1\(12) => regslice_both_s_axis_video_V_data_V_U_n_43,
      \axi_data_fu_122_reg[47]_1\(11) => regslice_both_s_axis_video_V_data_V_U_n_44,
      \axi_data_fu_122_reg[47]_1\(10) => regslice_both_s_axis_video_V_data_V_U_n_45,
      \axi_data_fu_122_reg[47]_1\(9) => regslice_both_s_axis_video_V_data_V_U_n_46,
      \axi_data_fu_122_reg[47]_1\(8) => regslice_both_s_axis_video_V_data_V_U_n_47,
      \axi_data_fu_122_reg[47]_1\(7) => regslice_both_s_axis_video_V_data_V_U_n_48,
      \axi_data_fu_122_reg[47]_1\(6) => regslice_both_s_axis_video_V_data_V_U_n_49,
      \axi_data_fu_122_reg[47]_1\(5) => regslice_both_s_axis_video_V_data_V_U_n_50,
      \axi_data_fu_122_reg[47]_1\(4) => regslice_both_s_axis_video_V_data_V_U_n_51,
      \axi_data_fu_122_reg[47]_1\(3) => regslice_both_s_axis_video_V_data_V_U_n_52,
      \axi_data_fu_122_reg[47]_1\(2) => regslice_both_s_axis_video_V_data_V_U_n_53,
      \axi_data_fu_122_reg[47]_1\(1) => regslice_both_s_axis_video_V_data_V_U_n_54,
      \axi_data_fu_122_reg[47]_1\(0) => regslice_both_s_axis_video_V_data_V_U_n_55,
      axi_last_2_reg_174 => axi_last_2_reg_174,
      \axi_last_fu_126_reg[0]_0\ => regslice_both_s_axis_video_V_last_V_U_n_5,
      cmp14400_reg_401 => cmp14400_reg_401,
      \eol_reg_205_reg[0]_0\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_105,
      \eol_reg_205_reg[0]_1\ => regslice_both_s_axis_video_V_data_V_U_n_104,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_104,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_234_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_7,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_112,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg_1(0) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_eol_out,
      \in\(47 downto 0) => \in\(47 downto 0),
      mOutPtr16_out => mOutPtr16_out,
      \pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\ => \cond_reg_406_reg_n_5_[0]\,
      \pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7]\ => \cond_reg_406_reg[0]_0\,
      \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7]\ => \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7]\,
      push => push,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      select_ln590_reg_423 => select_ln590_reg_423,
      sof_reg_160 => sof_reg_160,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_full_n => stream_in_full_n,
      v_vcresampler_core_1_U0_stream_in_read => v_vcresampler_core_1_U0_stream_in_read
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_112,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_reg_unsigned_short_s_fu_257: entity work.bd_2d50_csc_0_reg_unsigned_short_s_89
     port map (
      D(10 downto 0) => D(10 downto 0),
      Q(0) => ap_CS_fsm_state2,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \d_read_reg_22_reg[11]_0\(10 downto 0) => p_0_in(10 downto 0)
    );
grp_reg_unsigned_short_s_fu_278: entity work.bd_2d50_csc_0_reg_unsigned_short_s_90
     port map (
      D(11 downto 0) => grp_reg_unsigned_short_s_fu_278_ap_return(11 downto 0),
      ap_clk => ap_clk,
      \d_read_reg_22_reg[11]_0\(11 downto 0) => \d_read_reg_22_reg[11]\(11 downto 0),
      grp_reg_unsigned_short_s_fu_278_ap_ce => grp_reg_unsigned_short_s_fu_278_ap_ce
    );
\i_fu_106[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_106_reg(0),
      O => i_4_fu_304_p2(0)
    );
\i_fu_106[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \i_fu_106[11]_i_3_n_5\,
      I1 => \i_fu_106[11]_i_4_n_5\,
      I2 => \i_fu_106[11]_i_5_n_5\,
      I3 => \i_fu_106[11]_i_6_n_5\,
      I4 => ap_CS_fsm_state5,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0
    );
\i_fu_106[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => rows_reg_393(6),
      I1 => i_fu_106_reg(6),
      I2 => i_fu_106_reg(7),
      I3 => rows_reg_393(7),
      I4 => i_fu_106_reg(8),
      I5 => rows_reg_393(8),
      O => \i_fu_106[11]_i_3_n_5\
    );
\i_fu_106[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => rows_reg_393(9),
      I1 => i_fu_106_reg(9),
      I2 => i_fu_106_reg(10),
      I3 => rows_reg_393(10),
      I4 => i_fu_106_reg(11),
      I5 => rows_reg_393(11),
      O => \i_fu_106[11]_i_4_n_5\
    );
\i_fu_106[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => i_fu_106_reg(2),
      I1 => rows_reg_393(2),
      I2 => i_fu_106_reg(1),
      I3 => rows_reg_393(1),
      I4 => rows_reg_393(0),
      I5 => i_fu_106_reg(0),
      O => \i_fu_106[11]_i_5_n_5\
    );
\i_fu_106[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => rows_reg_393(3),
      I1 => i_fu_106_reg(3),
      I2 => i_fu_106_reg(4),
      I3 => rows_reg_393(4),
      I4 => i_fu_106_reg(5),
      I5 => rows_reg_393(5),
      O => \i_fu_106[11]_i_6_n_5\
    );
\i_fu_106_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0,
      D => i_4_fu_304_p2(0),
      Q => i_fu_106_reg(0),
      R => SR(0)
    );
\i_fu_106_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0,
      D => i_4_fu_304_p2(10),
      Q => i_fu_106_reg(10),
      R => SR(0)
    );
\i_fu_106_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0,
      D => i_4_fu_304_p2(11),
      Q => i_fu_106_reg(11),
      R => SR(0)
    );
\i_fu_106_reg[11]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_fu_106_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_i_fu_106_reg[11]_i_2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \i_fu_106_reg[11]_i_2_n_11\,
      CO(0) => \i_fu_106_reg[11]_i_2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_i_fu_106_reg[11]_i_2_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => i_4_fu_304_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => i_fu_106_reg(11 downto 9)
    );
\i_fu_106_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0,
      D => i_4_fu_304_p2(1),
      Q => i_fu_106_reg(1),
      R => SR(0)
    );
\i_fu_106_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0,
      D => i_4_fu_304_p2(2),
      Q => i_fu_106_reg(2),
      R => SR(0)
    );
\i_fu_106_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0,
      D => i_4_fu_304_p2(3),
      Q => i_fu_106_reg(3),
      R => SR(0)
    );
\i_fu_106_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0,
      D => i_4_fu_304_p2(4),
      Q => i_fu_106_reg(4),
      R => SR(0)
    );
\i_fu_106_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0,
      D => i_4_fu_304_p2(5),
      Q => i_fu_106_reg(5),
      R => SR(0)
    );
\i_fu_106_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0,
      D => i_4_fu_304_p2(6),
      Q => i_fu_106_reg(6),
      R => SR(0)
    );
\i_fu_106_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0,
      D => i_4_fu_304_p2(7),
      Q => i_fu_106_reg(7),
      R => SR(0)
    );
\i_fu_106_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0,
      D => i_4_fu_304_p2(8),
      Q => i_fu_106_reg(8),
      R => SR(0)
    );
\i_fu_106_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => i_fu_106_reg(0),
      CI_TOP => '0',
      CO(7) => \i_fu_106_reg[8]_i_1_n_5\,
      CO(6) => \i_fu_106_reg[8]_i_1_n_6\,
      CO(5) => \i_fu_106_reg[8]_i_1_n_7\,
      CO(4) => \i_fu_106_reg[8]_i_1_n_8\,
      CO(3) => \i_fu_106_reg[8]_i_1_n_9\,
      CO(2) => \i_fu_106_reg[8]_i_1_n_10\,
      CO(1) => \i_fu_106_reg[8]_i_1_n_11\,
      CO(0) => \i_fu_106_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => i_4_fu_304_p2(8 downto 1),
      S(7 downto 0) => i_fu_106_reg(8 downto 1)
    );
\i_fu_106_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_ap_start_reg0,
      D => i_4_fu_304_p2(9),
      Q => i_fu_106_reg(9),
      R => SR(0)
    );
regslice_both_s_axis_video_V_data_V_U: entity work.bd_2d50_csc_0_regslice_both_91
     port map (
      \B_V_data_1_payload_B_reg[47]_0\(47) => regslice_both_s_axis_video_V_data_V_U_n_8,
      \B_V_data_1_payload_B_reg[47]_0\(46) => regslice_both_s_axis_video_V_data_V_U_n_9,
      \B_V_data_1_payload_B_reg[47]_0\(45) => regslice_both_s_axis_video_V_data_V_U_n_10,
      \B_V_data_1_payload_B_reg[47]_0\(44) => regslice_both_s_axis_video_V_data_V_U_n_11,
      \B_V_data_1_payload_B_reg[47]_0\(43) => regslice_both_s_axis_video_V_data_V_U_n_12,
      \B_V_data_1_payload_B_reg[47]_0\(42) => regslice_both_s_axis_video_V_data_V_U_n_13,
      \B_V_data_1_payload_B_reg[47]_0\(41) => regslice_both_s_axis_video_V_data_V_U_n_14,
      \B_V_data_1_payload_B_reg[47]_0\(40) => regslice_both_s_axis_video_V_data_V_U_n_15,
      \B_V_data_1_payload_B_reg[47]_0\(39) => regslice_both_s_axis_video_V_data_V_U_n_16,
      \B_V_data_1_payload_B_reg[47]_0\(38) => regslice_both_s_axis_video_V_data_V_U_n_17,
      \B_V_data_1_payload_B_reg[47]_0\(37) => regslice_both_s_axis_video_V_data_V_U_n_18,
      \B_V_data_1_payload_B_reg[47]_0\(36) => regslice_both_s_axis_video_V_data_V_U_n_19,
      \B_V_data_1_payload_B_reg[47]_0\(35) => regslice_both_s_axis_video_V_data_V_U_n_20,
      \B_V_data_1_payload_B_reg[47]_0\(34) => regslice_both_s_axis_video_V_data_V_U_n_21,
      \B_V_data_1_payload_B_reg[47]_0\(33) => regslice_both_s_axis_video_V_data_V_U_n_22,
      \B_V_data_1_payload_B_reg[47]_0\(32) => regslice_both_s_axis_video_V_data_V_U_n_23,
      \B_V_data_1_payload_B_reg[47]_0\(31) => regslice_both_s_axis_video_V_data_V_U_n_24,
      \B_V_data_1_payload_B_reg[47]_0\(30) => regslice_both_s_axis_video_V_data_V_U_n_25,
      \B_V_data_1_payload_B_reg[47]_0\(29) => regslice_both_s_axis_video_V_data_V_U_n_26,
      \B_V_data_1_payload_B_reg[47]_0\(28) => regslice_both_s_axis_video_V_data_V_U_n_27,
      \B_V_data_1_payload_B_reg[47]_0\(27) => regslice_both_s_axis_video_V_data_V_U_n_28,
      \B_V_data_1_payload_B_reg[47]_0\(26) => regslice_both_s_axis_video_V_data_V_U_n_29,
      \B_V_data_1_payload_B_reg[47]_0\(25) => regslice_both_s_axis_video_V_data_V_U_n_30,
      \B_V_data_1_payload_B_reg[47]_0\(24) => regslice_both_s_axis_video_V_data_V_U_n_31,
      \B_V_data_1_payload_B_reg[47]_0\(23) => regslice_both_s_axis_video_V_data_V_U_n_32,
      \B_V_data_1_payload_B_reg[47]_0\(22) => regslice_both_s_axis_video_V_data_V_U_n_33,
      \B_V_data_1_payload_B_reg[47]_0\(21) => regslice_both_s_axis_video_V_data_V_U_n_34,
      \B_V_data_1_payload_B_reg[47]_0\(20) => regslice_both_s_axis_video_V_data_V_U_n_35,
      \B_V_data_1_payload_B_reg[47]_0\(19) => regslice_both_s_axis_video_V_data_V_U_n_36,
      \B_V_data_1_payload_B_reg[47]_0\(18) => regslice_both_s_axis_video_V_data_V_U_n_37,
      \B_V_data_1_payload_B_reg[47]_0\(17) => regslice_both_s_axis_video_V_data_V_U_n_38,
      \B_V_data_1_payload_B_reg[47]_0\(16) => regslice_both_s_axis_video_V_data_V_U_n_39,
      \B_V_data_1_payload_B_reg[47]_0\(15) => regslice_both_s_axis_video_V_data_V_U_n_40,
      \B_V_data_1_payload_B_reg[47]_0\(14) => regslice_both_s_axis_video_V_data_V_U_n_41,
      \B_V_data_1_payload_B_reg[47]_0\(13) => regslice_both_s_axis_video_V_data_V_U_n_42,
      \B_V_data_1_payload_B_reg[47]_0\(12) => regslice_both_s_axis_video_V_data_V_U_n_43,
      \B_V_data_1_payload_B_reg[47]_0\(11) => regslice_both_s_axis_video_V_data_V_U_n_44,
      \B_V_data_1_payload_B_reg[47]_0\(10) => regslice_both_s_axis_video_V_data_V_U_n_45,
      \B_V_data_1_payload_B_reg[47]_0\(9) => regslice_both_s_axis_video_V_data_V_U_n_46,
      \B_V_data_1_payload_B_reg[47]_0\(8) => regslice_both_s_axis_video_V_data_V_U_n_47,
      \B_V_data_1_payload_B_reg[47]_0\(7) => regslice_both_s_axis_video_V_data_V_U_n_48,
      \B_V_data_1_payload_B_reg[47]_0\(6) => regslice_both_s_axis_video_V_data_V_U_n_49,
      \B_V_data_1_payload_B_reg[47]_0\(5) => regslice_both_s_axis_video_V_data_V_U_n_50,
      \B_V_data_1_payload_B_reg[47]_0\(4) => regslice_both_s_axis_video_V_data_V_U_n_51,
      \B_V_data_1_payload_B_reg[47]_0\(3) => regslice_both_s_axis_video_V_data_V_U_n_52,
      \B_V_data_1_payload_B_reg[47]_0\(2) => regslice_both_s_axis_video_V_data_V_U_n_53,
      \B_V_data_1_payload_B_reg[47]_0\(1) => regslice_both_s_axis_video_V_data_V_U_n_54,
      \B_V_data_1_payload_B_reg[47]_0\(0) => regslice_both_s_axis_video_V_data_V_U_n_55,
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel0 => B_V_data_1_sel0,
      B_V_data_1_sel_rd_reg_0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_106,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_s_axis_video_V_data_V_U_n_104,
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      D(47 downto 0) => p_1_in(47 downto 0),
      Q(47 downto 0) => axi_data_25_fu_102(47 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_25_fu_102_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_104,
      \axi_data_25_fu_102_reg[47]\(47 downto 40) => tmp_1_fu_357_p2(7 downto 0),
      \axi_data_25_fu_102_reg[47]\(39 downto 32) => tmp_5_fu_372_p4(7 downto 0),
      \axi_data_25_fu_102_reg[47]\(31 downto 24) => tmp_1_fu_357_p4(7 downto 0),
      \axi_data_25_fu_102_reg[47]\(23 downto 16) => tmp_1_fu_357_p5(7 downto 0),
      \axi_data_25_fu_102_reg[47]\(15 downto 8) => tmp_2_fu_313_p4(7 downto 0),
      \axi_data_25_fu_102_reg[47]\(7) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_96,
      \axi_data_25_fu_102_reg[47]\(6) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_97,
      \axi_data_25_fu_102_reg[47]\(5) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_98,
      \axi_data_25_fu_102_reg[47]\(4) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_99,
      \axi_data_25_fu_102_reg[47]\(3) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_100,
      \axi_data_25_fu_102_reg[47]\(2) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_101,
      \axi_data_25_fu_102_reg[47]\(1) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_102,
      \axi_data_25_fu_102_reg[47]\(0) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_103,
      \axi_data_fu_122_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_7,
      s_axis_video_TDATA(47 downto 0) => s_axis_video_TDATA(47 downto 0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
regslice_both_s_axis_video_V_last_V_U: entity work.\bd_2d50_csc_0_regslice_both__parameterized1_92\
     port map (
      \B_V_data_1_payload_B_reg[0]_0\ => regslice_both_s_axis_video_V_last_V_U_n_5,
      B_V_data_1_sel0 => B_V_data_1_sel0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_2_reg_174 => axi_last_2_reg_174,
      \axi_last_fu_126_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_7,
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
regslice_both_s_axis_video_V_user_V_U: entity work.\bd_2d50_csc_0_regslice_both__parameterized1_93\
     port map (
      B_V_data_1_sel0 => B_V_data_1_sel0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TUSER_int_regslice => s_axis_video_TUSER_int_regslice,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
\rows_reg_393_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_278_ap_return(0),
      Q => rows_reg_393(0),
      R => '0'
    );
\rows_reg_393_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_278_ap_return(10),
      Q => rows_reg_393(10),
      R => '0'
    );
\rows_reg_393_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_278_ap_return(11),
      Q => rows_reg_393(11),
      R => '0'
    );
\rows_reg_393_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_278_ap_return(1),
      Q => rows_reg_393(1),
      R => '0'
    );
\rows_reg_393_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_278_ap_return(2),
      Q => rows_reg_393(2),
      R => '0'
    );
\rows_reg_393_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_278_ap_return(3),
      Q => rows_reg_393(3),
      R => '0'
    );
\rows_reg_393_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_278_ap_return(4),
      Q => rows_reg_393(4),
      R => '0'
    );
\rows_reg_393_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_278_ap_return(5),
      Q => rows_reg_393(5),
      R => '0'
    );
\rows_reg_393_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_278_ap_return(6),
      Q => rows_reg_393(6),
      R => '0'
    );
\rows_reg_393_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_278_ap_return(7),
      Q => rows_reg_393(7),
      R => '0'
    );
\rows_reg_393_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_278_ap_return(8),
      Q => rows_reg_393(8),
      R => '0'
    );
\rows_reg_393_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_278_ap_return(9),
      Q => rows_reg_393(9),
      R => '0'
    );
\select_ln590_reg_423_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_204_n_105,
      Q => select_ln590_reg_423,
      R => '0'
    );
\sof_reg_160[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => sof_reg_160,
      I1 => ap_CS_fsm_state4,
      I2 => ap_CS_fsm_state10,
      O => \sof_reg_160[0]_i_1_n_5\
    );
\sof_reg_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_reg_160[0]_i_1_n_5\,
      Q => sof_reg_160,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_MultiPixStream2AXIvideo is
  port (
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr16_out : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr16_out_0 : out STD_LOGIC;
    \mOutPtr0__0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    MultiPixStream2AXIvideo_U0_ap_done : out STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    stream_out_vresampled_empty_n : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    push : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \B_V_data_1_payload_B_reg[47]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \d_read_reg_22_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n : in STD_LOGIC;
    HwReg_width_c_empty_n : in STD_LOGIC;
    HwReg_height_c_empty_n : in STD_LOGIC
  );
end bd_2d50_csc_0_MultiPixStream2AXIvideo;

architecture STRUCTURE of bd_2d50_csc_0_MultiPixStream2AXIvideo is
  signal \^b_v_data_1_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[4]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_7_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_ce_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal axi_last_reg_585 : STD_LOGIC;
  signal div207_cast_fu_166_p4 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal div207_cast_reg_218 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_12 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_15 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_5 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_8 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_149_ap_return : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal i_2_fu_190_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal i_fu_88_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_fu_88_reg[11]_i_2_n_11\ : STD_LOGIC;
  signal \i_fu_88_reg[11]_i_2_n_12\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \i_fu_88_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal m_axis_video_TREADY_int_regslice : STD_LOGIC;
  signal rows_reg_213 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sof_reg_110 : STD_LOGIC;
  signal sub_fu_176_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_reg_223 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_i_fu_88_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_i_fu_88_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_3\ : label is "soft_lutpair312";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \i_fu_88[0]_i_1\ : label is "soft_lutpair312";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_88_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_88_reg[8]_i_1\ : label is 35;
begin
  \B_V_data_1_state_reg[1]\ <= \^b_v_data_1_state_reg[1]\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  SR(0) <= \^sr\(0);
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => HwReg_height_c_empty_n,
      I2 => HwReg_width_c_empty_n,
      I3 => MultiPixStream2AXIvideo_U0_ap_start,
      O => \^sr\(0)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => i_fu_88_reg(5),
      I1 => rows_reg_213(5),
      I2 => i_fu_88_reg(2),
      I3 => rows_reg_213(2),
      I4 => \ap_CS_fsm[4]_i_3_n_5\,
      I5 => \ap_CS_fsm[4]_i_4_n_5\,
      O => \ap_CS_fsm[4]_i_2_n_5\
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => rows_reg_213(0),
      I1 => i_fu_88_reg(0),
      I2 => rows_reg_213(1),
      I3 => i_fu_88_reg(1),
      I4 => \ap_CS_fsm[4]_i_5_n_5\,
      O => \ap_CS_fsm[4]_i_3_n_5\
    );
\ap_CS_fsm[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_6_n_5\,
      I1 => i_fu_88_reg(7),
      I2 => rows_reg_213(7),
      I3 => i_fu_88_reg(6),
      I4 => rows_reg_213(6),
      I5 => \ap_CS_fsm[4]_i_7_n_5\,
      O => \ap_CS_fsm[4]_i_4_n_5\
    );
\ap_CS_fsm[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => i_fu_88_reg(4),
      I1 => rows_reg_213(4),
      I2 => i_fu_88_reg(3),
      I3 => rows_reg_213(3),
      O => \ap_CS_fsm[4]_i_5_n_5\
    );
\ap_CS_fsm[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => i_fu_88_reg(10),
      I1 => rows_reg_213(10),
      I2 => i_fu_88_reg(9),
      I3 => rows_reg_213(9),
      O => \ap_CS_fsm[4]_i_6_n_5\
    );
\ap_CS_fsm[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => i_fu_88_reg(11),
      I1 => rows_reg_213(11),
      I2 => i_fu_88_reg(8),
      I3 => rows_reg_213(8),
      O => \ap_CS_fsm[4]_i_7_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^sr\(0),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\div207_cast_reg_218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => div207_cast_fu_166_p4(0),
      Q => div207_cast_reg_218(0),
      R => '0'
    );
\div207_cast_reg_218_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => div207_cast_fu_166_p4(10),
      Q => div207_cast_reg_218(10),
      R => '0'
    );
\div207_cast_reg_218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => div207_cast_fu_166_p4(1),
      Q => div207_cast_reg_218(1),
      R => '0'
    );
\div207_cast_reg_218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => div207_cast_fu_166_p4(2),
      Q => div207_cast_reg_218(2),
      R => '0'
    );
\div207_cast_reg_218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => div207_cast_fu_166_p4(3),
      Q => div207_cast_reg_218(3),
      R => '0'
    );
\div207_cast_reg_218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => div207_cast_fu_166_p4(4),
      Q => div207_cast_reg_218(4),
      R => '0'
    );
\div207_cast_reg_218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => div207_cast_fu_166_p4(5),
      Q => div207_cast_reg_218(5),
      R => '0'
    );
\div207_cast_reg_218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => div207_cast_fu_166_p4(6),
      Q => div207_cast_reg_218(6),
      R => '0'
    );
\div207_cast_reg_218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => div207_cast_fu_166_p4(7),
      Q => div207_cast_reg_218(7),
      R => '0'
    );
\div207_cast_reg_218_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => div207_cast_fu_166_p4(8),
      Q => div207_cast_reg_218(8),
      R => '0'
    );
\div207_cast_reg_218_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => div207_cast_fu_166_p4(9),
      Q => div207_cast_reg_218(9),
      R => '0'
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124: entity work.bd_2d50_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2
     port map (
      \B_V_data_1_state_reg[1]\ => \^b_v_data_1_state_reg[1]\,
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      E(0) => E(0),
      Q(1) => \^q\(1),
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_reg_585 => axi_last_reg_585,
      \axi_last_reg_585_reg[0]_0\(10 downto 0) => sub_reg_223(10 downto 0),
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_12,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg_0(0) => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0,
      \icmp_ln664_reg_581_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_5,
      \icmp_ln664_reg_581_reg[0]_1\(10 downto 0) => div207_cast_reg_218(10 downto 0),
      mOutPtr16_out => mOutPtr16_out,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      push => push,
      \sof_2_reg_175_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_8,
      sof_reg_110 => sof_reg_110,
      \sof_reg_110_reg[0]\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_15,
      stream_out_vresampled_empty_n => stream_out_vresampled_empty_n
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_12,
      Q => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_reg_unsigned_short_s_fu_149: entity work.bd_2d50_csc_0_reg_unsigned_short_s
     port map (
      D(11 downto 0) => grp_reg_unsigned_short_s_fu_149_ap_return(11 downto 0),
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_width_c_empty_n => HwReg_width_c_empty_n,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[11]_0\(11 downto 0) => \d_read_reg_22_reg[11]\(11 downto 0)
    );
grp_reg_unsigned_short_s_fu_155: entity work.bd_2d50_csc_0_reg_unsigned_short_s_62
     port map (
      D(10 downto 0) => sub_fu_176_p2(10 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[11]_0\(10 downto 0) => div207_cast_fu_166_p4(10 downto 0),
      \d_read_reg_22_reg[11]_1\(10 downto 0) => D(10 downto 0)
    );
\i_fu_88[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_88_reg(0),
      O => i_2_fu_190_p2(0)
    );
\i_fu_88[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2_n_5\,
      I1 => ap_CS_fsm_state3,
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0
    );
\i_fu_88_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0,
      D => i_2_fu_190_p2(0),
      Q => i_fu_88_reg(0),
      R => \^sr\(0)
    );
\i_fu_88_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0,
      D => i_2_fu_190_p2(10),
      Q => i_fu_88_reg(10),
      R => \^sr\(0)
    );
\i_fu_88_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0,
      D => i_2_fu_190_p2(11),
      Q => i_fu_88_reg(11),
      R => \^sr\(0)
    );
\i_fu_88_reg[11]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_fu_88_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_i_fu_88_reg[11]_i_2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \i_fu_88_reg[11]_i_2_n_11\,
      CO(0) => \i_fu_88_reg[11]_i_2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_i_fu_88_reg[11]_i_2_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => i_2_fu_190_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => i_fu_88_reg(11 downto 9)
    );
\i_fu_88_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0,
      D => i_2_fu_190_p2(1),
      Q => i_fu_88_reg(1),
      R => \^sr\(0)
    );
\i_fu_88_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0,
      D => i_2_fu_190_p2(2),
      Q => i_fu_88_reg(2),
      R => \^sr\(0)
    );
\i_fu_88_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0,
      D => i_2_fu_190_p2(3),
      Q => i_fu_88_reg(3),
      R => \^sr\(0)
    );
\i_fu_88_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0,
      D => i_2_fu_190_p2(4),
      Q => i_fu_88_reg(4),
      R => \^sr\(0)
    );
\i_fu_88_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0,
      D => i_2_fu_190_p2(5),
      Q => i_fu_88_reg(5),
      R => \^sr\(0)
    );
\i_fu_88_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0,
      D => i_2_fu_190_p2(6),
      Q => i_fu_88_reg(6),
      R => \^sr\(0)
    );
\i_fu_88_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0,
      D => i_2_fu_190_p2(7),
      Q => i_fu_88_reg(7),
      R => \^sr\(0)
    );
\i_fu_88_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0,
      D => i_2_fu_190_p2(8),
      Q => i_fu_88_reg(8),
      R => \^sr\(0)
    );
\i_fu_88_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => i_fu_88_reg(0),
      CI_TOP => '0',
      CO(7) => \i_fu_88_reg[8]_i_1_n_5\,
      CO(6) => \i_fu_88_reg[8]_i_1_n_6\,
      CO(5) => \i_fu_88_reg[8]_i_1_n_7\,
      CO(4) => \i_fu_88_reg[8]_i_1_n_8\,
      CO(3) => \i_fu_88_reg[8]_i_1_n_9\,
      CO(2) => \i_fu_88_reg[8]_i_1_n_10\,
      CO(1) => \i_fu_88_reg[8]_i_1_n_11\,
      CO(0) => \i_fu_88_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => i_2_fu_190_p2(8 downto 1),
      S(7 downto 0) => i_fu_88_reg(8 downto 1)
    );
\i_fu_88_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_ap_start_reg0,
      D => i_2_fu_190_p2(9),
      Q => i_fu_88_reg(9),
      R => \^sr\(0)
    );
regslice_both_m_axis_video_V_data_V_U: entity work.bd_2d50_csc_0_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[47]_0\(47 downto 0) => \B_V_data_1_payload_B_reg[47]\(47 downto 0),
      B_V_data_1_sel_wr_reg_0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_5,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[1]_0\ => \^b_v_data_1_state_reg[1]\,
      D(1) => ap_NS_fsm(4),
      D(0) => ap_NS_fsm(0),
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_width_c_empty_n => HwReg_width_c_empty_n,
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(3) => ap_CS_fsm_state5,
      Q(2) => \^q\(1),
      Q(1) => ap_CS_fsm_state3,
      Q(0) => \^q\(0),
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm[4]_i_2_n_5\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg(0) => empty_n_reg(0),
      \mOutPtr0__0\ => \mOutPtr0__0\,
      mOutPtr16_out_0 => mOutPtr16_out_0,
      m_axis_video_TDATA(47 downto 0) => m_axis_video_TDATA(47 downto 0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      push_1 => push_1,
      stream_out_vresampled_empty_n => stream_out_vresampled_empty_n
    );
regslice_both_m_axis_video_V_last_V_U: entity work.\bd_2d50_csc_0_regslice_both__parameterized1\
     port map (
      B_V_data_1_sel_wr_reg_0 => \^b_v_data_1_state_reg[1]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_reg_585 => axi_last_reg_585,
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY
    );
regslice_both_m_axis_video_V_user_V_U: entity work.\bd_2d50_csc_0_regslice_both__parameterized1_63\
     port map (
      \B_V_data_1_payload_A_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_8,
      B_V_data_1_sel_wr_reg_0 => \^b_v_data_1_state_reg[1]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0)
    );
\rows_reg_213_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_149_ap_return(0),
      Q => rows_reg_213(0),
      R => '0'
    );
\rows_reg_213_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_149_ap_return(10),
      Q => rows_reg_213(10),
      R => '0'
    );
\rows_reg_213_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_149_ap_return(11),
      Q => rows_reg_213(11),
      R => '0'
    );
\rows_reg_213_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_149_ap_return(1),
      Q => rows_reg_213(1),
      R => '0'
    );
\rows_reg_213_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_149_ap_return(2),
      Q => rows_reg_213(2),
      R => '0'
    );
\rows_reg_213_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_149_ap_return(3),
      Q => rows_reg_213(3),
      R => '0'
    );
\rows_reg_213_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_149_ap_return(4),
      Q => rows_reg_213(4),
      R => '0'
    );
\rows_reg_213_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_149_ap_return(5),
      Q => rows_reg_213(5),
      R => '0'
    );
\rows_reg_213_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_149_ap_return(6),
      Q => rows_reg_213(6),
      R => '0'
    );
\rows_reg_213_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_149_ap_return(7),
      Q => rows_reg_213(7),
      R => '0'
    );
\rows_reg_213_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_149_ap_return(8),
      Q => rows_reg_213(8),
      R => '0'
    );
\rows_reg_213_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_149_ap_return(9),
      Q => rows_reg_213(9),
      R => '0'
    );
\sof_reg_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124_n_15,
      Q => sof_reg_110,
      R => '0'
    );
\sub_reg_223_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_176_p2(0),
      Q => sub_reg_223(0),
      R => '0'
    );
\sub_reg_223_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_176_p2(10),
      Q => sub_reg_223(10),
      R => '0'
    );
\sub_reg_223_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_176_p2(1),
      Q => sub_reg_223(1),
      R => '0'
    );
\sub_reg_223_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_176_p2(2),
      Q => sub_reg_223(2),
      R => '0'
    );
\sub_reg_223_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_176_p2(3),
      Q => sub_reg_223(3),
      R => '0'
    );
\sub_reg_223_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_176_p2(4),
      Q => sub_reg_223(4),
      R => '0'
    );
\sub_reg_223_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_176_p2(5),
      Q => sub_reg_223(5),
      R => '0'
    );
\sub_reg_223_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_176_p2(6),
      Q => sub_reg_223(6),
      R => '0'
    );
\sub_reg_223_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_176_p2(7),
      Q => sub_reg_223(7),
      R => '0'
    );
\sub_reg_223_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_176_p2(8),
      Q => sub_reg_223(8),
      R => '0'
    );
\sub_reg_223_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_176_p2(9),
      Q => sub_reg_223(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr16_out : out STD_LOGIC;
    mOutPtr0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    mOutPtr16_out_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    K12_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    K22_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    K32_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_5 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    push_1 : in STD_LOGIC;
    stream_in_hresampled_empty_n : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    empty_n_reg_0 : in STD_LOGIC;
    stream_csc_empty_n : in STD_LOGIC;
    v_hcresampler_core_U0_stream_csc_read : in STD_LOGIC;
    grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg : in STD_LOGIC;
    icmp_ln136_fu_287_p2_carry_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    icmp_ln134_fu_289_p2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln134_cast_reg_1106_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \zext_ln134_1_cast_reg_1116_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end bd_2d50_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2;

architecture STRUCTURE of bd_2d50_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2 is
  signal Bres_1_fu_867_p4 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal Bres_fu_689_p4 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal Gres_1_fu_837_p4 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal Gres_fu_659_p4 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal Rres_1_fu_807_p4 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal Rres_fu_629_p4 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln192_1_fu_405_p2 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal add_ln192_1_reg_1224 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \add_ln192_1_reg_1224[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[15]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[15]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[15]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[23]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[23]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[23]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[23]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[23]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[23]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[23]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[23]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln192_1_reg_1224_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln192_2_fu_623_p2_carry__0_n_10\ : STD_LOGIC;
  signal \add_ln192_2_fu_623_p2_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln192_2_fu_623_p2_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln192_2_fu_623_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_623_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln192_2_fu_623_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln192_2_fu_623_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln192_2_fu_623_p2_carry__0_n_9\ : STD_LOGIC;
  signal \add_ln192_2_fu_623_p2_carry__1_n_10\ : STD_LOGIC;
  signal \add_ln192_2_fu_623_p2_carry__1_n_11\ : STD_LOGIC;
  signal \add_ln192_2_fu_623_p2_carry__1_n_12\ : STD_LOGIC;
  signal \add_ln192_2_fu_623_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_623_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln192_2_fu_623_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln192_2_fu_623_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln192_2_fu_623_p2_carry__1_n_9\ : STD_LOGIC;
  signal \add_ln192_2_fu_623_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_2_fu_623_p2_carry__2_n_11\ : STD_LOGIC;
  signal add_ln192_2_fu_623_p2_carry_n_10 : STD_LOGIC;
  signal add_ln192_2_fu_623_p2_carry_n_11 : STD_LOGIC;
  signal add_ln192_2_fu_623_p2_carry_n_12 : STD_LOGIC;
  signal add_ln192_2_fu_623_p2_carry_n_5 : STD_LOGIC;
  signal add_ln192_2_fu_623_p2_carry_n_6 : STD_LOGIC;
  signal add_ln192_2_fu_623_p2_carry_n_7 : STD_LOGIC;
  signal add_ln192_2_fu_623_p2_carry_n_8 : STD_LOGIC;
  signal add_ln192_2_fu_623_p2_carry_n_9 : STD_LOGIC;
  signal add_ln192_4_fu_531_p2 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal add_ln192_4_reg_1266 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \add_ln192_4_reg_1266[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[15]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[15]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[15]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[23]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[23]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[23]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[23]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[23]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[23]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[23]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[23]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln192_4_reg_1266_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln192_5_fu_801_p2_carry__0_n_10\ : STD_LOGIC;
  signal \add_ln192_5_fu_801_p2_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln192_5_fu_801_p2_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln192_5_fu_801_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln192_5_fu_801_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln192_5_fu_801_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln192_5_fu_801_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln192_5_fu_801_p2_carry__0_n_9\ : STD_LOGIC;
  signal \add_ln192_5_fu_801_p2_carry__1_n_10\ : STD_LOGIC;
  signal \add_ln192_5_fu_801_p2_carry__1_n_11\ : STD_LOGIC;
  signal \add_ln192_5_fu_801_p2_carry__1_n_12\ : STD_LOGIC;
  signal \add_ln192_5_fu_801_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln192_5_fu_801_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln192_5_fu_801_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln192_5_fu_801_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln192_5_fu_801_p2_carry__1_n_9\ : STD_LOGIC;
  signal \add_ln192_5_fu_801_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \add_ln192_5_fu_801_p2_carry__2_n_11\ : STD_LOGIC;
  signal add_ln192_5_fu_801_p2_carry_n_10 : STD_LOGIC;
  signal add_ln192_5_fu_801_p2_carry_n_11 : STD_LOGIC;
  signal add_ln192_5_fu_801_p2_carry_n_12 : STD_LOGIC;
  signal add_ln192_5_fu_801_p2_carry_n_5 : STD_LOGIC;
  signal add_ln192_5_fu_801_p2_carry_n_6 : STD_LOGIC;
  signal add_ln192_5_fu_801_p2_carry_n_7 : STD_LOGIC;
  signal add_ln192_5_fu_801_p2_carry_n_8 : STD_LOGIC;
  signal add_ln192_5_fu_801_p2_carry_n_9 : STD_LOGIC;
  signal add_ln192_6_fu_618_p2_n_100 : STD_LOGIC;
  signal add_ln192_6_fu_618_p2_n_101 : STD_LOGIC;
  signal add_ln192_6_fu_618_p2_n_102 : STD_LOGIC;
  signal add_ln192_6_fu_618_p2_n_103 : STD_LOGIC;
  signal add_ln192_6_fu_618_p2_n_104 : STD_LOGIC;
  signal add_ln192_6_fu_618_p2_n_105 : STD_LOGIC;
  signal add_ln192_6_fu_618_p2_n_106 : STD_LOGIC;
  signal add_ln192_6_fu_618_p2_n_107 : STD_LOGIC;
  signal add_ln192_6_fu_618_p2_n_108 : STD_LOGIC;
  signal add_ln192_6_fu_618_p2_n_109 : STD_LOGIC;
  signal add_ln192_6_fu_618_p2_n_110 : STD_LOGIC;
  signal add_ln192_6_fu_618_p2_n_91 : STD_LOGIC;
  signal add_ln192_6_fu_618_p2_n_92 : STD_LOGIC;
  signal add_ln192_6_fu_618_p2_n_93 : STD_LOGIC;
  signal add_ln192_6_fu_618_p2_n_94 : STD_LOGIC;
  signal add_ln192_6_fu_618_p2_n_95 : STD_LOGIC;
  signal add_ln192_6_fu_618_p2_n_96 : STD_LOGIC;
  signal add_ln192_6_fu_618_p2_n_97 : STD_LOGIC;
  signal add_ln192_6_fu_618_p2_n_98 : STD_LOGIC;
  signal add_ln192_6_fu_618_p2_n_99 : STD_LOGIC;
  signal add_ln192_7_fu_796_p2_n_100 : STD_LOGIC;
  signal add_ln192_7_fu_796_p2_n_101 : STD_LOGIC;
  signal add_ln192_7_fu_796_p2_n_102 : STD_LOGIC;
  signal add_ln192_7_fu_796_p2_n_103 : STD_LOGIC;
  signal add_ln192_7_fu_796_p2_n_104 : STD_LOGIC;
  signal add_ln192_7_fu_796_p2_n_105 : STD_LOGIC;
  signal add_ln192_7_fu_796_p2_n_106 : STD_LOGIC;
  signal add_ln192_7_fu_796_p2_n_107 : STD_LOGIC;
  signal add_ln192_7_fu_796_p2_n_108 : STD_LOGIC;
  signal add_ln192_7_fu_796_p2_n_109 : STD_LOGIC;
  signal add_ln192_7_fu_796_p2_n_110 : STD_LOGIC;
  signal add_ln192_7_fu_796_p2_n_91 : STD_LOGIC;
  signal add_ln192_7_fu_796_p2_n_92 : STD_LOGIC;
  signal add_ln192_7_fu_796_p2_n_93 : STD_LOGIC;
  signal add_ln192_7_fu_796_p2_n_94 : STD_LOGIC;
  signal add_ln192_7_fu_796_p2_n_95 : STD_LOGIC;
  signal add_ln192_7_fu_796_p2_n_96 : STD_LOGIC;
  signal add_ln192_7_fu_796_p2_n_97 : STD_LOGIC;
  signal add_ln192_7_fu_796_p2_n_98 : STD_LOGIC;
  signal add_ln192_7_fu_796_p2_n_99 : STD_LOGIC;
  signal add_ln194_1_fu_448_p2 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal add_ln194_1_reg_1240 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \add_ln194_1_reg_1240[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[15]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[15]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[15]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[23]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[23]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[23]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[23]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[23]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[23]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[23]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[23]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln194_1_reg_1240_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln194_2_fu_653_p2_carry__0_n_10\ : STD_LOGIC;
  signal \add_ln194_2_fu_653_p2_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln194_2_fu_653_p2_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln194_2_fu_653_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_653_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln194_2_fu_653_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln194_2_fu_653_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln194_2_fu_653_p2_carry__0_n_9\ : STD_LOGIC;
  signal \add_ln194_2_fu_653_p2_carry__1_n_10\ : STD_LOGIC;
  signal \add_ln194_2_fu_653_p2_carry__1_n_11\ : STD_LOGIC;
  signal \add_ln194_2_fu_653_p2_carry__1_n_12\ : STD_LOGIC;
  signal \add_ln194_2_fu_653_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_653_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln194_2_fu_653_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln194_2_fu_653_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln194_2_fu_653_p2_carry__1_n_9\ : STD_LOGIC;
  signal \add_ln194_2_fu_653_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_2_fu_653_p2_carry__2_n_11\ : STD_LOGIC;
  signal add_ln194_2_fu_653_p2_carry_n_10 : STD_LOGIC;
  signal add_ln194_2_fu_653_p2_carry_n_11 : STD_LOGIC;
  signal add_ln194_2_fu_653_p2_carry_n_12 : STD_LOGIC;
  signal add_ln194_2_fu_653_p2_carry_n_5 : STD_LOGIC;
  signal add_ln194_2_fu_653_p2_carry_n_6 : STD_LOGIC;
  signal add_ln194_2_fu_653_p2_carry_n_7 : STD_LOGIC;
  signal add_ln194_2_fu_653_p2_carry_n_8 : STD_LOGIC;
  signal add_ln194_2_fu_653_p2_carry_n_9 : STD_LOGIC;
  signal add_ln194_4_fu_565_p2 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal add_ln194_4_reg_1276 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \add_ln194_4_reg_1276[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[15]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[15]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[15]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[23]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[23]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[23]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[23]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[23]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[23]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[23]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[23]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln194_4_reg_1276_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln194_5_fu_831_p2_carry__0_n_10\ : STD_LOGIC;
  signal \add_ln194_5_fu_831_p2_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln194_5_fu_831_p2_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln194_5_fu_831_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln194_5_fu_831_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln194_5_fu_831_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln194_5_fu_831_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln194_5_fu_831_p2_carry__0_n_9\ : STD_LOGIC;
  signal \add_ln194_5_fu_831_p2_carry__1_n_10\ : STD_LOGIC;
  signal \add_ln194_5_fu_831_p2_carry__1_n_11\ : STD_LOGIC;
  signal \add_ln194_5_fu_831_p2_carry__1_n_12\ : STD_LOGIC;
  signal \add_ln194_5_fu_831_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln194_5_fu_831_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln194_5_fu_831_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln194_5_fu_831_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln194_5_fu_831_p2_carry__1_n_9\ : STD_LOGIC;
  signal \add_ln194_5_fu_831_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \add_ln194_5_fu_831_p2_carry__2_n_11\ : STD_LOGIC;
  signal add_ln194_5_fu_831_p2_carry_n_10 : STD_LOGIC;
  signal add_ln194_5_fu_831_p2_carry_n_11 : STD_LOGIC;
  signal add_ln194_5_fu_831_p2_carry_n_12 : STD_LOGIC;
  signal add_ln194_5_fu_831_p2_carry_n_5 : STD_LOGIC;
  signal add_ln194_5_fu_831_p2_carry_n_6 : STD_LOGIC;
  signal add_ln194_5_fu_831_p2_carry_n_7 : STD_LOGIC;
  signal add_ln194_5_fu_831_p2_carry_n_8 : STD_LOGIC;
  signal add_ln194_5_fu_831_p2_carry_n_9 : STD_LOGIC;
  signal add_ln194_6_fu_648_p2_n_100 : STD_LOGIC;
  signal add_ln194_6_fu_648_p2_n_101 : STD_LOGIC;
  signal add_ln194_6_fu_648_p2_n_102 : STD_LOGIC;
  signal add_ln194_6_fu_648_p2_n_103 : STD_LOGIC;
  signal add_ln194_6_fu_648_p2_n_104 : STD_LOGIC;
  signal add_ln194_6_fu_648_p2_n_105 : STD_LOGIC;
  signal add_ln194_6_fu_648_p2_n_106 : STD_LOGIC;
  signal add_ln194_6_fu_648_p2_n_107 : STD_LOGIC;
  signal add_ln194_6_fu_648_p2_n_108 : STD_LOGIC;
  signal add_ln194_6_fu_648_p2_n_109 : STD_LOGIC;
  signal add_ln194_6_fu_648_p2_n_110 : STD_LOGIC;
  signal add_ln194_6_fu_648_p2_n_91 : STD_LOGIC;
  signal add_ln194_6_fu_648_p2_n_92 : STD_LOGIC;
  signal add_ln194_6_fu_648_p2_n_93 : STD_LOGIC;
  signal add_ln194_6_fu_648_p2_n_94 : STD_LOGIC;
  signal add_ln194_6_fu_648_p2_n_95 : STD_LOGIC;
  signal add_ln194_6_fu_648_p2_n_96 : STD_LOGIC;
  signal add_ln194_6_fu_648_p2_n_97 : STD_LOGIC;
  signal add_ln194_6_fu_648_p2_n_98 : STD_LOGIC;
  signal add_ln194_6_fu_648_p2_n_99 : STD_LOGIC;
  signal add_ln194_7_fu_826_p2_n_100 : STD_LOGIC;
  signal add_ln194_7_fu_826_p2_n_101 : STD_LOGIC;
  signal add_ln194_7_fu_826_p2_n_102 : STD_LOGIC;
  signal add_ln194_7_fu_826_p2_n_103 : STD_LOGIC;
  signal add_ln194_7_fu_826_p2_n_104 : STD_LOGIC;
  signal add_ln194_7_fu_826_p2_n_105 : STD_LOGIC;
  signal add_ln194_7_fu_826_p2_n_106 : STD_LOGIC;
  signal add_ln194_7_fu_826_p2_n_107 : STD_LOGIC;
  signal add_ln194_7_fu_826_p2_n_108 : STD_LOGIC;
  signal add_ln194_7_fu_826_p2_n_109 : STD_LOGIC;
  signal add_ln194_7_fu_826_p2_n_110 : STD_LOGIC;
  signal add_ln194_7_fu_826_p2_n_91 : STD_LOGIC;
  signal add_ln194_7_fu_826_p2_n_92 : STD_LOGIC;
  signal add_ln194_7_fu_826_p2_n_93 : STD_LOGIC;
  signal add_ln194_7_fu_826_p2_n_94 : STD_LOGIC;
  signal add_ln194_7_fu_826_p2_n_95 : STD_LOGIC;
  signal add_ln194_7_fu_826_p2_n_96 : STD_LOGIC;
  signal add_ln194_7_fu_826_p2_n_97 : STD_LOGIC;
  signal add_ln194_7_fu_826_p2_n_98 : STD_LOGIC;
  signal add_ln194_7_fu_826_p2_n_99 : STD_LOGIC;
  signal add_ln196_1_fu_491_p2 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal add_ln196_1_reg_1256 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \add_ln196_1_reg_1256[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[15]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[15]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[15]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[23]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[23]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[23]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[23]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[23]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[23]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[23]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[23]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln196_1_reg_1256_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln196_2_fu_683_p2_carry__0_n_10\ : STD_LOGIC;
  signal \add_ln196_2_fu_683_p2_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln196_2_fu_683_p2_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln196_2_fu_683_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_683_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln196_2_fu_683_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln196_2_fu_683_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln196_2_fu_683_p2_carry__0_n_9\ : STD_LOGIC;
  signal \add_ln196_2_fu_683_p2_carry__1_n_10\ : STD_LOGIC;
  signal \add_ln196_2_fu_683_p2_carry__1_n_11\ : STD_LOGIC;
  signal \add_ln196_2_fu_683_p2_carry__1_n_12\ : STD_LOGIC;
  signal \add_ln196_2_fu_683_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_683_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln196_2_fu_683_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln196_2_fu_683_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln196_2_fu_683_p2_carry__1_n_9\ : STD_LOGIC;
  signal \add_ln196_2_fu_683_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_2_fu_683_p2_carry__2_n_11\ : STD_LOGIC;
  signal add_ln196_2_fu_683_p2_carry_n_10 : STD_LOGIC;
  signal add_ln196_2_fu_683_p2_carry_n_11 : STD_LOGIC;
  signal add_ln196_2_fu_683_p2_carry_n_12 : STD_LOGIC;
  signal add_ln196_2_fu_683_p2_carry_n_5 : STD_LOGIC;
  signal add_ln196_2_fu_683_p2_carry_n_6 : STD_LOGIC;
  signal add_ln196_2_fu_683_p2_carry_n_7 : STD_LOGIC;
  signal add_ln196_2_fu_683_p2_carry_n_8 : STD_LOGIC;
  signal add_ln196_2_fu_683_p2_carry_n_9 : STD_LOGIC;
  signal add_ln196_4_fu_599_p2 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal add_ln196_4_reg_1286 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \add_ln196_4_reg_1286[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[15]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[15]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[15]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[23]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[23]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[23]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[23]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[23]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[23]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[23]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[23]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln196_4_reg_1286_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln196_5_fu_861_p2_carry__0_n_10\ : STD_LOGIC;
  signal \add_ln196_5_fu_861_p2_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln196_5_fu_861_p2_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln196_5_fu_861_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln196_5_fu_861_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln196_5_fu_861_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln196_5_fu_861_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln196_5_fu_861_p2_carry__0_n_9\ : STD_LOGIC;
  signal \add_ln196_5_fu_861_p2_carry__1_n_10\ : STD_LOGIC;
  signal \add_ln196_5_fu_861_p2_carry__1_n_11\ : STD_LOGIC;
  signal \add_ln196_5_fu_861_p2_carry__1_n_12\ : STD_LOGIC;
  signal \add_ln196_5_fu_861_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln196_5_fu_861_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln196_5_fu_861_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln196_5_fu_861_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln196_5_fu_861_p2_carry__1_n_9\ : STD_LOGIC;
  signal \add_ln196_5_fu_861_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \add_ln196_5_fu_861_p2_carry__2_n_11\ : STD_LOGIC;
  signal add_ln196_5_fu_861_p2_carry_n_10 : STD_LOGIC;
  signal add_ln196_5_fu_861_p2_carry_n_11 : STD_LOGIC;
  signal add_ln196_5_fu_861_p2_carry_n_12 : STD_LOGIC;
  signal add_ln196_5_fu_861_p2_carry_n_5 : STD_LOGIC;
  signal add_ln196_5_fu_861_p2_carry_n_6 : STD_LOGIC;
  signal add_ln196_5_fu_861_p2_carry_n_7 : STD_LOGIC;
  signal add_ln196_5_fu_861_p2_carry_n_8 : STD_LOGIC;
  signal add_ln196_5_fu_861_p2_carry_n_9 : STD_LOGIC;
  signal add_ln196_6_fu_678_p2_n_100 : STD_LOGIC;
  signal add_ln196_6_fu_678_p2_n_101 : STD_LOGIC;
  signal add_ln196_6_fu_678_p2_n_102 : STD_LOGIC;
  signal add_ln196_6_fu_678_p2_n_103 : STD_LOGIC;
  signal add_ln196_6_fu_678_p2_n_104 : STD_LOGIC;
  signal add_ln196_6_fu_678_p2_n_105 : STD_LOGIC;
  signal add_ln196_6_fu_678_p2_n_106 : STD_LOGIC;
  signal add_ln196_6_fu_678_p2_n_107 : STD_LOGIC;
  signal add_ln196_6_fu_678_p2_n_108 : STD_LOGIC;
  signal add_ln196_6_fu_678_p2_n_109 : STD_LOGIC;
  signal add_ln196_6_fu_678_p2_n_110 : STD_LOGIC;
  signal add_ln196_6_fu_678_p2_n_91 : STD_LOGIC;
  signal add_ln196_6_fu_678_p2_n_92 : STD_LOGIC;
  signal add_ln196_6_fu_678_p2_n_93 : STD_LOGIC;
  signal add_ln196_6_fu_678_p2_n_94 : STD_LOGIC;
  signal add_ln196_6_fu_678_p2_n_95 : STD_LOGIC;
  signal add_ln196_6_fu_678_p2_n_96 : STD_LOGIC;
  signal add_ln196_6_fu_678_p2_n_97 : STD_LOGIC;
  signal add_ln196_6_fu_678_p2_n_98 : STD_LOGIC;
  signal add_ln196_6_fu_678_p2_n_99 : STD_LOGIC;
  signal add_ln196_7_fu_856_p2_n_100 : STD_LOGIC;
  signal add_ln196_7_fu_856_p2_n_101 : STD_LOGIC;
  signal add_ln196_7_fu_856_p2_n_102 : STD_LOGIC;
  signal add_ln196_7_fu_856_p2_n_103 : STD_LOGIC;
  signal add_ln196_7_fu_856_p2_n_104 : STD_LOGIC;
  signal add_ln196_7_fu_856_p2_n_105 : STD_LOGIC;
  signal add_ln196_7_fu_856_p2_n_106 : STD_LOGIC;
  signal add_ln196_7_fu_856_p2_n_107 : STD_LOGIC;
  signal add_ln196_7_fu_856_p2_n_108 : STD_LOGIC;
  signal add_ln196_7_fu_856_p2_n_109 : STD_LOGIC;
  signal add_ln196_7_fu_856_p2_n_110 : STD_LOGIC;
  signal add_ln196_7_fu_856_p2_n_91 : STD_LOGIC;
  signal add_ln196_7_fu_856_p2_n_92 : STD_LOGIC;
  signal add_ln196_7_fu_856_p2_n_93 : STD_LOGIC;
  signal add_ln196_7_fu_856_p2_n_94 : STD_LOGIC;
  signal add_ln196_7_fu_856_p2_n_95 : STD_LOGIC;
  signal add_ln196_7_fu_856_p2_n_96 : STD_LOGIC;
  signal add_ln196_7_fu_856_p2_n_97 : STD_LOGIC;
  signal add_ln196_7_fu_856_p2_n_98 : STD_LOGIC;
  signal add_ln196_7_fu_856_p2_n_99 : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal ap_sig_allocacmp_x_6 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \ap_sig_allocacmp_x_6__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_ready : STD_LOGIC;
  signal icmp_ln136_fu_287_p2 : STD_LOGIC;
  signal icmp_ln136_fu_287_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln136_fu_287_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln136_fu_287_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln136_fu_287_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln136_fu_287_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln198_1_fu_704_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_704_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_704_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_704_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_704_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_704_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_704_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_704_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_704_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_704_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_704_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_704_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln198_1_fu_704_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln198_1_fu_704_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln198_1_fu_704_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln198_1_fu_704_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln198_1_fu_704_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln198_1_fu_704_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln198_1_fu_704_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln198_2_fu_877_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln198_2_fu_877_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln198_2_fu_877_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln198_2_fu_877_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln198_2_fu_877_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln198_2_fu_877_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln198_2_fu_877_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln198_2_fu_877_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln198_2_fu_877_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln198_2_fu_877_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln198_2_fu_877_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln198_2_fu_877_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln198_2_fu_877_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln198_2_fu_877_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln198_2_fu_877_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln198_2_fu_877_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln198_3_fu_882_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln198_3_fu_882_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln198_3_fu_882_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln198_3_fu_882_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln198_3_fu_882_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln198_3_fu_882_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln198_3_fu_882_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln198_3_fu_882_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln198_3_fu_882_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln198_3_fu_882_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln198_3_fu_882_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln198_3_fu_882_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln198_3_fu_882_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln198_3_fu_882_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln198_3_fu_882_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln198_3_fu_882_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln198_3_fu_882_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln198_3_fu_882_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln198_fu_699_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_699_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_699_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_699_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_699_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_699_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_699_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_699_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_699_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_699_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln198_fu_699_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln198_fu_699_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln198_fu_699_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln198_fu_699_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln198_fu_699_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln198_fu_699_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln199_1_fu_738_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_738_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_738_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_738_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_738_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_738_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_738_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_738_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_738_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_738_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_738_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_738_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln199_1_fu_738_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln199_1_fu_738_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln199_1_fu_738_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln199_1_fu_738_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln199_1_fu_738_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln199_1_fu_738_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln199_2_fu_911_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln199_2_fu_911_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln199_2_fu_911_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln199_2_fu_911_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln199_2_fu_911_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln199_2_fu_911_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln199_2_fu_911_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln199_2_fu_911_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln199_2_fu_911_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln199_2_fu_911_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln199_2_fu_911_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln199_2_fu_911_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln199_2_fu_911_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln199_2_fu_911_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln199_2_fu_911_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln199_2_fu_911_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln199_3_fu_916_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln199_3_fu_916_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln199_3_fu_916_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln199_3_fu_916_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln199_3_fu_916_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln199_3_fu_916_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln199_3_fu_916_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln199_3_fu_916_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln199_3_fu_916_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln199_3_fu_916_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln199_3_fu_916_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln199_3_fu_916_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln199_3_fu_916_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln199_3_fu_916_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln199_3_fu_916_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln199_3_fu_916_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln199_3_fu_916_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln199_3_fu_916_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln199_fu_733_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_733_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_733_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_733_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_733_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_733_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_733_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_733_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_733_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_733_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln199_fu_733_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln199_fu_733_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln199_fu_733_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln199_fu_733_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln199_fu_733_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln199_fu_733_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln200_1_fu_758_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_758_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_758_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_758_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_758_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_758_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_758_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_758_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_758_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_758_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_758_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_758_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln200_1_fu_758_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln200_1_fu_758_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln200_1_fu_758_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln200_1_fu_758_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln200_1_fu_758_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln200_1_fu_758_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln200_2_fu_945_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln200_2_fu_945_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln200_2_fu_945_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln200_2_fu_945_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln200_2_fu_945_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln200_2_fu_945_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln200_2_fu_945_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln200_2_fu_945_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln200_2_fu_945_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln200_2_fu_945_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln200_2_fu_945_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln200_2_fu_945_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln200_2_fu_945_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln200_2_fu_945_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln200_2_fu_945_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln200_2_fu_945_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln200_3_fu_950_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln200_3_fu_950_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln200_3_fu_950_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln200_3_fu_950_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln200_3_fu_950_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln200_3_fu_950_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln200_3_fu_950_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln200_3_fu_950_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln200_3_fu_950_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln200_3_fu_950_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln200_3_fu_950_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln200_3_fu_950_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln200_3_fu_950_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln200_3_fu_950_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln200_3_fu_950_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln200_3_fu_950_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln200_3_fu_950_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln200_3_fu_950_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln200_fu_753_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_753_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_753_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_753_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_753_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_753_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_753_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_753_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_753_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_753_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln200_fu_753_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln200_fu_753_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln200_fu_753_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln200_fu_753_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln200_fu_753_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln200_fu_753_p2_carry_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_51 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_53 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U163_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_51 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_53 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U164_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_51 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_53 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U165_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_51 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_53 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U166_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_51 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_53 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U167_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_51 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_52 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_54 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U168_n_9 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_10 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_11 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_12 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_13 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_14 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_15 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_16 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_17 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_18 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_19 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_20 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_21 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_22 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_23 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_24 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_25 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_26 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_27 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_28 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_29 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_5 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_6 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_7 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_8 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U152_n_9 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_10 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_11 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_12 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_13 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_14 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_15 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_16 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_17 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_18 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_19 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_20 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_21 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_22 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_23 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_24 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_25 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_26 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_27 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_28 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_29 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_5 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_6 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_7 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_8 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_9 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_10 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_11 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_12 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_13 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_14 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_15 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_16 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_17 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_18 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_19 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_20 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_21 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_22 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_23 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_24 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_25 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_26 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_27 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_28 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_29 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_5 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_6 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_7 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_8 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_9 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_10 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_11 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_12 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_13 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_14 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_15 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_16 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_17 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_18 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_19 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_20 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_21 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_22 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_23 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_24 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_25 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_26 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_27 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_28 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_5 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_6 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_7 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_8 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U151_n_9 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_10 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_11 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_12 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_13 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_14 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_15 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_16 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_17 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_18 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_19 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_20 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_21 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_22 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_23 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_24 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_25 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_26 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_27 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_28 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_5 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_6 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_7 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_8 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U153_n_9 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_10 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_11 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_12 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_13 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_14 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_15 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_16 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_17 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_18 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_19 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_20 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_21 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_22 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_23 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_24 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_25 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_26 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_27 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_28 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_5 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_6 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_7 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_8 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U155_n_9 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_10 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_11 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_12 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_13 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_14 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_15 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_16 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_17 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_18 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_19 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_20 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_21 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_22 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_23 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_24 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_25 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_26 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_27 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_28 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_29 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_5 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_6 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_7 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_8 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U157_n_9 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_10 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_11 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_12 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_13 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_14 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_15 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_16 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_17 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_18 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_19 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_20 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_21 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_22 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_23 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_24 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_25 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_26 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_27 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_28 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_5 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_6 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_7 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_8 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U158_n_9 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_10 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_11 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_12 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_13 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_14 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_15 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_16 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_17 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_18 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_19 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_20 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_21 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_22 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_23 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_24 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_25 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_26 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_27 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_28 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_29 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_5 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_6 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_7 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_8 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U159_n_9 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_10 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_11 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_12 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_13 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_14 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_15 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_16 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_17 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_18 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_19 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_20 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_21 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_22 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_23 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_24 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_25 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_26 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_27 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_28 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_5 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_6 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_7 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_8 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U160_n_9 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_10 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_11 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_12 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_13 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_14 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_15 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_16 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_17 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_18 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_19 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_20 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_21 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_22 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_23 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_24 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_25 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_26 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_27 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_28 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_29 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_5 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_6 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_7 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_8 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U161_n_9 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_10 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_11 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_12 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_13 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_14 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_15 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_16 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_17 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_18 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_19 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_20 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_21 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_22 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_23 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_24 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_25 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_26 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_27 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_28 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_5 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_6 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_7 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_8 : STD_LOGIC;
  signal mul_8ns_16s_24_1_1_U162_n_9 : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_111 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_112 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_113 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_114 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_115 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_116 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_117 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_118 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_119 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_120 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_121 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_122 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_123 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_124 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_125 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_126 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_127 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_128 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_129 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_130 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_131 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_132 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_133 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_134 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_135 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_136 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_137 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_138 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_139 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_140 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_141 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_142 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_143 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_144 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_145 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_146 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_147 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_148 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_149 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_150 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_151 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_152 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_153 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_154 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_155 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_156 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_157 : STD_LOGIC;
  signal trunc_ln192_1_reg_1229_reg_n_158 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_111 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_112 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_113 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_114 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_115 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_116 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_117 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_118 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_119 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_120 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_121 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_122 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_123 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_124 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_125 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_126 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_127 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_128 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_129 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_130 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_131 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_132 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_133 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_134 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_135 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_136 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_137 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_138 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_139 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_140 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_141 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_142 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_143 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_144 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_145 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_146 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_147 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_148 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_149 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_150 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_151 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_152 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_153 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_154 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_155 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_156 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_157 : STD_LOGIC;
  signal trunc_ln192_3_reg_1271_reg_n_158 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_111 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_112 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_113 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_114 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_115 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_116 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_117 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_118 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_119 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_120 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_121 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_122 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_123 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_124 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_125 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_126 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_127 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_128 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_129 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_130 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_131 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_132 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_133 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_134 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_135 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_136 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_137 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_138 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_139 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_140 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_141 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_142 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_143 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_144 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_145 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_146 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_147 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_148 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_149 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_150 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_151 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_152 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_153 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_154 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_155 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_156 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_157 : STD_LOGIC;
  signal trunc_ln194_1_reg_1245_reg_n_158 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_111 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_112 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_113 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_114 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_115 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_116 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_117 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_118 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_119 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_120 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_121 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_122 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_123 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_124 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_125 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_126 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_127 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_128 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_129 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_130 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_131 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_132 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_133 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_134 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_135 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_136 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_137 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_138 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_139 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_140 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_141 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_142 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_143 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_144 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_145 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_146 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_147 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_148 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_149 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_150 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_151 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_152 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_153 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_154 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_155 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_156 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_157 : STD_LOGIC;
  signal trunc_ln194_3_reg_1281_reg_n_158 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_111 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_112 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_113 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_114 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_115 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_116 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_117 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_118 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_119 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_120 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_121 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_122 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_123 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_124 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_125 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_126 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_127 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_128 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_129 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_130 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_131 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_132 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_133 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_134 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_135 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_136 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_137 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_138 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_139 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_140 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_141 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_142 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_143 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_144 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_145 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_146 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_147 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_148 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_149 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_150 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_151 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_152 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_153 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_154 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_155 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_156 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_157 : STD_LOGIC;
  signal trunc_ln196_1_reg_1261_reg_n_158 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_111 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_112 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_113 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_114 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_115 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_116 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_117 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_118 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_119 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_120 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_121 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_122 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_123 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_124 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_125 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_126 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_127 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_128 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_129 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_130 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_131 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_132 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_133 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_134 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_135 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_136 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_137 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_138 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_139 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_140 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_141 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_142 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_143 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_144 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_145 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_146 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_147 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_148 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_149 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_150 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_151 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_152 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_153 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_154 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_155 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_156 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_157 : STD_LOGIC;
  signal trunc_ln196_3_reg_1291_reg_n_158 : STD_LOGIC;
  signal x_7_fu_293_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \x_7_fu_293_p2_carry__0_n_11\ : STD_LOGIC;
  signal \x_7_fu_293_p2_carry__0_n_12\ : STD_LOGIC;
  signal x_7_fu_293_p2_carry_n_10 : STD_LOGIC;
  signal x_7_fu_293_p2_carry_n_11 : STD_LOGIC;
  signal x_7_fu_293_p2_carry_n_12 : STD_LOGIC;
  signal x_7_fu_293_p2_carry_n_5 : STD_LOGIC;
  signal x_7_fu_293_p2_carry_n_6 : STD_LOGIC;
  signal x_7_fu_293_p2_carry_n_7 : STD_LOGIC;
  signal x_7_fu_293_p2_carry_n_8 : STD_LOGIC;
  signal x_7_fu_293_p2_carry_n_9 : STD_LOGIC;
  signal x_fu_112_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal zext_ln134_1_cast_reg_1116_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln134_cast_reg_1106 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln192_1_reg_1224_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln192_1_reg_1224_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_add_ln192_2_fu_623_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln192_2_fu_623_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln192_2_fu_623_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln192_2_fu_623_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln192_4_reg_1266_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln192_4_reg_1266_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_add_ln192_5_fu_801_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln192_5_fu_801_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln192_5_fu_801_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln192_5_fu_801_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_add_ln192_6_fu_618_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln192_6_fu_618_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln192_6_fu_618_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln192_6_fu_618_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln192_6_fu_618_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln192_6_fu_618_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln192_6_fu_618_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln192_6_fu_618_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln192_6_fu_618_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln192_6_fu_618_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_add_ln192_6_fu_618_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln192_6_fu_618_p2_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_add_ln192_7_fu_796_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln192_7_fu_796_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln192_7_fu_796_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln192_7_fu_796_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln192_7_fu_796_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln192_7_fu_796_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln192_7_fu_796_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln192_7_fu_796_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln192_7_fu_796_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln192_7_fu_796_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_add_ln192_7_fu_796_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln192_7_fu_796_p2_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln194_1_reg_1240_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln194_1_reg_1240_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_add_ln194_2_fu_653_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln194_2_fu_653_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln194_2_fu_653_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln194_2_fu_653_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln194_4_reg_1276_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln194_4_reg_1276_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_add_ln194_5_fu_831_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln194_5_fu_831_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln194_5_fu_831_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln194_5_fu_831_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_add_ln194_6_fu_648_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln194_6_fu_648_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln194_6_fu_648_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln194_6_fu_648_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln194_6_fu_648_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln194_6_fu_648_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln194_6_fu_648_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln194_6_fu_648_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln194_6_fu_648_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln194_6_fu_648_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_add_ln194_6_fu_648_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln194_6_fu_648_p2_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_add_ln194_7_fu_826_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln194_7_fu_826_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln194_7_fu_826_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln194_7_fu_826_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln194_7_fu_826_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln194_7_fu_826_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln194_7_fu_826_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln194_7_fu_826_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln194_7_fu_826_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln194_7_fu_826_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_add_ln194_7_fu_826_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln194_7_fu_826_p2_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln196_1_reg_1256_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln196_1_reg_1256_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_add_ln196_2_fu_683_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln196_2_fu_683_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln196_2_fu_683_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln196_2_fu_683_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln196_4_reg_1286_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln196_4_reg_1286_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_add_ln196_5_fu_861_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln196_5_fu_861_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln196_5_fu_861_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln196_5_fu_861_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_add_ln196_6_fu_678_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln196_6_fu_678_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln196_6_fu_678_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln196_6_fu_678_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln196_6_fu_678_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln196_6_fu_678_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln196_6_fu_678_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln196_6_fu_678_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln196_6_fu_678_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln196_6_fu_678_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_add_ln196_6_fu_678_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln196_6_fu_678_p2_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_add_ln196_7_fu_856_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln196_7_fu_856_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln196_7_fu_856_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln196_7_fu_856_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln196_7_fu_856_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln196_7_fu_856_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln196_7_fu_856_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln196_7_fu_856_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln196_7_fu_856_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln196_7_fu_856_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_add_ln196_7_fu_856_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln196_7_fu_856_p2_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln136_fu_287_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_icmp_ln136_fu_287_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln198_1_fu_704_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_icmp_ln198_1_fu_704_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln198_2_fu_877_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_icmp_ln198_2_fu_877_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln198_3_fu_882_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_icmp_ln198_3_fu_882_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln198_fu_699_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_icmp_ln198_fu_699_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln199_1_fu_738_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_icmp_ln199_1_fu_738_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln199_2_fu_911_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_icmp_ln199_2_fu_911_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln199_3_fu_916_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_icmp_ln199_3_fu_916_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln199_fu_733_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_icmp_ln199_fu_733_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln200_1_fu_758_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_icmp_ln200_1_fu_758_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln200_2_fu_945_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_icmp_ln200_2_fu_945_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln200_3_fu_950_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_icmp_ln200_3_fu_950_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln200_fu_753_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_icmp_ln200_fu_753_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_trunc_ln192_1_reg_1229_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln192_1_reg_1229_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln192_1_reg_1229_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln192_1_reg_1229_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln192_1_reg_1229_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln192_1_reg_1229_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln192_1_reg_1229_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_trunc_ln192_1_reg_1229_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_trunc_ln192_1_reg_1229_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trunc_ln192_1_reg_1229_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_trunc_ln192_1_reg_1229_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_trunc_ln192_3_reg_1271_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln192_3_reg_1271_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln192_3_reg_1271_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln192_3_reg_1271_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln192_3_reg_1271_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln192_3_reg_1271_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln192_3_reg_1271_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_trunc_ln192_3_reg_1271_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_trunc_ln192_3_reg_1271_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trunc_ln192_3_reg_1271_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_trunc_ln192_3_reg_1271_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_trunc_ln194_1_reg_1245_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln194_1_reg_1245_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln194_1_reg_1245_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln194_1_reg_1245_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln194_1_reg_1245_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln194_1_reg_1245_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln194_1_reg_1245_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_trunc_ln194_1_reg_1245_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_trunc_ln194_1_reg_1245_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trunc_ln194_1_reg_1245_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_trunc_ln194_1_reg_1245_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_trunc_ln194_3_reg_1281_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln194_3_reg_1281_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln194_3_reg_1281_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln194_3_reg_1281_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln194_3_reg_1281_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln194_3_reg_1281_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln194_3_reg_1281_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_trunc_ln194_3_reg_1281_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_trunc_ln194_3_reg_1281_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trunc_ln194_3_reg_1281_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_trunc_ln194_3_reg_1281_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_trunc_ln196_1_reg_1261_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln196_1_reg_1261_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln196_1_reg_1261_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln196_1_reg_1261_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln196_1_reg_1261_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln196_1_reg_1261_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln196_1_reg_1261_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_trunc_ln196_1_reg_1261_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_trunc_ln196_1_reg_1261_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trunc_ln196_1_reg_1261_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_trunc_ln196_1_reg_1261_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_trunc_ln196_3_reg_1291_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln196_3_reg_1291_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln196_3_reg_1291_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln196_3_reg_1291_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln196_3_reg_1291_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln196_3_reg_1291_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln196_3_reg_1291_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_trunc_ln196_3_reg_1291_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_trunc_ln196_3_reg_1291_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trunc_ln196_3_reg_1291_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_trunc_ln196_3_reg_1291_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_x_7_fu_293_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_x_7_fu_293_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of add_ln192_6_fu_618_p2 : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of add_ln192_6_fu_618_p2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of add_ln192_7_fu_796_p2 : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of add_ln192_7_fu_796_p2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of add_ln194_6_fu_648_p2 : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of add_ln194_6_fu_648_p2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of add_ln194_7_fu_826_p2 : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of add_ln194_7_fu_826_p2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of add_ln196_6_fu_678_p2 : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of add_ln196_6_fu_678_p2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of add_ln196_7_fu_856_p2 : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of add_ln196_7_fu_856_p2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 : label is "inst/\v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln136_fu_287_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln198_1_fu_704_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln198_2_fu_877_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln198_3_fu_882_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln198_fu_699_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln199_1_fu_738_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln199_2_fu_911_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln199_3_fu_916_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln199_fu_733_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln200_1_fu_758_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln200_2_fu_945_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln200_3_fu_950_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln200_fu_753_p2_carry : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_1__2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__2\ : label is "soft_lutpair338";
  attribute KEEP_HIERARCHY of trunc_ln192_1_reg_1229_reg : label is "yes";
  attribute KEEP_HIERARCHY of trunc_ln192_3_reg_1271_reg : label is "yes";
  attribute KEEP_HIERARCHY of trunc_ln194_1_reg_1245_reg : label is "yes";
  attribute KEEP_HIERARCHY of trunc_ln194_3_reg_1281_reg : label is "yes";
  attribute KEEP_HIERARCHY of trunc_ln196_1_reg_1261_reg : label is "yes";
  attribute KEEP_HIERARCHY of trunc_ln196_3_reg_1291_reg : label is "yes";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of x_7_fu_293_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \x_7_fu_293_p2_carry__0\ : label is 35;
begin
  push <= \^push\;
\SRL_SIG_reg[15][0]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => stream_in_hresampled_empty_n,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => stream_csc_full_n,
      I4 => \mOutPtr_reg[4]\(2),
      O => \^push\
    );
\SRL_SIG_reg[15][0]_srl16_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(0),
      I1 => p_6_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(0),
      I3 => icmp_ln198_1_fu_704_p2_carry_n_6,
      I4 => add_ln192_6_fu_618_p2_n_98,
      O => \in\(0)
    );
\SRL_SIG_reg[15][10]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(2),
      I1 => p_7_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(2),
      I3 => p_1_in,
      I4 => add_ln194_6_fu_648_p2_n_96,
      O => \in\(10)
    );
\SRL_SIG_reg[15][11]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(3),
      I1 => p_7_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(3),
      I3 => p_1_in,
      I4 => add_ln194_6_fu_648_p2_n_95,
      O => \in\(11)
    );
\SRL_SIG_reg[15][12]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(4),
      I1 => p_7_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(4),
      I3 => p_1_in,
      I4 => add_ln194_6_fu_648_p2_n_94,
      O => \in\(12)
    );
\SRL_SIG_reg[15][13]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(5),
      I1 => p_7_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(5),
      I3 => p_1_in,
      I4 => add_ln194_6_fu_648_p2_n_93,
      O => \in\(13)
    );
\SRL_SIG_reg[15][14]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(6),
      I1 => p_7_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(6),
      I3 => p_1_in,
      I4 => add_ln194_6_fu_648_p2_n_92,
      O => \in\(14)
    );
\SRL_SIG_reg[15][15]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(7),
      I1 => p_7_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(7),
      I3 => p_1_in,
      I4 => add_ln194_6_fu_648_p2_n_91,
      O => \in\(15)
    );
\SRL_SIG_reg[15][16]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(0),
      I1 => p_8_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(0),
      I3 => p_2_in,
      I4 => add_ln196_6_fu_678_p2_n_98,
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(1),
      I1 => p_8_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(1),
      I3 => p_2_in,
      I4 => add_ln196_6_fu_678_p2_n_97,
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(2),
      I1 => p_8_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(2),
      I3 => p_2_in,
      I4 => add_ln196_6_fu_678_p2_n_96,
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(3),
      I1 => p_8_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(3),
      I3 => p_2_in,
      I4 => add_ln196_6_fu_678_p2_n_95,
      O => \in\(19)
    );
\SRL_SIG_reg[15][1]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(1),
      I1 => p_6_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(1),
      I3 => icmp_ln198_1_fu_704_p2_carry_n_6,
      I4 => add_ln192_6_fu_618_p2_n_97,
      O => \in\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(4),
      I1 => p_8_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(4),
      I3 => p_2_in,
      I4 => add_ln196_6_fu_678_p2_n_94,
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(5),
      I1 => p_8_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(5),
      I3 => p_2_in,
      I4 => add_ln196_6_fu_678_p2_n_93,
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(6),
      I1 => p_8_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(6),
      I3 => p_2_in,
      I4 => add_ln196_6_fu_678_p2_n_92,
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(7),
      I1 => p_8_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(7),
      I3 => p_2_in,
      I4 => add_ln196_6_fu_678_p2_n_91,
      O => \in\(23)
    );
\SRL_SIG_reg[15][24]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(0),
      I1 => p_9_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(0),
      I3 => p_3_in,
      I4 => add_ln192_7_fu_796_p2_n_98,
      O => \in\(24)
    );
\SRL_SIG_reg[15][25]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(1),
      I1 => p_9_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(1),
      I3 => p_3_in,
      I4 => add_ln192_7_fu_796_p2_n_97,
      O => \in\(25)
    );
\SRL_SIG_reg[15][26]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(2),
      I1 => p_9_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(2),
      I3 => p_3_in,
      I4 => add_ln192_7_fu_796_p2_n_96,
      O => \in\(26)
    );
\SRL_SIG_reg[15][27]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(3),
      I1 => p_9_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(3),
      I3 => p_3_in,
      I4 => add_ln192_7_fu_796_p2_n_95,
      O => \in\(27)
    );
\SRL_SIG_reg[15][28]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(4),
      I1 => p_9_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(4),
      I3 => p_3_in,
      I4 => add_ln192_7_fu_796_p2_n_94,
      O => \in\(28)
    );
\SRL_SIG_reg[15][29]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(5),
      I1 => p_9_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(5),
      I3 => p_3_in,
      I4 => add_ln192_7_fu_796_p2_n_93,
      O => \in\(29)
    );
\SRL_SIG_reg[15][2]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(2),
      I1 => p_6_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(2),
      I3 => icmp_ln198_1_fu_704_p2_carry_n_6,
      I4 => add_ln192_6_fu_618_p2_n_96,
      O => \in\(2)
    );
\SRL_SIG_reg[15][30]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(6),
      I1 => p_9_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(6),
      I3 => p_3_in,
      I4 => add_ln192_7_fu_796_p2_n_92,
      O => \in\(30)
    );
\SRL_SIG_reg[15][31]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(7),
      I1 => p_9_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(7),
      I3 => p_3_in,
      I4 => add_ln192_7_fu_796_p2_n_91,
      O => \in\(31)
    );
\SRL_SIG_reg[15][32]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(0),
      I1 => p_10_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(0),
      I3 => p_4_in,
      I4 => add_ln194_7_fu_826_p2_n_98,
      O => \in\(32)
    );
\SRL_SIG_reg[15][33]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(1),
      I1 => p_10_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(1),
      I3 => p_4_in,
      I4 => add_ln194_7_fu_826_p2_n_97,
      O => \in\(33)
    );
\SRL_SIG_reg[15][34]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(2),
      I1 => p_10_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(2),
      I3 => p_4_in,
      I4 => add_ln194_7_fu_826_p2_n_96,
      O => \in\(34)
    );
\SRL_SIG_reg[15][35]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(3),
      I1 => p_10_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(3),
      I3 => p_4_in,
      I4 => add_ln194_7_fu_826_p2_n_95,
      O => \in\(35)
    );
\SRL_SIG_reg[15][36]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(4),
      I1 => p_10_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(4),
      I3 => p_4_in,
      I4 => add_ln194_7_fu_826_p2_n_94,
      O => \in\(36)
    );
\SRL_SIG_reg[15][37]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(5),
      I1 => p_10_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(5),
      I3 => p_4_in,
      I4 => add_ln194_7_fu_826_p2_n_93,
      O => \in\(37)
    );
\SRL_SIG_reg[15][38]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(6),
      I1 => p_10_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(6),
      I3 => p_4_in,
      I4 => add_ln194_7_fu_826_p2_n_92,
      O => \in\(38)
    );
\SRL_SIG_reg[15][39]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(7),
      I1 => p_10_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(7),
      I3 => p_4_in,
      I4 => add_ln194_7_fu_826_p2_n_91,
      O => \in\(39)
    );
\SRL_SIG_reg[15][3]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(3),
      I1 => p_6_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(3),
      I3 => icmp_ln198_1_fu_704_p2_carry_n_6,
      I4 => add_ln192_6_fu_618_p2_n_95,
      O => \in\(3)
    );
\SRL_SIG_reg[15][40]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(0),
      I1 => p_11_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(0),
      I3 => p_5_in,
      I4 => add_ln196_7_fu_856_p2_n_98,
      O => \in\(40)
    );
\SRL_SIG_reg[15][41]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(1),
      I1 => p_11_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(1),
      I3 => p_5_in,
      I4 => add_ln196_7_fu_856_p2_n_97,
      O => \in\(41)
    );
\SRL_SIG_reg[15][42]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(2),
      I1 => p_11_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(2),
      I3 => p_5_in,
      I4 => add_ln196_7_fu_856_p2_n_96,
      O => \in\(42)
    );
\SRL_SIG_reg[15][43]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(3),
      I1 => p_11_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(3),
      I3 => p_5_in,
      I4 => add_ln196_7_fu_856_p2_n_95,
      O => \in\(43)
    );
\SRL_SIG_reg[15][44]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(4),
      I1 => p_11_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(4),
      I3 => p_5_in,
      I4 => add_ln196_7_fu_856_p2_n_94,
      O => \in\(44)
    );
\SRL_SIG_reg[15][45]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(5),
      I1 => p_11_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(5),
      I3 => p_5_in,
      I4 => add_ln196_7_fu_856_p2_n_93,
      O => \in\(45)
    );
\SRL_SIG_reg[15][46]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(6),
      I1 => p_11_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(6),
      I3 => p_5_in,
      I4 => add_ln196_7_fu_856_p2_n_92,
      O => \in\(46)
    );
\SRL_SIG_reg[15][47]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(7),
      I1 => p_11_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(7),
      I3 => p_5_in,
      I4 => add_ln196_7_fu_856_p2_n_91,
      O => \in\(47)
    );
\SRL_SIG_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(4),
      I1 => p_6_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(4),
      I3 => icmp_ln198_1_fu_704_p2_carry_n_6,
      I4 => add_ln192_6_fu_618_p2_n_94,
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(5),
      I1 => p_6_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(5),
      I3 => icmp_ln198_1_fu_704_p2_carry_n_6,
      I4 => add_ln192_6_fu_618_p2_n_93,
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(6),
      I1 => p_6_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(6),
      I3 => icmp_ln198_1_fu_704_p2_carry_n_6,
      I4 => add_ln192_6_fu_618_p2_n_92,
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(7),
      I1 => p_6_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(7),
      I3 => icmp_ln198_1_fu_704_p2_carry_n_6,
      I4 => add_ln192_6_fu_618_p2_n_91,
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(0),
      I1 => p_7_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(0),
      I3 => p_1_in,
      I4 => add_ln194_6_fu_648_p2_n_98,
      O => \in\(8)
    );
\SRL_SIG_reg[15][9]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zext_ln134_1_cast_reg_1116_reg[7]_0\(1),
      I1 => p_7_in,
      I2 => \zext_ln134_cast_reg_1106_reg[7]_0\(1),
      I3 => p_1_in,
      I4 => add_ln194_6_fu_648_p2_n_97,
      O => \in\(9)
    );
\add_ln192_1_reg_1224[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_13,
      I1 => mul_8ns_16s_24_1_1_U151_n_13,
      O => \add_ln192_1_reg_1224[15]_i_2_n_5\
    );
\add_ln192_1_reg_1224[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_14,
      I1 => mul_8ns_16s_24_1_1_U151_n_14,
      O => \add_ln192_1_reg_1224[15]_i_3_n_5\
    );
\add_ln192_1_reg_1224[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_15,
      I1 => mul_8ns_16s_24_1_1_U151_n_15,
      O => \add_ln192_1_reg_1224[15]_i_4_n_5\
    );
\add_ln192_1_reg_1224[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_16,
      I1 => mul_8ns_16s_24_1_1_U151_n_16,
      O => \add_ln192_1_reg_1224[15]_i_5_n_5\
    );
\add_ln192_1_reg_1224[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_17,
      I1 => mul_8ns_16s_24_1_1_U151_n_17,
      O => \add_ln192_1_reg_1224[15]_i_6_n_5\
    );
\add_ln192_1_reg_1224[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_18,
      I1 => mul_8ns_16s_24_1_1_U151_n_18,
      O => \add_ln192_1_reg_1224[15]_i_7_n_5\
    );
\add_ln192_1_reg_1224[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_19,
      I1 => mul_8ns_16s_24_1_1_U151_n_19,
      O => \add_ln192_1_reg_1224[15]_i_8_n_5\
    );
\add_ln192_1_reg_1224[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_20,
      I1 => mul_8ns_16s_24_1_1_U151_n_20,
      O => \add_ln192_1_reg_1224[15]_i_9_n_5\
    );
\add_ln192_1_reg_1224[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_12,
      I1 => mul_8ns_16s_24_1_1_U151_n_12,
      O => \add_ln192_1_reg_1224[23]_i_10_n_5\
    );
\add_ln192_1_reg_1224[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_5,
      O => \add_ln192_1_reg_1224[23]_i_2_n_5\
    );
\add_ln192_1_reg_1224[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_6,
      I1 => mul_8ns_16s_24_1_1_U151_n_6,
      O => \add_ln192_1_reg_1224[23]_i_4_n_5\
    );
\add_ln192_1_reg_1224[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_7,
      I1 => mul_8ns_16s_24_1_1_U151_n_7,
      O => \add_ln192_1_reg_1224[23]_i_5_n_5\
    );
\add_ln192_1_reg_1224[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_8,
      I1 => mul_8ns_16s_24_1_1_U151_n_8,
      O => \add_ln192_1_reg_1224[23]_i_6_n_5\
    );
\add_ln192_1_reg_1224[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_9,
      I1 => mul_8ns_16s_24_1_1_U151_n_9,
      O => \add_ln192_1_reg_1224[23]_i_7_n_5\
    );
\add_ln192_1_reg_1224[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_10,
      I1 => mul_8ns_16s_24_1_1_U151_n_10,
      O => \add_ln192_1_reg_1224[23]_i_8_n_5\
    );
\add_ln192_1_reg_1224[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_11,
      I1 => mul_8ns_16s_24_1_1_U151_n_11,
      O => \add_ln192_1_reg_1224[23]_i_9_n_5\
    );
\add_ln192_1_reg_1224[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_21,
      I1 => mul_8ns_16s_24_1_1_U151_n_21,
      O => \add_ln192_1_reg_1224[7]_i_2_n_5\
    );
\add_ln192_1_reg_1224[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_22,
      I1 => mul_8ns_16s_24_1_1_U151_n_22,
      O => \add_ln192_1_reg_1224[7]_i_3_n_5\
    );
\add_ln192_1_reg_1224[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_23,
      I1 => mul_8ns_16s_24_1_1_U151_n_23,
      O => \add_ln192_1_reg_1224[7]_i_4_n_5\
    );
\add_ln192_1_reg_1224[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_24,
      I1 => mul_8ns_16s_24_1_1_U151_n_24,
      O => \add_ln192_1_reg_1224[7]_i_5_n_5\
    );
\add_ln192_1_reg_1224[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_25,
      I1 => mul_8ns_16s_24_1_1_U151_n_25,
      O => \add_ln192_1_reg_1224[7]_i_6_n_5\
    );
\add_ln192_1_reg_1224[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_26,
      I1 => mul_8ns_16s_24_1_1_U151_n_26,
      O => \add_ln192_1_reg_1224[7]_i_7_n_5\
    );
\add_ln192_1_reg_1224[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_27,
      I1 => mul_8ns_16s_24_1_1_U151_n_27,
      O => \add_ln192_1_reg_1224[7]_i_8_n_5\
    );
\add_ln192_1_reg_1224[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U152_n_28,
      I1 => mul_8ns_16s_24_1_1_U151_n_28,
      O => \add_ln192_1_reg_1224[7]_i_9_n_5\
    );
\add_ln192_1_reg_1224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(0),
      Q => add_ln192_1_reg_1224(0),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(10),
      Q => add_ln192_1_reg_1224(10),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(11),
      Q => add_ln192_1_reg_1224(11),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(12),
      Q => add_ln192_1_reg_1224(12),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(13),
      Q => add_ln192_1_reg_1224(13),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(14),
      Q => add_ln192_1_reg_1224(14),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(15),
      Q => add_ln192_1_reg_1224(15),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln192_1_reg_1224_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln192_1_reg_1224_reg[15]_i_1_n_5\,
      CO(6) => \add_ln192_1_reg_1224_reg[15]_i_1_n_6\,
      CO(5) => \add_ln192_1_reg_1224_reg[15]_i_1_n_7\,
      CO(4) => \add_ln192_1_reg_1224_reg[15]_i_1_n_8\,
      CO(3) => \add_ln192_1_reg_1224_reg[15]_i_1_n_9\,
      CO(2) => \add_ln192_1_reg_1224_reg[15]_i_1_n_10\,
      CO(1) => \add_ln192_1_reg_1224_reg[15]_i_1_n_11\,
      CO(0) => \add_ln192_1_reg_1224_reg[15]_i_1_n_12\,
      DI(7) => mul_16s_8ns_24_1_1_U152_n_13,
      DI(6) => mul_16s_8ns_24_1_1_U152_n_14,
      DI(5) => mul_16s_8ns_24_1_1_U152_n_15,
      DI(4) => mul_16s_8ns_24_1_1_U152_n_16,
      DI(3) => mul_16s_8ns_24_1_1_U152_n_17,
      DI(2) => mul_16s_8ns_24_1_1_U152_n_18,
      DI(1) => mul_16s_8ns_24_1_1_U152_n_19,
      DI(0) => mul_16s_8ns_24_1_1_U152_n_20,
      O(7 downto 0) => add_ln192_1_fu_405_p2(15 downto 8),
      S(7) => \add_ln192_1_reg_1224[15]_i_2_n_5\,
      S(6) => \add_ln192_1_reg_1224[15]_i_3_n_5\,
      S(5) => \add_ln192_1_reg_1224[15]_i_4_n_5\,
      S(4) => \add_ln192_1_reg_1224[15]_i_5_n_5\,
      S(3) => \add_ln192_1_reg_1224[15]_i_6_n_5\,
      S(2) => \add_ln192_1_reg_1224[15]_i_7_n_5\,
      S(1) => \add_ln192_1_reg_1224[15]_i_8_n_5\,
      S(0) => \add_ln192_1_reg_1224[15]_i_9_n_5\
    );
\add_ln192_1_reg_1224_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(16),
      Q => add_ln192_1_reg_1224(16),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(17),
      Q => add_ln192_1_reg_1224(17),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(18),
      Q => add_ln192_1_reg_1224(18),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(19),
      Q => add_ln192_1_reg_1224(19),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(1),
      Q => add_ln192_1_reg_1224(1),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(20),
      Q => add_ln192_1_reg_1224(20),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(21),
      Q => add_ln192_1_reg_1224(21),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(22),
      Q => add_ln192_1_reg_1224(22),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(23),
      Q => add_ln192_1_reg_1224(23),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln192_1_reg_1224_reg[15]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln192_1_reg_1224_reg[23]_i_1_n_5\,
      CO(6) => \add_ln192_1_reg_1224_reg[23]_i_1_n_6\,
      CO(5) => \add_ln192_1_reg_1224_reg[23]_i_1_n_7\,
      CO(4) => \add_ln192_1_reg_1224_reg[23]_i_1_n_8\,
      CO(3) => \add_ln192_1_reg_1224_reg[23]_i_1_n_9\,
      CO(2) => \add_ln192_1_reg_1224_reg[23]_i_1_n_10\,
      CO(1) => \add_ln192_1_reg_1224_reg[23]_i_1_n_11\,
      CO(0) => \add_ln192_1_reg_1224_reg[23]_i_1_n_12\,
      DI(7) => \add_ln192_1_reg_1224[23]_i_2_n_5\,
      DI(6) => mul_16s_8ns_24_1_1_U152_n_6,
      DI(5) => mul_16s_8ns_24_1_1_U152_n_7,
      DI(4) => mul_16s_8ns_24_1_1_U152_n_8,
      DI(3) => mul_16s_8ns_24_1_1_U152_n_9,
      DI(2) => mul_16s_8ns_24_1_1_U152_n_10,
      DI(1) => mul_16s_8ns_24_1_1_U152_n_11,
      DI(0) => mul_16s_8ns_24_1_1_U152_n_12,
      O(7 downto 0) => add_ln192_1_fu_405_p2(23 downto 16),
      S(7) => mul_16s_8ns_24_1_1_U152_n_29,
      S(6) => \add_ln192_1_reg_1224[23]_i_4_n_5\,
      S(5) => \add_ln192_1_reg_1224[23]_i_5_n_5\,
      S(4) => \add_ln192_1_reg_1224[23]_i_6_n_5\,
      S(3) => \add_ln192_1_reg_1224[23]_i_7_n_5\,
      S(2) => \add_ln192_1_reg_1224[23]_i_8_n_5\,
      S(1) => \add_ln192_1_reg_1224[23]_i_9_n_5\,
      S(0) => \add_ln192_1_reg_1224[23]_i_10_n_5\
    );
\add_ln192_1_reg_1224_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(24),
      Q => add_ln192_1_reg_1224(24),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln192_1_reg_1224_reg[23]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_add_ln192_1_reg_1224_reg[24]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_add_ln192_1_reg_1224_reg[24]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln192_1_fu_405_p2(24),
      S(7 downto 0) => B"00000001"
    );
\add_ln192_1_reg_1224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(2),
      Q => add_ln192_1_reg_1224(2),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(3),
      Q => add_ln192_1_reg_1224(3),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(4),
      Q => add_ln192_1_reg_1224(4),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(5),
      Q => add_ln192_1_reg_1224(5),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(6),
      Q => add_ln192_1_reg_1224(6),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(7),
      Q => add_ln192_1_reg_1224(7),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln192_1_reg_1224_reg[7]_i_1_n_5\,
      CO(6) => \add_ln192_1_reg_1224_reg[7]_i_1_n_6\,
      CO(5) => \add_ln192_1_reg_1224_reg[7]_i_1_n_7\,
      CO(4) => \add_ln192_1_reg_1224_reg[7]_i_1_n_8\,
      CO(3) => \add_ln192_1_reg_1224_reg[7]_i_1_n_9\,
      CO(2) => \add_ln192_1_reg_1224_reg[7]_i_1_n_10\,
      CO(1) => \add_ln192_1_reg_1224_reg[7]_i_1_n_11\,
      CO(0) => \add_ln192_1_reg_1224_reg[7]_i_1_n_12\,
      DI(7) => mul_16s_8ns_24_1_1_U152_n_21,
      DI(6) => mul_16s_8ns_24_1_1_U152_n_22,
      DI(5) => mul_16s_8ns_24_1_1_U152_n_23,
      DI(4) => mul_16s_8ns_24_1_1_U152_n_24,
      DI(3) => mul_16s_8ns_24_1_1_U152_n_25,
      DI(2) => mul_16s_8ns_24_1_1_U152_n_26,
      DI(1) => mul_16s_8ns_24_1_1_U152_n_27,
      DI(0) => mul_16s_8ns_24_1_1_U152_n_28,
      O(7 downto 0) => add_ln192_1_fu_405_p2(7 downto 0),
      S(7) => \add_ln192_1_reg_1224[7]_i_2_n_5\,
      S(6) => \add_ln192_1_reg_1224[7]_i_3_n_5\,
      S(5) => \add_ln192_1_reg_1224[7]_i_4_n_5\,
      S(4) => \add_ln192_1_reg_1224[7]_i_5_n_5\,
      S(3) => \add_ln192_1_reg_1224[7]_i_6_n_5\,
      S(2) => \add_ln192_1_reg_1224[7]_i_7_n_5\,
      S(1) => \add_ln192_1_reg_1224[7]_i_8_n_5\,
      S(0) => \add_ln192_1_reg_1224[7]_i_9_n_5\
    );
\add_ln192_1_reg_1224_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(8),
      Q => add_ln192_1_reg_1224(8),
      R => '0'
    );
\add_ln192_1_reg_1224_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_1_fu_405_p2(9),
      Q => add_ln192_1_reg_1224(9),
      R => '0'
    );
add_ln192_2_fu_623_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln192_2_fu_623_p2_carry_n_5,
      CO(6) => add_ln192_2_fu_623_p2_carry_n_6,
      CO(5) => add_ln192_2_fu_623_p2_carry_n_7,
      CO(4) => add_ln192_2_fu_623_p2_carry_n_8,
      CO(3) => add_ln192_2_fu_623_p2_carry_n_9,
      CO(2) => add_ln192_2_fu_623_p2_carry_n_10,
      CO(1) => add_ln192_2_fu_623_p2_carry_n_11,
      CO(0) => add_ln192_2_fu_623_p2_carry_n_12,
      DI(7 downto 0) => add_ln192_1_reg_1224(7 downto 0),
      O(7 downto 0) => NLW_add_ln192_2_fu_623_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_28,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_29,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_30,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_31,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_32,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_33,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_34,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_35
    );
\add_ln192_2_fu_623_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln192_2_fu_623_p2_carry_n_5,
      CI_TOP => '0',
      CO(7) => \add_ln192_2_fu_623_p2_carry__0_n_5\,
      CO(6) => \add_ln192_2_fu_623_p2_carry__0_n_6\,
      CO(5) => \add_ln192_2_fu_623_p2_carry__0_n_7\,
      CO(4) => \add_ln192_2_fu_623_p2_carry__0_n_8\,
      CO(3) => \add_ln192_2_fu_623_p2_carry__0_n_9\,
      CO(2) => \add_ln192_2_fu_623_p2_carry__0_n_10\,
      CO(1) => \add_ln192_2_fu_623_p2_carry__0_n_11\,
      CO(0) => \add_ln192_2_fu_623_p2_carry__0_n_12\,
      DI(7 downto 0) => add_ln192_1_reg_1224(15 downto 8),
      O(7 downto 4) => Rres_fu_629_p4(3 downto 0),
      O(3 downto 0) => \NLW_add_ln192_2_fu_623_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_36,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_37,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_38,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_39,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_40,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_41,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_42,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_43
    );
\add_ln192_2_fu_623_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln192_2_fu_623_p2_carry__0_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln192_2_fu_623_p2_carry__1_n_5\,
      CO(6) => \add_ln192_2_fu_623_p2_carry__1_n_6\,
      CO(5) => \add_ln192_2_fu_623_p2_carry__1_n_7\,
      CO(4) => \add_ln192_2_fu_623_p2_carry__1_n_8\,
      CO(3) => \add_ln192_2_fu_623_p2_carry__1_n_9\,
      CO(2) => \add_ln192_2_fu_623_p2_carry__1_n_10\,
      CO(1) => \add_ln192_2_fu_623_p2_carry__1_n_11\,
      CO(0) => \add_ln192_2_fu_623_p2_carry__1_n_12\,
      DI(7 downto 0) => add_ln192_1_reg_1224(23 downto 16),
      O(7 downto 0) => Rres_fu_629_p4(11 downto 4),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_44,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_45,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_46,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_47,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_48,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_49,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_50,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_51
    );
\add_ln192_2_fu_623_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln192_2_fu_623_p2_carry__1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln192_2_fu_623_p2_carry__2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln192_2_fu_623_p2_carry__2_n_11\,
      CO(0) => \NLW_add_ln192_2_fu_623_p2_carry__2_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \add_ln192_2_fu_623_p2_carry__2_i_1_n_5\,
      O(7 downto 1) => \NLW_add_ln192_2_fu_623_p2_carry__2_O_UNCONNECTED\(7 downto 1),
      O(0) => Rres_fu_629_p4(12),
      S(7 downto 1) => B"0000001",
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_25
    );
\add_ln192_2_fu_623_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln192_1_reg_1224(24),
      O => \add_ln192_2_fu_623_p2_carry__2_i_1_n_5\
    );
\add_ln192_4_reg_1266[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_13,
      I1 => mul_8ns_16s_24_1_1_U158_n_13,
      O => \add_ln192_4_reg_1266[15]_i_2_n_5\
    );
\add_ln192_4_reg_1266[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_14,
      I1 => mul_8ns_16s_24_1_1_U158_n_14,
      O => \add_ln192_4_reg_1266[15]_i_3_n_5\
    );
\add_ln192_4_reg_1266[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_15,
      I1 => mul_8ns_16s_24_1_1_U158_n_15,
      O => \add_ln192_4_reg_1266[15]_i_4_n_5\
    );
\add_ln192_4_reg_1266[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_16,
      I1 => mul_8ns_16s_24_1_1_U158_n_16,
      O => \add_ln192_4_reg_1266[15]_i_5_n_5\
    );
\add_ln192_4_reg_1266[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_17,
      I1 => mul_8ns_16s_24_1_1_U158_n_17,
      O => \add_ln192_4_reg_1266[15]_i_6_n_5\
    );
\add_ln192_4_reg_1266[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_18,
      I1 => mul_8ns_16s_24_1_1_U158_n_18,
      O => \add_ln192_4_reg_1266[15]_i_7_n_5\
    );
\add_ln192_4_reg_1266[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_19,
      I1 => mul_8ns_16s_24_1_1_U158_n_19,
      O => \add_ln192_4_reg_1266[15]_i_8_n_5\
    );
\add_ln192_4_reg_1266[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_20,
      I1 => mul_8ns_16s_24_1_1_U158_n_20,
      O => \add_ln192_4_reg_1266[15]_i_9_n_5\
    );
\add_ln192_4_reg_1266[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_12,
      I1 => mul_8ns_16s_24_1_1_U158_n_12,
      O => \add_ln192_4_reg_1266[23]_i_10_n_5\
    );
\add_ln192_4_reg_1266[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_5,
      O => \add_ln192_4_reg_1266[23]_i_2_n_5\
    );
\add_ln192_4_reg_1266[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_6,
      I1 => mul_8ns_16s_24_1_1_U158_n_6,
      O => \add_ln192_4_reg_1266[23]_i_4_n_5\
    );
\add_ln192_4_reg_1266[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_7,
      I1 => mul_8ns_16s_24_1_1_U158_n_7,
      O => \add_ln192_4_reg_1266[23]_i_5_n_5\
    );
\add_ln192_4_reg_1266[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_8,
      I1 => mul_8ns_16s_24_1_1_U158_n_8,
      O => \add_ln192_4_reg_1266[23]_i_6_n_5\
    );
\add_ln192_4_reg_1266[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_9,
      I1 => mul_8ns_16s_24_1_1_U158_n_9,
      O => \add_ln192_4_reg_1266[23]_i_7_n_5\
    );
\add_ln192_4_reg_1266[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_10,
      I1 => mul_8ns_16s_24_1_1_U158_n_10,
      O => \add_ln192_4_reg_1266[23]_i_8_n_5\
    );
\add_ln192_4_reg_1266[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_11,
      I1 => mul_8ns_16s_24_1_1_U158_n_11,
      O => \add_ln192_4_reg_1266[23]_i_9_n_5\
    );
\add_ln192_4_reg_1266[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_21,
      I1 => mul_8ns_16s_24_1_1_U158_n_21,
      O => \add_ln192_4_reg_1266[7]_i_2_n_5\
    );
\add_ln192_4_reg_1266[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_22,
      I1 => mul_8ns_16s_24_1_1_U158_n_22,
      O => \add_ln192_4_reg_1266[7]_i_3_n_5\
    );
\add_ln192_4_reg_1266[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_23,
      I1 => mul_8ns_16s_24_1_1_U158_n_23,
      O => \add_ln192_4_reg_1266[7]_i_4_n_5\
    );
\add_ln192_4_reg_1266[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_24,
      I1 => mul_8ns_16s_24_1_1_U158_n_24,
      O => \add_ln192_4_reg_1266[7]_i_5_n_5\
    );
\add_ln192_4_reg_1266[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_25,
      I1 => mul_8ns_16s_24_1_1_U158_n_25,
      O => \add_ln192_4_reg_1266[7]_i_6_n_5\
    );
\add_ln192_4_reg_1266[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_26,
      I1 => mul_8ns_16s_24_1_1_U158_n_26,
      O => \add_ln192_4_reg_1266[7]_i_7_n_5\
    );
\add_ln192_4_reg_1266[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_27,
      I1 => mul_8ns_16s_24_1_1_U158_n_27,
      O => \add_ln192_4_reg_1266[7]_i_8_n_5\
    );
\add_ln192_4_reg_1266[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U157_n_28,
      I1 => mul_8ns_16s_24_1_1_U158_n_28,
      O => \add_ln192_4_reg_1266[7]_i_9_n_5\
    );
\add_ln192_4_reg_1266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(0),
      Q => add_ln192_4_reg_1266(0),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(10),
      Q => add_ln192_4_reg_1266(10),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(11),
      Q => add_ln192_4_reg_1266(11),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(12),
      Q => add_ln192_4_reg_1266(12),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(13),
      Q => add_ln192_4_reg_1266(13),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(14),
      Q => add_ln192_4_reg_1266(14),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(15),
      Q => add_ln192_4_reg_1266(15),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln192_4_reg_1266_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln192_4_reg_1266_reg[15]_i_1_n_5\,
      CO(6) => \add_ln192_4_reg_1266_reg[15]_i_1_n_6\,
      CO(5) => \add_ln192_4_reg_1266_reg[15]_i_1_n_7\,
      CO(4) => \add_ln192_4_reg_1266_reg[15]_i_1_n_8\,
      CO(3) => \add_ln192_4_reg_1266_reg[15]_i_1_n_9\,
      CO(2) => \add_ln192_4_reg_1266_reg[15]_i_1_n_10\,
      CO(1) => \add_ln192_4_reg_1266_reg[15]_i_1_n_11\,
      CO(0) => \add_ln192_4_reg_1266_reg[15]_i_1_n_12\,
      DI(7) => mul_8ns_16s_24_1_1_U157_n_13,
      DI(6) => mul_8ns_16s_24_1_1_U157_n_14,
      DI(5) => mul_8ns_16s_24_1_1_U157_n_15,
      DI(4) => mul_8ns_16s_24_1_1_U157_n_16,
      DI(3) => mul_8ns_16s_24_1_1_U157_n_17,
      DI(2) => mul_8ns_16s_24_1_1_U157_n_18,
      DI(1) => mul_8ns_16s_24_1_1_U157_n_19,
      DI(0) => mul_8ns_16s_24_1_1_U157_n_20,
      O(7 downto 0) => add_ln192_4_fu_531_p2(15 downto 8),
      S(7) => \add_ln192_4_reg_1266[15]_i_2_n_5\,
      S(6) => \add_ln192_4_reg_1266[15]_i_3_n_5\,
      S(5) => \add_ln192_4_reg_1266[15]_i_4_n_5\,
      S(4) => \add_ln192_4_reg_1266[15]_i_5_n_5\,
      S(3) => \add_ln192_4_reg_1266[15]_i_6_n_5\,
      S(2) => \add_ln192_4_reg_1266[15]_i_7_n_5\,
      S(1) => \add_ln192_4_reg_1266[15]_i_8_n_5\,
      S(0) => \add_ln192_4_reg_1266[15]_i_9_n_5\
    );
\add_ln192_4_reg_1266_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(16),
      Q => add_ln192_4_reg_1266(16),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(17),
      Q => add_ln192_4_reg_1266(17),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(18),
      Q => add_ln192_4_reg_1266(18),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(19),
      Q => add_ln192_4_reg_1266(19),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(1),
      Q => add_ln192_4_reg_1266(1),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(20),
      Q => add_ln192_4_reg_1266(20),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(21),
      Q => add_ln192_4_reg_1266(21),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(22),
      Q => add_ln192_4_reg_1266(22),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(23),
      Q => add_ln192_4_reg_1266(23),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln192_4_reg_1266_reg[15]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln192_4_reg_1266_reg[23]_i_1_n_5\,
      CO(6) => \add_ln192_4_reg_1266_reg[23]_i_1_n_6\,
      CO(5) => \add_ln192_4_reg_1266_reg[23]_i_1_n_7\,
      CO(4) => \add_ln192_4_reg_1266_reg[23]_i_1_n_8\,
      CO(3) => \add_ln192_4_reg_1266_reg[23]_i_1_n_9\,
      CO(2) => \add_ln192_4_reg_1266_reg[23]_i_1_n_10\,
      CO(1) => \add_ln192_4_reg_1266_reg[23]_i_1_n_11\,
      CO(0) => \add_ln192_4_reg_1266_reg[23]_i_1_n_12\,
      DI(7) => \add_ln192_4_reg_1266[23]_i_2_n_5\,
      DI(6) => mul_8ns_16s_24_1_1_U157_n_6,
      DI(5) => mul_8ns_16s_24_1_1_U157_n_7,
      DI(4) => mul_8ns_16s_24_1_1_U157_n_8,
      DI(3) => mul_8ns_16s_24_1_1_U157_n_9,
      DI(2) => mul_8ns_16s_24_1_1_U157_n_10,
      DI(1) => mul_8ns_16s_24_1_1_U157_n_11,
      DI(0) => mul_8ns_16s_24_1_1_U157_n_12,
      O(7 downto 0) => add_ln192_4_fu_531_p2(23 downto 16),
      S(7) => mul_8ns_16s_24_1_1_U157_n_29,
      S(6) => \add_ln192_4_reg_1266[23]_i_4_n_5\,
      S(5) => \add_ln192_4_reg_1266[23]_i_5_n_5\,
      S(4) => \add_ln192_4_reg_1266[23]_i_6_n_5\,
      S(3) => \add_ln192_4_reg_1266[23]_i_7_n_5\,
      S(2) => \add_ln192_4_reg_1266[23]_i_8_n_5\,
      S(1) => \add_ln192_4_reg_1266[23]_i_9_n_5\,
      S(0) => \add_ln192_4_reg_1266[23]_i_10_n_5\
    );
\add_ln192_4_reg_1266_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(24),
      Q => add_ln192_4_reg_1266(24),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln192_4_reg_1266_reg[23]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_add_ln192_4_reg_1266_reg[24]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_add_ln192_4_reg_1266_reg[24]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln192_4_fu_531_p2(24),
      S(7 downto 0) => B"00000001"
    );
\add_ln192_4_reg_1266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(2),
      Q => add_ln192_4_reg_1266(2),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(3),
      Q => add_ln192_4_reg_1266(3),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(4),
      Q => add_ln192_4_reg_1266(4),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(5),
      Q => add_ln192_4_reg_1266(5),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(6),
      Q => add_ln192_4_reg_1266(6),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(7),
      Q => add_ln192_4_reg_1266(7),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln192_4_reg_1266_reg[7]_i_1_n_5\,
      CO(6) => \add_ln192_4_reg_1266_reg[7]_i_1_n_6\,
      CO(5) => \add_ln192_4_reg_1266_reg[7]_i_1_n_7\,
      CO(4) => \add_ln192_4_reg_1266_reg[7]_i_1_n_8\,
      CO(3) => \add_ln192_4_reg_1266_reg[7]_i_1_n_9\,
      CO(2) => \add_ln192_4_reg_1266_reg[7]_i_1_n_10\,
      CO(1) => \add_ln192_4_reg_1266_reg[7]_i_1_n_11\,
      CO(0) => \add_ln192_4_reg_1266_reg[7]_i_1_n_12\,
      DI(7) => mul_8ns_16s_24_1_1_U157_n_21,
      DI(6) => mul_8ns_16s_24_1_1_U157_n_22,
      DI(5) => mul_8ns_16s_24_1_1_U157_n_23,
      DI(4) => mul_8ns_16s_24_1_1_U157_n_24,
      DI(3) => mul_8ns_16s_24_1_1_U157_n_25,
      DI(2) => mul_8ns_16s_24_1_1_U157_n_26,
      DI(1) => mul_8ns_16s_24_1_1_U157_n_27,
      DI(0) => mul_8ns_16s_24_1_1_U157_n_28,
      O(7 downto 0) => add_ln192_4_fu_531_p2(7 downto 0),
      S(7) => \add_ln192_4_reg_1266[7]_i_2_n_5\,
      S(6) => \add_ln192_4_reg_1266[7]_i_3_n_5\,
      S(5) => \add_ln192_4_reg_1266[7]_i_4_n_5\,
      S(4) => \add_ln192_4_reg_1266[7]_i_5_n_5\,
      S(3) => \add_ln192_4_reg_1266[7]_i_6_n_5\,
      S(2) => \add_ln192_4_reg_1266[7]_i_7_n_5\,
      S(1) => \add_ln192_4_reg_1266[7]_i_8_n_5\,
      S(0) => \add_ln192_4_reg_1266[7]_i_9_n_5\
    );
\add_ln192_4_reg_1266_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(8),
      Q => add_ln192_4_reg_1266(8),
      R => '0'
    );
\add_ln192_4_reg_1266_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln192_4_fu_531_p2(9),
      Q => add_ln192_4_reg_1266(9),
      R => '0'
    );
add_ln192_5_fu_801_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln192_5_fu_801_p2_carry_n_5,
      CO(6) => add_ln192_5_fu_801_p2_carry_n_6,
      CO(5) => add_ln192_5_fu_801_p2_carry_n_7,
      CO(4) => add_ln192_5_fu_801_p2_carry_n_8,
      CO(3) => add_ln192_5_fu_801_p2_carry_n_9,
      CO(2) => add_ln192_5_fu_801_p2_carry_n_10,
      CO(1) => add_ln192_5_fu_801_p2_carry_n_11,
      CO(0) => add_ln192_5_fu_801_p2_carry_n_12,
      DI(7 downto 0) => add_ln192_4_reg_1266(7 downto 0),
      O(7 downto 0) => NLW_add_ln192_5_fu_801_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_28,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_29,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_30,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_31,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_32,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_33,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_34,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_35
    );
\add_ln192_5_fu_801_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln192_5_fu_801_p2_carry_n_5,
      CI_TOP => '0',
      CO(7) => \add_ln192_5_fu_801_p2_carry__0_n_5\,
      CO(6) => \add_ln192_5_fu_801_p2_carry__0_n_6\,
      CO(5) => \add_ln192_5_fu_801_p2_carry__0_n_7\,
      CO(4) => \add_ln192_5_fu_801_p2_carry__0_n_8\,
      CO(3) => \add_ln192_5_fu_801_p2_carry__0_n_9\,
      CO(2) => \add_ln192_5_fu_801_p2_carry__0_n_10\,
      CO(1) => \add_ln192_5_fu_801_p2_carry__0_n_11\,
      CO(0) => \add_ln192_5_fu_801_p2_carry__0_n_12\,
      DI(7 downto 0) => add_ln192_4_reg_1266(15 downto 8),
      O(7 downto 4) => Rres_1_fu_807_p4(3 downto 0),
      O(3 downto 0) => \NLW_add_ln192_5_fu_801_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_36,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_37,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_38,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_39,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_40,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_41,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_42,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_43
    );
\add_ln192_5_fu_801_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln192_5_fu_801_p2_carry__0_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln192_5_fu_801_p2_carry__1_n_5\,
      CO(6) => \add_ln192_5_fu_801_p2_carry__1_n_6\,
      CO(5) => \add_ln192_5_fu_801_p2_carry__1_n_7\,
      CO(4) => \add_ln192_5_fu_801_p2_carry__1_n_8\,
      CO(3) => \add_ln192_5_fu_801_p2_carry__1_n_9\,
      CO(2) => \add_ln192_5_fu_801_p2_carry__1_n_10\,
      CO(1) => \add_ln192_5_fu_801_p2_carry__1_n_11\,
      CO(0) => \add_ln192_5_fu_801_p2_carry__1_n_12\,
      DI(7 downto 0) => add_ln192_4_reg_1266(23 downto 16),
      O(7 downto 0) => Rres_1_fu_807_p4(11 downto 4),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_44,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_45,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_46,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_47,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_48,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_49,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_50,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_51
    );
\add_ln192_5_fu_801_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln192_5_fu_801_p2_carry__1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln192_5_fu_801_p2_carry__2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln192_5_fu_801_p2_carry__2_n_11\,
      CO(0) => \NLW_add_ln192_5_fu_801_p2_carry__2_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \add_ln192_5_fu_801_p2_carry__2_i_1_n_5\,
      O(7 downto 1) => \NLW_add_ln192_5_fu_801_p2_carry__2_O_UNCONNECTED\(7 downto 1),
      O(0) => Rres_1_fu_807_p4(12),
      S(7 downto 1) => B"0000001",
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_25
    );
\add_ln192_5_fu_801_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln192_4_reg_1266(24),
      O => \add_ln192_5_fu_801_p2_carry__2_i_1_n_5\
    );
add_ln192_6_fu_618_p2: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 2) => B"0000000000000000000000000000",
      A(1) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_5,
      A(0) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_6,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln192_6_fu_618_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_7,
      B(16) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_8,
      B(15) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_9,
      B(14) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_10,
      B(13) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_11,
      B(12) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_12,
      B(11) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_13,
      B(10) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_14,
      B(9) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_15,
      B(8) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_16,
      B(7) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_17,
      B(6) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_18,
      B(5) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_19,
      B(4) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_20,
      B(3) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_21,
      B(2) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_22,
      B(1) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_23,
      B(0) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_24,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln192_6_fu_618_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln192_6_fu_618_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln192_6_fu_618_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln192_6_fu_618_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010011",
      OVERFLOW => NLW_add_ln192_6_fu_618_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_add_ln192_6_fu_618_p2_P_UNCONNECTED(47 downto 20),
      P(19) => add_ln192_6_fu_618_p2_n_91,
      P(18) => add_ln192_6_fu_618_p2_n_92,
      P(17) => add_ln192_6_fu_618_p2_n_93,
      P(16) => add_ln192_6_fu_618_p2_n_94,
      P(15) => add_ln192_6_fu_618_p2_n_95,
      P(14) => add_ln192_6_fu_618_p2_n_96,
      P(13) => add_ln192_6_fu_618_p2_n_97,
      P(12) => add_ln192_6_fu_618_p2_n_98,
      P(11) => add_ln192_6_fu_618_p2_n_99,
      P(10) => add_ln192_6_fu_618_p2_n_100,
      P(9) => add_ln192_6_fu_618_p2_n_101,
      P(8) => add_ln192_6_fu_618_p2_n_102,
      P(7) => add_ln192_6_fu_618_p2_n_103,
      P(6) => add_ln192_6_fu_618_p2_n_104,
      P(5) => add_ln192_6_fu_618_p2_n_105,
      P(4) => add_ln192_6_fu_618_p2_n_106,
      P(3) => add_ln192_6_fu_618_p2_n_107,
      P(2) => add_ln192_6_fu_618_p2_n_108,
      P(1) => add_ln192_6_fu_618_p2_n_109,
      P(0) => add_ln192_6_fu_618_p2_n_110,
      PATTERNBDETECT => NLW_add_ln192_6_fu_618_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln192_6_fu_618_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => trunc_ln192_1_reg_1229_reg_n_111,
      PCIN(46) => trunc_ln192_1_reg_1229_reg_n_112,
      PCIN(45) => trunc_ln192_1_reg_1229_reg_n_113,
      PCIN(44) => trunc_ln192_1_reg_1229_reg_n_114,
      PCIN(43) => trunc_ln192_1_reg_1229_reg_n_115,
      PCIN(42) => trunc_ln192_1_reg_1229_reg_n_116,
      PCIN(41) => trunc_ln192_1_reg_1229_reg_n_117,
      PCIN(40) => trunc_ln192_1_reg_1229_reg_n_118,
      PCIN(39) => trunc_ln192_1_reg_1229_reg_n_119,
      PCIN(38) => trunc_ln192_1_reg_1229_reg_n_120,
      PCIN(37) => trunc_ln192_1_reg_1229_reg_n_121,
      PCIN(36) => trunc_ln192_1_reg_1229_reg_n_122,
      PCIN(35) => trunc_ln192_1_reg_1229_reg_n_123,
      PCIN(34) => trunc_ln192_1_reg_1229_reg_n_124,
      PCIN(33) => trunc_ln192_1_reg_1229_reg_n_125,
      PCIN(32) => trunc_ln192_1_reg_1229_reg_n_126,
      PCIN(31) => trunc_ln192_1_reg_1229_reg_n_127,
      PCIN(30) => trunc_ln192_1_reg_1229_reg_n_128,
      PCIN(29) => trunc_ln192_1_reg_1229_reg_n_129,
      PCIN(28) => trunc_ln192_1_reg_1229_reg_n_130,
      PCIN(27) => trunc_ln192_1_reg_1229_reg_n_131,
      PCIN(26) => trunc_ln192_1_reg_1229_reg_n_132,
      PCIN(25) => trunc_ln192_1_reg_1229_reg_n_133,
      PCIN(24) => trunc_ln192_1_reg_1229_reg_n_134,
      PCIN(23) => trunc_ln192_1_reg_1229_reg_n_135,
      PCIN(22) => trunc_ln192_1_reg_1229_reg_n_136,
      PCIN(21) => trunc_ln192_1_reg_1229_reg_n_137,
      PCIN(20) => trunc_ln192_1_reg_1229_reg_n_138,
      PCIN(19) => trunc_ln192_1_reg_1229_reg_n_139,
      PCIN(18) => trunc_ln192_1_reg_1229_reg_n_140,
      PCIN(17) => trunc_ln192_1_reg_1229_reg_n_141,
      PCIN(16) => trunc_ln192_1_reg_1229_reg_n_142,
      PCIN(15) => trunc_ln192_1_reg_1229_reg_n_143,
      PCIN(14) => trunc_ln192_1_reg_1229_reg_n_144,
      PCIN(13) => trunc_ln192_1_reg_1229_reg_n_145,
      PCIN(12) => trunc_ln192_1_reg_1229_reg_n_146,
      PCIN(11) => trunc_ln192_1_reg_1229_reg_n_147,
      PCIN(10) => trunc_ln192_1_reg_1229_reg_n_148,
      PCIN(9) => trunc_ln192_1_reg_1229_reg_n_149,
      PCIN(8) => trunc_ln192_1_reg_1229_reg_n_150,
      PCIN(7) => trunc_ln192_1_reg_1229_reg_n_151,
      PCIN(6) => trunc_ln192_1_reg_1229_reg_n_152,
      PCIN(5) => trunc_ln192_1_reg_1229_reg_n_153,
      PCIN(4) => trunc_ln192_1_reg_1229_reg_n_154,
      PCIN(3) => trunc_ln192_1_reg_1229_reg_n_155,
      PCIN(2) => trunc_ln192_1_reg_1229_reg_n_156,
      PCIN(1) => trunc_ln192_1_reg_1229_reg_n_157,
      PCIN(0) => trunc_ln192_1_reg_1229_reg_n_158,
      PCOUT(47 downto 0) => NLW_add_ln192_6_fu_618_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln192_6_fu_618_p2_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_add_ln192_6_fu_618_p2_XOROUT_UNCONNECTED(7 downto 0)
    );
add_ln192_7_fu_796_p2: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 2) => B"0000000000000000000000000000",
      A(1) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_5,
      A(0) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_6,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln192_7_fu_796_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_7,
      B(16) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_8,
      B(15) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_9,
      B(14) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_10,
      B(13) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_11,
      B(12) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_12,
      B(11) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_13,
      B(10) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_14,
      B(9) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_15,
      B(8) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_16,
      B(7) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_17,
      B(6) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_18,
      B(5) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_19,
      B(4) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_20,
      B(3) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_21,
      B(2) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_22,
      B(1) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_23,
      B(0) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_24,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln192_7_fu_796_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln192_7_fu_796_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln192_7_fu_796_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln192_7_fu_796_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010011",
      OVERFLOW => NLW_add_ln192_7_fu_796_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_add_ln192_7_fu_796_p2_P_UNCONNECTED(47 downto 20),
      P(19) => add_ln192_7_fu_796_p2_n_91,
      P(18) => add_ln192_7_fu_796_p2_n_92,
      P(17) => add_ln192_7_fu_796_p2_n_93,
      P(16) => add_ln192_7_fu_796_p2_n_94,
      P(15) => add_ln192_7_fu_796_p2_n_95,
      P(14) => add_ln192_7_fu_796_p2_n_96,
      P(13) => add_ln192_7_fu_796_p2_n_97,
      P(12) => add_ln192_7_fu_796_p2_n_98,
      P(11) => add_ln192_7_fu_796_p2_n_99,
      P(10) => add_ln192_7_fu_796_p2_n_100,
      P(9) => add_ln192_7_fu_796_p2_n_101,
      P(8) => add_ln192_7_fu_796_p2_n_102,
      P(7) => add_ln192_7_fu_796_p2_n_103,
      P(6) => add_ln192_7_fu_796_p2_n_104,
      P(5) => add_ln192_7_fu_796_p2_n_105,
      P(4) => add_ln192_7_fu_796_p2_n_106,
      P(3) => add_ln192_7_fu_796_p2_n_107,
      P(2) => add_ln192_7_fu_796_p2_n_108,
      P(1) => add_ln192_7_fu_796_p2_n_109,
      P(0) => add_ln192_7_fu_796_p2_n_110,
      PATTERNBDETECT => NLW_add_ln192_7_fu_796_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln192_7_fu_796_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => trunc_ln192_3_reg_1271_reg_n_111,
      PCIN(46) => trunc_ln192_3_reg_1271_reg_n_112,
      PCIN(45) => trunc_ln192_3_reg_1271_reg_n_113,
      PCIN(44) => trunc_ln192_3_reg_1271_reg_n_114,
      PCIN(43) => trunc_ln192_3_reg_1271_reg_n_115,
      PCIN(42) => trunc_ln192_3_reg_1271_reg_n_116,
      PCIN(41) => trunc_ln192_3_reg_1271_reg_n_117,
      PCIN(40) => trunc_ln192_3_reg_1271_reg_n_118,
      PCIN(39) => trunc_ln192_3_reg_1271_reg_n_119,
      PCIN(38) => trunc_ln192_3_reg_1271_reg_n_120,
      PCIN(37) => trunc_ln192_3_reg_1271_reg_n_121,
      PCIN(36) => trunc_ln192_3_reg_1271_reg_n_122,
      PCIN(35) => trunc_ln192_3_reg_1271_reg_n_123,
      PCIN(34) => trunc_ln192_3_reg_1271_reg_n_124,
      PCIN(33) => trunc_ln192_3_reg_1271_reg_n_125,
      PCIN(32) => trunc_ln192_3_reg_1271_reg_n_126,
      PCIN(31) => trunc_ln192_3_reg_1271_reg_n_127,
      PCIN(30) => trunc_ln192_3_reg_1271_reg_n_128,
      PCIN(29) => trunc_ln192_3_reg_1271_reg_n_129,
      PCIN(28) => trunc_ln192_3_reg_1271_reg_n_130,
      PCIN(27) => trunc_ln192_3_reg_1271_reg_n_131,
      PCIN(26) => trunc_ln192_3_reg_1271_reg_n_132,
      PCIN(25) => trunc_ln192_3_reg_1271_reg_n_133,
      PCIN(24) => trunc_ln192_3_reg_1271_reg_n_134,
      PCIN(23) => trunc_ln192_3_reg_1271_reg_n_135,
      PCIN(22) => trunc_ln192_3_reg_1271_reg_n_136,
      PCIN(21) => trunc_ln192_3_reg_1271_reg_n_137,
      PCIN(20) => trunc_ln192_3_reg_1271_reg_n_138,
      PCIN(19) => trunc_ln192_3_reg_1271_reg_n_139,
      PCIN(18) => trunc_ln192_3_reg_1271_reg_n_140,
      PCIN(17) => trunc_ln192_3_reg_1271_reg_n_141,
      PCIN(16) => trunc_ln192_3_reg_1271_reg_n_142,
      PCIN(15) => trunc_ln192_3_reg_1271_reg_n_143,
      PCIN(14) => trunc_ln192_3_reg_1271_reg_n_144,
      PCIN(13) => trunc_ln192_3_reg_1271_reg_n_145,
      PCIN(12) => trunc_ln192_3_reg_1271_reg_n_146,
      PCIN(11) => trunc_ln192_3_reg_1271_reg_n_147,
      PCIN(10) => trunc_ln192_3_reg_1271_reg_n_148,
      PCIN(9) => trunc_ln192_3_reg_1271_reg_n_149,
      PCIN(8) => trunc_ln192_3_reg_1271_reg_n_150,
      PCIN(7) => trunc_ln192_3_reg_1271_reg_n_151,
      PCIN(6) => trunc_ln192_3_reg_1271_reg_n_152,
      PCIN(5) => trunc_ln192_3_reg_1271_reg_n_153,
      PCIN(4) => trunc_ln192_3_reg_1271_reg_n_154,
      PCIN(3) => trunc_ln192_3_reg_1271_reg_n_155,
      PCIN(2) => trunc_ln192_3_reg_1271_reg_n_156,
      PCIN(1) => trunc_ln192_3_reg_1271_reg_n_157,
      PCIN(0) => trunc_ln192_3_reg_1271_reg_n_158,
      PCOUT(47 downto 0) => NLW_add_ln192_7_fu_796_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln192_7_fu_796_p2_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_add_ln192_7_fu_796_p2_XOROUT_UNCONNECTED(7 downto 0)
    );
\add_ln194_1_reg_1240[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_13,
      I1 => mul_8ns_16s_24_1_1_U153_n_13,
      O => \add_ln194_1_reg_1240[15]_i_2_n_5\
    );
\add_ln194_1_reg_1240[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_14,
      I1 => mul_8ns_16s_24_1_1_U153_n_14,
      O => \add_ln194_1_reg_1240[15]_i_3_n_5\
    );
\add_ln194_1_reg_1240[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_15,
      I1 => mul_8ns_16s_24_1_1_U153_n_15,
      O => \add_ln194_1_reg_1240[15]_i_4_n_5\
    );
\add_ln194_1_reg_1240[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_16,
      I1 => mul_8ns_16s_24_1_1_U153_n_16,
      O => \add_ln194_1_reg_1240[15]_i_5_n_5\
    );
\add_ln194_1_reg_1240[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_17,
      I1 => mul_8ns_16s_24_1_1_U153_n_17,
      O => \add_ln194_1_reg_1240[15]_i_6_n_5\
    );
\add_ln194_1_reg_1240[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_18,
      I1 => mul_8ns_16s_24_1_1_U153_n_18,
      O => \add_ln194_1_reg_1240[15]_i_7_n_5\
    );
\add_ln194_1_reg_1240[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_19,
      I1 => mul_8ns_16s_24_1_1_U153_n_19,
      O => \add_ln194_1_reg_1240[15]_i_8_n_5\
    );
\add_ln194_1_reg_1240[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_20,
      I1 => mul_8ns_16s_24_1_1_U153_n_20,
      O => \add_ln194_1_reg_1240[15]_i_9_n_5\
    );
\add_ln194_1_reg_1240[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_12,
      I1 => mul_8ns_16s_24_1_1_U153_n_12,
      O => \add_ln194_1_reg_1240[23]_i_10_n_5\
    );
\add_ln194_1_reg_1240[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_5,
      O => \add_ln194_1_reg_1240[23]_i_2_n_5\
    );
\add_ln194_1_reg_1240[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_6,
      I1 => mul_8ns_16s_24_1_1_U153_n_6,
      O => \add_ln194_1_reg_1240[23]_i_4_n_5\
    );
\add_ln194_1_reg_1240[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_7,
      I1 => mul_8ns_16s_24_1_1_U153_n_7,
      O => \add_ln194_1_reg_1240[23]_i_5_n_5\
    );
\add_ln194_1_reg_1240[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_8,
      I1 => mul_8ns_16s_24_1_1_U153_n_8,
      O => \add_ln194_1_reg_1240[23]_i_6_n_5\
    );
\add_ln194_1_reg_1240[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_9,
      I1 => mul_8ns_16s_24_1_1_U153_n_9,
      O => \add_ln194_1_reg_1240[23]_i_7_n_5\
    );
\add_ln194_1_reg_1240[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_10,
      I1 => mul_8ns_16s_24_1_1_U153_n_10,
      O => \add_ln194_1_reg_1240[23]_i_8_n_5\
    );
\add_ln194_1_reg_1240[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_11,
      I1 => mul_8ns_16s_24_1_1_U153_n_11,
      O => \add_ln194_1_reg_1240[23]_i_9_n_5\
    );
\add_ln194_1_reg_1240[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_21,
      I1 => mul_8ns_16s_24_1_1_U153_n_21,
      O => \add_ln194_1_reg_1240[7]_i_2_n_5\
    );
\add_ln194_1_reg_1240[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_22,
      I1 => mul_8ns_16s_24_1_1_U153_n_22,
      O => \add_ln194_1_reg_1240[7]_i_3_n_5\
    );
\add_ln194_1_reg_1240[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_23,
      I1 => mul_8ns_16s_24_1_1_U153_n_23,
      O => \add_ln194_1_reg_1240[7]_i_4_n_5\
    );
\add_ln194_1_reg_1240[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_24,
      I1 => mul_8ns_16s_24_1_1_U153_n_24,
      O => \add_ln194_1_reg_1240[7]_i_5_n_5\
    );
\add_ln194_1_reg_1240[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_25,
      I1 => mul_8ns_16s_24_1_1_U153_n_25,
      O => \add_ln194_1_reg_1240[7]_i_6_n_5\
    );
\add_ln194_1_reg_1240[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_26,
      I1 => mul_8ns_16s_24_1_1_U153_n_26,
      O => \add_ln194_1_reg_1240[7]_i_7_n_5\
    );
\add_ln194_1_reg_1240[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_27,
      I1 => mul_8ns_16s_24_1_1_U153_n_27,
      O => \add_ln194_1_reg_1240[7]_i_8_n_5\
    );
\add_ln194_1_reg_1240[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_28,
      I1 => mul_8ns_16s_24_1_1_U153_n_28,
      O => \add_ln194_1_reg_1240[7]_i_9_n_5\
    );
\add_ln194_1_reg_1240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(0),
      Q => add_ln194_1_reg_1240(0),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(10),
      Q => add_ln194_1_reg_1240(10),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(11),
      Q => add_ln194_1_reg_1240(11),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(12),
      Q => add_ln194_1_reg_1240(12),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(13),
      Q => add_ln194_1_reg_1240(13),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(14),
      Q => add_ln194_1_reg_1240(14),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(15),
      Q => add_ln194_1_reg_1240(15),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln194_1_reg_1240_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln194_1_reg_1240_reg[15]_i_1_n_5\,
      CO(6) => \add_ln194_1_reg_1240_reg[15]_i_1_n_6\,
      CO(5) => \add_ln194_1_reg_1240_reg[15]_i_1_n_7\,
      CO(4) => \add_ln194_1_reg_1240_reg[15]_i_1_n_8\,
      CO(3) => \add_ln194_1_reg_1240_reg[15]_i_1_n_9\,
      CO(2) => \add_ln194_1_reg_1240_reg[15]_i_1_n_10\,
      CO(1) => \add_ln194_1_reg_1240_reg[15]_i_1_n_11\,
      CO(0) => \add_ln194_1_reg_1240_reg[15]_i_1_n_12\,
      DI(7) => mul_16s_8ns_24_1_1_U154_n_13,
      DI(6) => mul_16s_8ns_24_1_1_U154_n_14,
      DI(5) => mul_16s_8ns_24_1_1_U154_n_15,
      DI(4) => mul_16s_8ns_24_1_1_U154_n_16,
      DI(3) => mul_16s_8ns_24_1_1_U154_n_17,
      DI(2) => mul_16s_8ns_24_1_1_U154_n_18,
      DI(1) => mul_16s_8ns_24_1_1_U154_n_19,
      DI(0) => mul_16s_8ns_24_1_1_U154_n_20,
      O(7 downto 0) => add_ln194_1_fu_448_p2(15 downto 8),
      S(7) => \add_ln194_1_reg_1240[15]_i_2_n_5\,
      S(6) => \add_ln194_1_reg_1240[15]_i_3_n_5\,
      S(5) => \add_ln194_1_reg_1240[15]_i_4_n_5\,
      S(4) => \add_ln194_1_reg_1240[15]_i_5_n_5\,
      S(3) => \add_ln194_1_reg_1240[15]_i_6_n_5\,
      S(2) => \add_ln194_1_reg_1240[15]_i_7_n_5\,
      S(1) => \add_ln194_1_reg_1240[15]_i_8_n_5\,
      S(0) => \add_ln194_1_reg_1240[15]_i_9_n_5\
    );
\add_ln194_1_reg_1240_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(16),
      Q => add_ln194_1_reg_1240(16),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(17),
      Q => add_ln194_1_reg_1240(17),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(18),
      Q => add_ln194_1_reg_1240(18),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(19),
      Q => add_ln194_1_reg_1240(19),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(1),
      Q => add_ln194_1_reg_1240(1),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(20),
      Q => add_ln194_1_reg_1240(20),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(21),
      Q => add_ln194_1_reg_1240(21),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(22),
      Q => add_ln194_1_reg_1240(22),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(23),
      Q => add_ln194_1_reg_1240(23),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln194_1_reg_1240_reg[15]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln194_1_reg_1240_reg[23]_i_1_n_5\,
      CO(6) => \add_ln194_1_reg_1240_reg[23]_i_1_n_6\,
      CO(5) => \add_ln194_1_reg_1240_reg[23]_i_1_n_7\,
      CO(4) => \add_ln194_1_reg_1240_reg[23]_i_1_n_8\,
      CO(3) => \add_ln194_1_reg_1240_reg[23]_i_1_n_9\,
      CO(2) => \add_ln194_1_reg_1240_reg[23]_i_1_n_10\,
      CO(1) => \add_ln194_1_reg_1240_reg[23]_i_1_n_11\,
      CO(0) => \add_ln194_1_reg_1240_reg[23]_i_1_n_12\,
      DI(7) => \add_ln194_1_reg_1240[23]_i_2_n_5\,
      DI(6) => mul_16s_8ns_24_1_1_U154_n_6,
      DI(5) => mul_16s_8ns_24_1_1_U154_n_7,
      DI(4) => mul_16s_8ns_24_1_1_U154_n_8,
      DI(3) => mul_16s_8ns_24_1_1_U154_n_9,
      DI(2) => mul_16s_8ns_24_1_1_U154_n_10,
      DI(1) => mul_16s_8ns_24_1_1_U154_n_11,
      DI(0) => mul_16s_8ns_24_1_1_U154_n_12,
      O(7 downto 0) => add_ln194_1_fu_448_p2(23 downto 16),
      S(7) => mul_16s_8ns_24_1_1_U154_n_29,
      S(6) => \add_ln194_1_reg_1240[23]_i_4_n_5\,
      S(5) => \add_ln194_1_reg_1240[23]_i_5_n_5\,
      S(4) => \add_ln194_1_reg_1240[23]_i_6_n_5\,
      S(3) => \add_ln194_1_reg_1240[23]_i_7_n_5\,
      S(2) => \add_ln194_1_reg_1240[23]_i_8_n_5\,
      S(1) => \add_ln194_1_reg_1240[23]_i_9_n_5\,
      S(0) => \add_ln194_1_reg_1240[23]_i_10_n_5\
    );
\add_ln194_1_reg_1240_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(24),
      Q => add_ln194_1_reg_1240(24),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln194_1_reg_1240_reg[23]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_add_ln194_1_reg_1240_reg[24]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_add_ln194_1_reg_1240_reg[24]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln194_1_fu_448_p2(24),
      S(7 downto 0) => B"00000001"
    );
\add_ln194_1_reg_1240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(2),
      Q => add_ln194_1_reg_1240(2),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(3),
      Q => add_ln194_1_reg_1240(3),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(4),
      Q => add_ln194_1_reg_1240(4),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(5),
      Q => add_ln194_1_reg_1240(5),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(6),
      Q => add_ln194_1_reg_1240(6),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(7),
      Q => add_ln194_1_reg_1240(7),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln194_1_reg_1240_reg[7]_i_1_n_5\,
      CO(6) => \add_ln194_1_reg_1240_reg[7]_i_1_n_6\,
      CO(5) => \add_ln194_1_reg_1240_reg[7]_i_1_n_7\,
      CO(4) => \add_ln194_1_reg_1240_reg[7]_i_1_n_8\,
      CO(3) => \add_ln194_1_reg_1240_reg[7]_i_1_n_9\,
      CO(2) => \add_ln194_1_reg_1240_reg[7]_i_1_n_10\,
      CO(1) => \add_ln194_1_reg_1240_reg[7]_i_1_n_11\,
      CO(0) => \add_ln194_1_reg_1240_reg[7]_i_1_n_12\,
      DI(7) => mul_16s_8ns_24_1_1_U154_n_21,
      DI(6) => mul_16s_8ns_24_1_1_U154_n_22,
      DI(5) => mul_16s_8ns_24_1_1_U154_n_23,
      DI(4) => mul_16s_8ns_24_1_1_U154_n_24,
      DI(3) => mul_16s_8ns_24_1_1_U154_n_25,
      DI(2) => mul_16s_8ns_24_1_1_U154_n_26,
      DI(1) => mul_16s_8ns_24_1_1_U154_n_27,
      DI(0) => mul_16s_8ns_24_1_1_U154_n_28,
      O(7 downto 0) => add_ln194_1_fu_448_p2(7 downto 0),
      S(7) => \add_ln194_1_reg_1240[7]_i_2_n_5\,
      S(6) => \add_ln194_1_reg_1240[7]_i_3_n_5\,
      S(5) => \add_ln194_1_reg_1240[7]_i_4_n_5\,
      S(4) => \add_ln194_1_reg_1240[7]_i_5_n_5\,
      S(3) => \add_ln194_1_reg_1240[7]_i_6_n_5\,
      S(2) => \add_ln194_1_reg_1240[7]_i_7_n_5\,
      S(1) => \add_ln194_1_reg_1240[7]_i_8_n_5\,
      S(0) => \add_ln194_1_reg_1240[7]_i_9_n_5\
    );
\add_ln194_1_reg_1240_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(8),
      Q => add_ln194_1_reg_1240(8),
      R => '0'
    );
\add_ln194_1_reg_1240_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_1_fu_448_p2(9),
      Q => add_ln194_1_reg_1240(9),
      R => '0'
    );
add_ln194_2_fu_653_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln194_2_fu_653_p2_carry_n_5,
      CO(6) => add_ln194_2_fu_653_p2_carry_n_6,
      CO(5) => add_ln194_2_fu_653_p2_carry_n_7,
      CO(4) => add_ln194_2_fu_653_p2_carry_n_8,
      CO(3) => add_ln194_2_fu_653_p2_carry_n_9,
      CO(2) => add_ln194_2_fu_653_p2_carry_n_10,
      CO(1) => add_ln194_2_fu_653_p2_carry_n_11,
      CO(0) => add_ln194_2_fu_653_p2_carry_n_12,
      DI(7 downto 0) => add_ln194_1_reg_1240(7 downto 0),
      O(7 downto 0) => NLW_add_ln194_2_fu_653_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_28,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_29,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_30,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_31,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_32,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_33,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_34,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_35
    );
\add_ln194_2_fu_653_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln194_2_fu_653_p2_carry_n_5,
      CI_TOP => '0',
      CO(7) => \add_ln194_2_fu_653_p2_carry__0_n_5\,
      CO(6) => \add_ln194_2_fu_653_p2_carry__0_n_6\,
      CO(5) => \add_ln194_2_fu_653_p2_carry__0_n_7\,
      CO(4) => \add_ln194_2_fu_653_p2_carry__0_n_8\,
      CO(3) => \add_ln194_2_fu_653_p2_carry__0_n_9\,
      CO(2) => \add_ln194_2_fu_653_p2_carry__0_n_10\,
      CO(1) => \add_ln194_2_fu_653_p2_carry__0_n_11\,
      CO(0) => \add_ln194_2_fu_653_p2_carry__0_n_12\,
      DI(7 downto 0) => add_ln194_1_reg_1240(15 downto 8),
      O(7 downto 4) => Gres_fu_659_p4(3 downto 0),
      O(3 downto 0) => \NLW_add_ln194_2_fu_653_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_36,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_37,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_38,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_39,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_40,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_41,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_42,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_43
    );
\add_ln194_2_fu_653_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln194_2_fu_653_p2_carry__0_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln194_2_fu_653_p2_carry__1_n_5\,
      CO(6) => \add_ln194_2_fu_653_p2_carry__1_n_6\,
      CO(5) => \add_ln194_2_fu_653_p2_carry__1_n_7\,
      CO(4) => \add_ln194_2_fu_653_p2_carry__1_n_8\,
      CO(3) => \add_ln194_2_fu_653_p2_carry__1_n_9\,
      CO(2) => \add_ln194_2_fu_653_p2_carry__1_n_10\,
      CO(1) => \add_ln194_2_fu_653_p2_carry__1_n_11\,
      CO(0) => \add_ln194_2_fu_653_p2_carry__1_n_12\,
      DI(7 downto 0) => add_ln194_1_reg_1240(23 downto 16),
      O(7 downto 0) => Gres_fu_659_p4(11 downto 4),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_44,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_45,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_46,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_47,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_48,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_49,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_50,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_51
    );
\add_ln194_2_fu_653_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln194_2_fu_653_p2_carry__1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln194_2_fu_653_p2_carry__2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln194_2_fu_653_p2_carry__2_n_11\,
      CO(0) => \NLW_add_ln194_2_fu_653_p2_carry__2_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \add_ln194_2_fu_653_p2_carry__2_i_1_n_5\,
      O(7 downto 1) => \NLW_add_ln194_2_fu_653_p2_carry__2_O_UNCONNECTED\(7 downto 1),
      O(0) => Gres_fu_659_p4(12),
      S(7 downto 1) => B"0000001",
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_25
    );
\add_ln194_2_fu_653_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln194_1_reg_1240(24),
      O => \add_ln194_2_fu_653_p2_carry__2_i_1_n_5\
    );
\add_ln194_4_reg_1276[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_13,
      I1 => mul_8ns_16s_24_1_1_U160_n_13,
      O => \add_ln194_4_reg_1276[15]_i_2_n_5\
    );
\add_ln194_4_reg_1276[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_14,
      I1 => mul_8ns_16s_24_1_1_U160_n_14,
      O => \add_ln194_4_reg_1276[15]_i_3_n_5\
    );
\add_ln194_4_reg_1276[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_15,
      I1 => mul_8ns_16s_24_1_1_U160_n_15,
      O => \add_ln194_4_reg_1276[15]_i_4_n_5\
    );
\add_ln194_4_reg_1276[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_16,
      I1 => mul_8ns_16s_24_1_1_U160_n_16,
      O => \add_ln194_4_reg_1276[15]_i_5_n_5\
    );
\add_ln194_4_reg_1276[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_17,
      I1 => mul_8ns_16s_24_1_1_U160_n_17,
      O => \add_ln194_4_reg_1276[15]_i_6_n_5\
    );
\add_ln194_4_reg_1276[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_18,
      I1 => mul_8ns_16s_24_1_1_U160_n_18,
      O => \add_ln194_4_reg_1276[15]_i_7_n_5\
    );
\add_ln194_4_reg_1276[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_19,
      I1 => mul_8ns_16s_24_1_1_U160_n_19,
      O => \add_ln194_4_reg_1276[15]_i_8_n_5\
    );
\add_ln194_4_reg_1276[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_20,
      I1 => mul_8ns_16s_24_1_1_U160_n_20,
      O => \add_ln194_4_reg_1276[15]_i_9_n_5\
    );
\add_ln194_4_reg_1276[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_12,
      I1 => mul_8ns_16s_24_1_1_U160_n_12,
      O => \add_ln194_4_reg_1276[23]_i_10_n_5\
    );
\add_ln194_4_reg_1276[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_5,
      O => \add_ln194_4_reg_1276[23]_i_2_n_5\
    );
\add_ln194_4_reg_1276[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_6,
      I1 => mul_8ns_16s_24_1_1_U160_n_6,
      O => \add_ln194_4_reg_1276[23]_i_4_n_5\
    );
\add_ln194_4_reg_1276[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_7,
      I1 => mul_8ns_16s_24_1_1_U160_n_7,
      O => \add_ln194_4_reg_1276[23]_i_5_n_5\
    );
\add_ln194_4_reg_1276[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_8,
      I1 => mul_8ns_16s_24_1_1_U160_n_8,
      O => \add_ln194_4_reg_1276[23]_i_6_n_5\
    );
\add_ln194_4_reg_1276[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_9,
      I1 => mul_8ns_16s_24_1_1_U160_n_9,
      O => \add_ln194_4_reg_1276[23]_i_7_n_5\
    );
\add_ln194_4_reg_1276[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_10,
      I1 => mul_8ns_16s_24_1_1_U160_n_10,
      O => \add_ln194_4_reg_1276[23]_i_8_n_5\
    );
\add_ln194_4_reg_1276[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_11,
      I1 => mul_8ns_16s_24_1_1_U160_n_11,
      O => \add_ln194_4_reg_1276[23]_i_9_n_5\
    );
\add_ln194_4_reg_1276[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_21,
      I1 => mul_8ns_16s_24_1_1_U160_n_21,
      O => \add_ln194_4_reg_1276[7]_i_2_n_5\
    );
\add_ln194_4_reg_1276[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_22,
      I1 => mul_8ns_16s_24_1_1_U160_n_22,
      O => \add_ln194_4_reg_1276[7]_i_3_n_5\
    );
\add_ln194_4_reg_1276[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_23,
      I1 => mul_8ns_16s_24_1_1_U160_n_23,
      O => \add_ln194_4_reg_1276[7]_i_4_n_5\
    );
\add_ln194_4_reg_1276[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_24,
      I1 => mul_8ns_16s_24_1_1_U160_n_24,
      O => \add_ln194_4_reg_1276[7]_i_5_n_5\
    );
\add_ln194_4_reg_1276[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_25,
      I1 => mul_8ns_16s_24_1_1_U160_n_25,
      O => \add_ln194_4_reg_1276[7]_i_6_n_5\
    );
\add_ln194_4_reg_1276[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_26,
      I1 => mul_8ns_16s_24_1_1_U160_n_26,
      O => \add_ln194_4_reg_1276[7]_i_7_n_5\
    );
\add_ln194_4_reg_1276[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_27,
      I1 => mul_8ns_16s_24_1_1_U160_n_27,
      O => \add_ln194_4_reg_1276[7]_i_8_n_5\
    );
\add_ln194_4_reg_1276[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U159_n_28,
      I1 => mul_8ns_16s_24_1_1_U160_n_28,
      O => \add_ln194_4_reg_1276[7]_i_9_n_5\
    );
\add_ln194_4_reg_1276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(0),
      Q => add_ln194_4_reg_1276(0),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(10),
      Q => add_ln194_4_reg_1276(10),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(11),
      Q => add_ln194_4_reg_1276(11),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(12),
      Q => add_ln194_4_reg_1276(12),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(13),
      Q => add_ln194_4_reg_1276(13),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(14),
      Q => add_ln194_4_reg_1276(14),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(15),
      Q => add_ln194_4_reg_1276(15),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln194_4_reg_1276_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln194_4_reg_1276_reg[15]_i_1_n_5\,
      CO(6) => \add_ln194_4_reg_1276_reg[15]_i_1_n_6\,
      CO(5) => \add_ln194_4_reg_1276_reg[15]_i_1_n_7\,
      CO(4) => \add_ln194_4_reg_1276_reg[15]_i_1_n_8\,
      CO(3) => \add_ln194_4_reg_1276_reg[15]_i_1_n_9\,
      CO(2) => \add_ln194_4_reg_1276_reg[15]_i_1_n_10\,
      CO(1) => \add_ln194_4_reg_1276_reg[15]_i_1_n_11\,
      CO(0) => \add_ln194_4_reg_1276_reg[15]_i_1_n_12\,
      DI(7) => mul_8ns_16s_24_1_1_U159_n_13,
      DI(6) => mul_8ns_16s_24_1_1_U159_n_14,
      DI(5) => mul_8ns_16s_24_1_1_U159_n_15,
      DI(4) => mul_8ns_16s_24_1_1_U159_n_16,
      DI(3) => mul_8ns_16s_24_1_1_U159_n_17,
      DI(2) => mul_8ns_16s_24_1_1_U159_n_18,
      DI(1) => mul_8ns_16s_24_1_1_U159_n_19,
      DI(0) => mul_8ns_16s_24_1_1_U159_n_20,
      O(7 downto 0) => add_ln194_4_fu_565_p2(15 downto 8),
      S(7) => \add_ln194_4_reg_1276[15]_i_2_n_5\,
      S(6) => \add_ln194_4_reg_1276[15]_i_3_n_5\,
      S(5) => \add_ln194_4_reg_1276[15]_i_4_n_5\,
      S(4) => \add_ln194_4_reg_1276[15]_i_5_n_5\,
      S(3) => \add_ln194_4_reg_1276[15]_i_6_n_5\,
      S(2) => \add_ln194_4_reg_1276[15]_i_7_n_5\,
      S(1) => \add_ln194_4_reg_1276[15]_i_8_n_5\,
      S(0) => \add_ln194_4_reg_1276[15]_i_9_n_5\
    );
\add_ln194_4_reg_1276_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(16),
      Q => add_ln194_4_reg_1276(16),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(17),
      Q => add_ln194_4_reg_1276(17),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(18),
      Q => add_ln194_4_reg_1276(18),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(19),
      Q => add_ln194_4_reg_1276(19),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(1),
      Q => add_ln194_4_reg_1276(1),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(20),
      Q => add_ln194_4_reg_1276(20),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(21),
      Q => add_ln194_4_reg_1276(21),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(22),
      Q => add_ln194_4_reg_1276(22),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(23),
      Q => add_ln194_4_reg_1276(23),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln194_4_reg_1276_reg[15]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln194_4_reg_1276_reg[23]_i_1_n_5\,
      CO(6) => \add_ln194_4_reg_1276_reg[23]_i_1_n_6\,
      CO(5) => \add_ln194_4_reg_1276_reg[23]_i_1_n_7\,
      CO(4) => \add_ln194_4_reg_1276_reg[23]_i_1_n_8\,
      CO(3) => \add_ln194_4_reg_1276_reg[23]_i_1_n_9\,
      CO(2) => \add_ln194_4_reg_1276_reg[23]_i_1_n_10\,
      CO(1) => \add_ln194_4_reg_1276_reg[23]_i_1_n_11\,
      CO(0) => \add_ln194_4_reg_1276_reg[23]_i_1_n_12\,
      DI(7) => \add_ln194_4_reg_1276[23]_i_2_n_5\,
      DI(6) => mul_8ns_16s_24_1_1_U159_n_6,
      DI(5) => mul_8ns_16s_24_1_1_U159_n_7,
      DI(4) => mul_8ns_16s_24_1_1_U159_n_8,
      DI(3) => mul_8ns_16s_24_1_1_U159_n_9,
      DI(2) => mul_8ns_16s_24_1_1_U159_n_10,
      DI(1) => mul_8ns_16s_24_1_1_U159_n_11,
      DI(0) => mul_8ns_16s_24_1_1_U159_n_12,
      O(7 downto 0) => add_ln194_4_fu_565_p2(23 downto 16),
      S(7) => mul_8ns_16s_24_1_1_U159_n_29,
      S(6) => \add_ln194_4_reg_1276[23]_i_4_n_5\,
      S(5) => \add_ln194_4_reg_1276[23]_i_5_n_5\,
      S(4) => \add_ln194_4_reg_1276[23]_i_6_n_5\,
      S(3) => \add_ln194_4_reg_1276[23]_i_7_n_5\,
      S(2) => \add_ln194_4_reg_1276[23]_i_8_n_5\,
      S(1) => \add_ln194_4_reg_1276[23]_i_9_n_5\,
      S(0) => \add_ln194_4_reg_1276[23]_i_10_n_5\
    );
\add_ln194_4_reg_1276_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(24),
      Q => add_ln194_4_reg_1276(24),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln194_4_reg_1276_reg[23]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_add_ln194_4_reg_1276_reg[24]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_add_ln194_4_reg_1276_reg[24]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln194_4_fu_565_p2(24),
      S(7 downto 0) => B"00000001"
    );
\add_ln194_4_reg_1276_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(2),
      Q => add_ln194_4_reg_1276(2),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(3),
      Q => add_ln194_4_reg_1276(3),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(4),
      Q => add_ln194_4_reg_1276(4),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(5),
      Q => add_ln194_4_reg_1276(5),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(6),
      Q => add_ln194_4_reg_1276(6),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(7),
      Q => add_ln194_4_reg_1276(7),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln194_4_reg_1276_reg[7]_i_1_n_5\,
      CO(6) => \add_ln194_4_reg_1276_reg[7]_i_1_n_6\,
      CO(5) => \add_ln194_4_reg_1276_reg[7]_i_1_n_7\,
      CO(4) => \add_ln194_4_reg_1276_reg[7]_i_1_n_8\,
      CO(3) => \add_ln194_4_reg_1276_reg[7]_i_1_n_9\,
      CO(2) => \add_ln194_4_reg_1276_reg[7]_i_1_n_10\,
      CO(1) => \add_ln194_4_reg_1276_reg[7]_i_1_n_11\,
      CO(0) => \add_ln194_4_reg_1276_reg[7]_i_1_n_12\,
      DI(7) => mul_8ns_16s_24_1_1_U159_n_21,
      DI(6) => mul_8ns_16s_24_1_1_U159_n_22,
      DI(5) => mul_8ns_16s_24_1_1_U159_n_23,
      DI(4) => mul_8ns_16s_24_1_1_U159_n_24,
      DI(3) => mul_8ns_16s_24_1_1_U159_n_25,
      DI(2) => mul_8ns_16s_24_1_1_U159_n_26,
      DI(1) => mul_8ns_16s_24_1_1_U159_n_27,
      DI(0) => mul_8ns_16s_24_1_1_U159_n_28,
      O(7 downto 0) => add_ln194_4_fu_565_p2(7 downto 0),
      S(7) => \add_ln194_4_reg_1276[7]_i_2_n_5\,
      S(6) => \add_ln194_4_reg_1276[7]_i_3_n_5\,
      S(5) => \add_ln194_4_reg_1276[7]_i_4_n_5\,
      S(4) => \add_ln194_4_reg_1276[7]_i_5_n_5\,
      S(3) => \add_ln194_4_reg_1276[7]_i_6_n_5\,
      S(2) => \add_ln194_4_reg_1276[7]_i_7_n_5\,
      S(1) => \add_ln194_4_reg_1276[7]_i_8_n_5\,
      S(0) => \add_ln194_4_reg_1276[7]_i_9_n_5\
    );
\add_ln194_4_reg_1276_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(8),
      Q => add_ln194_4_reg_1276(8),
      R => '0'
    );
\add_ln194_4_reg_1276_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln194_4_fu_565_p2(9),
      Q => add_ln194_4_reg_1276(9),
      R => '0'
    );
add_ln194_5_fu_831_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln194_5_fu_831_p2_carry_n_5,
      CO(6) => add_ln194_5_fu_831_p2_carry_n_6,
      CO(5) => add_ln194_5_fu_831_p2_carry_n_7,
      CO(4) => add_ln194_5_fu_831_p2_carry_n_8,
      CO(3) => add_ln194_5_fu_831_p2_carry_n_9,
      CO(2) => add_ln194_5_fu_831_p2_carry_n_10,
      CO(1) => add_ln194_5_fu_831_p2_carry_n_11,
      CO(0) => add_ln194_5_fu_831_p2_carry_n_12,
      DI(7 downto 0) => add_ln194_4_reg_1276(7 downto 0),
      O(7 downto 0) => NLW_add_ln194_5_fu_831_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_28,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_29,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_30,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_31,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_32,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_33,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_34,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_35
    );
\add_ln194_5_fu_831_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln194_5_fu_831_p2_carry_n_5,
      CI_TOP => '0',
      CO(7) => \add_ln194_5_fu_831_p2_carry__0_n_5\,
      CO(6) => \add_ln194_5_fu_831_p2_carry__0_n_6\,
      CO(5) => \add_ln194_5_fu_831_p2_carry__0_n_7\,
      CO(4) => \add_ln194_5_fu_831_p2_carry__0_n_8\,
      CO(3) => \add_ln194_5_fu_831_p2_carry__0_n_9\,
      CO(2) => \add_ln194_5_fu_831_p2_carry__0_n_10\,
      CO(1) => \add_ln194_5_fu_831_p2_carry__0_n_11\,
      CO(0) => \add_ln194_5_fu_831_p2_carry__0_n_12\,
      DI(7 downto 0) => add_ln194_4_reg_1276(15 downto 8),
      O(7 downto 4) => Gres_1_fu_837_p4(3 downto 0),
      O(3 downto 0) => \NLW_add_ln194_5_fu_831_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_36,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_37,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_38,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_39,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_40,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_41,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_42,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_43
    );
\add_ln194_5_fu_831_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln194_5_fu_831_p2_carry__0_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln194_5_fu_831_p2_carry__1_n_5\,
      CO(6) => \add_ln194_5_fu_831_p2_carry__1_n_6\,
      CO(5) => \add_ln194_5_fu_831_p2_carry__1_n_7\,
      CO(4) => \add_ln194_5_fu_831_p2_carry__1_n_8\,
      CO(3) => \add_ln194_5_fu_831_p2_carry__1_n_9\,
      CO(2) => \add_ln194_5_fu_831_p2_carry__1_n_10\,
      CO(1) => \add_ln194_5_fu_831_p2_carry__1_n_11\,
      CO(0) => \add_ln194_5_fu_831_p2_carry__1_n_12\,
      DI(7 downto 0) => add_ln194_4_reg_1276(23 downto 16),
      O(7 downto 0) => Gres_1_fu_837_p4(11 downto 4),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_44,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_45,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_46,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_47,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_48,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_49,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_50,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_51
    );
\add_ln194_5_fu_831_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln194_5_fu_831_p2_carry__1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln194_5_fu_831_p2_carry__2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln194_5_fu_831_p2_carry__2_n_11\,
      CO(0) => \NLW_add_ln194_5_fu_831_p2_carry__2_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \add_ln194_5_fu_831_p2_carry__2_i_1_n_5\,
      O(7 downto 1) => \NLW_add_ln194_5_fu_831_p2_carry__2_O_UNCONNECTED\(7 downto 1),
      O(0) => Gres_1_fu_837_p4(12),
      S(7 downto 1) => B"0000001",
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_25
    );
\add_ln194_5_fu_831_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln194_4_reg_1276(24),
      O => \add_ln194_5_fu_831_p2_carry__2_i_1_n_5\
    );
add_ln194_6_fu_648_p2: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 2) => B"0000000000000000000000000000",
      A(1) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_5,
      A(0) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_6,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln194_6_fu_648_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_7,
      B(16) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_8,
      B(15) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_9,
      B(14) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_10,
      B(13) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_11,
      B(12) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_12,
      B(11) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_13,
      B(10) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_14,
      B(9) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_15,
      B(8) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_16,
      B(7) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_17,
      B(6) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_18,
      B(5) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_19,
      B(4) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_20,
      B(3) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_21,
      B(2) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_22,
      B(1) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_23,
      B(0) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_24,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln194_6_fu_648_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln194_6_fu_648_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln194_6_fu_648_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln194_6_fu_648_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010011",
      OVERFLOW => NLW_add_ln194_6_fu_648_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_add_ln194_6_fu_648_p2_P_UNCONNECTED(47 downto 20),
      P(19) => add_ln194_6_fu_648_p2_n_91,
      P(18) => add_ln194_6_fu_648_p2_n_92,
      P(17) => add_ln194_6_fu_648_p2_n_93,
      P(16) => add_ln194_6_fu_648_p2_n_94,
      P(15) => add_ln194_6_fu_648_p2_n_95,
      P(14) => add_ln194_6_fu_648_p2_n_96,
      P(13) => add_ln194_6_fu_648_p2_n_97,
      P(12) => add_ln194_6_fu_648_p2_n_98,
      P(11) => add_ln194_6_fu_648_p2_n_99,
      P(10) => add_ln194_6_fu_648_p2_n_100,
      P(9) => add_ln194_6_fu_648_p2_n_101,
      P(8) => add_ln194_6_fu_648_p2_n_102,
      P(7) => add_ln194_6_fu_648_p2_n_103,
      P(6) => add_ln194_6_fu_648_p2_n_104,
      P(5) => add_ln194_6_fu_648_p2_n_105,
      P(4) => add_ln194_6_fu_648_p2_n_106,
      P(3) => add_ln194_6_fu_648_p2_n_107,
      P(2) => add_ln194_6_fu_648_p2_n_108,
      P(1) => add_ln194_6_fu_648_p2_n_109,
      P(0) => add_ln194_6_fu_648_p2_n_110,
      PATTERNBDETECT => NLW_add_ln194_6_fu_648_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln194_6_fu_648_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => trunc_ln194_1_reg_1245_reg_n_111,
      PCIN(46) => trunc_ln194_1_reg_1245_reg_n_112,
      PCIN(45) => trunc_ln194_1_reg_1245_reg_n_113,
      PCIN(44) => trunc_ln194_1_reg_1245_reg_n_114,
      PCIN(43) => trunc_ln194_1_reg_1245_reg_n_115,
      PCIN(42) => trunc_ln194_1_reg_1245_reg_n_116,
      PCIN(41) => trunc_ln194_1_reg_1245_reg_n_117,
      PCIN(40) => trunc_ln194_1_reg_1245_reg_n_118,
      PCIN(39) => trunc_ln194_1_reg_1245_reg_n_119,
      PCIN(38) => trunc_ln194_1_reg_1245_reg_n_120,
      PCIN(37) => trunc_ln194_1_reg_1245_reg_n_121,
      PCIN(36) => trunc_ln194_1_reg_1245_reg_n_122,
      PCIN(35) => trunc_ln194_1_reg_1245_reg_n_123,
      PCIN(34) => trunc_ln194_1_reg_1245_reg_n_124,
      PCIN(33) => trunc_ln194_1_reg_1245_reg_n_125,
      PCIN(32) => trunc_ln194_1_reg_1245_reg_n_126,
      PCIN(31) => trunc_ln194_1_reg_1245_reg_n_127,
      PCIN(30) => trunc_ln194_1_reg_1245_reg_n_128,
      PCIN(29) => trunc_ln194_1_reg_1245_reg_n_129,
      PCIN(28) => trunc_ln194_1_reg_1245_reg_n_130,
      PCIN(27) => trunc_ln194_1_reg_1245_reg_n_131,
      PCIN(26) => trunc_ln194_1_reg_1245_reg_n_132,
      PCIN(25) => trunc_ln194_1_reg_1245_reg_n_133,
      PCIN(24) => trunc_ln194_1_reg_1245_reg_n_134,
      PCIN(23) => trunc_ln194_1_reg_1245_reg_n_135,
      PCIN(22) => trunc_ln194_1_reg_1245_reg_n_136,
      PCIN(21) => trunc_ln194_1_reg_1245_reg_n_137,
      PCIN(20) => trunc_ln194_1_reg_1245_reg_n_138,
      PCIN(19) => trunc_ln194_1_reg_1245_reg_n_139,
      PCIN(18) => trunc_ln194_1_reg_1245_reg_n_140,
      PCIN(17) => trunc_ln194_1_reg_1245_reg_n_141,
      PCIN(16) => trunc_ln194_1_reg_1245_reg_n_142,
      PCIN(15) => trunc_ln194_1_reg_1245_reg_n_143,
      PCIN(14) => trunc_ln194_1_reg_1245_reg_n_144,
      PCIN(13) => trunc_ln194_1_reg_1245_reg_n_145,
      PCIN(12) => trunc_ln194_1_reg_1245_reg_n_146,
      PCIN(11) => trunc_ln194_1_reg_1245_reg_n_147,
      PCIN(10) => trunc_ln194_1_reg_1245_reg_n_148,
      PCIN(9) => trunc_ln194_1_reg_1245_reg_n_149,
      PCIN(8) => trunc_ln194_1_reg_1245_reg_n_150,
      PCIN(7) => trunc_ln194_1_reg_1245_reg_n_151,
      PCIN(6) => trunc_ln194_1_reg_1245_reg_n_152,
      PCIN(5) => trunc_ln194_1_reg_1245_reg_n_153,
      PCIN(4) => trunc_ln194_1_reg_1245_reg_n_154,
      PCIN(3) => trunc_ln194_1_reg_1245_reg_n_155,
      PCIN(2) => trunc_ln194_1_reg_1245_reg_n_156,
      PCIN(1) => trunc_ln194_1_reg_1245_reg_n_157,
      PCIN(0) => trunc_ln194_1_reg_1245_reg_n_158,
      PCOUT(47 downto 0) => NLW_add_ln194_6_fu_648_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln194_6_fu_648_p2_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_add_ln194_6_fu_648_p2_XOROUT_UNCONNECTED(7 downto 0)
    );
add_ln194_7_fu_826_p2: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 2) => B"0000000000000000000000000000",
      A(1) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_5,
      A(0) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_6,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln194_7_fu_826_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_7,
      B(16) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_8,
      B(15) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_9,
      B(14) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_10,
      B(13) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_11,
      B(12) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_12,
      B(11) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_13,
      B(10) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_14,
      B(9) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_15,
      B(8) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_16,
      B(7) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_17,
      B(6) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_18,
      B(5) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_19,
      B(4) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_20,
      B(3) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_21,
      B(2) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_22,
      B(1) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_23,
      B(0) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_24,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln194_7_fu_826_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln194_7_fu_826_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln194_7_fu_826_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln194_7_fu_826_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010011",
      OVERFLOW => NLW_add_ln194_7_fu_826_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_add_ln194_7_fu_826_p2_P_UNCONNECTED(47 downto 20),
      P(19) => add_ln194_7_fu_826_p2_n_91,
      P(18) => add_ln194_7_fu_826_p2_n_92,
      P(17) => add_ln194_7_fu_826_p2_n_93,
      P(16) => add_ln194_7_fu_826_p2_n_94,
      P(15) => add_ln194_7_fu_826_p2_n_95,
      P(14) => add_ln194_7_fu_826_p2_n_96,
      P(13) => add_ln194_7_fu_826_p2_n_97,
      P(12) => add_ln194_7_fu_826_p2_n_98,
      P(11) => add_ln194_7_fu_826_p2_n_99,
      P(10) => add_ln194_7_fu_826_p2_n_100,
      P(9) => add_ln194_7_fu_826_p2_n_101,
      P(8) => add_ln194_7_fu_826_p2_n_102,
      P(7) => add_ln194_7_fu_826_p2_n_103,
      P(6) => add_ln194_7_fu_826_p2_n_104,
      P(5) => add_ln194_7_fu_826_p2_n_105,
      P(4) => add_ln194_7_fu_826_p2_n_106,
      P(3) => add_ln194_7_fu_826_p2_n_107,
      P(2) => add_ln194_7_fu_826_p2_n_108,
      P(1) => add_ln194_7_fu_826_p2_n_109,
      P(0) => add_ln194_7_fu_826_p2_n_110,
      PATTERNBDETECT => NLW_add_ln194_7_fu_826_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln194_7_fu_826_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => trunc_ln194_3_reg_1281_reg_n_111,
      PCIN(46) => trunc_ln194_3_reg_1281_reg_n_112,
      PCIN(45) => trunc_ln194_3_reg_1281_reg_n_113,
      PCIN(44) => trunc_ln194_3_reg_1281_reg_n_114,
      PCIN(43) => trunc_ln194_3_reg_1281_reg_n_115,
      PCIN(42) => trunc_ln194_3_reg_1281_reg_n_116,
      PCIN(41) => trunc_ln194_3_reg_1281_reg_n_117,
      PCIN(40) => trunc_ln194_3_reg_1281_reg_n_118,
      PCIN(39) => trunc_ln194_3_reg_1281_reg_n_119,
      PCIN(38) => trunc_ln194_3_reg_1281_reg_n_120,
      PCIN(37) => trunc_ln194_3_reg_1281_reg_n_121,
      PCIN(36) => trunc_ln194_3_reg_1281_reg_n_122,
      PCIN(35) => trunc_ln194_3_reg_1281_reg_n_123,
      PCIN(34) => trunc_ln194_3_reg_1281_reg_n_124,
      PCIN(33) => trunc_ln194_3_reg_1281_reg_n_125,
      PCIN(32) => trunc_ln194_3_reg_1281_reg_n_126,
      PCIN(31) => trunc_ln194_3_reg_1281_reg_n_127,
      PCIN(30) => trunc_ln194_3_reg_1281_reg_n_128,
      PCIN(29) => trunc_ln194_3_reg_1281_reg_n_129,
      PCIN(28) => trunc_ln194_3_reg_1281_reg_n_130,
      PCIN(27) => trunc_ln194_3_reg_1281_reg_n_131,
      PCIN(26) => trunc_ln194_3_reg_1281_reg_n_132,
      PCIN(25) => trunc_ln194_3_reg_1281_reg_n_133,
      PCIN(24) => trunc_ln194_3_reg_1281_reg_n_134,
      PCIN(23) => trunc_ln194_3_reg_1281_reg_n_135,
      PCIN(22) => trunc_ln194_3_reg_1281_reg_n_136,
      PCIN(21) => trunc_ln194_3_reg_1281_reg_n_137,
      PCIN(20) => trunc_ln194_3_reg_1281_reg_n_138,
      PCIN(19) => trunc_ln194_3_reg_1281_reg_n_139,
      PCIN(18) => trunc_ln194_3_reg_1281_reg_n_140,
      PCIN(17) => trunc_ln194_3_reg_1281_reg_n_141,
      PCIN(16) => trunc_ln194_3_reg_1281_reg_n_142,
      PCIN(15) => trunc_ln194_3_reg_1281_reg_n_143,
      PCIN(14) => trunc_ln194_3_reg_1281_reg_n_144,
      PCIN(13) => trunc_ln194_3_reg_1281_reg_n_145,
      PCIN(12) => trunc_ln194_3_reg_1281_reg_n_146,
      PCIN(11) => trunc_ln194_3_reg_1281_reg_n_147,
      PCIN(10) => trunc_ln194_3_reg_1281_reg_n_148,
      PCIN(9) => trunc_ln194_3_reg_1281_reg_n_149,
      PCIN(8) => trunc_ln194_3_reg_1281_reg_n_150,
      PCIN(7) => trunc_ln194_3_reg_1281_reg_n_151,
      PCIN(6) => trunc_ln194_3_reg_1281_reg_n_152,
      PCIN(5) => trunc_ln194_3_reg_1281_reg_n_153,
      PCIN(4) => trunc_ln194_3_reg_1281_reg_n_154,
      PCIN(3) => trunc_ln194_3_reg_1281_reg_n_155,
      PCIN(2) => trunc_ln194_3_reg_1281_reg_n_156,
      PCIN(1) => trunc_ln194_3_reg_1281_reg_n_157,
      PCIN(0) => trunc_ln194_3_reg_1281_reg_n_158,
      PCOUT(47 downto 0) => NLW_add_ln194_7_fu_826_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln194_7_fu_826_p2_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_add_ln194_7_fu_826_p2_XOROUT_UNCONNECTED(7 downto 0)
    );
\add_ln196_1_reg_1256[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_13,
      I1 => mul_8ns_16s_24_1_1_U155_n_13,
      O => \add_ln196_1_reg_1256[15]_i_2_n_5\
    );
\add_ln196_1_reg_1256[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_14,
      I1 => mul_8ns_16s_24_1_1_U155_n_14,
      O => \add_ln196_1_reg_1256[15]_i_3_n_5\
    );
\add_ln196_1_reg_1256[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_15,
      I1 => mul_8ns_16s_24_1_1_U155_n_15,
      O => \add_ln196_1_reg_1256[15]_i_4_n_5\
    );
\add_ln196_1_reg_1256[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_16,
      I1 => mul_8ns_16s_24_1_1_U155_n_16,
      O => \add_ln196_1_reg_1256[15]_i_5_n_5\
    );
\add_ln196_1_reg_1256[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_17,
      I1 => mul_8ns_16s_24_1_1_U155_n_17,
      O => \add_ln196_1_reg_1256[15]_i_6_n_5\
    );
\add_ln196_1_reg_1256[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_18,
      I1 => mul_8ns_16s_24_1_1_U155_n_18,
      O => \add_ln196_1_reg_1256[15]_i_7_n_5\
    );
\add_ln196_1_reg_1256[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_19,
      I1 => mul_8ns_16s_24_1_1_U155_n_19,
      O => \add_ln196_1_reg_1256[15]_i_8_n_5\
    );
\add_ln196_1_reg_1256[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_20,
      I1 => mul_8ns_16s_24_1_1_U155_n_20,
      O => \add_ln196_1_reg_1256[15]_i_9_n_5\
    );
\add_ln196_1_reg_1256[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_12,
      I1 => mul_8ns_16s_24_1_1_U155_n_12,
      O => \add_ln196_1_reg_1256[23]_i_10_n_5\
    );
\add_ln196_1_reg_1256[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_5,
      O => \add_ln196_1_reg_1256[23]_i_2_n_5\
    );
\add_ln196_1_reg_1256[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_6,
      I1 => mul_8ns_16s_24_1_1_U155_n_6,
      O => \add_ln196_1_reg_1256[23]_i_4_n_5\
    );
\add_ln196_1_reg_1256[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_7,
      I1 => mul_8ns_16s_24_1_1_U155_n_7,
      O => \add_ln196_1_reg_1256[23]_i_5_n_5\
    );
\add_ln196_1_reg_1256[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_8,
      I1 => mul_8ns_16s_24_1_1_U155_n_8,
      O => \add_ln196_1_reg_1256[23]_i_6_n_5\
    );
\add_ln196_1_reg_1256[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_9,
      I1 => mul_8ns_16s_24_1_1_U155_n_9,
      O => \add_ln196_1_reg_1256[23]_i_7_n_5\
    );
\add_ln196_1_reg_1256[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_10,
      I1 => mul_8ns_16s_24_1_1_U155_n_10,
      O => \add_ln196_1_reg_1256[23]_i_8_n_5\
    );
\add_ln196_1_reg_1256[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_11,
      I1 => mul_8ns_16s_24_1_1_U155_n_11,
      O => \add_ln196_1_reg_1256[23]_i_9_n_5\
    );
\add_ln196_1_reg_1256[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_21,
      I1 => mul_8ns_16s_24_1_1_U155_n_21,
      O => \add_ln196_1_reg_1256[7]_i_2_n_5\
    );
\add_ln196_1_reg_1256[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_22,
      I1 => mul_8ns_16s_24_1_1_U155_n_22,
      O => \add_ln196_1_reg_1256[7]_i_3_n_5\
    );
\add_ln196_1_reg_1256[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_23,
      I1 => mul_8ns_16s_24_1_1_U155_n_23,
      O => \add_ln196_1_reg_1256[7]_i_4_n_5\
    );
\add_ln196_1_reg_1256[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_24,
      I1 => mul_8ns_16s_24_1_1_U155_n_24,
      O => \add_ln196_1_reg_1256[7]_i_5_n_5\
    );
\add_ln196_1_reg_1256[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_25,
      I1 => mul_8ns_16s_24_1_1_U155_n_25,
      O => \add_ln196_1_reg_1256[7]_i_6_n_5\
    );
\add_ln196_1_reg_1256[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_26,
      I1 => mul_8ns_16s_24_1_1_U155_n_26,
      O => \add_ln196_1_reg_1256[7]_i_7_n_5\
    );
\add_ln196_1_reg_1256[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_27,
      I1 => mul_8ns_16s_24_1_1_U155_n_27,
      O => \add_ln196_1_reg_1256[7]_i_8_n_5\
    );
\add_ln196_1_reg_1256[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_28,
      I1 => mul_8ns_16s_24_1_1_U155_n_28,
      O => \add_ln196_1_reg_1256[7]_i_9_n_5\
    );
\add_ln196_1_reg_1256_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(0),
      Q => add_ln196_1_reg_1256(0),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(10),
      Q => add_ln196_1_reg_1256(10),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(11),
      Q => add_ln196_1_reg_1256(11),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(12),
      Q => add_ln196_1_reg_1256(12),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(13),
      Q => add_ln196_1_reg_1256(13),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(14),
      Q => add_ln196_1_reg_1256(14),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(15),
      Q => add_ln196_1_reg_1256(15),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln196_1_reg_1256_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln196_1_reg_1256_reg[15]_i_1_n_5\,
      CO(6) => \add_ln196_1_reg_1256_reg[15]_i_1_n_6\,
      CO(5) => \add_ln196_1_reg_1256_reg[15]_i_1_n_7\,
      CO(4) => \add_ln196_1_reg_1256_reg[15]_i_1_n_8\,
      CO(3) => \add_ln196_1_reg_1256_reg[15]_i_1_n_9\,
      CO(2) => \add_ln196_1_reg_1256_reg[15]_i_1_n_10\,
      CO(1) => \add_ln196_1_reg_1256_reg[15]_i_1_n_11\,
      CO(0) => \add_ln196_1_reg_1256_reg[15]_i_1_n_12\,
      DI(7) => mul_16s_8ns_24_1_1_U156_n_13,
      DI(6) => mul_16s_8ns_24_1_1_U156_n_14,
      DI(5) => mul_16s_8ns_24_1_1_U156_n_15,
      DI(4) => mul_16s_8ns_24_1_1_U156_n_16,
      DI(3) => mul_16s_8ns_24_1_1_U156_n_17,
      DI(2) => mul_16s_8ns_24_1_1_U156_n_18,
      DI(1) => mul_16s_8ns_24_1_1_U156_n_19,
      DI(0) => mul_16s_8ns_24_1_1_U156_n_20,
      O(7 downto 0) => add_ln196_1_fu_491_p2(15 downto 8),
      S(7) => \add_ln196_1_reg_1256[15]_i_2_n_5\,
      S(6) => \add_ln196_1_reg_1256[15]_i_3_n_5\,
      S(5) => \add_ln196_1_reg_1256[15]_i_4_n_5\,
      S(4) => \add_ln196_1_reg_1256[15]_i_5_n_5\,
      S(3) => \add_ln196_1_reg_1256[15]_i_6_n_5\,
      S(2) => \add_ln196_1_reg_1256[15]_i_7_n_5\,
      S(1) => \add_ln196_1_reg_1256[15]_i_8_n_5\,
      S(0) => \add_ln196_1_reg_1256[15]_i_9_n_5\
    );
\add_ln196_1_reg_1256_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(16),
      Q => add_ln196_1_reg_1256(16),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(17),
      Q => add_ln196_1_reg_1256(17),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(18),
      Q => add_ln196_1_reg_1256(18),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(19),
      Q => add_ln196_1_reg_1256(19),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(1),
      Q => add_ln196_1_reg_1256(1),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(20),
      Q => add_ln196_1_reg_1256(20),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(21),
      Q => add_ln196_1_reg_1256(21),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(22),
      Q => add_ln196_1_reg_1256(22),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(23),
      Q => add_ln196_1_reg_1256(23),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln196_1_reg_1256_reg[15]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln196_1_reg_1256_reg[23]_i_1_n_5\,
      CO(6) => \add_ln196_1_reg_1256_reg[23]_i_1_n_6\,
      CO(5) => \add_ln196_1_reg_1256_reg[23]_i_1_n_7\,
      CO(4) => \add_ln196_1_reg_1256_reg[23]_i_1_n_8\,
      CO(3) => \add_ln196_1_reg_1256_reg[23]_i_1_n_9\,
      CO(2) => \add_ln196_1_reg_1256_reg[23]_i_1_n_10\,
      CO(1) => \add_ln196_1_reg_1256_reg[23]_i_1_n_11\,
      CO(0) => \add_ln196_1_reg_1256_reg[23]_i_1_n_12\,
      DI(7) => \add_ln196_1_reg_1256[23]_i_2_n_5\,
      DI(6) => mul_16s_8ns_24_1_1_U156_n_6,
      DI(5) => mul_16s_8ns_24_1_1_U156_n_7,
      DI(4) => mul_16s_8ns_24_1_1_U156_n_8,
      DI(3) => mul_16s_8ns_24_1_1_U156_n_9,
      DI(2) => mul_16s_8ns_24_1_1_U156_n_10,
      DI(1) => mul_16s_8ns_24_1_1_U156_n_11,
      DI(0) => mul_16s_8ns_24_1_1_U156_n_12,
      O(7 downto 0) => add_ln196_1_fu_491_p2(23 downto 16),
      S(7) => mul_16s_8ns_24_1_1_U156_n_29,
      S(6) => \add_ln196_1_reg_1256[23]_i_4_n_5\,
      S(5) => \add_ln196_1_reg_1256[23]_i_5_n_5\,
      S(4) => \add_ln196_1_reg_1256[23]_i_6_n_5\,
      S(3) => \add_ln196_1_reg_1256[23]_i_7_n_5\,
      S(2) => \add_ln196_1_reg_1256[23]_i_8_n_5\,
      S(1) => \add_ln196_1_reg_1256[23]_i_9_n_5\,
      S(0) => \add_ln196_1_reg_1256[23]_i_10_n_5\
    );
\add_ln196_1_reg_1256_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(24),
      Q => add_ln196_1_reg_1256(24),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln196_1_reg_1256_reg[23]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_add_ln196_1_reg_1256_reg[24]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_add_ln196_1_reg_1256_reg[24]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln196_1_fu_491_p2(24),
      S(7 downto 0) => B"00000001"
    );
\add_ln196_1_reg_1256_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(2),
      Q => add_ln196_1_reg_1256(2),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(3),
      Q => add_ln196_1_reg_1256(3),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(4),
      Q => add_ln196_1_reg_1256(4),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(5),
      Q => add_ln196_1_reg_1256(5),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(6),
      Q => add_ln196_1_reg_1256(6),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(7),
      Q => add_ln196_1_reg_1256(7),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln196_1_reg_1256_reg[7]_i_1_n_5\,
      CO(6) => \add_ln196_1_reg_1256_reg[7]_i_1_n_6\,
      CO(5) => \add_ln196_1_reg_1256_reg[7]_i_1_n_7\,
      CO(4) => \add_ln196_1_reg_1256_reg[7]_i_1_n_8\,
      CO(3) => \add_ln196_1_reg_1256_reg[7]_i_1_n_9\,
      CO(2) => \add_ln196_1_reg_1256_reg[7]_i_1_n_10\,
      CO(1) => \add_ln196_1_reg_1256_reg[7]_i_1_n_11\,
      CO(0) => \add_ln196_1_reg_1256_reg[7]_i_1_n_12\,
      DI(7) => mul_16s_8ns_24_1_1_U156_n_21,
      DI(6) => mul_16s_8ns_24_1_1_U156_n_22,
      DI(5) => mul_16s_8ns_24_1_1_U156_n_23,
      DI(4) => mul_16s_8ns_24_1_1_U156_n_24,
      DI(3) => mul_16s_8ns_24_1_1_U156_n_25,
      DI(2) => mul_16s_8ns_24_1_1_U156_n_26,
      DI(1) => mul_16s_8ns_24_1_1_U156_n_27,
      DI(0) => mul_16s_8ns_24_1_1_U156_n_28,
      O(7 downto 0) => add_ln196_1_fu_491_p2(7 downto 0),
      S(7) => \add_ln196_1_reg_1256[7]_i_2_n_5\,
      S(6) => \add_ln196_1_reg_1256[7]_i_3_n_5\,
      S(5) => \add_ln196_1_reg_1256[7]_i_4_n_5\,
      S(4) => \add_ln196_1_reg_1256[7]_i_5_n_5\,
      S(3) => \add_ln196_1_reg_1256[7]_i_6_n_5\,
      S(2) => \add_ln196_1_reg_1256[7]_i_7_n_5\,
      S(1) => \add_ln196_1_reg_1256[7]_i_8_n_5\,
      S(0) => \add_ln196_1_reg_1256[7]_i_9_n_5\
    );
\add_ln196_1_reg_1256_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(8),
      Q => add_ln196_1_reg_1256(8),
      R => '0'
    );
\add_ln196_1_reg_1256_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_1_fu_491_p2(9),
      Q => add_ln196_1_reg_1256(9),
      R => '0'
    );
add_ln196_2_fu_683_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln196_2_fu_683_p2_carry_n_5,
      CO(6) => add_ln196_2_fu_683_p2_carry_n_6,
      CO(5) => add_ln196_2_fu_683_p2_carry_n_7,
      CO(4) => add_ln196_2_fu_683_p2_carry_n_8,
      CO(3) => add_ln196_2_fu_683_p2_carry_n_9,
      CO(2) => add_ln196_2_fu_683_p2_carry_n_10,
      CO(1) => add_ln196_2_fu_683_p2_carry_n_11,
      CO(0) => add_ln196_2_fu_683_p2_carry_n_12,
      DI(7 downto 0) => add_ln196_1_reg_1256(7 downto 0),
      O(7 downto 0) => NLW_add_ln196_2_fu_683_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_28,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_29,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_30,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_31,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_32,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_33,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_34,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_35
    );
\add_ln196_2_fu_683_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln196_2_fu_683_p2_carry_n_5,
      CI_TOP => '0',
      CO(7) => \add_ln196_2_fu_683_p2_carry__0_n_5\,
      CO(6) => \add_ln196_2_fu_683_p2_carry__0_n_6\,
      CO(5) => \add_ln196_2_fu_683_p2_carry__0_n_7\,
      CO(4) => \add_ln196_2_fu_683_p2_carry__0_n_8\,
      CO(3) => \add_ln196_2_fu_683_p2_carry__0_n_9\,
      CO(2) => \add_ln196_2_fu_683_p2_carry__0_n_10\,
      CO(1) => \add_ln196_2_fu_683_p2_carry__0_n_11\,
      CO(0) => \add_ln196_2_fu_683_p2_carry__0_n_12\,
      DI(7 downto 0) => add_ln196_1_reg_1256(15 downto 8),
      O(7 downto 4) => Bres_fu_689_p4(3 downto 0),
      O(3 downto 0) => \NLW_add_ln196_2_fu_683_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_36,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_37,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_38,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_39,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_40,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_41,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_42,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_43
    );
\add_ln196_2_fu_683_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln196_2_fu_683_p2_carry__0_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln196_2_fu_683_p2_carry__1_n_5\,
      CO(6) => \add_ln196_2_fu_683_p2_carry__1_n_6\,
      CO(5) => \add_ln196_2_fu_683_p2_carry__1_n_7\,
      CO(4) => \add_ln196_2_fu_683_p2_carry__1_n_8\,
      CO(3) => \add_ln196_2_fu_683_p2_carry__1_n_9\,
      CO(2) => \add_ln196_2_fu_683_p2_carry__1_n_10\,
      CO(1) => \add_ln196_2_fu_683_p2_carry__1_n_11\,
      CO(0) => \add_ln196_2_fu_683_p2_carry__1_n_12\,
      DI(7 downto 0) => add_ln196_1_reg_1256(23 downto 16),
      O(7 downto 0) => Bres_fu_689_p4(11 downto 4),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_44,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_45,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_46,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_47,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_48,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_49,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_50,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_51
    );
\add_ln196_2_fu_683_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln196_2_fu_683_p2_carry__1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln196_2_fu_683_p2_carry__2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln196_2_fu_683_p2_carry__2_n_11\,
      CO(0) => \NLW_add_ln196_2_fu_683_p2_carry__2_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \add_ln196_2_fu_683_p2_carry__2_i_1_n_5\,
      O(7 downto 1) => \NLW_add_ln196_2_fu_683_p2_carry__2_O_UNCONNECTED\(7 downto 1),
      O(0) => Bres_fu_689_p4(12),
      S(7 downto 1) => B"0000001",
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_25
    );
\add_ln196_2_fu_683_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln196_1_reg_1256(24),
      O => \add_ln196_2_fu_683_p2_carry__2_i_1_n_5\
    );
\add_ln196_4_reg_1286[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_13,
      I1 => mul_8ns_16s_24_1_1_U162_n_13,
      O => \add_ln196_4_reg_1286[15]_i_2_n_5\
    );
\add_ln196_4_reg_1286[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_14,
      I1 => mul_8ns_16s_24_1_1_U162_n_14,
      O => \add_ln196_4_reg_1286[15]_i_3_n_5\
    );
\add_ln196_4_reg_1286[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_15,
      I1 => mul_8ns_16s_24_1_1_U162_n_15,
      O => \add_ln196_4_reg_1286[15]_i_4_n_5\
    );
\add_ln196_4_reg_1286[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_16,
      I1 => mul_8ns_16s_24_1_1_U162_n_16,
      O => \add_ln196_4_reg_1286[15]_i_5_n_5\
    );
\add_ln196_4_reg_1286[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_17,
      I1 => mul_8ns_16s_24_1_1_U162_n_17,
      O => \add_ln196_4_reg_1286[15]_i_6_n_5\
    );
\add_ln196_4_reg_1286[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_18,
      I1 => mul_8ns_16s_24_1_1_U162_n_18,
      O => \add_ln196_4_reg_1286[15]_i_7_n_5\
    );
\add_ln196_4_reg_1286[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_19,
      I1 => mul_8ns_16s_24_1_1_U162_n_19,
      O => \add_ln196_4_reg_1286[15]_i_8_n_5\
    );
\add_ln196_4_reg_1286[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_20,
      I1 => mul_8ns_16s_24_1_1_U162_n_20,
      O => \add_ln196_4_reg_1286[15]_i_9_n_5\
    );
\add_ln196_4_reg_1286[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_12,
      I1 => mul_8ns_16s_24_1_1_U162_n_12,
      O => \add_ln196_4_reg_1286[23]_i_10_n_5\
    );
\add_ln196_4_reg_1286[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_5,
      O => \add_ln196_4_reg_1286[23]_i_2_n_5\
    );
\add_ln196_4_reg_1286[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_6,
      I1 => mul_8ns_16s_24_1_1_U162_n_6,
      O => \add_ln196_4_reg_1286[23]_i_4_n_5\
    );
\add_ln196_4_reg_1286[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_7,
      I1 => mul_8ns_16s_24_1_1_U162_n_7,
      O => \add_ln196_4_reg_1286[23]_i_5_n_5\
    );
\add_ln196_4_reg_1286[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_8,
      I1 => mul_8ns_16s_24_1_1_U162_n_8,
      O => \add_ln196_4_reg_1286[23]_i_6_n_5\
    );
\add_ln196_4_reg_1286[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_9,
      I1 => mul_8ns_16s_24_1_1_U162_n_9,
      O => \add_ln196_4_reg_1286[23]_i_7_n_5\
    );
\add_ln196_4_reg_1286[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_10,
      I1 => mul_8ns_16s_24_1_1_U162_n_10,
      O => \add_ln196_4_reg_1286[23]_i_8_n_5\
    );
\add_ln196_4_reg_1286[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_11,
      I1 => mul_8ns_16s_24_1_1_U162_n_11,
      O => \add_ln196_4_reg_1286[23]_i_9_n_5\
    );
\add_ln196_4_reg_1286[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_21,
      I1 => mul_8ns_16s_24_1_1_U162_n_21,
      O => \add_ln196_4_reg_1286[7]_i_2_n_5\
    );
\add_ln196_4_reg_1286[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_22,
      I1 => mul_8ns_16s_24_1_1_U162_n_22,
      O => \add_ln196_4_reg_1286[7]_i_3_n_5\
    );
\add_ln196_4_reg_1286[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_23,
      I1 => mul_8ns_16s_24_1_1_U162_n_23,
      O => \add_ln196_4_reg_1286[7]_i_4_n_5\
    );
\add_ln196_4_reg_1286[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_24,
      I1 => mul_8ns_16s_24_1_1_U162_n_24,
      O => \add_ln196_4_reg_1286[7]_i_5_n_5\
    );
\add_ln196_4_reg_1286[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_25,
      I1 => mul_8ns_16s_24_1_1_U162_n_25,
      O => \add_ln196_4_reg_1286[7]_i_6_n_5\
    );
\add_ln196_4_reg_1286[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_26,
      I1 => mul_8ns_16s_24_1_1_U162_n_26,
      O => \add_ln196_4_reg_1286[7]_i_7_n_5\
    );
\add_ln196_4_reg_1286[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_27,
      I1 => mul_8ns_16s_24_1_1_U162_n_27,
      O => \add_ln196_4_reg_1286[7]_i_8_n_5\
    );
\add_ln196_4_reg_1286[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_8ns_16s_24_1_1_U161_n_28,
      I1 => mul_8ns_16s_24_1_1_U162_n_28,
      O => \add_ln196_4_reg_1286[7]_i_9_n_5\
    );
\add_ln196_4_reg_1286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(0),
      Q => add_ln196_4_reg_1286(0),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(10),
      Q => add_ln196_4_reg_1286(10),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(11),
      Q => add_ln196_4_reg_1286(11),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(12),
      Q => add_ln196_4_reg_1286(12),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(13),
      Q => add_ln196_4_reg_1286(13),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(14),
      Q => add_ln196_4_reg_1286(14),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(15),
      Q => add_ln196_4_reg_1286(15),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln196_4_reg_1286_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln196_4_reg_1286_reg[15]_i_1_n_5\,
      CO(6) => \add_ln196_4_reg_1286_reg[15]_i_1_n_6\,
      CO(5) => \add_ln196_4_reg_1286_reg[15]_i_1_n_7\,
      CO(4) => \add_ln196_4_reg_1286_reg[15]_i_1_n_8\,
      CO(3) => \add_ln196_4_reg_1286_reg[15]_i_1_n_9\,
      CO(2) => \add_ln196_4_reg_1286_reg[15]_i_1_n_10\,
      CO(1) => \add_ln196_4_reg_1286_reg[15]_i_1_n_11\,
      CO(0) => \add_ln196_4_reg_1286_reg[15]_i_1_n_12\,
      DI(7) => mul_8ns_16s_24_1_1_U161_n_13,
      DI(6) => mul_8ns_16s_24_1_1_U161_n_14,
      DI(5) => mul_8ns_16s_24_1_1_U161_n_15,
      DI(4) => mul_8ns_16s_24_1_1_U161_n_16,
      DI(3) => mul_8ns_16s_24_1_1_U161_n_17,
      DI(2) => mul_8ns_16s_24_1_1_U161_n_18,
      DI(1) => mul_8ns_16s_24_1_1_U161_n_19,
      DI(0) => mul_8ns_16s_24_1_1_U161_n_20,
      O(7 downto 0) => add_ln196_4_fu_599_p2(15 downto 8),
      S(7) => \add_ln196_4_reg_1286[15]_i_2_n_5\,
      S(6) => \add_ln196_4_reg_1286[15]_i_3_n_5\,
      S(5) => \add_ln196_4_reg_1286[15]_i_4_n_5\,
      S(4) => \add_ln196_4_reg_1286[15]_i_5_n_5\,
      S(3) => \add_ln196_4_reg_1286[15]_i_6_n_5\,
      S(2) => \add_ln196_4_reg_1286[15]_i_7_n_5\,
      S(1) => \add_ln196_4_reg_1286[15]_i_8_n_5\,
      S(0) => \add_ln196_4_reg_1286[15]_i_9_n_5\
    );
\add_ln196_4_reg_1286_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(16),
      Q => add_ln196_4_reg_1286(16),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(17),
      Q => add_ln196_4_reg_1286(17),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(18),
      Q => add_ln196_4_reg_1286(18),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(19),
      Q => add_ln196_4_reg_1286(19),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(1),
      Q => add_ln196_4_reg_1286(1),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(20),
      Q => add_ln196_4_reg_1286(20),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(21),
      Q => add_ln196_4_reg_1286(21),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(22),
      Q => add_ln196_4_reg_1286(22),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(23),
      Q => add_ln196_4_reg_1286(23),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln196_4_reg_1286_reg[15]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln196_4_reg_1286_reg[23]_i_1_n_5\,
      CO(6) => \add_ln196_4_reg_1286_reg[23]_i_1_n_6\,
      CO(5) => \add_ln196_4_reg_1286_reg[23]_i_1_n_7\,
      CO(4) => \add_ln196_4_reg_1286_reg[23]_i_1_n_8\,
      CO(3) => \add_ln196_4_reg_1286_reg[23]_i_1_n_9\,
      CO(2) => \add_ln196_4_reg_1286_reg[23]_i_1_n_10\,
      CO(1) => \add_ln196_4_reg_1286_reg[23]_i_1_n_11\,
      CO(0) => \add_ln196_4_reg_1286_reg[23]_i_1_n_12\,
      DI(7) => \add_ln196_4_reg_1286[23]_i_2_n_5\,
      DI(6) => mul_8ns_16s_24_1_1_U161_n_6,
      DI(5) => mul_8ns_16s_24_1_1_U161_n_7,
      DI(4) => mul_8ns_16s_24_1_1_U161_n_8,
      DI(3) => mul_8ns_16s_24_1_1_U161_n_9,
      DI(2) => mul_8ns_16s_24_1_1_U161_n_10,
      DI(1) => mul_8ns_16s_24_1_1_U161_n_11,
      DI(0) => mul_8ns_16s_24_1_1_U161_n_12,
      O(7 downto 0) => add_ln196_4_fu_599_p2(23 downto 16),
      S(7) => mul_8ns_16s_24_1_1_U161_n_29,
      S(6) => \add_ln196_4_reg_1286[23]_i_4_n_5\,
      S(5) => \add_ln196_4_reg_1286[23]_i_5_n_5\,
      S(4) => \add_ln196_4_reg_1286[23]_i_6_n_5\,
      S(3) => \add_ln196_4_reg_1286[23]_i_7_n_5\,
      S(2) => \add_ln196_4_reg_1286[23]_i_8_n_5\,
      S(1) => \add_ln196_4_reg_1286[23]_i_9_n_5\,
      S(0) => \add_ln196_4_reg_1286[23]_i_10_n_5\
    );
\add_ln196_4_reg_1286_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(24),
      Q => add_ln196_4_reg_1286(24),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln196_4_reg_1286_reg[23]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_add_ln196_4_reg_1286_reg[24]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_add_ln196_4_reg_1286_reg[24]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln196_4_fu_599_p2(24),
      S(7 downto 0) => B"00000001"
    );
\add_ln196_4_reg_1286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(2),
      Q => add_ln196_4_reg_1286(2),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(3),
      Q => add_ln196_4_reg_1286(3),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(4),
      Q => add_ln196_4_reg_1286(4),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(5),
      Q => add_ln196_4_reg_1286(5),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(6),
      Q => add_ln196_4_reg_1286(6),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(7),
      Q => add_ln196_4_reg_1286(7),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln196_4_reg_1286_reg[7]_i_1_n_5\,
      CO(6) => \add_ln196_4_reg_1286_reg[7]_i_1_n_6\,
      CO(5) => \add_ln196_4_reg_1286_reg[7]_i_1_n_7\,
      CO(4) => \add_ln196_4_reg_1286_reg[7]_i_1_n_8\,
      CO(3) => \add_ln196_4_reg_1286_reg[7]_i_1_n_9\,
      CO(2) => \add_ln196_4_reg_1286_reg[7]_i_1_n_10\,
      CO(1) => \add_ln196_4_reg_1286_reg[7]_i_1_n_11\,
      CO(0) => \add_ln196_4_reg_1286_reg[7]_i_1_n_12\,
      DI(7) => mul_8ns_16s_24_1_1_U161_n_21,
      DI(6) => mul_8ns_16s_24_1_1_U161_n_22,
      DI(5) => mul_8ns_16s_24_1_1_U161_n_23,
      DI(4) => mul_8ns_16s_24_1_1_U161_n_24,
      DI(3) => mul_8ns_16s_24_1_1_U161_n_25,
      DI(2) => mul_8ns_16s_24_1_1_U161_n_26,
      DI(1) => mul_8ns_16s_24_1_1_U161_n_27,
      DI(0) => mul_8ns_16s_24_1_1_U161_n_28,
      O(7 downto 0) => add_ln196_4_fu_599_p2(7 downto 0),
      S(7) => \add_ln196_4_reg_1286[7]_i_2_n_5\,
      S(6) => \add_ln196_4_reg_1286[7]_i_3_n_5\,
      S(5) => \add_ln196_4_reg_1286[7]_i_4_n_5\,
      S(4) => \add_ln196_4_reg_1286[7]_i_5_n_5\,
      S(3) => \add_ln196_4_reg_1286[7]_i_6_n_5\,
      S(2) => \add_ln196_4_reg_1286[7]_i_7_n_5\,
      S(1) => \add_ln196_4_reg_1286[7]_i_8_n_5\,
      S(0) => \add_ln196_4_reg_1286[7]_i_9_n_5\
    );
\add_ln196_4_reg_1286_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(8),
      Q => add_ln196_4_reg_1286(8),
      R => '0'
    );
\add_ln196_4_reg_1286_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln196_4_fu_599_p2(9),
      Q => add_ln196_4_reg_1286(9),
      R => '0'
    );
add_ln196_5_fu_861_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln196_5_fu_861_p2_carry_n_5,
      CO(6) => add_ln196_5_fu_861_p2_carry_n_6,
      CO(5) => add_ln196_5_fu_861_p2_carry_n_7,
      CO(4) => add_ln196_5_fu_861_p2_carry_n_8,
      CO(3) => add_ln196_5_fu_861_p2_carry_n_9,
      CO(2) => add_ln196_5_fu_861_p2_carry_n_10,
      CO(1) => add_ln196_5_fu_861_p2_carry_n_11,
      CO(0) => add_ln196_5_fu_861_p2_carry_n_12,
      DI(7 downto 0) => add_ln196_4_reg_1286(7 downto 0),
      O(7 downto 0) => NLW_add_ln196_5_fu_861_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_29,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_30,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_31,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_32,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_33,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_34,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_35,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_36
    );
\add_ln196_5_fu_861_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln196_5_fu_861_p2_carry_n_5,
      CI_TOP => '0',
      CO(7) => \add_ln196_5_fu_861_p2_carry__0_n_5\,
      CO(6) => \add_ln196_5_fu_861_p2_carry__0_n_6\,
      CO(5) => \add_ln196_5_fu_861_p2_carry__0_n_7\,
      CO(4) => \add_ln196_5_fu_861_p2_carry__0_n_8\,
      CO(3) => \add_ln196_5_fu_861_p2_carry__0_n_9\,
      CO(2) => \add_ln196_5_fu_861_p2_carry__0_n_10\,
      CO(1) => \add_ln196_5_fu_861_p2_carry__0_n_11\,
      CO(0) => \add_ln196_5_fu_861_p2_carry__0_n_12\,
      DI(7 downto 0) => add_ln196_4_reg_1286(15 downto 8),
      O(7 downto 4) => Bres_1_fu_867_p4(3 downto 0),
      O(3 downto 0) => \NLW_add_ln196_5_fu_861_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_37,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_38,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_39,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_40,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_41,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_42,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_43,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_44
    );
\add_ln196_5_fu_861_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln196_5_fu_861_p2_carry__0_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln196_5_fu_861_p2_carry__1_n_5\,
      CO(6) => \add_ln196_5_fu_861_p2_carry__1_n_6\,
      CO(5) => \add_ln196_5_fu_861_p2_carry__1_n_7\,
      CO(4) => \add_ln196_5_fu_861_p2_carry__1_n_8\,
      CO(3) => \add_ln196_5_fu_861_p2_carry__1_n_9\,
      CO(2) => \add_ln196_5_fu_861_p2_carry__1_n_10\,
      CO(1) => \add_ln196_5_fu_861_p2_carry__1_n_11\,
      CO(0) => \add_ln196_5_fu_861_p2_carry__1_n_12\,
      DI(7 downto 0) => add_ln196_4_reg_1286(23 downto 16),
      O(7 downto 0) => Bres_1_fu_867_p4(11 downto 4),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_45,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_46,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_47,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_48,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_49,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_50,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_51,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_52
    );
\add_ln196_5_fu_861_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln196_5_fu_861_p2_carry__1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln196_5_fu_861_p2_carry__2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln196_5_fu_861_p2_carry__2_n_11\,
      CO(0) => \NLW_add_ln196_5_fu_861_p2_carry__2_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \add_ln196_5_fu_861_p2_carry__2_i_1_n_5\,
      O(7 downto 1) => \NLW_add_ln196_5_fu_861_p2_carry__2_O_UNCONNECTED\(7 downto 1),
      O(0) => Bres_1_fu_867_p4(12),
      S(7 downto 1) => B"0000001",
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_26
    );
\add_ln196_5_fu_861_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln196_4_reg_1286(24),
      O => \add_ln196_5_fu_861_p2_carry__2_i_1_n_5\
    );
add_ln196_6_fu_678_p2: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 2) => B"0000000000000000000000000000",
      A(1) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_5,
      A(0) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_6,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln196_6_fu_678_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_7,
      B(16) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_8,
      B(15) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_9,
      B(14) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_10,
      B(13) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_11,
      B(12) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_12,
      B(11) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_13,
      B(10) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_14,
      B(9) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_15,
      B(8) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_16,
      B(7) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_17,
      B(6) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_18,
      B(5) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_19,
      B(4) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_20,
      B(3) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_21,
      B(2) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_22,
      B(1) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_23,
      B(0) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_24,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln196_6_fu_678_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln196_6_fu_678_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln196_6_fu_678_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln196_6_fu_678_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010011",
      OVERFLOW => NLW_add_ln196_6_fu_678_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_add_ln196_6_fu_678_p2_P_UNCONNECTED(47 downto 20),
      P(19) => add_ln196_6_fu_678_p2_n_91,
      P(18) => add_ln196_6_fu_678_p2_n_92,
      P(17) => add_ln196_6_fu_678_p2_n_93,
      P(16) => add_ln196_6_fu_678_p2_n_94,
      P(15) => add_ln196_6_fu_678_p2_n_95,
      P(14) => add_ln196_6_fu_678_p2_n_96,
      P(13) => add_ln196_6_fu_678_p2_n_97,
      P(12) => add_ln196_6_fu_678_p2_n_98,
      P(11) => add_ln196_6_fu_678_p2_n_99,
      P(10) => add_ln196_6_fu_678_p2_n_100,
      P(9) => add_ln196_6_fu_678_p2_n_101,
      P(8) => add_ln196_6_fu_678_p2_n_102,
      P(7) => add_ln196_6_fu_678_p2_n_103,
      P(6) => add_ln196_6_fu_678_p2_n_104,
      P(5) => add_ln196_6_fu_678_p2_n_105,
      P(4) => add_ln196_6_fu_678_p2_n_106,
      P(3) => add_ln196_6_fu_678_p2_n_107,
      P(2) => add_ln196_6_fu_678_p2_n_108,
      P(1) => add_ln196_6_fu_678_p2_n_109,
      P(0) => add_ln196_6_fu_678_p2_n_110,
      PATTERNBDETECT => NLW_add_ln196_6_fu_678_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln196_6_fu_678_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => trunc_ln196_1_reg_1261_reg_n_111,
      PCIN(46) => trunc_ln196_1_reg_1261_reg_n_112,
      PCIN(45) => trunc_ln196_1_reg_1261_reg_n_113,
      PCIN(44) => trunc_ln196_1_reg_1261_reg_n_114,
      PCIN(43) => trunc_ln196_1_reg_1261_reg_n_115,
      PCIN(42) => trunc_ln196_1_reg_1261_reg_n_116,
      PCIN(41) => trunc_ln196_1_reg_1261_reg_n_117,
      PCIN(40) => trunc_ln196_1_reg_1261_reg_n_118,
      PCIN(39) => trunc_ln196_1_reg_1261_reg_n_119,
      PCIN(38) => trunc_ln196_1_reg_1261_reg_n_120,
      PCIN(37) => trunc_ln196_1_reg_1261_reg_n_121,
      PCIN(36) => trunc_ln196_1_reg_1261_reg_n_122,
      PCIN(35) => trunc_ln196_1_reg_1261_reg_n_123,
      PCIN(34) => trunc_ln196_1_reg_1261_reg_n_124,
      PCIN(33) => trunc_ln196_1_reg_1261_reg_n_125,
      PCIN(32) => trunc_ln196_1_reg_1261_reg_n_126,
      PCIN(31) => trunc_ln196_1_reg_1261_reg_n_127,
      PCIN(30) => trunc_ln196_1_reg_1261_reg_n_128,
      PCIN(29) => trunc_ln196_1_reg_1261_reg_n_129,
      PCIN(28) => trunc_ln196_1_reg_1261_reg_n_130,
      PCIN(27) => trunc_ln196_1_reg_1261_reg_n_131,
      PCIN(26) => trunc_ln196_1_reg_1261_reg_n_132,
      PCIN(25) => trunc_ln196_1_reg_1261_reg_n_133,
      PCIN(24) => trunc_ln196_1_reg_1261_reg_n_134,
      PCIN(23) => trunc_ln196_1_reg_1261_reg_n_135,
      PCIN(22) => trunc_ln196_1_reg_1261_reg_n_136,
      PCIN(21) => trunc_ln196_1_reg_1261_reg_n_137,
      PCIN(20) => trunc_ln196_1_reg_1261_reg_n_138,
      PCIN(19) => trunc_ln196_1_reg_1261_reg_n_139,
      PCIN(18) => trunc_ln196_1_reg_1261_reg_n_140,
      PCIN(17) => trunc_ln196_1_reg_1261_reg_n_141,
      PCIN(16) => trunc_ln196_1_reg_1261_reg_n_142,
      PCIN(15) => trunc_ln196_1_reg_1261_reg_n_143,
      PCIN(14) => trunc_ln196_1_reg_1261_reg_n_144,
      PCIN(13) => trunc_ln196_1_reg_1261_reg_n_145,
      PCIN(12) => trunc_ln196_1_reg_1261_reg_n_146,
      PCIN(11) => trunc_ln196_1_reg_1261_reg_n_147,
      PCIN(10) => trunc_ln196_1_reg_1261_reg_n_148,
      PCIN(9) => trunc_ln196_1_reg_1261_reg_n_149,
      PCIN(8) => trunc_ln196_1_reg_1261_reg_n_150,
      PCIN(7) => trunc_ln196_1_reg_1261_reg_n_151,
      PCIN(6) => trunc_ln196_1_reg_1261_reg_n_152,
      PCIN(5) => trunc_ln196_1_reg_1261_reg_n_153,
      PCIN(4) => trunc_ln196_1_reg_1261_reg_n_154,
      PCIN(3) => trunc_ln196_1_reg_1261_reg_n_155,
      PCIN(2) => trunc_ln196_1_reg_1261_reg_n_156,
      PCIN(1) => trunc_ln196_1_reg_1261_reg_n_157,
      PCIN(0) => trunc_ln196_1_reg_1261_reg_n_158,
      PCOUT(47 downto 0) => NLW_add_ln196_6_fu_678_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln196_6_fu_678_p2_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_add_ln196_6_fu_678_p2_XOROUT_UNCONNECTED(7 downto 0)
    );
add_ln196_7_fu_856_p2: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 2) => B"0000000000000000000000000000",
      A(1) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_5,
      A(0) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_6,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln196_7_fu_856_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_7,
      B(16) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_8,
      B(15) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_9,
      B(14) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_10,
      B(13) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_11,
      B(12) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_12,
      B(11) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_13,
      B(10) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_14,
      B(9) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_15,
      B(8) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_16,
      B(7) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_17,
      B(6) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_18,
      B(5) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_19,
      B(4) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_20,
      B(3) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_21,
      B(2) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_22,
      B(1) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_23,
      B(0) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_24,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln196_7_fu_856_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln196_7_fu_856_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln196_7_fu_856_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln196_7_fu_856_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010011",
      OVERFLOW => NLW_add_ln196_7_fu_856_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_add_ln196_7_fu_856_p2_P_UNCONNECTED(47 downto 20),
      P(19) => add_ln196_7_fu_856_p2_n_91,
      P(18) => add_ln196_7_fu_856_p2_n_92,
      P(17) => add_ln196_7_fu_856_p2_n_93,
      P(16) => add_ln196_7_fu_856_p2_n_94,
      P(15) => add_ln196_7_fu_856_p2_n_95,
      P(14) => add_ln196_7_fu_856_p2_n_96,
      P(13) => add_ln196_7_fu_856_p2_n_97,
      P(12) => add_ln196_7_fu_856_p2_n_98,
      P(11) => add_ln196_7_fu_856_p2_n_99,
      P(10) => add_ln196_7_fu_856_p2_n_100,
      P(9) => add_ln196_7_fu_856_p2_n_101,
      P(8) => add_ln196_7_fu_856_p2_n_102,
      P(7) => add_ln196_7_fu_856_p2_n_103,
      P(6) => add_ln196_7_fu_856_p2_n_104,
      P(5) => add_ln196_7_fu_856_p2_n_105,
      P(4) => add_ln196_7_fu_856_p2_n_106,
      P(3) => add_ln196_7_fu_856_p2_n_107,
      P(2) => add_ln196_7_fu_856_p2_n_108,
      P(1) => add_ln196_7_fu_856_p2_n_109,
      P(0) => add_ln196_7_fu_856_p2_n_110,
      PATTERNBDETECT => NLW_add_ln196_7_fu_856_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln196_7_fu_856_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => trunc_ln196_3_reg_1291_reg_n_111,
      PCIN(46) => trunc_ln196_3_reg_1291_reg_n_112,
      PCIN(45) => trunc_ln196_3_reg_1291_reg_n_113,
      PCIN(44) => trunc_ln196_3_reg_1291_reg_n_114,
      PCIN(43) => trunc_ln196_3_reg_1291_reg_n_115,
      PCIN(42) => trunc_ln196_3_reg_1291_reg_n_116,
      PCIN(41) => trunc_ln196_3_reg_1291_reg_n_117,
      PCIN(40) => trunc_ln196_3_reg_1291_reg_n_118,
      PCIN(39) => trunc_ln196_3_reg_1291_reg_n_119,
      PCIN(38) => trunc_ln196_3_reg_1291_reg_n_120,
      PCIN(37) => trunc_ln196_3_reg_1291_reg_n_121,
      PCIN(36) => trunc_ln196_3_reg_1291_reg_n_122,
      PCIN(35) => trunc_ln196_3_reg_1291_reg_n_123,
      PCIN(34) => trunc_ln196_3_reg_1291_reg_n_124,
      PCIN(33) => trunc_ln196_3_reg_1291_reg_n_125,
      PCIN(32) => trunc_ln196_3_reg_1291_reg_n_126,
      PCIN(31) => trunc_ln196_3_reg_1291_reg_n_127,
      PCIN(30) => trunc_ln196_3_reg_1291_reg_n_128,
      PCIN(29) => trunc_ln196_3_reg_1291_reg_n_129,
      PCIN(28) => trunc_ln196_3_reg_1291_reg_n_130,
      PCIN(27) => trunc_ln196_3_reg_1291_reg_n_131,
      PCIN(26) => trunc_ln196_3_reg_1291_reg_n_132,
      PCIN(25) => trunc_ln196_3_reg_1291_reg_n_133,
      PCIN(24) => trunc_ln196_3_reg_1291_reg_n_134,
      PCIN(23) => trunc_ln196_3_reg_1291_reg_n_135,
      PCIN(22) => trunc_ln196_3_reg_1291_reg_n_136,
      PCIN(21) => trunc_ln196_3_reg_1291_reg_n_137,
      PCIN(20) => trunc_ln196_3_reg_1291_reg_n_138,
      PCIN(19) => trunc_ln196_3_reg_1291_reg_n_139,
      PCIN(18) => trunc_ln196_3_reg_1291_reg_n_140,
      PCIN(17) => trunc_ln196_3_reg_1291_reg_n_141,
      PCIN(16) => trunc_ln196_3_reg_1291_reg_n_142,
      PCIN(15) => trunc_ln196_3_reg_1291_reg_n_143,
      PCIN(14) => trunc_ln196_3_reg_1291_reg_n_144,
      PCIN(13) => trunc_ln196_3_reg_1291_reg_n_145,
      PCIN(12) => trunc_ln196_3_reg_1291_reg_n_146,
      PCIN(11) => trunc_ln196_3_reg_1291_reg_n_147,
      PCIN(10) => trunc_ln196_3_reg_1291_reg_n_148,
      PCIN(9) => trunc_ln196_3_reg_1291_reg_n_149,
      PCIN(8) => trunc_ln196_3_reg_1291_reg_n_150,
      PCIN(7) => trunc_ln196_3_reg_1291_reg_n_151,
      PCIN(6) => trunc_ln196_3_reg_1291_reg_n_152,
      PCIN(5) => trunc_ln196_3_reg_1291_reg_n_153,
      PCIN(4) => trunc_ln196_3_reg_1291_reg_n_154,
      PCIN(3) => trunc_ln196_3_reg_1291_reg_n_155,
      PCIN(2) => trunc_ln196_3_reg_1291_reg_n_156,
      PCIN(1) => trunc_ln196_3_reg_1291_reg_n_157,
      PCIN(0) => trunc_ln196_3_reg_1291_reg_n_158,
      PCOUT(47 downto 0) => NLW_add_ln196_7_fu_856_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln196_7_fu_856_p2_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_add_ln196_7_fu_856_p2_XOROUT_UNCONNECTED(7 downto 0)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5
    );
\ap_loop_exit_ready_pp0_iter3_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
\empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7FF0000"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => \mOutPtr_reg[4]\(2),
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => stream_in_hresampled_empty_n,
      I5 => push_1,
      O => \ap_CS_fsm_reg[2]\
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_2d50_csc_0_flow_control_loop_pipe_sequential_init_36
     port map (
      CO(0) => icmp_ln136_fu_287_p2,
      D(1 downto 0) => D(1 downto 0),
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_27,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_28,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_29,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_30,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_31,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_32,
      E(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      Q(11 downto 0) => x_fu_112_reg(11 downto 0),
      S(5) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_17,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_18,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_19,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_20,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_21,
      SS(0) => flow_control_loop_pipe_sequential_init_U_n_22,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_0\(2 downto 0) => \mOutPtr_reg[4]\(2 downto 0),
      \ap_CS_fsm_reg[1]_1\(0) => SS(0),
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_26,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_loop_exit_ready_pp0_iter3_reg => ap_loop_exit_ready_pp0_iter3_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_x_6(10 downto 0) => ap_sig_allocacmp_x_6(11 downto 1),
      \ap_sig_allocacmp_x_6__0\(0) => \ap_sig_allocacmp_x_6__0\(0),
      grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_ready => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_ready,
      grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      icmp_ln134_fu_289_p2 => icmp_ln134_fu_289_p2,
      icmp_ln136_fu_287_p2_carry(10 downto 0) => icmp_ln136_fu_287_p2_carry_0(10 downto 0),
      stream_csc_full_n => stream_csc_full_n,
      stream_in_hresampled_empty_n => stream_in_hresampled_empty_n,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready,
      \x_fu_112_reg[0]\(0) => x_7_fu_293_p2(0)
    );
\full_n_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A000000"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(2),
      I1 => stream_csc_full_n,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => stream_in_hresampled_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => push_1,
      O => mOutPtr0
    );
icmp_ln136_fu_287_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_icmp_ln136_fu_287_p2_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => icmp_ln136_fu_287_p2,
      CO(4) => icmp_ln136_fu_287_p2_carry_n_8,
      CO(3) => icmp_ln136_fu_287_p2_carry_n_9,
      CO(2) => icmp_ln136_fu_287_p2_carry_n_10,
      CO(1) => icmp_ln136_fu_287_p2_carry_n_11,
      CO(0) => icmp_ln136_fu_287_p2_carry_n_12,
      DI(7 downto 6) => B"00",
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_27,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_28,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_29,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_30,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_31,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_32,
      O(7 downto 0) => NLW_icmp_ln136_fu_287_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_17,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_18,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_19,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_20,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_21
    );
icmp_ln198_1_fu_704_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_icmp_ln198_1_fu_704_p2_carry_CO_UNCONNECTED(7),
      CO(6) => icmp_ln198_1_fu_704_p2_carry_n_6,
      CO(5) => icmp_ln198_1_fu_704_p2_carry_n_7,
      CO(4) => icmp_ln198_1_fu_704_p2_carry_n_8,
      CO(3) => icmp_ln198_1_fu_704_p2_carry_n_9,
      CO(2) => icmp_ln198_1_fu_704_p2_carry_n_10,
      CO(1) => icmp_ln198_1_fu_704_p2_carry_n_11,
      CO(0) => icmp_ln198_1_fu_704_p2_carry_n_12,
      DI(7) => '0',
      DI(6) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_53,
      DI(5) => icmp_ln198_1_fu_704_p2_carry_i_2_n_5,
      DI(4) => icmp_ln198_1_fu_704_p2_carry_i_3_n_5,
      DI(3) => icmp_ln198_1_fu_704_p2_carry_i_4_n_5,
      DI(2) => icmp_ln198_1_fu_704_p2_carry_i_5_n_5,
      DI(1) => icmp_ln198_1_fu_704_p2_carry_i_6_n_5,
      DI(0) => icmp_ln198_1_fu_704_p2_carry_i_7_n_5,
      O(7 downto 0) => NLW_icmp_ln198_1_fu_704_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_27,
      S(5) => icmp_ln198_1_fu_704_p2_carry_i_9_n_5,
      S(4) => icmp_ln198_1_fu_704_p2_carry_i_10_n_5,
      S(3) => icmp_ln198_1_fu_704_p2_carry_i_11_n_5,
      S(2) => icmp_ln198_1_fu_704_p2_carry_i_12_n_5,
      S(1) => icmp_ln198_1_fu_704_p2_carry_i_13_n_5,
      S(0) => icmp_ln198_1_fu_704_p2_carry_i_14_n_5
    );
icmp_ln198_1_fu_704_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_fu_629_p4(8),
      I1 => Rres_fu_629_p4(9),
      O => icmp_ln198_1_fu_704_p2_carry_i_10_n_5
    );
icmp_ln198_1_fu_704_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Rres_fu_629_p4(6),
      I1 => zext_ln134_cast_reg_1106(6),
      I2 => Rres_fu_629_p4(7),
      I3 => zext_ln134_cast_reg_1106(7),
      O => icmp_ln198_1_fu_704_p2_carry_i_11_n_5
    );
icmp_ln198_1_fu_704_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Rres_fu_629_p4(4),
      I1 => zext_ln134_cast_reg_1106(4),
      I2 => Rres_fu_629_p4(5),
      I3 => zext_ln134_cast_reg_1106(5),
      O => icmp_ln198_1_fu_704_p2_carry_i_12_n_5
    );
icmp_ln198_1_fu_704_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Rres_fu_629_p4(2),
      I1 => zext_ln134_cast_reg_1106(2),
      I2 => Rres_fu_629_p4(3),
      I3 => zext_ln134_cast_reg_1106(3),
      O => icmp_ln198_1_fu_704_p2_carry_i_13_n_5
    );
icmp_ln198_1_fu_704_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Rres_fu_629_p4(0),
      I1 => zext_ln134_cast_reg_1106(0),
      I2 => Rres_fu_629_p4(1),
      I3 => zext_ln134_cast_reg_1106(1),
      O => icmp_ln198_1_fu_704_p2_carry_i_14_n_5
    );
icmp_ln198_1_fu_704_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Rres_fu_629_p4(10),
      I1 => Rres_fu_629_p4(11),
      O => icmp_ln198_1_fu_704_p2_carry_i_2_n_5
    );
icmp_ln198_1_fu_704_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Rres_fu_629_p4(8),
      I1 => Rres_fu_629_p4(9),
      O => icmp_ln198_1_fu_704_p2_carry_i_3_n_5
    );
icmp_ln198_1_fu_704_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Rres_fu_629_p4(6),
      I1 => zext_ln134_cast_reg_1106(6),
      I2 => zext_ln134_cast_reg_1106(7),
      I3 => Rres_fu_629_p4(7),
      O => icmp_ln198_1_fu_704_p2_carry_i_4_n_5
    );
icmp_ln198_1_fu_704_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Rres_fu_629_p4(4),
      I1 => zext_ln134_cast_reg_1106(4),
      I2 => zext_ln134_cast_reg_1106(5),
      I3 => Rres_fu_629_p4(5),
      O => icmp_ln198_1_fu_704_p2_carry_i_5_n_5
    );
icmp_ln198_1_fu_704_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Rres_fu_629_p4(2),
      I1 => zext_ln134_cast_reg_1106(2),
      I2 => zext_ln134_cast_reg_1106(3),
      I3 => Rres_fu_629_p4(3),
      O => icmp_ln198_1_fu_704_p2_carry_i_6_n_5
    );
icmp_ln198_1_fu_704_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Rres_fu_629_p4(0),
      I1 => zext_ln134_cast_reg_1106(0),
      I2 => zext_ln134_cast_reg_1106(1),
      I3 => Rres_fu_629_p4(1),
      O => icmp_ln198_1_fu_704_p2_carry_i_7_n_5
    );
icmp_ln198_1_fu_704_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_fu_629_p4(10),
      I1 => Rres_fu_629_p4(11),
      O => icmp_ln198_1_fu_704_p2_carry_i_9_n_5
    );
icmp_ln198_2_fu_877_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_icmp_ln198_2_fu_877_p2_carry_CO_UNCONNECTED(7),
      CO(6) => p_9_in,
      CO(5) => icmp_ln198_2_fu_877_p2_carry_n_7,
      CO(4) => icmp_ln198_2_fu_877_p2_carry_n_8,
      CO(3) => icmp_ln198_2_fu_877_p2_carry_n_9,
      CO(2) => icmp_ln198_2_fu_877_p2_carry_n_10,
      CO(1) => icmp_ln198_2_fu_877_p2_carry_n_11,
      CO(0) => icmp_ln198_2_fu_877_p2_carry_n_12,
      DI(7) => '0',
      DI(6) => Rres_1_fu_807_p4(13),
      DI(5 downto 4) => B"00",
      DI(3) => icmp_ln198_2_fu_877_p2_carry_i_2_n_5,
      DI(2) => icmp_ln198_2_fu_877_p2_carry_i_3_n_5,
      DI(1) => icmp_ln198_2_fu_877_p2_carry_i_4_n_5,
      DI(0) => icmp_ln198_2_fu_877_p2_carry_i_5_n_5,
      O(7 downto 0) => NLW_icmp_ln198_2_fu_877_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_26,
      S(5) => icmp_ln198_2_fu_877_p2_carry_i_7_n_5,
      S(4) => icmp_ln198_2_fu_877_p2_carry_i_8_n_5,
      S(3) => icmp_ln198_2_fu_877_p2_carry_i_9_n_5,
      S(2) => icmp_ln198_2_fu_877_p2_carry_i_10_n_5,
      S(1) => icmp_ln198_2_fu_877_p2_carry_i_11_n_5,
      S(0) => icmp_ln198_2_fu_877_p2_carry_i_12_n_5
    );
icmp_ln198_2_fu_877_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(4),
      I1 => Rres_1_fu_807_p4(4),
      I2 => zext_ln134_1_cast_reg_1116_reg(5),
      I3 => Rres_1_fu_807_p4(5),
      O => icmp_ln198_2_fu_877_p2_carry_i_10_n_5
    );
icmp_ln198_2_fu_877_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(2),
      I1 => Rres_1_fu_807_p4(2),
      I2 => zext_ln134_1_cast_reg_1116_reg(3),
      I3 => Rres_1_fu_807_p4(3),
      O => icmp_ln198_2_fu_877_p2_carry_i_11_n_5
    );
icmp_ln198_2_fu_877_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(0),
      I1 => Rres_1_fu_807_p4(0),
      I2 => zext_ln134_1_cast_reg_1116_reg(1),
      I3 => Rres_1_fu_807_p4(1),
      O => icmp_ln198_2_fu_877_p2_carry_i_12_n_5
    );
icmp_ln198_2_fu_877_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(6),
      I1 => Rres_1_fu_807_p4(6),
      I2 => Rres_1_fu_807_p4(7),
      I3 => zext_ln134_1_cast_reg_1116_reg(7),
      O => icmp_ln198_2_fu_877_p2_carry_i_2_n_5
    );
icmp_ln198_2_fu_877_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(4),
      I1 => Rres_1_fu_807_p4(4),
      I2 => Rres_1_fu_807_p4(5),
      I3 => zext_ln134_1_cast_reg_1116_reg(5),
      O => icmp_ln198_2_fu_877_p2_carry_i_3_n_5
    );
icmp_ln198_2_fu_877_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(2),
      I1 => Rres_1_fu_807_p4(2),
      I2 => Rres_1_fu_807_p4(3),
      I3 => zext_ln134_1_cast_reg_1116_reg(3),
      O => icmp_ln198_2_fu_877_p2_carry_i_4_n_5
    );
icmp_ln198_2_fu_877_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(0),
      I1 => Rres_1_fu_807_p4(0),
      I2 => Rres_1_fu_807_p4(1),
      I3 => zext_ln134_1_cast_reg_1116_reg(1),
      O => icmp_ln198_2_fu_877_p2_carry_i_5_n_5
    );
icmp_ln198_2_fu_877_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_1_fu_807_p4(10),
      I1 => Rres_1_fu_807_p4(11),
      O => icmp_ln198_2_fu_877_p2_carry_i_7_n_5
    );
icmp_ln198_2_fu_877_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_1_fu_807_p4(8),
      I1 => Rres_1_fu_807_p4(9),
      O => icmp_ln198_2_fu_877_p2_carry_i_8_n_5
    );
icmp_ln198_2_fu_877_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(6),
      I1 => Rres_1_fu_807_p4(6),
      I2 => zext_ln134_1_cast_reg_1116_reg(7),
      I3 => Rres_1_fu_807_p4(7),
      O => icmp_ln198_2_fu_877_p2_carry_i_9_n_5
    );
icmp_ln198_3_fu_882_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_icmp_ln198_3_fu_882_p2_carry_CO_UNCONNECTED(7),
      CO(6) => p_3_in,
      CO(5) => icmp_ln198_3_fu_882_p2_carry_n_7,
      CO(4) => icmp_ln198_3_fu_882_p2_carry_n_8,
      CO(3) => icmp_ln198_3_fu_882_p2_carry_n_9,
      CO(2) => icmp_ln198_3_fu_882_p2_carry_n_10,
      CO(1) => icmp_ln198_3_fu_882_p2_carry_n_11,
      CO(0) => icmp_ln198_3_fu_882_p2_carry_n_12,
      DI(7) => '0',
      DI(6) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_53,
      DI(5) => icmp_ln198_3_fu_882_p2_carry_i_2_n_5,
      DI(4) => icmp_ln198_3_fu_882_p2_carry_i_3_n_5,
      DI(3) => icmp_ln198_3_fu_882_p2_carry_i_4_n_5,
      DI(2) => icmp_ln198_3_fu_882_p2_carry_i_5_n_5,
      DI(1) => icmp_ln198_3_fu_882_p2_carry_i_6_n_5,
      DI(0) => icmp_ln198_3_fu_882_p2_carry_i_7_n_5,
      O(7 downto 0) => NLW_icmp_ln198_3_fu_882_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_27,
      S(5) => icmp_ln198_3_fu_882_p2_carry_i_9_n_5,
      S(4) => icmp_ln198_3_fu_882_p2_carry_i_10_n_5,
      S(3) => icmp_ln198_3_fu_882_p2_carry_i_11_n_5,
      S(2) => icmp_ln198_3_fu_882_p2_carry_i_12_n_5,
      S(1) => icmp_ln198_3_fu_882_p2_carry_i_13_n_5,
      S(0) => icmp_ln198_3_fu_882_p2_carry_i_14_n_5
    );
icmp_ln198_3_fu_882_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_1_fu_807_p4(8),
      I1 => Rres_1_fu_807_p4(9),
      O => icmp_ln198_3_fu_882_p2_carry_i_10_n_5
    );
icmp_ln198_3_fu_882_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Rres_1_fu_807_p4(6),
      I1 => zext_ln134_cast_reg_1106(6),
      I2 => Rres_1_fu_807_p4(7),
      I3 => zext_ln134_cast_reg_1106(7),
      O => icmp_ln198_3_fu_882_p2_carry_i_11_n_5
    );
icmp_ln198_3_fu_882_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Rres_1_fu_807_p4(4),
      I1 => zext_ln134_cast_reg_1106(4),
      I2 => Rres_1_fu_807_p4(5),
      I3 => zext_ln134_cast_reg_1106(5),
      O => icmp_ln198_3_fu_882_p2_carry_i_12_n_5
    );
icmp_ln198_3_fu_882_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Rres_1_fu_807_p4(2),
      I1 => zext_ln134_cast_reg_1106(2),
      I2 => Rres_1_fu_807_p4(3),
      I3 => zext_ln134_cast_reg_1106(3),
      O => icmp_ln198_3_fu_882_p2_carry_i_13_n_5
    );
icmp_ln198_3_fu_882_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Rres_1_fu_807_p4(0),
      I1 => zext_ln134_cast_reg_1106(0),
      I2 => Rres_1_fu_807_p4(1),
      I3 => zext_ln134_cast_reg_1106(1),
      O => icmp_ln198_3_fu_882_p2_carry_i_14_n_5
    );
icmp_ln198_3_fu_882_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Rres_1_fu_807_p4(10),
      I1 => Rres_1_fu_807_p4(11),
      O => icmp_ln198_3_fu_882_p2_carry_i_2_n_5
    );
icmp_ln198_3_fu_882_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Rres_1_fu_807_p4(8),
      I1 => Rres_1_fu_807_p4(9),
      O => icmp_ln198_3_fu_882_p2_carry_i_3_n_5
    );
icmp_ln198_3_fu_882_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Rres_1_fu_807_p4(6),
      I1 => zext_ln134_cast_reg_1106(6),
      I2 => zext_ln134_cast_reg_1106(7),
      I3 => Rres_1_fu_807_p4(7),
      O => icmp_ln198_3_fu_882_p2_carry_i_4_n_5
    );
icmp_ln198_3_fu_882_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Rres_1_fu_807_p4(4),
      I1 => zext_ln134_cast_reg_1106(4),
      I2 => zext_ln134_cast_reg_1106(5),
      I3 => Rres_1_fu_807_p4(5),
      O => icmp_ln198_3_fu_882_p2_carry_i_5_n_5
    );
icmp_ln198_3_fu_882_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Rres_1_fu_807_p4(2),
      I1 => zext_ln134_cast_reg_1106(2),
      I2 => zext_ln134_cast_reg_1106(3),
      I3 => Rres_1_fu_807_p4(3),
      O => icmp_ln198_3_fu_882_p2_carry_i_6_n_5
    );
icmp_ln198_3_fu_882_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Rres_1_fu_807_p4(0),
      I1 => zext_ln134_cast_reg_1106(0),
      I2 => zext_ln134_cast_reg_1106(1),
      I3 => Rres_1_fu_807_p4(1),
      O => icmp_ln198_3_fu_882_p2_carry_i_7_n_5
    );
icmp_ln198_3_fu_882_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_1_fu_807_p4(10),
      I1 => Rres_1_fu_807_p4(11),
      O => icmp_ln198_3_fu_882_p2_carry_i_9_n_5
    );
icmp_ln198_fu_699_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_icmp_ln198_fu_699_p2_carry_CO_UNCONNECTED(7),
      CO(6) => p_6_in,
      CO(5) => icmp_ln198_fu_699_p2_carry_n_7,
      CO(4) => icmp_ln198_fu_699_p2_carry_n_8,
      CO(3) => icmp_ln198_fu_699_p2_carry_n_9,
      CO(2) => icmp_ln198_fu_699_p2_carry_n_10,
      CO(1) => icmp_ln198_fu_699_p2_carry_n_11,
      CO(0) => icmp_ln198_fu_699_p2_carry_n_12,
      DI(7) => '0',
      DI(6) => Rres_fu_629_p4(13),
      DI(5 downto 4) => B"00",
      DI(3) => icmp_ln198_fu_699_p2_carry_i_2_n_5,
      DI(2) => icmp_ln198_fu_699_p2_carry_i_3_n_5,
      DI(1) => icmp_ln198_fu_699_p2_carry_i_4_n_5,
      DI(0) => icmp_ln198_fu_699_p2_carry_i_5_n_5,
      O(7 downto 0) => NLW_icmp_ln198_fu_699_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_26,
      S(5) => icmp_ln198_fu_699_p2_carry_i_7_n_5,
      S(4) => icmp_ln198_fu_699_p2_carry_i_8_n_5,
      S(3) => icmp_ln198_fu_699_p2_carry_i_9_n_5,
      S(2) => icmp_ln198_fu_699_p2_carry_i_10_n_5,
      S(1) => icmp_ln198_fu_699_p2_carry_i_11_n_5,
      S(0) => icmp_ln198_fu_699_p2_carry_i_12_n_5
    );
icmp_ln198_fu_699_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(4),
      I1 => Rres_fu_629_p4(4),
      I2 => zext_ln134_1_cast_reg_1116_reg(5),
      I3 => Rres_fu_629_p4(5),
      O => icmp_ln198_fu_699_p2_carry_i_10_n_5
    );
icmp_ln198_fu_699_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(2),
      I1 => Rres_fu_629_p4(2),
      I2 => zext_ln134_1_cast_reg_1116_reg(3),
      I3 => Rres_fu_629_p4(3),
      O => icmp_ln198_fu_699_p2_carry_i_11_n_5
    );
icmp_ln198_fu_699_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(0),
      I1 => Rres_fu_629_p4(0),
      I2 => zext_ln134_1_cast_reg_1116_reg(1),
      I3 => Rres_fu_629_p4(1),
      O => icmp_ln198_fu_699_p2_carry_i_12_n_5
    );
icmp_ln198_fu_699_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(6),
      I1 => Rres_fu_629_p4(6),
      I2 => Rres_fu_629_p4(7),
      I3 => zext_ln134_1_cast_reg_1116_reg(7),
      O => icmp_ln198_fu_699_p2_carry_i_2_n_5
    );
icmp_ln198_fu_699_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(4),
      I1 => Rres_fu_629_p4(4),
      I2 => Rres_fu_629_p4(5),
      I3 => zext_ln134_1_cast_reg_1116_reg(5),
      O => icmp_ln198_fu_699_p2_carry_i_3_n_5
    );
icmp_ln198_fu_699_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(2),
      I1 => Rres_fu_629_p4(2),
      I2 => Rres_fu_629_p4(3),
      I3 => zext_ln134_1_cast_reg_1116_reg(3),
      O => icmp_ln198_fu_699_p2_carry_i_4_n_5
    );
icmp_ln198_fu_699_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(0),
      I1 => Rres_fu_629_p4(0),
      I2 => Rres_fu_629_p4(1),
      I3 => zext_ln134_1_cast_reg_1116_reg(1),
      O => icmp_ln198_fu_699_p2_carry_i_5_n_5
    );
icmp_ln198_fu_699_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_fu_629_p4(10),
      I1 => Rres_fu_629_p4(11),
      O => icmp_ln198_fu_699_p2_carry_i_7_n_5
    );
icmp_ln198_fu_699_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_fu_629_p4(8),
      I1 => Rres_fu_629_p4(9),
      O => icmp_ln198_fu_699_p2_carry_i_8_n_5
    );
icmp_ln198_fu_699_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(6),
      I1 => Rres_fu_629_p4(6),
      I2 => zext_ln134_1_cast_reg_1116_reg(7),
      I3 => Rres_fu_629_p4(7),
      O => icmp_ln198_fu_699_p2_carry_i_9_n_5
    );
icmp_ln199_1_fu_738_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_icmp_ln199_1_fu_738_p2_carry_CO_UNCONNECTED(7),
      CO(6) => p_1_in,
      CO(5) => icmp_ln199_1_fu_738_p2_carry_n_7,
      CO(4) => icmp_ln199_1_fu_738_p2_carry_n_8,
      CO(3) => icmp_ln199_1_fu_738_p2_carry_n_9,
      CO(2) => icmp_ln199_1_fu_738_p2_carry_n_10,
      CO(1) => icmp_ln199_1_fu_738_p2_carry_n_11,
      CO(0) => icmp_ln199_1_fu_738_p2_carry_n_12,
      DI(7) => '0',
      DI(6) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_53,
      DI(5) => icmp_ln199_1_fu_738_p2_carry_i_2_n_5,
      DI(4) => icmp_ln199_1_fu_738_p2_carry_i_3_n_5,
      DI(3) => icmp_ln199_1_fu_738_p2_carry_i_4_n_5,
      DI(2) => icmp_ln199_1_fu_738_p2_carry_i_5_n_5,
      DI(1) => icmp_ln199_1_fu_738_p2_carry_i_6_n_5,
      DI(0) => icmp_ln199_1_fu_738_p2_carry_i_7_n_5,
      O(7 downto 0) => NLW_icmp_ln199_1_fu_738_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_27,
      S(5) => icmp_ln199_1_fu_738_p2_carry_i_9_n_5,
      S(4) => icmp_ln199_1_fu_738_p2_carry_i_10_n_5,
      S(3) => icmp_ln199_1_fu_738_p2_carry_i_11_n_5,
      S(2) => icmp_ln199_1_fu_738_p2_carry_i_12_n_5,
      S(1) => icmp_ln199_1_fu_738_p2_carry_i_13_n_5,
      S(0) => icmp_ln199_1_fu_738_p2_carry_i_14_n_5
    );
icmp_ln199_1_fu_738_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_fu_659_p4(8),
      I1 => Gres_fu_659_p4(9),
      O => icmp_ln199_1_fu_738_p2_carry_i_10_n_5
    );
icmp_ln199_1_fu_738_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gres_fu_659_p4(6),
      I1 => zext_ln134_cast_reg_1106(6),
      I2 => Gres_fu_659_p4(7),
      I3 => zext_ln134_cast_reg_1106(7),
      O => icmp_ln199_1_fu_738_p2_carry_i_11_n_5
    );
icmp_ln199_1_fu_738_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gres_fu_659_p4(4),
      I1 => zext_ln134_cast_reg_1106(4),
      I2 => Gres_fu_659_p4(5),
      I3 => zext_ln134_cast_reg_1106(5),
      O => icmp_ln199_1_fu_738_p2_carry_i_12_n_5
    );
icmp_ln199_1_fu_738_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gres_fu_659_p4(2),
      I1 => zext_ln134_cast_reg_1106(2),
      I2 => Gres_fu_659_p4(3),
      I3 => zext_ln134_cast_reg_1106(3),
      O => icmp_ln199_1_fu_738_p2_carry_i_13_n_5
    );
icmp_ln199_1_fu_738_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gres_fu_659_p4(0),
      I1 => zext_ln134_cast_reg_1106(0),
      I2 => Gres_fu_659_p4(1),
      I3 => zext_ln134_cast_reg_1106(1),
      O => icmp_ln199_1_fu_738_p2_carry_i_14_n_5
    );
icmp_ln199_1_fu_738_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Gres_fu_659_p4(10),
      I1 => Gres_fu_659_p4(11),
      O => icmp_ln199_1_fu_738_p2_carry_i_2_n_5
    );
icmp_ln199_1_fu_738_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Gres_fu_659_p4(8),
      I1 => Gres_fu_659_p4(9),
      O => icmp_ln199_1_fu_738_p2_carry_i_3_n_5
    );
icmp_ln199_1_fu_738_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gres_fu_659_p4(6),
      I1 => zext_ln134_cast_reg_1106(6),
      I2 => zext_ln134_cast_reg_1106(7),
      I3 => Gres_fu_659_p4(7),
      O => icmp_ln199_1_fu_738_p2_carry_i_4_n_5
    );
icmp_ln199_1_fu_738_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gres_fu_659_p4(4),
      I1 => zext_ln134_cast_reg_1106(4),
      I2 => zext_ln134_cast_reg_1106(5),
      I3 => Gres_fu_659_p4(5),
      O => icmp_ln199_1_fu_738_p2_carry_i_5_n_5
    );
icmp_ln199_1_fu_738_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gres_fu_659_p4(2),
      I1 => zext_ln134_cast_reg_1106(2),
      I2 => zext_ln134_cast_reg_1106(3),
      I3 => Gres_fu_659_p4(3),
      O => icmp_ln199_1_fu_738_p2_carry_i_6_n_5
    );
icmp_ln199_1_fu_738_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gres_fu_659_p4(0),
      I1 => zext_ln134_cast_reg_1106(0),
      I2 => zext_ln134_cast_reg_1106(1),
      I3 => Gres_fu_659_p4(1),
      O => icmp_ln199_1_fu_738_p2_carry_i_7_n_5
    );
icmp_ln199_1_fu_738_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_fu_659_p4(10),
      I1 => Gres_fu_659_p4(11),
      O => icmp_ln199_1_fu_738_p2_carry_i_9_n_5
    );
icmp_ln199_2_fu_911_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_icmp_ln199_2_fu_911_p2_carry_CO_UNCONNECTED(7),
      CO(6) => p_10_in,
      CO(5) => icmp_ln199_2_fu_911_p2_carry_n_7,
      CO(4) => icmp_ln199_2_fu_911_p2_carry_n_8,
      CO(3) => icmp_ln199_2_fu_911_p2_carry_n_9,
      CO(2) => icmp_ln199_2_fu_911_p2_carry_n_10,
      CO(1) => icmp_ln199_2_fu_911_p2_carry_n_11,
      CO(0) => icmp_ln199_2_fu_911_p2_carry_n_12,
      DI(7) => '0',
      DI(6) => Gres_1_fu_837_p4(13),
      DI(5 downto 4) => B"00",
      DI(3) => icmp_ln199_2_fu_911_p2_carry_i_2_n_5,
      DI(2) => icmp_ln199_2_fu_911_p2_carry_i_3_n_5,
      DI(1) => icmp_ln199_2_fu_911_p2_carry_i_4_n_5,
      DI(0) => icmp_ln199_2_fu_911_p2_carry_i_5_n_5,
      O(7 downto 0) => NLW_icmp_ln199_2_fu_911_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_26,
      S(5) => icmp_ln199_2_fu_911_p2_carry_i_7_n_5,
      S(4) => icmp_ln199_2_fu_911_p2_carry_i_8_n_5,
      S(3) => icmp_ln199_2_fu_911_p2_carry_i_9_n_5,
      S(2) => icmp_ln199_2_fu_911_p2_carry_i_10_n_5,
      S(1) => icmp_ln199_2_fu_911_p2_carry_i_11_n_5,
      S(0) => icmp_ln199_2_fu_911_p2_carry_i_12_n_5
    );
icmp_ln199_2_fu_911_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(4),
      I1 => Gres_1_fu_837_p4(4),
      I2 => zext_ln134_1_cast_reg_1116_reg(5),
      I3 => Gres_1_fu_837_p4(5),
      O => icmp_ln199_2_fu_911_p2_carry_i_10_n_5
    );
icmp_ln199_2_fu_911_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(2),
      I1 => Gres_1_fu_837_p4(2),
      I2 => zext_ln134_1_cast_reg_1116_reg(3),
      I3 => Gres_1_fu_837_p4(3),
      O => icmp_ln199_2_fu_911_p2_carry_i_11_n_5
    );
icmp_ln199_2_fu_911_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(0),
      I1 => Gres_1_fu_837_p4(0),
      I2 => zext_ln134_1_cast_reg_1116_reg(1),
      I3 => Gres_1_fu_837_p4(1),
      O => icmp_ln199_2_fu_911_p2_carry_i_12_n_5
    );
icmp_ln199_2_fu_911_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(6),
      I1 => Gres_1_fu_837_p4(6),
      I2 => Gres_1_fu_837_p4(7),
      I3 => zext_ln134_1_cast_reg_1116_reg(7),
      O => icmp_ln199_2_fu_911_p2_carry_i_2_n_5
    );
icmp_ln199_2_fu_911_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(4),
      I1 => Gres_1_fu_837_p4(4),
      I2 => Gres_1_fu_837_p4(5),
      I3 => zext_ln134_1_cast_reg_1116_reg(5),
      O => icmp_ln199_2_fu_911_p2_carry_i_3_n_5
    );
icmp_ln199_2_fu_911_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(2),
      I1 => Gres_1_fu_837_p4(2),
      I2 => Gres_1_fu_837_p4(3),
      I3 => zext_ln134_1_cast_reg_1116_reg(3),
      O => icmp_ln199_2_fu_911_p2_carry_i_4_n_5
    );
icmp_ln199_2_fu_911_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(0),
      I1 => Gres_1_fu_837_p4(0),
      I2 => Gres_1_fu_837_p4(1),
      I3 => zext_ln134_1_cast_reg_1116_reg(1),
      O => icmp_ln199_2_fu_911_p2_carry_i_5_n_5
    );
icmp_ln199_2_fu_911_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_1_fu_837_p4(10),
      I1 => Gres_1_fu_837_p4(11),
      O => icmp_ln199_2_fu_911_p2_carry_i_7_n_5
    );
icmp_ln199_2_fu_911_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_1_fu_837_p4(8),
      I1 => Gres_1_fu_837_p4(9),
      O => icmp_ln199_2_fu_911_p2_carry_i_8_n_5
    );
icmp_ln199_2_fu_911_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(6),
      I1 => Gres_1_fu_837_p4(6),
      I2 => zext_ln134_1_cast_reg_1116_reg(7),
      I3 => Gres_1_fu_837_p4(7),
      O => icmp_ln199_2_fu_911_p2_carry_i_9_n_5
    );
icmp_ln199_3_fu_916_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_icmp_ln199_3_fu_916_p2_carry_CO_UNCONNECTED(7),
      CO(6) => p_4_in,
      CO(5) => icmp_ln199_3_fu_916_p2_carry_n_7,
      CO(4) => icmp_ln199_3_fu_916_p2_carry_n_8,
      CO(3) => icmp_ln199_3_fu_916_p2_carry_n_9,
      CO(2) => icmp_ln199_3_fu_916_p2_carry_n_10,
      CO(1) => icmp_ln199_3_fu_916_p2_carry_n_11,
      CO(0) => icmp_ln199_3_fu_916_p2_carry_n_12,
      DI(7) => '0',
      DI(6) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_53,
      DI(5) => icmp_ln199_3_fu_916_p2_carry_i_2_n_5,
      DI(4) => icmp_ln199_3_fu_916_p2_carry_i_3_n_5,
      DI(3) => icmp_ln199_3_fu_916_p2_carry_i_4_n_5,
      DI(2) => icmp_ln199_3_fu_916_p2_carry_i_5_n_5,
      DI(1) => icmp_ln199_3_fu_916_p2_carry_i_6_n_5,
      DI(0) => icmp_ln199_3_fu_916_p2_carry_i_7_n_5,
      O(7 downto 0) => NLW_icmp_ln199_3_fu_916_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_27,
      S(5) => icmp_ln199_3_fu_916_p2_carry_i_9_n_5,
      S(4) => icmp_ln199_3_fu_916_p2_carry_i_10_n_5,
      S(3) => icmp_ln199_3_fu_916_p2_carry_i_11_n_5,
      S(2) => icmp_ln199_3_fu_916_p2_carry_i_12_n_5,
      S(1) => icmp_ln199_3_fu_916_p2_carry_i_13_n_5,
      S(0) => icmp_ln199_3_fu_916_p2_carry_i_14_n_5
    );
icmp_ln199_3_fu_916_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_1_fu_837_p4(8),
      I1 => Gres_1_fu_837_p4(9),
      O => icmp_ln199_3_fu_916_p2_carry_i_10_n_5
    );
icmp_ln199_3_fu_916_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gres_1_fu_837_p4(6),
      I1 => zext_ln134_cast_reg_1106(6),
      I2 => Gres_1_fu_837_p4(7),
      I3 => zext_ln134_cast_reg_1106(7),
      O => icmp_ln199_3_fu_916_p2_carry_i_11_n_5
    );
icmp_ln199_3_fu_916_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gres_1_fu_837_p4(4),
      I1 => zext_ln134_cast_reg_1106(4),
      I2 => Gres_1_fu_837_p4(5),
      I3 => zext_ln134_cast_reg_1106(5),
      O => icmp_ln199_3_fu_916_p2_carry_i_12_n_5
    );
icmp_ln199_3_fu_916_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gres_1_fu_837_p4(2),
      I1 => zext_ln134_cast_reg_1106(2),
      I2 => Gres_1_fu_837_p4(3),
      I3 => zext_ln134_cast_reg_1106(3),
      O => icmp_ln199_3_fu_916_p2_carry_i_13_n_5
    );
icmp_ln199_3_fu_916_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gres_1_fu_837_p4(0),
      I1 => zext_ln134_cast_reg_1106(0),
      I2 => Gres_1_fu_837_p4(1),
      I3 => zext_ln134_cast_reg_1106(1),
      O => icmp_ln199_3_fu_916_p2_carry_i_14_n_5
    );
icmp_ln199_3_fu_916_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Gres_1_fu_837_p4(10),
      I1 => Gres_1_fu_837_p4(11),
      O => icmp_ln199_3_fu_916_p2_carry_i_2_n_5
    );
icmp_ln199_3_fu_916_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Gres_1_fu_837_p4(8),
      I1 => Gres_1_fu_837_p4(9),
      O => icmp_ln199_3_fu_916_p2_carry_i_3_n_5
    );
icmp_ln199_3_fu_916_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gres_1_fu_837_p4(6),
      I1 => zext_ln134_cast_reg_1106(6),
      I2 => zext_ln134_cast_reg_1106(7),
      I3 => Gres_1_fu_837_p4(7),
      O => icmp_ln199_3_fu_916_p2_carry_i_4_n_5
    );
icmp_ln199_3_fu_916_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gres_1_fu_837_p4(4),
      I1 => zext_ln134_cast_reg_1106(4),
      I2 => zext_ln134_cast_reg_1106(5),
      I3 => Gres_1_fu_837_p4(5),
      O => icmp_ln199_3_fu_916_p2_carry_i_5_n_5
    );
icmp_ln199_3_fu_916_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gres_1_fu_837_p4(2),
      I1 => zext_ln134_cast_reg_1106(2),
      I2 => zext_ln134_cast_reg_1106(3),
      I3 => Gres_1_fu_837_p4(3),
      O => icmp_ln199_3_fu_916_p2_carry_i_6_n_5
    );
icmp_ln199_3_fu_916_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gres_1_fu_837_p4(0),
      I1 => zext_ln134_cast_reg_1106(0),
      I2 => zext_ln134_cast_reg_1106(1),
      I3 => Gres_1_fu_837_p4(1),
      O => icmp_ln199_3_fu_916_p2_carry_i_7_n_5
    );
icmp_ln199_3_fu_916_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_1_fu_837_p4(10),
      I1 => Gres_1_fu_837_p4(11),
      O => icmp_ln199_3_fu_916_p2_carry_i_9_n_5
    );
icmp_ln199_fu_733_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_icmp_ln199_fu_733_p2_carry_CO_UNCONNECTED(7),
      CO(6) => p_7_in,
      CO(5) => icmp_ln199_fu_733_p2_carry_n_7,
      CO(4) => icmp_ln199_fu_733_p2_carry_n_8,
      CO(3) => icmp_ln199_fu_733_p2_carry_n_9,
      CO(2) => icmp_ln199_fu_733_p2_carry_n_10,
      CO(1) => icmp_ln199_fu_733_p2_carry_n_11,
      CO(0) => icmp_ln199_fu_733_p2_carry_n_12,
      DI(7) => '0',
      DI(6) => Gres_fu_659_p4(13),
      DI(5 downto 4) => B"00",
      DI(3) => icmp_ln199_fu_733_p2_carry_i_2_n_5,
      DI(2) => icmp_ln199_fu_733_p2_carry_i_3_n_5,
      DI(1) => icmp_ln199_fu_733_p2_carry_i_4_n_5,
      DI(0) => icmp_ln199_fu_733_p2_carry_i_5_n_5,
      O(7 downto 0) => NLW_icmp_ln199_fu_733_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_26,
      S(5) => icmp_ln199_fu_733_p2_carry_i_7_n_5,
      S(4) => icmp_ln199_fu_733_p2_carry_i_8_n_5,
      S(3) => icmp_ln199_fu_733_p2_carry_i_9_n_5,
      S(2) => icmp_ln199_fu_733_p2_carry_i_10_n_5,
      S(1) => icmp_ln199_fu_733_p2_carry_i_11_n_5,
      S(0) => icmp_ln199_fu_733_p2_carry_i_12_n_5
    );
icmp_ln199_fu_733_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(4),
      I1 => Gres_fu_659_p4(4),
      I2 => zext_ln134_1_cast_reg_1116_reg(5),
      I3 => Gres_fu_659_p4(5),
      O => icmp_ln199_fu_733_p2_carry_i_10_n_5
    );
icmp_ln199_fu_733_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(2),
      I1 => Gres_fu_659_p4(2),
      I2 => zext_ln134_1_cast_reg_1116_reg(3),
      I3 => Gres_fu_659_p4(3),
      O => icmp_ln199_fu_733_p2_carry_i_11_n_5
    );
icmp_ln199_fu_733_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(0),
      I1 => Gres_fu_659_p4(0),
      I2 => zext_ln134_1_cast_reg_1116_reg(1),
      I3 => Gres_fu_659_p4(1),
      O => icmp_ln199_fu_733_p2_carry_i_12_n_5
    );
icmp_ln199_fu_733_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(6),
      I1 => Gres_fu_659_p4(6),
      I2 => Gres_fu_659_p4(7),
      I3 => zext_ln134_1_cast_reg_1116_reg(7),
      O => icmp_ln199_fu_733_p2_carry_i_2_n_5
    );
icmp_ln199_fu_733_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(4),
      I1 => Gres_fu_659_p4(4),
      I2 => Gres_fu_659_p4(5),
      I3 => zext_ln134_1_cast_reg_1116_reg(5),
      O => icmp_ln199_fu_733_p2_carry_i_3_n_5
    );
icmp_ln199_fu_733_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(2),
      I1 => Gres_fu_659_p4(2),
      I2 => Gres_fu_659_p4(3),
      I3 => zext_ln134_1_cast_reg_1116_reg(3),
      O => icmp_ln199_fu_733_p2_carry_i_4_n_5
    );
icmp_ln199_fu_733_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(0),
      I1 => Gres_fu_659_p4(0),
      I2 => Gres_fu_659_p4(1),
      I3 => zext_ln134_1_cast_reg_1116_reg(1),
      O => icmp_ln199_fu_733_p2_carry_i_5_n_5
    );
icmp_ln199_fu_733_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_fu_659_p4(10),
      I1 => Gres_fu_659_p4(11),
      O => icmp_ln199_fu_733_p2_carry_i_7_n_5
    );
icmp_ln199_fu_733_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_fu_659_p4(8),
      I1 => Gres_fu_659_p4(9),
      O => icmp_ln199_fu_733_p2_carry_i_8_n_5
    );
icmp_ln199_fu_733_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(6),
      I1 => Gres_fu_659_p4(6),
      I2 => zext_ln134_1_cast_reg_1116_reg(7),
      I3 => Gres_fu_659_p4(7),
      O => icmp_ln199_fu_733_p2_carry_i_9_n_5
    );
icmp_ln200_1_fu_758_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_icmp_ln200_1_fu_758_p2_carry_CO_UNCONNECTED(7),
      CO(6) => p_2_in,
      CO(5) => icmp_ln200_1_fu_758_p2_carry_n_7,
      CO(4) => icmp_ln200_1_fu_758_p2_carry_n_8,
      CO(3) => icmp_ln200_1_fu_758_p2_carry_n_9,
      CO(2) => icmp_ln200_1_fu_758_p2_carry_n_10,
      CO(1) => icmp_ln200_1_fu_758_p2_carry_n_11,
      CO(0) => icmp_ln200_1_fu_758_p2_carry_n_12,
      DI(7) => '0',
      DI(6) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_53,
      DI(5) => icmp_ln200_1_fu_758_p2_carry_i_2_n_5,
      DI(4) => icmp_ln200_1_fu_758_p2_carry_i_3_n_5,
      DI(3) => icmp_ln200_1_fu_758_p2_carry_i_4_n_5,
      DI(2) => icmp_ln200_1_fu_758_p2_carry_i_5_n_5,
      DI(1) => icmp_ln200_1_fu_758_p2_carry_i_6_n_5,
      DI(0) => icmp_ln200_1_fu_758_p2_carry_i_7_n_5,
      O(7 downto 0) => NLW_icmp_ln200_1_fu_758_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_27,
      S(5) => icmp_ln200_1_fu_758_p2_carry_i_9_n_5,
      S(4) => icmp_ln200_1_fu_758_p2_carry_i_10_n_5,
      S(3) => icmp_ln200_1_fu_758_p2_carry_i_11_n_5,
      S(2) => icmp_ln200_1_fu_758_p2_carry_i_12_n_5,
      S(1) => icmp_ln200_1_fu_758_p2_carry_i_13_n_5,
      S(0) => icmp_ln200_1_fu_758_p2_carry_i_14_n_5
    );
icmp_ln200_1_fu_758_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_fu_689_p4(8),
      I1 => Bres_fu_689_p4(9),
      O => icmp_ln200_1_fu_758_p2_carry_i_10_n_5
    );
icmp_ln200_1_fu_758_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Bres_fu_689_p4(6),
      I1 => zext_ln134_cast_reg_1106(6),
      I2 => Bres_fu_689_p4(7),
      I3 => zext_ln134_cast_reg_1106(7),
      O => icmp_ln200_1_fu_758_p2_carry_i_11_n_5
    );
icmp_ln200_1_fu_758_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Bres_fu_689_p4(4),
      I1 => zext_ln134_cast_reg_1106(4),
      I2 => Bres_fu_689_p4(5),
      I3 => zext_ln134_cast_reg_1106(5),
      O => icmp_ln200_1_fu_758_p2_carry_i_12_n_5
    );
icmp_ln200_1_fu_758_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Bres_fu_689_p4(2),
      I1 => zext_ln134_cast_reg_1106(2),
      I2 => Bres_fu_689_p4(3),
      I3 => zext_ln134_cast_reg_1106(3),
      O => icmp_ln200_1_fu_758_p2_carry_i_13_n_5
    );
icmp_ln200_1_fu_758_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Bres_fu_689_p4(0),
      I1 => zext_ln134_cast_reg_1106(0),
      I2 => Bres_fu_689_p4(1),
      I3 => zext_ln134_cast_reg_1106(1),
      O => icmp_ln200_1_fu_758_p2_carry_i_14_n_5
    );
icmp_ln200_1_fu_758_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bres_fu_689_p4(10),
      I1 => Bres_fu_689_p4(11),
      O => icmp_ln200_1_fu_758_p2_carry_i_2_n_5
    );
icmp_ln200_1_fu_758_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bres_fu_689_p4(8),
      I1 => Bres_fu_689_p4(9),
      O => icmp_ln200_1_fu_758_p2_carry_i_3_n_5
    );
icmp_ln200_1_fu_758_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Bres_fu_689_p4(6),
      I1 => zext_ln134_cast_reg_1106(6),
      I2 => zext_ln134_cast_reg_1106(7),
      I3 => Bres_fu_689_p4(7),
      O => icmp_ln200_1_fu_758_p2_carry_i_4_n_5
    );
icmp_ln200_1_fu_758_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Bres_fu_689_p4(4),
      I1 => zext_ln134_cast_reg_1106(4),
      I2 => zext_ln134_cast_reg_1106(5),
      I3 => Bres_fu_689_p4(5),
      O => icmp_ln200_1_fu_758_p2_carry_i_5_n_5
    );
icmp_ln200_1_fu_758_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Bres_fu_689_p4(2),
      I1 => zext_ln134_cast_reg_1106(2),
      I2 => zext_ln134_cast_reg_1106(3),
      I3 => Bres_fu_689_p4(3),
      O => icmp_ln200_1_fu_758_p2_carry_i_6_n_5
    );
icmp_ln200_1_fu_758_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Bres_fu_689_p4(0),
      I1 => zext_ln134_cast_reg_1106(0),
      I2 => zext_ln134_cast_reg_1106(1),
      I3 => Bres_fu_689_p4(1),
      O => icmp_ln200_1_fu_758_p2_carry_i_7_n_5
    );
icmp_ln200_1_fu_758_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_fu_689_p4(10),
      I1 => Bres_fu_689_p4(11),
      O => icmp_ln200_1_fu_758_p2_carry_i_9_n_5
    );
icmp_ln200_2_fu_945_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_icmp_ln200_2_fu_945_p2_carry_CO_UNCONNECTED(7),
      CO(6) => p_11_in,
      CO(5) => icmp_ln200_2_fu_945_p2_carry_n_7,
      CO(4) => icmp_ln200_2_fu_945_p2_carry_n_8,
      CO(3) => icmp_ln200_2_fu_945_p2_carry_n_9,
      CO(2) => icmp_ln200_2_fu_945_p2_carry_n_10,
      CO(1) => icmp_ln200_2_fu_945_p2_carry_n_11,
      CO(0) => icmp_ln200_2_fu_945_p2_carry_n_12,
      DI(7) => '0',
      DI(6) => Bres_1_fu_867_p4(13),
      DI(5 downto 4) => B"00",
      DI(3) => icmp_ln200_2_fu_945_p2_carry_i_2_n_5,
      DI(2) => icmp_ln200_2_fu_945_p2_carry_i_3_n_5,
      DI(1) => icmp_ln200_2_fu_945_p2_carry_i_4_n_5,
      DI(0) => icmp_ln200_2_fu_945_p2_carry_i_5_n_5,
      O(7 downto 0) => NLW_icmp_ln200_2_fu_945_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_27,
      S(5) => icmp_ln200_2_fu_945_p2_carry_i_7_n_5,
      S(4) => icmp_ln200_2_fu_945_p2_carry_i_8_n_5,
      S(3) => icmp_ln200_2_fu_945_p2_carry_i_9_n_5,
      S(2) => icmp_ln200_2_fu_945_p2_carry_i_10_n_5,
      S(1) => icmp_ln200_2_fu_945_p2_carry_i_11_n_5,
      S(0) => icmp_ln200_2_fu_945_p2_carry_i_12_n_5
    );
icmp_ln200_2_fu_945_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(4),
      I1 => Bres_1_fu_867_p4(4),
      I2 => zext_ln134_1_cast_reg_1116_reg(5),
      I3 => Bres_1_fu_867_p4(5),
      O => icmp_ln200_2_fu_945_p2_carry_i_10_n_5
    );
icmp_ln200_2_fu_945_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(2),
      I1 => Bres_1_fu_867_p4(2),
      I2 => zext_ln134_1_cast_reg_1116_reg(3),
      I3 => Bres_1_fu_867_p4(3),
      O => icmp_ln200_2_fu_945_p2_carry_i_11_n_5
    );
icmp_ln200_2_fu_945_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(0),
      I1 => Bres_1_fu_867_p4(0),
      I2 => zext_ln134_1_cast_reg_1116_reg(1),
      I3 => Bres_1_fu_867_p4(1),
      O => icmp_ln200_2_fu_945_p2_carry_i_12_n_5
    );
icmp_ln200_2_fu_945_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(6),
      I1 => Bres_1_fu_867_p4(6),
      I2 => Bres_1_fu_867_p4(7),
      I3 => zext_ln134_1_cast_reg_1116_reg(7),
      O => icmp_ln200_2_fu_945_p2_carry_i_2_n_5
    );
icmp_ln200_2_fu_945_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(4),
      I1 => Bres_1_fu_867_p4(4),
      I2 => Bres_1_fu_867_p4(5),
      I3 => zext_ln134_1_cast_reg_1116_reg(5),
      O => icmp_ln200_2_fu_945_p2_carry_i_3_n_5
    );
icmp_ln200_2_fu_945_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(2),
      I1 => Bres_1_fu_867_p4(2),
      I2 => Bres_1_fu_867_p4(3),
      I3 => zext_ln134_1_cast_reg_1116_reg(3),
      O => icmp_ln200_2_fu_945_p2_carry_i_4_n_5
    );
icmp_ln200_2_fu_945_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(0),
      I1 => Bres_1_fu_867_p4(0),
      I2 => Bres_1_fu_867_p4(1),
      I3 => zext_ln134_1_cast_reg_1116_reg(1),
      O => icmp_ln200_2_fu_945_p2_carry_i_5_n_5
    );
icmp_ln200_2_fu_945_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_1_fu_867_p4(10),
      I1 => Bres_1_fu_867_p4(11),
      O => icmp_ln200_2_fu_945_p2_carry_i_7_n_5
    );
icmp_ln200_2_fu_945_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_1_fu_867_p4(8),
      I1 => Bres_1_fu_867_p4(9),
      O => icmp_ln200_2_fu_945_p2_carry_i_8_n_5
    );
icmp_ln200_2_fu_945_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(6),
      I1 => Bres_1_fu_867_p4(6),
      I2 => zext_ln134_1_cast_reg_1116_reg(7),
      I3 => Bres_1_fu_867_p4(7),
      O => icmp_ln200_2_fu_945_p2_carry_i_9_n_5
    );
icmp_ln200_3_fu_950_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_icmp_ln200_3_fu_950_p2_carry_CO_UNCONNECTED(7),
      CO(6) => p_5_in,
      CO(5) => icmp_ln200_3_fu_950_p2_carry_n_7,
      CO(4) => icmp_ln200_3_fu_950_p2_carry_n_8,
      CO(3) => icmp_ln200_3_fu_950_p2_carry_n_9,
      CO(2) => icmp_ln200_3_fu_950_p2_carry_n_10,
      CO(1) => icmp_ln200_3_fu_950_p2_carry_n_11,
      CO(0) => icmp_ln200_3_fu_950_p2_carry_n_12,
      DI(7) => '0',
      DI(6) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_54,
      DI(5) => icmp_ln200_3_fu_950_p2_carry_i_2_n_5,
      DI(4) => icmp_ln200_3_fu_950_p2_carry_i_3_n_5,
      DI(3) => icmp_ln200_3_fu_950_p2_carry_i_4_n_5,
      DI(2) => icmp_ln200_3_fu_950_p2_carry_i_5_n_5,
      DI(1) => icmp_ln200_3_fu_950_p2_carry_i_6_n_5,
      DI(0) => icmp_ln200_3_fu_950_p2_carry_i_7_n_5,
      O(7 downto 0) => NLW_icmp_ln200_3_fu_950_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_28,
      S(5) => icmp_ln200_3_fu_950_p2_carry_i_9_n_5,
      S(4) => icmp_ln200_3_fu_950_p2_carry_i_10_n_5,
      S(3) => icmp_ln200_3_fu_950_p2_carry_i_11_n_5,
      S(2) => icmp_ln200_3_fu_950_p2_carry_i_12_n_5,
      S(1) => icmp_ln200_3_fu_950_p2_carry_i_13_n_5,
      S(0) => icmp_ln200_3_fu_950_p2_carry_i_14_n_5
    );
icmp_ln200_3_fu_950_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_1_fu_867_p4(8),
      I1 => Bres_1_fu_867_p4(9),
      O => icmp_ln200_3_fu_950_p2_carry_i_10_n_5
    );
icmp_ln200_3_fu_950_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Bres_1_fu_867_p4(6),
      I1 => zext_ln134_cast_reg_1106(6),
      I2 => Bres_1_fu_867_p4(7),
      I3 => zext_ln134_cast_reg_1106(7),
      O => icmp_ln200_3_fu_950_p2_carry_i_11_n_5
    );
icmp_ln200_3_fu_950_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Bres_1_fu_867_p4(4),
      I1 => zext_ln134_cast_reg_1106(4),
      I2 => Bres_1_fu_867_p4(5),
      I3 => zext_ln134_cast_reg_1106(5),
      O => icmp_ln200_3_fu_950_p2_carry_i_12_n_5
    );
icmp_ln200_3_fu_950_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Bres_1_fu_867_p4(2),
      I1 => zext_ln134_cast_reg_1106(2),
      I2 => Bres_1_fu_867_p4(3),
      I3 => zext_ln134_cast_reg_1106(3),
      O => icmp_ln200_3_fu_950_p2_carry_i_13_n_5
    );
icmp_ln200_3_fu_950_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Bres_1_fu_867_p4(0),
      I1 => zext_ln134_cast_reg_1106(0),
      I2 => Bres_1_fu_867_p4(1),
      I3 => zext_ln134_cast_reg_1106(1),
      O => icmp_ln200_3_fu_950_p2_carry_i_14_n_5
    );
icmp_ln200_3_fu_950_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bres_1_fu_867_p4(10),
      I1 => Bres_1_fu_867_p4(11),
      O => icmp_ln200_3_fu_950_p2_carry_i_2_n_5
    );
icmp_ln200_3_fu_950_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bres_1_fu_867_p4(8),
      I1 => Bres_1_fu_867_p4(9),
      O => icmp_ln200_3_fu_950_p2_carry_i_3_n_5
    );
icmp_ln200_3_fu_950_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Bres_1_fu_867_p4(6),
      I1 => zext_ln134_cast_reg_1106(6),
      I2 => zext_ln134_cast_reg_1106(7),
      I3 => Bres_1_fu_867_p4(7),
      O => icmp_ln200_3_fu_950_p2_carry_i_4_n_5
    );
icmp_ln200_3_fu_950_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Bres_1_fu_867_p4(4),
      I1 => zext_ln134_cast_reg_1106(4),
      I2 => zext_ln134_cast_reg_1106(5),
      I3 => Bres_1_fu_867_p4(5),
      O => icmp_ln200_3_fu_950_p2_carry_i_5_n_5
    );
icmp_ln200_3_fu_950_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Bres_1_fu_867_p4(2),
      I1 => zext_ln134_cast_reg_1106(2),
      I2 => zext_ln134_cast_reg_1106(3),
      I3 => Bres_1_fu_867_p4(3),
      O => icmp_ln200_3_fu_950_p2_carry_i_6_n_5
    );
icmp_ln200_3_fu_950_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Bres_1_fu_867_p4(0),
      I1 => zext_ln134_cast_reg_1106(0),
      I2 => zext_ln134_cast_reg_1106(1),
      I3 => Bres_1_fu_867_p4(1),
      O => icmp_ln200_3_fu_950_p2_carry_i_7_n_5
    );
icmp_ln200_3_fu_950_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_1_fu_867_p4(10),
      I1 => Bres_1_fu_867_p4(11),
      O => icmp_ln200_3_fu_950_p2_carry_i_9_n_5
    );
icmp_ln200_fu_753_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_icmp_ln200_fu_753_p2_carry_CO_UNCONNECTED(7),
      CO(6) => p_8_in,
      CO(5) => icmp_ln200_fu_753_p2_carry_n_7,
      CO(4) => icmp_ln200_fu_753_p2_carry_n_8,
      CO(3) => icmp_ln200_fu_753_p2_carry_n_9,
      CO(2) => icmp_ln200_fu_753_p2_carry_n_10,
      CO(1) => icmp_ln200_fu_753_p2_carry_n_11,
      CO(0) => icmp_ln200_fu_753_p2_carry_n_12,
      DI(7) => '0',
      DI(6) => Bres_fu_689_p4(13),
      DI(5 downto 4) => B"00",
      DI(3) => icmp_ln200_fu_753_p2_carry_i_2_n_5,
      DI(2) => icmp_ln200_fu_753_p2_carry_i_3_n_5,
      DI(1) => icmp_ln200_fu_753_p2_carry_i_4_n_5,
      DI(0) => icmp_ln200_fu_753_p2_carry_i_5_n_5,
      O(7 downto 0) => NLW_icmp_ln200_fu_753_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_26,
      S(5) => icmp_ln200_fu_753_p2_carry_i_7_n_5,
      S(4) => icmp_ln200_fu_753_p2_carry_i_8_n_5,
      S(3) => icmp_ln200_fu_753_p2_carry_i_9_n_5,
      S(2) => icmp_ln200_fu_753_p2_carry_i_10_n_5,
      S(1) => icmp_ln200_fu_753_p2_carry_i_11_n_5,
      S(0) => icmp_ln200_fu_753_p2_carry_i_12_n_5
    );
icmp_ln200_fu_753_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(4),
      I1 => Bres_fu_689_p4(4),
      I2 => zext_ln134_1_cast_reg_1116_reg(5),
      I3 => Bres_fu_689_p4(5),
      O => icmp_ln200_fu_753_p2_carry_i_10_n_5
    );
icmp_ln200_fu_753_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(2),
      I1 => Bres_fu_689_p4(2),
      I2 => zext_ln134_1_cast_reg_1116_reg(3),
      I3 => Bres_fu_689_p4(3),
      O => icmp_ln200_fu_753_p2_carry_i_11_n_5
    );
icmp_ln200_fu_753_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(0),
      I1 => Bres_fu_689_p4(0),
      I2 => zext_ln134_1_cast_reg_1116_reg(1),
      I3 => Bres_fu_689_p4(1),
      O => icmp_ln200_fu_753_p2_carry_i_12_n_5
    );
icmp_ln200_fu_753_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(6),
      I1 => Bres_fu_689_p4(6),
      I2 => Bres_fu_689_p4(7),
      I3 => zext_ln134_1_cast_reg_1116_reg(7),
      O => icmp_ln200_fu_753_p2_carry_i_2_n_5
    );
icmp_ln200_fu_753_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(4),
      I1 => Bres_fu_689_p4(4),
      I2 => Bres_fu_689_p4(5),
      I3 => zext_ln134_1_cast_reg_1116_reg(5),
      O => icmp_ln200_fu_753_p2_carry_i_3_n_5
    );
icmp_ln200_fu_753_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(2),
      I1 => Bres_fu_689_p4(2),
      I2 => Bres_fu_689_p4(3),
      I3 => zext_ln134_1_cast_reg_1116_reg(3),
      O => icmp_ln200_fu_753_p2_carry_i_4_n_5
    );
icmp_ln200_fu_753_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(0),
      I1 => Bres_fu_689_p4(0),
      I2 => Bres_fu_689_p4(1),
      I3 => zext_ln134_1_cast_reg_1116_reg(1),
      O => icmp_ln200_fu_753_p2_carry_i_5_n_5
    );
icmp_ln200_fu_753_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_fu_689_p4(10),
      I1 => Bres_fu_689_p4(11),
      O => icmp_ln200_fu_753_p2_carry_i_7_n_5
    );
icmp_ln200_fu_753_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_fu_689_p4(8),
      I1 => Bres_fu_689_p4(9),
      O => icmp_ln200_fu_753_p2_carry_i_8_n_5
    );
icmp_ln200_fu_753_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln134_1_cast_reg_1116_reg(6),
      I1 => Bres_fu_689_p4(6),
      I2 => zext_ln134_1_cast_reg_1116_reg(7),
      I3 => Bres_fu_689_p4(7),
      O => icmp_ln200_fu_753_p2_carry_i_9_n_5
    );
\mOutPtr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AAA6AAAAAAAAA"
    )
        port map (
      I0 => push_1,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => stream_in_hresampled_empty_n,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => stream_csc_full_n,
      I5 => \mOutPtr_reg[4]\(2),
      O => E(0)
    );
\mOutPtr[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^push\,
      I1 => stream_csc_empty_n,
      I2 => v_hcresampler_core_U0_stream_csc_read,
      O => empty_n_reg(0)
    );
\mOutPtr[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A22AAAAAAAAAAAA"
    )
        port map (
      I0 => push_1,
      I1 => \mOutPtr_reg[4]\(2),
      I2 => stream_csc_full_n,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => stream_in_hresampled_empty_n,
      I5 => ap_enable_reg_pp0_iter1,
      O => mOutPtr16_out
    );
\mOutPtr[4]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^push\,
      I1 => v_hcresampler_core_U0_stream_csc_read,
      I2 => stream_csc_empty_n,
      O => mOutPtr16_out_0
    );
mac_muladd_8ns_16s_22s_25_4_1_U163: entity work.bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      CO(0) => \add_ln192_2_fu_623_p2_carry__2_n_11\,
      DI(0) => Rres_fu_629_p4(13),
      K12_read(15 downto 0) => K12_read(15 downto 0),
      O(0) => Rres_fu_629_p4(12),
      P(19) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_5,
      P(18) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_6,
      P(17) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_7,
      P(16) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_8,
      P(15) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_9,
      P(14) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_10,
      P(13) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_11,
      P(12) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_12,
      P(11) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_13,
      P(10) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_14,
      P(9) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_15,
      P(8) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_16,
      P(7) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_17,
      P(6) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_18,
      P(5) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_19,
      P(4) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_20,
      P(3) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_21,
      P(2) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_22,
      P(1) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_23,
      P(0) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_24,
      Q(9 downto 0) => Q(9 downto 0),
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_25,
      \add_ln192_1_reg_1224_reg[15]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_36,
      \add_ln192_1_reg_1224_reg[15]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_37,
      \add_ln192_1_reg_1224_reg[15]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_38,
      \add_ln192_1_reg_1224_reg[15]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_39,
      \add_ln192_1_reg_1224_reg[15]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_40,
      \add_ln192_1_reg_1224_reg[15]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_41,
      \add_ln192_1_reg_1224_reg[15]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_42,
      \add_ln192_1_reg_1224_reg[15]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_43,
      \add_ln192_1_reg_1224_reg[23]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_44,
      \add_ln192_1_reg_1224_reg[23]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_45,
      \add_ln192_1_reg_1224_reg[23]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_46,
      \add_ln192_1_reg_1224_reg[23]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_47,
      \add_ln192_1_reg_1224_reg[23]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_48,
      \add_ln192_1_reg_1224_reg[23]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_49,
      \add_ln192_1_reg_1224_reg[23]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_50,
      \add_ln192_1_reg_1224_reg[23]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_51,
      \add_ln192_1_reg_1224_reg[7]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_28,
      \add_ln192_1_reg_1224_reg[7]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_29,
      \add_ln192_1_reg_1224_reg[7]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_30,
      \add_ln192_1_reg_1224_reg[7]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_31,
      \add_ln192_1_reg_1224_reg[7]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_32,
      \add_ln192_1_reg_1224_reg[7]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_33,
      \add_ln192_1_reg_1224_reg[7]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_34,
      \add_ln192_1_reg_1224_reg[7]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_35,
      \add_ln192_2_fu_623_p2_carry__2\(0) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_26,
      \add_ln192_2_fu_623_p2_carry__2_0\(0) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_27,
      \add_ln192_2_fu_623_p2_carry__2_1\(0) => mac_muladd_8ns_16s_22s_25_4_1_U163_n_53,
      \add_ln192_2_fu_623_p2_carry__2_2\(24 downto 0) => add_ln192_1_reg_1224(24 downto 0),
      ap_clk => ap_clk,
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(15 downto 8)
    );
mac_muladd_8ns_16s_22s_25_4_1_U164: entity work.bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_37
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      CO(0) => \add_ln194_2_fu_653_p2_carry__2_n_11\,
      DI(0) => Gres_fu_659_p4(13),
      DSP_ALU_INST(9 downto 0) => DSP_ALU_INST_2(9 downto 0),
      K22_read(15 downto 0) => K22_read(15 downto 0),
      O(0) => Gres_fu_659_p4(12),
      P(19) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_5,
      P(18) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_6,
      P(17) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_7,
      P(16) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_8,
      P(15) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_9,
      P(14) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_10,
      P(13) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_11,
      P(12) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_12,
      P(11) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_13,
      P(10) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_14,
      P(9) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_15,
      P(8) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_16,
      P(7) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_17,
      P(6) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_18,
      P(5) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_19,
      P(4) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_20,
      P(3) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_21,
      P(2) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_22,
      P(1) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_23,
      P(0) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_24,
      Q(24 downto 0) => add_ln194_1_reg_1240(24 downto 0),
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_25,
      \add_ln194_1_reg_1240_reg[15]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_36,
      \add_ln194_1_reg_1240_reg[15]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_37,
      \add_ln194_1_reg_1240_reg[15]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_38,
      \add_ln194_1_reg_1240_reg[15]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_39,
      \add_ln194_1_reg_1240_reg[15]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_40,
      \add_ln194_1_reg_1240_reg[15]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_41,
      \add_ln194_1_reg_1240_reg[15]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_42,
      \add_ln194_1_reg_1240_reg[15]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_43,
      \add_ln194_1_reg_1240_reg[23]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_44,
      \add_ln194_1_reg_1240_reg[23]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_45,
      \add_ln194_1_reg_1240_reg[23]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_46,
      \add_ln194_1_reg_1240_reg[23]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_47,
      \add_ln194_1_reg_1240_reg[23]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_48,
      \add_ln194_1_reg_1240_reg[23]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_49,
      \add_ln194_1_reg_1240_reg[23]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_50,
      \add_ln194_1_reg_1240_reg[23]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_51,
      \add_ln194_1_reg_1240_reg[7]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_28,
      \add_ln194_1_reg_1240_reg[7]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_29,
      \add_ln194_1_reg_1240_reg[7]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_30,
      \add_ln194_1_reg_1240_reg[7]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_31,
      \add_ln194_1_reg_1240_reg[7]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_32,
      \add_ln194_1_reg_1240_reg[7]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_33,
      \add_ln194_1_reg_1240_reg[7]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_34,
      \add_ln194_1_reg_1240_reg[7]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_35,
      \add_ln194_2_fu_653_p2_carry__2\(0) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_26,
      \add_ln194_2_fu_653_p2_carry__2_0\(0) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_27,
      \add_ln194_2_fu_653_p2_carry__2_1\(0) => mac_muladd_8ns_16s_22s_25_4_1_U164_n_53,
      ap_clk => ap_clk,
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(15 downto 8)
    );
mac_muladd_8ns_16s_22s_25_4_1_U165: entity work.bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_38
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      CO(0) => \add_ln196_2_fu_683_p2_carry__2_n_11\,
      DI(0) => Bres_fu_689_p4(13),
      DSP_ALU_INST(9 downto 0) => DSP_ALU_INST_5(9 downto 0),
      K32_read(15 downto 0) => K32_read(15 downto 0),
      O(0) => Bres_fu_689_p4(12),
      P(19) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_5,
      P(18) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_6,
      P(17) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_7,
      P(16) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_8,
      P(15) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_9,
      P(14) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_10,
      P(13) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_11,
      P(12) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_12,
      P(11) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_13,
      P(10) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_14,
      P(9) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_15,
      P(8) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_16,
      P(7) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_17,
      P(6) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_18,
      P(5) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_19,
      P(4) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_20,
      P(3) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_21,
      P(2) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_22,
      P(1) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_23,
      P(0) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_24,
      Q(24 downto 0) => add_ln196_1_reg_1256(24 downto 0),
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_25,
      \add_ln196_1_reg_1256_reg[15]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_36,
      \add_ln196_1_reg_1256_reg[15]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_37,
      \add_ln196_1_reg_1256_reg[15]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_38,
      \add_ln196_1_reg_1256_reg[15]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_39,
      \add_ln196_1_reg_1256_reg[15]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_40,
      \add_ln196_1_reg_1256_reg[15]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_41,
      \add_ln196_1_reg_1256_reg[15]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_42,
      \add_ln196_1_reg_1256_reg[15]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_43,
      \add_ln196_1_reg_1256_reg[23]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_44,
      \add_ln196_1_reg_1256_reg[23]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_45,
      \add_ln196_1_reg_1256_reg[23]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_46,
      \add_ln196_1_reg_1256_reg[23]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_47,
      \add_ln196_1_reg_1256_reg[23]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_48,
      \add_ln196_1_reg_1256_reg[23]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_49,
      \add_ln196_1_reg_1256_reg[23]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_50,
      \add_ln196_1_reg_1256_reg[23]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_51,
      \add_ln196_1_reg_1256_reg[7]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_28,
      \add_ln196_1_reg_1256_reg[7]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_29,
      \add_ln196_1_reg_1256_reg[7]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_30,
      \add_ln196_1_reg_1256_reg[7]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_31,
      \add_ln196_1_reg_1256_reg[7]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_32,
      \add_ln196_1_reg_1256_reg[7]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_33,
      \add_ln196_1_reg_1256_reg[7]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_34,
      \add_ln196_1_reg_1256_reg[7]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_35,
      \add_ln196_2_fu_683_p2_carry__2\(0) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_26,
      \add_ln196_2_fu_683_p2_carry__2_0\(0) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_27,
      \add_ln196_2_fu_683_p2_carry__2_1\(0) => mac_muladd_8ns_16s_22s_25_4_1_U165_n_53,
      ap_clk => ap_clk,
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(15 downto 8)
    );
mac_muladd_8ns_16s_22s_25_4_1_U166: entity work.bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_39
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      CO(0) => \add_ln192_5_fu_801_p2_carry__2_n_11\,
      DI(0) => Rres_1_fu_807_p4(13),
      O(0) => Rres_1_fu_807_p4(12),
      P(19) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_5,
      P(18) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_6,
      P(17) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_7,
      P(16) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_8,
      P(15) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_9,
      P(14) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_10,
      P(13) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_11,
      P(12) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_12,
      P(11) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_13,
      P(10) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_14,
      P(9) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_15,
      P(8) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_16,
      P(7) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_17,
      P(6) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_18,
      P(5) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_19,
      P(4) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_20,
      P(3) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_21,
      P(2) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_22,
      P(1) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_23,
      P(0) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_24,
      Q(9 downto 0) => Q(9 downto 0),
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_25,
      \add_ln192_4_reg_1266_reg[15]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_36,
      \add_ln192_4_reg_1266_reg[15]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_37,
      \add_ln192_4_reg_1266_reg[15]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_38,
      \add_ln192_4_reg_1266_reg[15]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_39,
      \add_ln192_4_reg_1266_reg[15]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_40,
      \add_ln192_4_reg_1266_reg[15]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_41,
      \add_ln192_4_reg_1266_reg[15]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_42,
      \add_ln192_4_reg_1266_reg[15]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_43,
      \add_ln192_4_reg_1266_reg[23]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_44,
      \add_ln192_4_reg_1266_reg[23]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_45,
      \add_ln192_4_reg_1266_reg[23]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_46,
      \add_ln192_4_reg_1266_reg[23]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_47,
      \add_ln192_4_reg_1266_reg[23]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_48,
      \add_ln192_4_reg_1266_reg[23]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_49,
      \add_ln192_4_reg_1266_reg[23]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_50,
      \add_ln192_4_reg_1266_reg[23]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_51,
      \add_ln192_4_reg_1266_reg[7]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_28,
      \add_ln192_4_reg_1266_reg[7]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_29,
      \add_ln192_4_reg_1266_reg[7]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_30,
      \add_ln192_4_reg_1266_reg[7]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_31,
      \add_ln192_4_reg_1266_reg[7]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_32,
      \add_ln192_4_reg_1266_reg[7]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_33,
      \add_ln192_4_reg_1266_reg[7]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_34,
      \add_ln192_4_reg_1266_reg[7]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_35,
      \add_ln192_5_fu_801_p2_carry__2\(0) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_26,
      \add_ln192_5_fu_801_p2_carry__2_0\(0) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_27,
      \add_ln192_5_fu_801_p2_carry__2_1\(0) => mac_muladd_8ns_16s_22s_25_4_1_U166_n_53,
      \add_ln192_5_fu_801_p2_carry__2_2\(24 downto 0) => add_ln192_4_reg_1266(24 downto 0),
      ap_clk => ap_clk,
      \out\(15 downto 0) => \out\(15 downto 0),
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(31 downto 24)
    );
mac_muladd_8ns_16s_22s_25_4_1_U167: entity work.bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_40
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      CO(0) => \add_ln194_5_fu_831_p2_carry__2_n_11\,
      DI(0) => Gres_1_fu_837_p4(13),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_ALU_INST_0(9 downto 0) => DSP_ALU_INST_2(9 downto 0),
      O(0) => Gres_1_fu_837_p4(12),
      P(19) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_5,
      P(18) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_6,
      P(17) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_7,
      P(16) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_8,
      P(15) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_9,
      P(14) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_10,
      P(13) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_11,
      P(12) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_12,
      P(11) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_13,
      P(10) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_14,
      P(9) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_15,
      P(8) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_16,
      P(7) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_17,
      P(6) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_18,
      P(5) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_19,
      P(4) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_20,
      P(3) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_21,
      P(2) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_22,
      P(1) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_23,
      P(0) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_24,
      Q(24 downto 0) => add_ln194_4_reg_1276(24 downto 0),
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_25,
      \add_ln194_4_reg_1276_reg[15]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_36,
      \add_ln194_4_reg_1276_reg[15]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_37,
      \add_ln194_4_reg_1276_reg[15]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_38,
      \add_ln194_4_reg_1276_reg[15]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_39,
      \add_ln194_4_reg_1276_reg[15]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_40,
      \add_ln194_4_reg_1276_reg[15]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_41,
      \add_ln194_4_reg_1276_reg[15]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_42,
      \add_ln194_4_reg_1276_reg[15]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_43,
      \add_ln194_4_reg_1276_reg[23]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_44,
      \add_ln194_4_reg_1276_reg[23]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_45,
      \add_ln194_4_reg_1276_reg[23]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_46,
      \add_ln194_4_reg_1276_reg[23]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_47,
      \add_ln194_4_reg_1276_reg[23]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_48,
      \add_ln194_4_reg_1276_reg[23]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_49,
      \add_ln194_4_reg_1276_reg[23]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_50,
      \add_ln194_4_reg_1276_reg[23]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_51,
      \add_ln194_4_reg_1276_reg[7]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_28,
      \add_ln194_4_reg_1276_reg[7]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_29,
      \add_ln194_4_reg_1276_reg[7]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_30,
      \add_ln194_4_reg_1276_reg[7]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_31,
      \add_ln194_4_reg_1276_reg[7]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_32,
      \add_ln194_4_reg_1276_reg[7]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_33,
      \add_ln194_4_reg_1276_reg[7]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_34,
      \add_ln194_4_reg_1276_reg[7]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_35,
      \add_ln194_5_fu_831_p2_carry__2\(0) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_26,
      \add_ln194_5_fu_831_p2_carry__2_0\(0) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_27,
      \add_ln194_5_fu_831_p2_carry__2_1\(0) => mac_muladd_8ns_16s_22s_25_4_1_U167_n_53,
      ap_clk => ap_clk,
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(31 downto 24)
    );
mac_muladd_8ns_16s_22s_25_4_1_U168: entity work.bd_2d50_csc_0_mac_muladd_8ns_16s_22s_25_4_1_41
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      CO(0) => \add_ln196_5_fu_861_p2_carry__2_n_11\,
      DI(0) => Bres_1_fu_867_p4(13),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_3(15 downto 0),
      DSP_ALU_INST_0(9 downto 0) => DSP_ALU_INST_5(9 downto 0),
      O(0) => Bres_1_fu_867_p4(12),
      P(19) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_5,
      P(18) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_6,
      P(17) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_7,
      P(16) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_8,
      P(15) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_9,
      P(14) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_10,
      P(13) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_11,
      P(12) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_12,
      P(11) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_13,
      P(10) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_14,
      P(9) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_15,
      P(8) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_16,
      P(7) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_17,
      P(6) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_18,
      P(5) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_19,
      P(4) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_20,
      P(3) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_21,
      P(2) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_22,
      P(1) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_23,
      P(0) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_24,
      Q(24 downto 0) => add_ln196_4_reg_1286(24 downto 0),
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_26,
      \add_ln196_4_reg_1286_reg[15]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_37,
      \add_ln196_4_reg_1286_reg[15]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_38,
      \add_ln196_4_reg_1286_reg[15]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_39,
      \add_ln196_4_reg_1286_reg[15]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_40,
      \add_ln196_4_reg_1286_reg[15]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_41,
      \add_ln196_4_reg_1286_reg[15]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_42,
      \add_ln196_4_reg_1286_reg[15]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_43,
      \add_ln196_4_reg_1286_reg[15]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_44,
      \add_ln196_4_reg_1286_reg[23]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_45,
      \add_ln196_4_reg_1286_reg[23]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_46,
      \add_ln196_4_reg_1286_reg[23]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_47,
      \add_ln196_4_reg_1286_reg[23]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_48,
      \add_ln196_4_reg_1286_reg[23]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_49,
      \add_ln196_4_reg_1286_reg[23]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_50,
      \add_ln196_4_reg_1286_reg[23]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_51,
      \add_ln196_4_reg_1286_reg[23]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_52,
      \add_ln196_4_reg_1286_reg[7]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_29,
      \add_ln196_4_reg_1286_reg[7]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_30,
      \add_ln196_4_reg_1286_reg[7]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_31,
      \add_ln196_4_reg_1286_reg[7]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_32,
      \add_ln196_4_reg_1286_reg[7]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_33,
      \add_ln196_4_reg_1286_reg[7]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_34,
      \add_ln196_4_reg_1286_reg[7]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_35,
      \add_ln196_4_reg_1286_reg[7]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_36,
      \add_ln196_5_fu_861_p2_carry__2\(0) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_27,
      \add_ln196_5_fu_861_p2_carry__2_0\(0) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_28,
      \add_ln196_5_fu_861_p2_carry__2_1\(0) => mac_muladd_8ns_16s_22s_25_4_1_U168_n_54,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      stream_csc_full_n => stream_csc_full_n,
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(31 downto 24),
      stream_in_hresampled_empty_n => stream_in_hresampled_empty_n
    );
mul_16s_8ns_24_1_1_U152: entity work.bd_2d50_csc_0_mul_16s_8ns_24_1_1
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      P(23) => mul_16s_8ns_24_1_1_U152_n_5,
      P(22) => mul_16s_8ns_24_1_1_U152_n_6,
      P(21) => mul_16s_8ns_24_1_1_U152_n_7,
      P(20) => mul_16s_8ns_24_1_1_U152_n_8,
      P(19) => mul_16s_8ns_24_1_1_U152_n_9,
      P(18) => mul_16s_8ns_24_1_1_U152_n_10,
      P(17) => mul_16s_8ns_24_1_1_U152_n_11,
      P(16) => mul_16s_8ns_24_1_1_U152_n_12,
      P(15) => mul_16s_8ns_24_1_1_U152_n_13,
      P(14) => mul_16s_8ns_24_1_1_U152_n_14,
      P(13) => mul_16s_8ns_24_1_1_U152_n_15,
      P(12) => mul_16s_8ns_24_1_1_U152_n_16,
      P(11) => mul_16s_8ns_24_1_1_U152_n_17,
      P(10) => mul_16s_8ns_24_1_1_U152_n_18,
      P(9) => mul_16s_8ns_24_1_1_U152_n_19,
      P(8) => mul_16s_8ns_24_1_1_U152_n_20,
      P(7) => mul_16s_8ns_24_1_1_U152_n_21,
      P(6) => mul_16s_8ns_24_1_1_U152_n_22,
      P(5) => mul_16s_8ns_24_1_1_U152_n_23,
      P(4) => mul_16s_8ns_24_1_1_U152_n_24,
      P(3) => mul_16s_8ns_24_1_1_U152_n_25,
      P(2) => mul_16s_8ns_24_1_1_U152_n_26,
      P(1) => mul_16s_8ns_24_1_1_U152_n_27,
      P(0) => mul_16s_8ns_24_1_1_U152_n_28,
      S(0) => mul_16s_8ns_24_1_1_U152_n_29,
      \add_ln192_1_reg_1224_reg[23]\(0) => mul_8ns_16s_24_1_1_U151_n_5,
      ap_clk => ap_clk,
      \out\(15 downto 0) => \out\(15 downto 0),
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(7 downto 0)
    );
mul_16s_8ns_24_1_1_U154: entity work.bd_2d50_csc_0_mul_16s_8ns_24_1_1_42
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      P(23) => mul_16s_8ns_24_1_1_U154_n_5,
      P(22) => mul_16s_8ns_24_1_1_U154_n_6,
      P(21) => mul_16s_8ns_24_1_1_U154_n_7,
      P(20) => mul_16s_8ns_24_1_1_U154_n_8,
      P(19) => mul_16s_8ns_24_1_1_U154_n_9,
      P(18) => mul_16s_8ns_24_1_1_U154_n_10,
      P(17) => mul_16s_8ns_24_1_1_U154_n_11,
      P(16) => mul_16s_8ns_24_1_1_U154_n_12,
      P(15) => mul_16s_8ns_24_1_1_U154_n_13,
      P(14) => mul_16s_8ns_24_1_1_U154_n_14,
      P(13) => mul_16s_8ns_24_1_1_U154_n_15,
      P(12) => mul_16s_8ns_24_1_1_U154_n_16,
      P(11) => mul_16s_8ns_24_1_1_U154_n_17,
      P(10) => mul_16s_8ns_24_1_1_U154_n_18,
      P(9) => mul_16s_8ns_24_1_1_U154_n_19,
      P(8) => mul_16s_8ns_24_1_1_U154_n_20,
      P(7) => mul_16s_8ns_24_1_1_U154_n_21,
      P(6) => mul_16s_8ns_24_1_1_U154_n_22,
      P(5) => mul_16s_8ns_24_1_1_U154_n_23,
      P(4) => mul_16s_8ns_24_1_1_U154_n_24,
      P(3) => mul_16s_8ns_24_1_1_U154_n_25,
      P(2) => mul_16s_8ns_24_1_1_U154_n_26,
      P(1) => mul_16s_8ns_24_1_1_U154_n_27,
      P(0) => mul_16s_8ns_24_1_1_U154_n_28,
      S(0) => mul_16s_8ns_24_1_1_U154_n_29,
      \add_ln194_1_reg_1240_reg[23]\(0) => mul_8ns_16s_24_1_1_U153_n_5,
      ap_clk => ap_clk,
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(7 downto 0)
    );
mul_16s_8ns_24_1_1_U156: entity work.bd_2d50_csc_0_mul_16s_8ns_24_1_1_43
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_3(15 downto 0),
      P(23) => mul_16s_8ns_24_1_1_U156_n_5,
      P(22) => mul_16s_8ns_24_1_1_U156_n_6,
      P(21) => mul_16s_8ns_24_1_1_U156_n_7,
      P(20) => mul_16s_8ns_24_1_1_U156_n_8,
      P(19) => mul_16s_8ns_24_1_1_U156_n_9,
      P(18) => mul_16s_8ns_24_1_1_U156_n_10,
      P(17) => mul_16s_8ns_24_1_1_U156_n_11,
      P(16) => mul_16s_8ns_24_1_1_U156_n_12,
      P(15) => mul_16s_8ns_24_1_1_U156_n_13,
      P(14) => mul_16s_8ns_24_1_1_U156_n_14,
      P(13) => mul_16s_8ns_24_1_1_U156_n_15,
      P(12) => mul_16s_8ns_24_1_1_U156_n_16,
      P(11) => mul_16s_8ns_24_1_1_U156_n_17,
      P(10) => mul_16s_8ns_24_1_1_U156_n_18,
      P(9) => mul_16s_8ns_24_1_1_U156_n_19,
      P(8) => mul_16s_8ns_24_1_1_U156_n_20,
      P(7) => mul_16s_8ns_24_1_1_U156_n_21,
      P(6) => mul_16s_8ns_24_1_1_U156_n_22,
      P(5) => mul_16s_8ns_24_1_1_U156_n_23,
      P(4) => mul_16s_8ns_24_1_1_U156_n_24,
      P(3) => mul_16s_8ns_24_1_1_U156_n_25,
      P(2) => mul_16s_8ns_24_1_1_U156_n_26,
      P(1) => mul_16s_8ns_24_1_1_U156_n_27,
      P(0) => mul_16s_8ns_24_1_1_U156_n_28,
      S(0) => mul_16s_8ns_24_1_1_U156_n_29,
      \add_ln196_1_reg_1256_reg[23]\(0) => mul_8ns_16s_24_1_1_U155_n_5,
      ap_clk => ap_clk,
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(7 downto 0)
    );
mul_8ns_16s_24_1_1_U151: entity work.bd_2d50_csc_0_mul_8ns_16s_24_1_1
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      P(23) => mul_8ns_16s_24_1_1_U151_n_5,
      P(22) => mul_8ns_16s_24_1_1_U151_n_6,
      P(21) => mul_8ns_16s_24_1_1_U151_n_7,
      P(20) => mul_8ns_16s_24_1_1_U151_n_8,
      P(19) => mul_8ns_16s_24_1_1_U151_n_9,
      P(18) => mul_8ns_16s_24_1_1_U151_n_10,
      P(17) => mul_8ns_16s_24_1_1_U151_n_11,
      P(16) => mul_8ns_16s_24_1_1_U151_n_12,
      P(15) => mul_8ns_16s_24_1_1_U151_n_13,
      P(14) => mul_8ns_16s_24_1_1_U151_n_14,
      P(13) => mul_8ns_16s_24_1_1_U151_n_15,
      P(12) => mul_8ns_16s_24_1_1_U151_n_16,
      P(11) => mul_8ns_16s_24_1_1_U151_n_17,
      P(10) => mul_8ns_16s_24_1_1_U151_n_18,
      P(9) => mul_8ns_16s_24_1_1_U151_n_19,
      P(8) => mul_8ns_16s_24_1_1_U151_n_20,
      P(7) => mul_8ns_16s_24_1_1_U151_n_21,
      P(6) => mul_8ns_16s_24_1_1_U151_n_22,
      P(5) => mul_8ns_16s_24_1_1_U151_n_23,
      P(4) => mul_8ns_16s_24_1_1_U151_n_24,
      P(3) => mul_8ns_16s_24_1_1_U151_n_25,
      P(2) => mul_8ns_16s_24_1_1_U151_n_26,
      P(1) => mul_8ns_16s_24_1_1_U151_n_27,
      P(0) => mul_8ns_16s_24_1_1_U151_n_28,
      ap_clk => ap_clk,
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(23 downto 16)
    );
mul_8ns_16s_24_1_1_U153: entity work.bd_2d50_csc_0_mul_8ns_16s_24_1_1_44
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_1(15 downto 0),
      P(23) => mul_8ns_16s_24_1_1_U153_n_5,
      P(22) => mul_8ns_16s_24_1_1_U153_n_6,
      P(21) => mul_8ns_16s_24_1_1_U153_n_7,
      P(20) => mul_8ns_16s_24_1_1_U153_n_8,
      P(19) => mul_8ns_16s_24_1_1_U153_n_9,
      P(18) => mul_8ns_16s_24_1_1_U153_n_10,
      P(17) => mul_8ns_16s_24_1_1_U153_n_11,
      P(16) => mul_8ns_16s_24_1_1_U153_n_12,
      P(15) => mul_8ns_16s_24_1_1_U153_n_13,
      P(14) => mul_8ns_16s_24_1_1_U153_n_14,
      P(13) => mul_8ns_16s_24_1_1_U153_n_15,
      P(12) => mul_8ns_16s_24_1_1_U153_n_16,
      P(11) => mul_8ns_16s_24_1_1_U153_n_17,
      P(10) => mul_8ns_16s_24_1_1_U153_n_18,
      P(9) => mul_8ns_16s_24_1_1_U153_n_19,
      P(8) => mul_8ns_16s_24_1_1_U153_n_20,
      P(7) => mul_8ns_16s_24_1_1_U153_n_21,
      P(6) => mul_8ns_16s_24_1_1_U153_n_22,
      P(5) => mul_8ns_16s_24_1_1_U153_n_23,
      P(4) => mul_8ns_16s_24_1_1_U153_n_24,
      P(3) => mul_8ns_16s_24_1_1_U153_n_25,
      P(2) => mul_8ns_16s_24_1_1_U153_n_26,
      P(1) => mul_8ns_16s_24_1_1_U153_n_27,
      P(0) => mul_8ns_16s_24_1_1_U153_n_28,
      ap_clk => ap_clk,
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(23 downto 16)
    );
mul_8ns_16s_24_1_1_U155: entity work.bd_2d50_csc_0_mul_8ns_16s_24_1_1_45
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_4(15 downto 0),
      P(23) => mul_8ns_16s_24_1_1_U155_n_5,
      P(22) => mul_8ns_16s_24_1_1_U155_n_6,
      P(21) => mul_8ns_16s_24_1_1_U155_n_7,
      P(20) => mul_8ns_16s_24_1_1_U155_n_8,
      P(19) => mul_8ns_16s_24_1_1_U155_n_9,
      P(18) => mul_8ns_16s_24_1_1_U155_n_10,
      P(17) => mul_8ns_16s_24_1_1_U155_n_11,
      P(16) => mul_8ns_16s_24_1_1_U155_n_12,
      P(15) => mul_8ns_16s_24_1_1_U155_n_13,
      P(14) => mul_8ns_16s_24_1_1_U155_n_14,
      P(13) => mul_8ns_16s_24_1_1_U155_n_15,
      P(12) => mul_8ns_16s_24_1_1_U155_n_16,
      P(11) => mul_8ns_16s_24_1_1_U155_n_17,
      P(10) => mul_8ns_16s_24_1_1_U155_n_18,
      P(9) => mul_8ns_16s_24_1_1_U155_n_19,
      P(8) => mul_8ns_16s_24_1_1_U155_n_20,
      P(7) => mul_8ns_16s_24_1_1_U155_n_21,
      P(6) => mul_8ns_16s_24_1_1_U155_n_22,
      P(5) => mul_8ns_16s_24_1_1_U155_n_23,
      P(4) => mul_8ns_16s_24_1_1_U155_n_24,
      P(3) => mul_8ns_16s_24_1_1_U155_n_25,
      P(2) => mul_8ns_16s_24_1_1_U155_n_26,
      P(1) => mul_8ns_16s_24_1_1_U155_n_27,
      P(0) => mul_8ns_16s_24_1_1_U155_n_28,
      ap_clk => ap_clk,
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(23 downto 16)
    );
mul_8ns_16s_24_1_1_U157: entity work.bd_2d50_csc_0_mul_8ns_16s_24_1_1_46
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      K12_read(15 downto 0) => K12_read(15 downto 0),
      P(23) => mul_8ns_16s_24_1_1_U157_n_5,
      P(22) => mul_8ns_16s_24_1_1_U157_n_6,
      P(21) => mul_8ns_16s_24_1_1_U157_n_7,
      P(20) => mul_8ns_16s_24_1_1_U157_n_8,
      P(19) => mul_8ns_16s_24_1_1_U157_n_9,
      P(18) => mul_8ns_16s_24_1_1_U157_n_10,
      P(17) => mul_8ns_16s_24_1_1_U157_n_11,
      P(16) => mul_8ns_16s_24_1_1_U157_n_12,
      P(15) => mul_8ns_16s_24_1_1_U157_n_13,
      P(14) => mul_8ns_16s_24_1_1_U157_n_14,
      P(13) => mul_8ns_16s_24_1_1_U157_n_15,
      P(12) => mul_8ns_16s_24_1_1_U157_n_16,
      P(11) => mul_8ns_16s_24_1_1_U157_n_17,
      P(10) => mul_8ns_16s_24_1_1_U157_n_18,
      P(9) => mul_8ns_16s_24_1_1_U157_n_19,
      P(8) => mul_8ns_16s_24_1_1_U157_n_20,
      P(7) => mul_8ns_16s_24_1_1_U157_n_21,
      P(6) => mul_8ns_16s_24_1_1_U157_n_22,
      P(5) => mul_8ns_16s_24_1_1_U157_n_23,
      P(4) => mul_8ns_16s_24_1_1_U157_n_24,
      P(3) => mul_8ns_16s_24_1_1_U157_n_25,
      P(2) => mul_8ns_16s_24_1_1_U157_n_26,
      P(1) => mul_8ns_16s_24_1_1_U157_n_27,
      P(0) => mul_8ns_16s_24_1_1_U157_n_28,
      S(0) => mul_8ns_16s_24_1_1_U157_n_29,
      \add_ln192_4_reg_1266_reg[23]\(0) => mul_8ns_16s_24_1_1_U158_n_5,
      ap_clk => ap_clk,
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(39 downto 32)
    );
mul_8ns_16s_24_1_1_U158: entity work.bd_2d50_csc_0_mul_8ns_16s_24_1_1_47
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      P(23) => mul_8ns_16s_24_1_1_U158_n_5,
      P(22) => mul_8ns_16s_24_1_1_U158_n_6,
      P(21) => mul_8ns_16s_24_1_1_U158_n_7,
      P(20) => mul_8ns_16s_24_1_1_U158_n_8,
      P(19) => mul_8ns_16s_24_1_1_U158_n_9,
      P(18) => mul_8ns_16s_24_1_1_U158_n_10,
      P(17) => mul_8ns_16s_24_1_1_U158_n_11,
      P(16) => mul_8ns_16s_24_1_1_U158_n_12,
      P(15) => mul_8ns_16s_24_1_1_U158_n_13,
      P(14) => mul_8ns_16s_24_1_1_U158_n_14,
      P(13) => mul_8ns_16s_24_1_1_U158_n_15,
      P(12) => mul_8ns_16s_24_1_1_U158_n_16,
      P(11) => mul_8ns_16s_24_1_1_U158_n_17,
      P(10) => mul_8ns_16s_24_1_1_U158_n_18,
      P(9) => mul_8ns_16s_24_1_1_U158_n_19,
      P(8) => mul_8ns_16s_24_1_1_U158_n_20,
      P(7) => mul_8ns_16s_24_1_1_U158_n_21,
      P(6) => mul_8ns_16s_24_1_1_U158_n_22,
      P(5) => mul_8ns_16s_24_1_1_U158_n_23,
      P(4) => mul_8ns_16s_24_1_1_U158_n_24,
      P(3) => mul_8ns_16s_24_1_1_U158_n_25,
      P(2) => mul_8ns_16s_24_1_1_U158_n_26,
      P(1) => mul_8ns_16s_24_1_1_U158_n_27,
      P(0) => mul_8ns_16s_24_1_1_U158_n_28,
      ap_clk => ap_clk,
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(47 downto 40)
    );
mul_8ns_16s_24_1_1_U159: entity work.bd_2d50_csc_0_mul_8ns_16s_24_1_1_48
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      K22_read(15 downto 0) => K22_read(15 downto 0),
      P(23) => mul_8ns_16s_24_1_1_U159_n_5,
      P(22) => mul_8ns_16s_24_1_1_U159_n_6,
      P(21) => mul_8ns_16s_24_1_1_U159_n_7,
      P(20) => mul_8ns_16s_24_1_1_U159_n_8,
      P(19) => mul_8ns_16s_24_1_1_U159_n_9,
      P(18) => mul_8ns_16s_24_1_1_U159_n_10,
      P(17) => mul_8ns_16s_24_1_1_U159_n_11,
      P(16) => mul_8ns_16s_24_1_1_U159_n_12,
      P(15) => mul_8ns_16s_24_1_1_U159_n_13,
      P(14) => mul_8ns_16s_24_1_1_U159_n_14,
      P(13) => mul_8ns_16s_24_1_1_U159_n_15,
      P(12) => mul_8ns_16s_24_1_1_U159_n_16,
      P(11) => mul_8ns_16s_24_1_1_U159_n_17,
      P(10) => mul_8ns_16s_24_1_1_U159_n_18,
      P(9) => mul_8ns_16s_24_1_1_U159_n_19,
      P(8) => mul_8ns_16s_24_1_1_U159_n_20,
      P(7) => mul_8ns_16s_24_1_1_U159_n_21,
      P(6) => mul_8ns_16s_24_1_1_U159_n_22,
      P(5) => mul_8ns_16s_24_1_1_U159_n_23,
      P(4) => mul_8ns_16s_24_1_1_U159_n_24,
      P(3) => mul_8ns_16s_24_1_1_U159_n_25,
      P(2) => mul_8ns_16s_24_1_1_U159_n_26,
      P(1) => mul_8ns_16s_24_1_1_U159_n_27,
      P(0) => mul_8ns_16s_24_1_1_U159_n_28,
      S(0) => mul_8ns_16s_24_1_1_U159_n_29,
      \add_ln194_4_reg_1276_reg[23]\(0) => mul_8ns_16s_24_1_1_U160_n_5,
      ap_clk => ap_clk,
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(39 downto 32)
    );
mul_8ns_16s_24_1_1_U160: entity work.bd_2d50_csc_0_mul_8ns_16s_24_1_1_49
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_1(15 downto 0),
      P(23) => mul_8ns_16s_24_1_1_U160_n_5,
      P(22) => mul_8ns_16s_24_1_1_U160_n_6,
      P(21) => mul_8ns_16s_24_1_1_U160_n_7,
      P(20) => mul_8ns_16s_24_1_1_U160_n_8,
      P(19) => mul_8ns_16s_24_1_1_U160_n_9,
      P(18) => mul_8ns_16s_24_1_1_U160_n_10,
      P(17) => mul_8ns_16s_24_1_1_U160_n_11,
      P(16) => mul_8ns_16s_24_1_1_U160_n_12,
      P(15) => mul_8ns_16s_24_1_1_U160_n_13,
      P(14) => mul_8ns_16s_24_1_1_U160_n_14,
      P(13) => mul_8ns_16s_24_1_1_U160_n_15,
      P(12) => mul_8ns_16s_24_1_1_U160_n_16,
      P(11) => mul_8ns_16s_24_1_1_U160_n_17,
      P(10) => mul_8ns_16s_24_1_1_U160_n_18,
      P(9) => mul_8ns_16s_24_1_1_U160_n_19,
      P(8) => mul_8ns_16s_24_1_1_U160_n_20,
      P(7) => mul_8ns_16s_24_1_1_U160_n_21,
      P(6) => mul_8ns_16s_24_1_1_U160_n_22,
      P(5) => mul_8ns_16s_24_1_1_U160_n_23,
      P(4) => mul_8ns_16s_24_1_1_U160_n_24,
      P(3) => mul_8ns_16s_24_1_1_U160_n_25,
      P(2) => mul_8ns_16s_24_1_1_U160_n_26,
      P(1) => mul_8ns_16s_24_1_1_U160_n_27,
      P(0) => mul_8ns_16s_24_1_1_U160_n_28,
      ap_clk => ap_clk,
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(47 downto 40)
    );
mul_8ns_16s_24_1_1_U161: entity work.bd_2d50_csc_0_mul_8ns_16s_24_1_1_50
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      K32_read(15 downto 0) => K32_read(15 downto 0),
      P(23) => mul_8ns_16s_24_1_1_U161_n_5,
      P(22) => mul_8ns_16s_24_1_1_U161_n_6,
      P(21) => mul_8ns_16s_24_1_1_U161_n_7,
      P(20) => mul_8ns_16s_24_1_1_U161_n_8,
      P(19) => mul_8ns_16s_24_1_1_U161_n_9,
      P(18) => mul_8ns_16s_24_1_1_U161_n_10,
      P(17) => mul_8ns_16s_24_1_1_U161_n_11,
      P(16) => mul_8ns_16s_24_1_1_U161_n_12,
      P(15) => mul_8ns_16s_24_1_1_U161_n_13,
      P(14) => mul_8ns_16s_24_1_1_U161_n_14,
      P(13) => mul_8ns_16s_24_1_1_U161_n_15,
      P(12) => mul_8ns_16s_24_1_1_U161_n_16,
      P(11) => mul_8ns_16s_24_1_1_U161_n_17,
      P(10) => mul_8ns_16s_24_1_1_U161_n_18,
      P(9) => mul_8ns_16s_24_1_1_U161_n_19,
      P(8) => mul_8ns_16s_24_1_1_U161_n_20,
      P(7) => mul_8ns_16s_24_1_1_U161_n_21,
      P(6) => mul_8ns_16s_24_1_1_U161_n_22,
      P(5) => mul_8ns_16s_24_1_1_U161_n_23,
      P(4) => mul_8ns_16s_24_1_1_U161_n_24,
      P(3) => mul_8ns_16s_24_1_1_U161_n_25,
      P(2) => mul_8ns_16s_24_1_1_U161_n_26,
      P(1) => mul_8ns_16s_24_1_1_U161_n_27,
      P(0) => mul_8ns_16s_24_1_1_U161_n_28,
      S(0) => mul_8ns_16s_24_1_1_U161_n_29,
      \add_ln196_4_reg_1286_reg[23]\(0) => mul_8ns_16s_24_1_1_U162_n_5,
      ap_clk => ap_clk,
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(39 downto 32)
    );
mul_8ns_16s_24_1_1_U162: entity work.bd_2d50_csc_0_mul_8ns_16s_24_1_1_51
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_4(15 downto 0),
      P(23) => mul_8ns_16s_24_1_1_U162_n_5,
      P(22) => mul_8ns_16s_24_1_1_U162_n_6,
      P(21) => mul_8ns_16s_24_1_1_U162_n_7,
      P(20) => mul_8ns_16s_24_1_1_U162_n_8,
      P(19) => mul_8ns_16s_24_1_1_U162_n_9,
      P(18) => mul_8ns_16s_24_1_1_U162_n_10,
      P(17) => mul_8ns_16s_24_1_1_U162_n_11,
      P(16) => mul_8ns_16s_24_1_1_U162_n_12,
      P(15) => mul_8ns_16s_24_1_1_U162_n_13,
      P(14) => mul_8ns_16s_24_1_1_U162_n_14,
      P(13) => mul_8ns_16s_24_1_1_U162_n_15,
      P(12) => mul_8ns_16s_24_1_1_U162_n_16,
      P(11) => mul_8ns_16s_24_1_1_U162_n_17,
      P(10) => mul_8ns_16s_24_1_1_U162_n_18,
      P(9) => mul_8ns_16s_24_1_1_U162_n_19,
      P(8) => mul_8ns_16s_24_1_1_U162_n_20,
      P(7) => mul_8ns_16s_24_1_1_U162_n_21,
      P(6) => mul_8ns_16s_24_1_1_U162_n_22,
      P(5) => mul_8ns_16s_24_1_1_U162_n_23,
      P(4) => mul_8ns_16s_24_1_1_U162_n_24,
      P(3) => mul_8ns_16s_24_1_1_U162_n_25,
      P(2) => mul_8ns_16s_24_1_1_U162_n_26,
      P(1) => mul_8ns_16s_24_1_1_U162_n_27,
      P(0) => mul_8ns_16s_24_1_1_U162_n_28,
      ap_clk => ap_clk,
      stream_in_hresampled_dout(7 downto 0) => stream_in_hresampled_dout(47 downto 40)
    );
trunc_ln192_1_reg_1229_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_trunc_ln192_1_reg_1229_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_hresampled_dout(23 downto 16),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_trunc_ln192_1_reg_1229_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => mul_16s_8ns_24_1_1_U152_n_9,
      C(46) => mul_16s_8ns_24_1_1_U152_n_9,
      C(45) => mul_16s_8ns_24_1_1_U152_n_9,
      C(44) => mul_16s_8ns_24_1_1_U152_n_9,
      C(43) => mul_16s_8ns_24_1_1_U152_n_9,
      C(42) => mul_16s_8ns_24_1_1_U152_n_9,
      C(41) => mul_16s_8ns_24_1_1_U152_n_9,
      C(40) => mul_16s_8ns_24_1_1_U152_n_9,
      C(39) => mul_16s_8ns_24_1_1_U152_n_9,
      C(38) => mul_16s_8ns_24_1_1_U152_n_9,
      C(37) => mul_16s_8ns_24_1_1_U152_n_9,
      C(36) => mul_16s_8ns_24_1_1_U152_n_9,
      C(35) => mul_16s_8ns_24_1_1_U152_n_9,
      C(34) => mul_16s_8ns_24_1_1_U152_n_9,
      C(33) => mul_16s_8ns_24_1_1_U152_n_9,
      C(32) => mul_16s_8ns_24_1_1_U152_n_9,
      C(31) => mul_16s_8ns_24_1_1_U152_n_9,
      C(30) => mul_16s_8ns_24_1_1_U152_n_9,
      C(29) => mul_16s_8ns_24_1_1_U152_n_9,
      C(28) => mul_16s_8ns_24_1_1_U152_n_9,
      C(27) => mul_16s_8ns_24_1_1_U152_n_9,
      C(26) => mul_16s_8ns_24_1_1_U152_n_9,
      C(25) => mul_16s_8ns_24_1_1_U152_n_9,
      C(24) => mul_16s_8ns_24_1_1_U152_n_9,
      C(23) => mul_16s_8ns_24_1_1_U152_n_9,
      C(22) => mul_16s_8ns_24_1_1_U152_n_9,
      C(21) => mul_16s_8ns_24_1_1_U152_n_9,
      C(20) => mul_16s_8ns_24_1_1_U152_n_9,
      C(19) => mul_16s_8ns_24_1_1_U152_n_9,
      C(18) => mul_16s_8ns_24_1_1_U152_n_10,
      C(17) => mul_16s_8ns_24_1_1_U152_n_11,
      C(16) => mul_16s_8ns_24_1_1_U152_n_12,
      C(15) => mul_16s_8ns_24_1_1_U152_n_13,
      C(14) => mul_16s_8ns_24_1_1_U152_n_14,
      C(13) => mul_16s_8ns_24_1_1_U152_n_15,
      C(12) => mul_16s_8ns_24_1_1_U152_n_16,
      C(11) => mul_16s_8ns_24_1_1_U152_n_17,
      C(10) => mul_16s_8ns_24_1_1_U152_n_18,
      C(9) => mul_16s_8ns_24_1_1_U152_n_19,
      C(8) => mul_16s_8ns_24_1_1_U152_n_20,
      C(7) => mul_16s_8ns_24_1_1_U152_n_21,
      C(6) => mul_16s_8ns_24_1_1_U152_n_22,
      C(5) => mul_16s_8ns_24_1_1_U152_n_23,
      C(4) => mul_16s_8ns_24_1_1_U152_n_24,
      C(3) => mul_16s_8ns_24_1_1_U152_n_25,
      C(2) => mul_16s_8ns_24_1_1_U152_n_26,
      C(1) => mul_16s_8ns_24_1_1_U152_n_27,
      C(0) => mul_16s_8ns_24_1_1_U152_n_28,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_trunc_ln192_1_reg_1229_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_trunc_ln192_1_reg_1229_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_trunc_ln192_1_reg_1229_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_trunc_ln192_1_reg_1229_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_trunc_ln192_1_reg_1229_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_trunc_ln192_1_reg_1229_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_trunc_ln192_1_reg_1229_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => trunc_ln192_1_reg_1229_reg_n_111,
      PCOUT(46) => trunc_ln192_1_reg_1229_reg_n_112,
      PCOUT(45) => trunc_ln192_1_reg_1229_reg_n_113,
      PCOUT(44) => trunc_ln192_1_reg_1229_reg_n_114,
      PCOUT(43) => trunc_ln192_1_reg_1229_reg_n_115,
      PCOUT(42) => trunc_ln192_1_reg_1229_reg_n_116,
      PCOUT(41) => trunc_ln192_1_reg_1229_reg_n_117,
      PCOUT(40) => trunc_ln192_1_reg_1229_reg_n_118,
      PCOUT(39) => trunc_ln192_1_reg_1229_reg_n_119,
      PCOUT(38) => trunc_ln192_1_reg_1229_reg_n_120,
      PCOUT(37) => trunc_ln192_1_reg_1229_reg_n_121,
      PCOUT(36) => trunc_ln192_1_reg_1229_reg_n_122,
      PCOUT(35) => trunc_ln192_1_reg_1229_reg_n_123,
      PCOUT(34) => trunc_ln192_1_reg_1229_reg_n_124,
      PCOUT(33) => trunc_ln192_1_reg_1229_reg_n_125,
      PCOUT(32) => trunc_ln192_1_reg_1229_reg_n_126,
      PCOUT(31) => trunc_ln192_1_reg_1229_reg_n_127,
      PCOUT(30) => trunc_ln192_1_reg_1229_reg_n_128,
      PCOUT(29) => trunc_ln192_1_reg_1229_reg_n_129,
      PCOUT(28) => trunc_ln192_1_reg_1229_reg_n_130,
      PCOUT(27) => trunc_ln192_1_reg_1229_reg_n_131,
      PCOUT(26) => trunc_ln192_1_reg_1229_reg_n_132,
      PCOUT(25) => trunc_ln192_1_reg_1229_reg_n_133,
      PCOUT(24) => trunc_ln192_1_reg_1229_reg_n_134,
      PCOUT(23) => trunc_ln192_1_reg_1229_reg_n_135,
      PCOUT(22) => trunc_ln192_1_reg_1229_reg_n_136,
      PCOUT(21) => trunc_ln192_1_reg_1229_reg_n_137,
      PCOUT(20) => trunc_ln192_1_reg_1229_reg_n_138,
      PCOUT(19) => trunc_ln192_1_reg_1229_reg_n_139,
      PCOUT(18) => trunc_ln192_1_reg_1229_reg_n_140,
      PCOUT(17) => trunc_ln192_1_reg_1229_reg_n_141,
      PCOUT(16) => trunc_ln192_1_reg_1229_reg_n_142,
      PCOUT(15) => trunc_ln192_1_reg_1229_reg_n_143,
      PCOUT(14) => trunc_ln192_1_reg_1229_reg_n_144,
      PCOUT(13) => trunc_ln192_1_reg_1229_reg_n_145,
      PCOUT(12) => trunc_ln192_1_reg_1229_reg_n_146,
      PCOUT(11) => trunc_ln192_1_reg_1229_reg_n_147,
      PCOUT(10) => trunc_ln192_1_reg_1229_reg_n_148,
      PCOUT(9) => trunc_ln192_1_reg_1229_reg_n_149,
      PCOUT(8) => trunc_ln192_1_reg_1229_reg_n_150,
      PCOUT(7) => trunc_ln192_1_reg_1229_reg_n_151,
      PCOUT(6) => trunc_ln192_1_reg_1229_reg_n_152,
      PCOUT(5) => trunc_ln192_1_reg_1229_reg_n_153,
      PCOUT(4) => trunc_ln192_1_reg_1229_reg_n_154,
      PCOUT(3) => trunc_ln192_1_reg_1229_reg_n_155,
      PCOUT(2) => trunc_ln192_1_reg_1229_reg_n_156,
      PCOUT(1) => trunc_ln192_1_reg_1229_reg_n_157,
      PCOUT(0) => trunc_ln192_1_reg_1229_reg_n_158,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_trunc_ln192_1_reg_1229_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_trunc_ln192_1_reg_1229_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
trunc_ln192_3_reg_1271_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_trunc_ln192_3_reg_1271_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_hresampled_dout(47 downto 40),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_trunc_ln192_3_reg_1271_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => mul_8ns_16s_24_1_1_U157_n_9,
      C(46) => mul_8ns_16s_24_1_1_U157_n_9,
      C(45) => mul_8ns_16s_24_1_1_U157_n_9,
      C(44) => mul_8ns_16s_24_1_1_U157_n_9,
      C(43) => mul_8ns_16s_24_1_1_U157_n_9,
      C(42) => mul_8ns_16s_24_1_1_U157_n_9,
      C(41) => mul_8ns_16s_24_1_1_U157_n_9,
      C(40) => mul_8ns_16s_24_1_1_U157_n_9,
      C(39) => mul_8ns_16s_24_1_1_U157_n_9,
      C(38) => mul_8ns_16s_24_1_1_U157_n_9,
      C(37) => mul_8ns_16s_24_1_1_U157_n_9,
      C(36) => mul_8ns_16s_24_1_1_U157_n_9,
      C(35) => mul_8ns_16s_24_1_1_U157_n_9,
      C(34) => mul_8ns_16s_24_1_1_U157_n_9,
      C(33) => mul_8ns_16s_24_1_1_U157_n_9,
      C(32) => mul_8ns_16s_24_1_1_U157_n_9,
      C(31) => mul_8ns_16s_24_1_1_U157_n_9,
      C(30) => mul_8ns_16s_24_1_1_U157_n_9,
      C(29) => mul_8ns_16s_24_1_1_U157_n_9,
      C(28) => mul_8ns_16s_24_1_1_U157_n_9,
      C(27) => mul_8ns_16s_24_1_1_U157_n_9,
      C(26) => mul_8ns_16s_24_1_1_U157_n_9,
      C(25) => mul_8ns_16s_24_1_1_U157_n_9,
      C(24) => mul_8ns_16s_24_1_1_U157_n_9,
      C(23) => mul_8ns_16s_24_1_1_U157_n_9,
      C(22) => mul_8ns_16s_24_1_1_U157_n_9,
      C(21) => mul_8ns_16s_24_1_1_U157_n_9,
      C(20) => mul_8ns_16s_24_1_1_U157_n_9,
      C(19) => mul_8ns_16s_24_1_1_U157_n_9,
      C(18) => mul_8ns_16s_24_1_1_U157_n_10,
      C(17) => mul_8ns_16s_24_1_1_U157_n_11,
      C(16) => mul_8ns_16s_24_1_1_U157_n_12,
      C(15) => mul_8ns_16s_24_1_1_U157_n_13,
      C(14) => mul_8ns_16s_24_1_1_U157_n_14,
      C(13) => mul_8ns_16s_24_1_1_U157_n_15,
      C(12) => mul_8ns_16s_24_1_1_U157_n_16,
      C(11) => mul_8ns_16s_24_1_1_U157_n_17,
      C(10) => mul_8ns_16s_24_1_1_U157_n_18,
      C(9) => mul_8ns_16s_24_1_1_U157_n_19,
      C(8) => mul_8ns_16s_24_1_1_U157_n_20,
      C(7) => mul_8ns_16s_24_1_1_U157_n_21,
      C(6) => mul_8ns_16s_24_1_1_U157_n_22,
      C(5) => mul_8ns_16s_24_1_1_U157_n_23,
      C(4) => mul_8ns_16s_24_1_1_U157_n_24,
      C(3) => mul_8ns_16s_24_1_1_U157_n_25,
      C(2) => mul_8ns_16s_24_1_1_U157_n_26,
      C(1) => mul_8ns_16s_24_1_1_U157_n_27,
      C(0) => mul_8ns_16s_24_1_1_U157_n_28,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_trunc_ln192_3_reg_1271_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_trunc_ln192_3_reg_1271_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_trunc_ln192_3_reg_1271_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_trunc_ln192_3_reg_1271_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_trunc_ln192_3_reg_1271_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_trunc_ln192_3_reg_1271_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_trunc_ln192_3_reg_1271_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => trunc_ln192_3_reg_1271_reg_n_111,
      PCOUT(46) => trunc_ln192_3_reg_1271_reg_n_112,
      PCOUT(45) => trunc_ln192_3_reg_1271_reg_n_113,
      PCOUT(44) => trunc_ln192_3_reg_1271_reg_n_114,
      PCOUT(43) => trunc_ln192_3_reg_1271_reg_n_115,
      PCOUT(42) => trunc_ln192_3_reg_1271_reg_n_116,
      PCOUT(41) => trunc_ln192_3_reg_1271_reg_n_117,
      PCOUT(40) => trunc_ln192_3_reg_1271_reg_n_118,
      PCOUT(39) => trunc_ln192_3_reg_1271_reg_n_119,
      PCOUT(38) => trunc_ln192_3_reg_1271_reg_n_120,
      PCOUT(37) => trunc_ln192_3_reg_1271_reg_n_121,
      PCOUT(36) => trunc_ln192_3_reg_1271_reg_n_122,
      PCOUT(35) => trunc_ln192_3_reg_1271_reg_n_123,
      PCOUT(34) => trunc_ln192_3_reg_1271_reg_n_124,
      PCOUT(33) => trunc_ln192_3_reg_1271_reg_n_125,
      PCOUT(32) => trunc_ln192_3_reg_1271_reg_n_126,
      PCOUT(31) => trunc_ln192_3_reg_1271_reg_n_127,
      PCOUT(30) => trunc_ln192_3_reg_1271_reg_n_128,
      PCOUT(29) => trunc_ln192_3_reg_1271_reg_n_129,
      PCOUT(28) => trunc_ln192_3_reg_1271_reg_n_130,
      PCOUT(27) => trunc_ln192_3_reg_1271_reg_n_131,
      PCOUT(26) => trunc_ln192_3_reg_1271_reg_n_132,
      PCOUT(25) => trunc_ln192_3_reg_1271_reg_n_133,
      PCOUT(24) => trunc_ln192_3_reg_1271_reg_n_134,
      PCOUT(23) => trunc_ln192_3_reg_1271_reg_n_135,
      PCOUT(22) => trunc_ln192_3_reg_1271_reg_n_136,
      PCOUT(21) => trunc_ln192_3_reg_1271_reg_n_137,
      PCOUT(20) => trunc_ln192_3_reg_1271_reg_n_138,
      PCOUT(19) => trunc_ln192_3_reg_1271_reg_n_139,
      PCOUT(18) => trunc_ln192_3_reg_1271_reg_n_140,
      PCOUT(17) => trunc_ln192_3_reg_1271_reg_n_141,
      PCOUT(16) => trunc_ln192_3_reg_1271_reg_n_142,
      PCOUT(15) => trunc_ln192_3_reg_1271_reg_n_143,
      PCOUT(14) => trunc_ln192_3_reg_1271_reg_n_144,
      PCOUT(13) => trunc_ln192_3_reg_1271_reg_n_145,
      PCOUT(12) => trunc_ln192_3_reg_1271_reg_n_146,
      PCOUT(11) => trunc_ln192_3_reg_1271_reg_n_147,
      PCOUT(10) => trunc_ln192_3_reg_1271_reg_n_148,
      PCOUT(9) => trunc_ln192_3_reg_1271_reg_n_149,
      PCOUT(8) => trunc_ln192_3_reg_1271_reg_n_150,
      PCOUT(7) => trunc_ln192_3_reg_1271_reg_n_151,
      PCOUT(6) => trunc_ln192_3_reg_1271_reg_n_152,
      PCOUT(5) => trunc_ln192_3_reg_1271_reg_n_153,
      PCOUT(4) => trunc_ln192_3_reg_1271_reg_n_154,
      PCOUT(3) => trunc_ln192_3_reg_1271_reg_n_155,
      PCOUT(2) => trunc_ln192_3_reg_1271_reg_n_156,
      PCOUT(1) => trunc_ln192_3_reg_1271_reg_n_157,
      PCOUT(0) => trunc_ln192_3_reg_1271_reg_n_158,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_trunc_ln192_3_reg_1271_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_trunc_ln192_3_reg_1271_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
trunc_ln194_1_reg_1245_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_1(15),
      A(28) => DSP_ALU_INST_1(15),
      A(27) => DSP_ALU_INST_1(15),
      A(26) => DSP_ALU_INST_1(15),
      A(25) => DSP_ALU_INST_1(15),
      A(24) => DSP_ALU_INST_1(15),
      A(23) => DSP_ALU_INST_1(15),
      A(22) => DSP_ALU_INST_1(15),
      A(21) => DSP_ALU_INST_1(15),
      A(20) => DSP_ALU_INST_1(15),
      A(19) => DSP_ALU_INST_1(15),
      A(18) => DSP_ALU_INST_1(15),
      A(17) => DSP_ALU_INST_1(15),
      A(16) => DSP_ALU_INST_1(15),
      A(15 downto 0) => DSP_ALU_INST_1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_trunc_ln194_1_reg_1245_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_hresampled_dout(23 downto 16),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_trunc_ln194_1_reg_1245_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => mul_16s_8ns_24_1_1_U154_n_9,
      C(46) => mul_16s_8ns_24_1_1_U154_n_9,
      C(45) => mul_16s_8ns_24_1_1_U154_n_9,
      C(44) => mul_16s_8ns_24_1_1_U154_n_9,
      C(43) => mul_16s_8ns_24_1_1_U154_n_9,
      C(42) => mul_16s_8ns_24_1_1_U154_n_9,
      C(41) => mul_16s_8ns_24_1_1_U154_n_9,
      C(40) => mul_16s_8ns_24_1_1_U154_n_9,
      C(39) => mul_16s_8ns_24_1_1_U154_n_9,
      C(38) => mul_16s_8ns_24_1_1_U154_n_9,
      C(37) => mul_16s_8ns_24_1_1_U154_n_9,
      C(36) => mul_16s_8ns_24_1_1_U154_n_9,
      C(35) => mul_16s_8ns_24_1_1_U154_n_9,
      C(34) => mul_16s_8ns_24_1_1_U154_n_9,
      C(33) => mul_16s_8ns_24_1_1_U154_n_9,
      C(32) => mul_16s_8ns_24_1_1_U154_n_9,
      C(31) => mul_16s_8ns_24_1_1_U154_n_9,
      C(30) => mul_16s_8ns_24_1_1_U154_n_9,
      C(29) => mul_16s_8ns_24_1_1_U154_n_9,
      C(28) => mul_16s_8ns_24_1_1_U154_n_9,
      C(27) => mul_16s_8ns_24_1_1_U154_n_9,
      C(26) => mul_16s_8ns_24_1_1_U154_n_9,
      C(25) => mul_16s_8ns_24_1_1_U154_n_9,
      C(24) => mul_16s_8ns_24_1_1_U154_n_9,
      C(23) => mul_16s_8ns_24_1_1_U154_n_9,
      C(22) => mul_16s_8ns_24_1_1_U154_n_9,
      C(21) => mul_16s_8ns_24_1_1_U154_n_9,
      C(20) => mul_16s_8ns_24_1_1_U154_n_9,
      C(19) => mul_16s_8ns_24_1_1_U154_n_9,
      C(18) => mul_16s_8ns_24_1_1_U154_n_10,
      C(17) => mul_16s_8ns_24_1_1_U154_n_11,
      C(16) => mul_16s_8ns_24_1_1_U154_n_12,
      C(15) => mul_16s_8ns_24_1_1_U154_n_13,
      C(14) => mul_16s_8ns_24_1_1_U154_n_14,
      C(13) => mul_16s_8ns_24_1_1_U154_n_15,
      C(12) => mul_16s_8ns_24_1_1_U154_n_16,
      C(11) => mul_16s_8ns_24_1_1_U154_n_17,
      C(10) => mul_16s_8ns_24_1_1_U154_n_18,
      C(9) => mul_16s_8ns_24_1_1_U154_n_19,
      C(8) => mul_16s_8ns_24_1_1_U154_n_20,
      C(7) => mul_16s_8ns_24_1_1_U154_n_21,
      C(6) => mul_16s_8ns_24_1_1_U154_n_22,
      C(5) => mul_16s_8ns_24_1_1_U154_n_23,
      C(4) => mul_16s_8ns_24_1_1_U154_n_24,
      C(3) => mul_16s_8ns_24_1_1_U154_n_25,
      C(2) => mul_16s_8ns_24_1_1_U154_n_26,
      C(1) => mul_16s_8ns_24_1_1_U154_n_27,
      C(0) => mul_16s_8ns_24_1_1_U154_n_28,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_trunc_ln194_1_reg_1245_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_trunc_ln194_1_reg_1245_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_trunc_ln194_1_reg_1245_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_trunc_ln194_1_reg_1245_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_trunc_ln194_1_reg_1245_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_trunc_ln194_1_reg_1245_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_trunc_ln194_1_reg_1245_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => trunc_ln194_1_reg_1245_reg_n_111,
      PCOUT(46) => trunc_ln194_1_reg_1245_reg_n_112,
      PCOUT(45) => trunc_ln194_1_reg_1245_reg_n_113,
      PCOUT(44) => trunc_ln194_1_reg_1245_reg_n_114,
      PCOUT(43) => trunc_ln194_1_reg_1245_reg_n_115,
      PCOUT(42) => trunc_ln194_1_reg_1245_reg_n_116,
      PCOUT(41) => trunc_ln194_1_reg_1245_reg_n_117,
      PCOUT(40) => trunc_ln194_1_reg_1245_reg_n_118,
      PCOUT(39) => trunc_ln194_1_reg_1245_reg_n_119,
      PCOUT(38) => trunc_ln194_1_reg_1245_reg_n_120,
      PCOUT(37) => trunc_ln194_1_reg_1245_reg_n_121,
      PCOUT(36) => trunc_ln194_1_reg_1245_reg_n_122,
      PCOUT(35) => trunc_ln194_1_reg_1245_reg_n_123,
      PCOUT(34) => trunc_ln194_1_reg_1245_reg_n_124,
      PCOUT(33) => trunc_ln194_1_reg_1245_reg_n_125,
      PCOUT(32) => trunc_ln194_1_reg_1245_reg_n_126,
      PCOUT(31) => trunc_ln194_1_reg_1245_reg_n_127,
      PCOUT(30) => trunc_ln194_1_reg_1245_reg_n_128,
      PCOUT(29) => trunc_ln194_1_reg_1245_reg_n_129,
      PCOUT(28) => trunc_ln194_1_reg_1245_reg_n_130,
      PCOUT(27) => trunc_ln194_1_reg_1245_reg_n_131,
      PCOUT(26) => trunc_ln194_1_reg_1245_reg_n_132,
      PCOUT(25) => trunc_ln194_1_reg_1245_reg_n_133,
      PCOUT(24) => trunc_ln194_1_reg_1245_reg_n_134,
      PCOUT(23) => trunc_ln194_1_reg_1245_reg_n_135,
      PCOUT(22) => trunc_ln194_1_reg_1245_reg_n_136,
      PCOUT(21) => trunc_ln194_1_reg_1245_reg_n_137,
      PCOUT(20) => trunc_ln194_1_reg_1245_reg_n_138,
      PCOUT(19) => trunc_ln194_1_reg_1245_reg_n_139,
      PCOUT(18) => trunc_ln194_1_reg_1245_reg_n_140,
      PCOUT(17) => trunc_ln194_1_reg_1245_reg_n_141,
      PCOUT(16) => trunc_ln194_1_reg_1245_reg_n_142,
      PCOUT(15) => trunc_ln194_1_reg_1245_reg_n_143,
      PCOUT(14) => trunc_ln194_1_reg_1245_reg_n_144,
      PCOUT(13) => trunc_ln194_1_reg_1245_reg_n_145,
      PCOUT(12) => trunc_ln194_1_reg_1245_reg_n_146,
      PCOUT(11) => trunc_ln194_1_reg_1245_reg_n_147,
      PCOUT(10) => trunc_ln194_1_reg_1245_reg_n_148,
      PCOUT(9) => trunc_ln194_1_reg_1245_reg_n_149,
      PCOUT(8) => trunc_ln194_1_reg_1245_reg_n_150,
      PCOUT(7) => trunc_ln194_1_reg_1245_reg_n_151,
      PCOUT(6) => trunc_ln194_1_reg_1245_reg_n_152,
      PCOUT(5) => trunc_ln194_1_reg_1245_reg_n_153,
      PCOUT(4) => trunc_ln194_1_reg_1245_reg_n_154,
      PCOUT(3) => trunc_ln194_1_reg_1245_reg_n_155,
      PCOUT(2) => trunc_ln194_1_reg_1245_reg_n_156,
      PCOUT(1) => trunc_ln194_1_reg_1245_reg_n_157,
      PCOUT(0) => trunc_ln194_1_reg_1245_reg_n_158,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_trunc_ln194_1_reg_1245_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_trunc_ln194_1_reg_1245_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
trunc_ln194_3_reg_1281_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_1(15),
      A(28) => DSP_ALU_INST_1(15),
      A(27) => DSP_ALU_INST_1(15),
      A(26) => DSP_ALU_INST_1(15),
      A(25) => DSP_ALU_INST_1(15),
      A(24) => DSP_ALU_INST_1(15),
      A(23) => DSP_ALU_INST_1(15),
      A(22) => DSP_ALU_INST_1(15),
      A(21) => DSP_ALU_INST_1(15),
      A(20) => DSP_ALU_INST_1(15),
      A(19) => DSP_ALU_INST_1(15),
      A(18) => DSP_ALU_INST_1(15),
      A(17) => DSP_ALU_INST_1(15),
      A(16) => DSP_ALU_INST_1(15),
      A(15 downto 0) => DSP_ALU_INST_1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_trunc_ln194_3_reg_1281_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_hresampled_dout(47 downto 40),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_trunc_ln194_3_reg_1281_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => mul_8ns_16s_24_1_1_U159_n_9,
      C(46) => mul_8ns_16s_24_1_1_U159_n_9,
      C(45) => mul_8ns_16s_24_1_1_U159_n_9,
      C(44) => mul_8ns_16s_24_1_1_U159_n_9,
      C(43) => mul_8ns_16s_24_1_1_U159_n_9,
      C(42) => mul_8ns_16s_24_1_1_U159_n_9,
      C(41) => mul_8ns_16s_24_1_1_U159_n_9,
      C(40) => mul_8ns_16s_24_1_1_U159_n_9,
      C(39) => mul_8ns_16s_24_1_1_U159_n_9,
      C(38) => mul_8ns_16s_24_1_1_U159_n_9,
      C(37) => mul_8ns_16s_24_1_1_U159_n_9,
      C(36) => mul_8ns_16s_24_1_1_U159_n_9,
      C(35) => mul_8ns_16s_24_1_1_U159_n_9,
      C(34) => mul_8ns_16s_24_1_1_U159_n_9,
      C(33) => mul_8ns_16s_24_1_1_U159_n_9,
      C(32) => mul_8ns_16s_24_1_1_U159_n_9,
      C(31) => mul_8ns_16s_24_1_1_U159_n_9,
      C(30) => mul_8ns_16s_24_1_1_U159_n_9,
      C(29) => mul_8ns_16s_24_1_1_U159_n_9,
      C(28) => mul_8ns_16s_24_1_1_U159_n_9,
      C(27) => mul_8ns_16s_24_1_1_U159_n_9,
      C(26) => mul_8ns_16s_24_1_1_U159_n_9,
      C(25) => mul_8ns_16s_24_1_1_U159_n_9,
      C(24) => mul_8ns_16s_24_1_1_U159_n_9,
      C(23) => mul_8ns_16s_24_1_1_U159_n_9,
      C(22) => mul_8ns_16s_24_1_1_U159_n_9,
      C(21) => mul_8ns_16s_24_1_1_U159_n_9,
      C(20) => mul_8ns_16s_24_1_1_U159_n_9,
      C(19) => mul_8ns_16s_24_1_1_U159_n_9,
      C(18) => mul_8ns_16s_24_1_1_U159_n_10,
      C(17) => mul_8ns_16s_24_1_1_U159_n_11,
      C(16) => mul_8ns_16s_24_1_1_U159_n_12,
      C(15) => mul_8ns_16s_24_1_1_U159_n_13,
      C(14) => mul_8ns_16s_24_1_1_U159_n_14,
      C(13) => mul_8ns_16s_24_1_1_U159_n_15,
      C(12) => mul_8ns_16s_24_1_1_U159_n_16,
      C(11) => mul_8ns_16s_24_1_1_U159_n_17,
      C(10) => mul_8ns_16s_24_1_1_U159_n_18,
      C(9) => mul_8ns_16s_24_1_1_U159_n_19,
      C(8) => mul_8ns_16s_24_1_1_U159_n_20,
      C(7) => mul_8ns_16s_24_1_1_U159_n_21,
      C(6) => mul_8ns_16s_24_1_1_U159_n_22,
      C(5) => mul_8ns_16s_24_1_1_U159_n_23,
      C(4) => mul_8ns_16s_24_1_1_U159_n_24,
      C(3) => mul_8ns_16s_24_1_1_U159_n_25,
      C(2) => mul_8ns_16s_24_1_1_U159_n_26,
      C(1) => mul_8ns_16s_24_1_1_U159_n_27,
      C(0) => mul_8ns_16s_24_1_1_U159_n_28,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_trunc_ln194_3_reg_1281_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_trunc_ln194_3_reg_1281_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_trunc_ln194_3_reg_1281_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_trunc_ln194_3_reg_1281_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_trunc_ln194_3_reg_1281_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_trunc_ln194_3_reg_1281_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_trunc_ln194_3_reg_1281_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => trunc_ln194_3_reg_1281_reg_n_111,
      PCOUT(46) => trunc_ln194_3_reg_1281_reg_n_112,
      PCOUT(45) => trunc_ln194_3_reg_1281_reg_n_113,
      PCOUT(44) => trunc_ln194_3_reg_1281_reg_n_114,
      PCOUT(43) => trunc_ln194_3_reg_1281_reg_n_115,
      PCOUT(42) => trunc_ln194_3_reg_1281_reg_n_116,
      PCOUT(41) => trunc_ln194_3_reg_1281_reg_n_117,
      PCOUT(40) => trunc_ln194_3_reg_1281_reg_n_118,
      PCOUT(39) => trunc_ln194_3_reg_1281_reg_n_119,
      PCOUT(38) => trunc_ln194_3_reg_1281_reg_n_120,
      PCOUT(37) => trunc_ln194_3_reg_1281_reg_n_121,
      PCOUT(36) => trunc_ln194_3_reg_1281_reg_n_122,
      PCOUT(35) => trunc_ln194_3_reg_1281_reg_n_123,
      PCOUT(34) => trunc_ln194_3_reg_1281_reg_n_124,
      PCOUT(33) => trunc_ln194_3_reg_1281_reg_n_125,
      PCOUT(32) => trunc_ln194_3_reg_1281_reg_n_126,
      PCOUT(31) => trunc_ln194_3_reg_1281_reg_n_127,
      PCOUT(30) => trunc_ln194_3_reg_1281_reg_n_128,
      PCOUT(29) => trunc_ln194_3_reg_1281_reg_n_129,
      PCOUT(28) => trunc_ln194_3_reg_1281_reg_n_130,
      PCOUT(27) => trunc_ln194_3_reg_1281_reg_n_131,
      PCOUT(26) => trunc_ln194_3_reg_1281_reg_n_132,
      PCOUT(25) => trunc_ln194_3_reg_1281_reg_n_133,
      PCOUT(24) => trunc_ln194_3_reg_1281_reg_n_134,
      PCOUT(23) => trunc_ln194_3_reg_1281_reg_n_135,
      PCOUT(22) => trunc_ln194_3_reg_1281_reg_n_136,
      PCOUT(21) => trunc_ln194_3_reg_1281_reg_n_137,
      PCOUT(20) => trunc_ln194_3_reg_1281_reg_n_138,
      PCOUT(19) => trunc_ln194_3_reg_1281_reg_n_139,
      PCOUT(18) => trunc_ln194_3_reg_1281_reg_n_140,
      PCOUT(17) => trunc_ln194_3_reg_1281_reg_n_141,
      PCOUT(16) => trunc_ln194_3_reg_1281_reg_n_142,
      PCOUT(15) => trunc_ln194_3_reg_1281_reg_n_143,
      PCOUT(14) => trunc_ln194_3_reg_1281_reg_n_144,
      PCOUT(13) => trunc_ln194_3_reg_1281_reg_n_145,
      PCOUT(12) => trunc_ln194_3_reg_1281_reg_n_146,
      PCOUT(11) => trunc_ln194_3_reg_1281_reg_n_147,
      PCOUT(10) => trunc_ln194_3_reg_1281_reg_n_148,
      PCOUT(9) => trunc_ln194_3_reg_1281_reg_n_149,
      PCOUT(8) => trunc_ln194_3_reg_1281_reg_n_150,
      PCOUT(7) => trunc_ln194_3_reg_1281_reg_n_151,
      PCOUT(6) => trunc_ln194_3_reg_1281_reg_n_152,
      PCOUT(5) => trunc_ln194_3_reg_1281_reg_n_153,
      PCOUT(4) => trunc_ln194_3_reg_1281_reg_n_154,
      PCOUT(3) => trunc_ln194_3_reg_1281_reg_n_155,
      PCOUT(2) => trunc_ln194_3_reg_1281_reg_n_156,
      PCOUT(1) => trunc_ln194_3_reg_1281_reg_n_157,
      PCOUT(0) => trunc_ln194_3_reg_1281_reg_n_158,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_trunc_ln194_3_reg_1281_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_trunc_ln194_3_reg_1281_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
trunc_ln196_1_reg_1261_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_4(15),
      A(28) => DSP_ALU_INST_4(15),
      A(27) => DSP_ALU_INST_4(15),
      A(26) => DSP_ALU_INST_4(15),
      A(25) => DSP_ALU_INST_4(15),
      A(24) => DSP_ALU_INST_4(15),
      A(23) => DSP_ALU_INST_4(15),
      A(22) => DSP_ALU_INST_4(15),
      A(21) => DSP_ALU_INST_4(15),
      A(20) => DSP_ALU_INST_4(15),
      A(19) => DSP_ALU_INST_4(15),
      A(18) => DSP_ALU_INST_4(15),
      A(17) => DSP_ALU_INST_4(15),
      A(16) => DSP_ALU_INST_4(15),
      A(15 downto 0) => DSP_ALU_INST_4(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_trunc_ln196_1_reg_1261_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_hresampled_dout(23 downto 16),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_trunc_ln196_1_reg_1261_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => mul_16s_8ns_24_1_1_U156_n_9,
      C(46) => mul_16s_8ns_24_1_1_U156_n_9,
      C(45) => mul_16s_8ns_24_1_1_U156_n_9,
      C(44) => mul_16s_8ns_24_1_1_U156_n_9,
      C(43) => mul_16s_8ns_24_1_1_U156_n_9,
      C(42) => mul_16s_8ns_24_1_1_U156_n_9,
      C(41) => mul_16s_8ns_24_1_1_U156_n_9,
      C(40) => mul_16s_8ns_24_1_1_U156_n_9,
      C(39) => mul_16s_8ns_24_1_1_U156_n_9,
      C(38) => mul_16s_8ns_24_1_1_U156_n_9,
      C(37) => mul_16s_8ns_24_1_1_U156_n_9,
      C(36) => mul_16s_8ns_24_1_1_U156_n_9,
      C(35) => mul_16s_8ns_24_1_1_U156_n_9,
      C(34) => mul_16s_8ns_24_1_1_U156_n_9,
      C(33) => mul_16s_8ns_24_1_1_U156_n_9,
      C(32) => mul_16s_8ns_24_1_1_U156_n_9,
      C(31) => mul_16s_8ns_24_1_1_U156_n_9,
      C(30) => mul_16s_8ns_24_1_1_U156_n_9,
      C(29) => mul_16s_8ns_24_1_1_U156_n_9,
      C(28) => mul_16s_8ns_24_1_1_U156_n_9,
      C(27) => mul_16s_8ns_24_1_1_U156_n_9,
      C(26) => mul_16s_8ns_24_1_1_U156_n_9,
      C(25) => mul_16s_8ns_24_1_1_U156_n_9,
      C(24) => mul_16s_8ns_24_1_1_U156_n_9,
      C(23) => mul_16s_8ns_24_1_1_U156_n_9,
      C(22) => mul_16s_8ns_24_1_1_U156_n_9,
      C(21) => mul_16s_8ns_24_1_1_U156_n_9,
      C(20) => mul_16s_8ns_24_1_1_U156_n_9,
      C(19) => mul_16s_8ns_24_1_1_U156_n_9,
      C(18) => mul_16s_8ns_24_1_1_U156_n_10,
      C(17) => mul_16s_8ns_24_1_1_U156_n_11,
      C(16) => mul_16s_8ns_24_1_1_U156_n_12,
      C(15) => mul_16s_8ns_24_1_1_U156_n_13,
      C(14) => mul_16s_8ns_24_1_1_U156_n_14,
      C(13) => mul_16s_8ns_24_1_1_U156_n_15,
      C(12) => mul_16s_8ns_24_1_1_U156_n_16,
      C(11) => mul_16s_8ns_24_1_1_U156_n_17,
      C(10) => mul_16s_8ns_24_1_1_U156_n_18,
      C(9) => mul_16s_8ns_24_1_1_U156_n_19,
      C(8) => mul_16s_8ns_24_1_1_U156_n_20,
      C(7) => mul_16s_8ns_24_1_1_U156_n_21,
      C(6) => mul_16s_8ns_24_1_1_U156_n_22,
      C(5) => mul_16s_8ns_24_1_1_U156_n_23,
      C(4) => mul_16s_8ns_24_1_1_U156_n_24,
      C(3) => mul_16s_8ns_24_1_1_U156_n_25,
      C(2) => mul_16s_8ns_24_1_1_U156_n_26,
      C(1) => mul_16s_8ns_24_1_1_U156_n_27,
      C(0) => mul_16s_8ns_24_1_1_U156_n_28,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_trunc_ln196_1_reg_1261_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_trunc_ln196_1_reg_1261_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_trunc_ln196_1_reg_1261_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_trunc_ln196_1_reg_1261_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_trunc_ln196_1_reg_1261_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_trunc_ln196_1_reg_1261_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_trunc_ln196_1_reg_1261_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => trunc_ln196_1_reg_1261_reg_n_111,
      PCOUT(46) => trunc_ln196_1_reg_1261_reg_n_112,
      PCOUT(45) => trunc_ln196_1_reg_1261_reg_n_113,
      PCOUT(44) => trunc_ln196_1_reg_1261_reg_n_114,
      PCOUT(43) => trunc_ln196_1_reg_1261_reg_n_115,
      PCOUT(42) => trunc_ln196_1_reg_1261_reg_n_116,
      PCOUT(41) => trunc_ln196_1_reg_1261_reg_n_117,
      PCOUT(40) => trunc_ln196_1_reg_1261_reg_n_118,
      PCOUT(39) => trunc_ln196_1_reg_1261_reg_n_119,
      PCOUT(38) => trunc_ln196_1_reg_1261_reg_n_120,
      PCOUT(37) => trunc_ln196_1_reg_1261_reg_n_121,
      PCOUT(36) => trunc_ln196_1_reg_1261_reg_n_122,
      PCOUT(35) => trunc_ln196_1_reg_1261_reg_n_123,
      PCOUT(34) => trunc_ln196_1_reg_1261_reg_n_124,
      PCOUT(33) => trunc_ln196_1_reg_1261_reg_n_125,
      PCOUT(32) => trunc_ln196_1_reg_1261_reg_n_126,
      PCOUT(31) => trunc_ln196_1_reg_1261_reg_n_127,
      PCOUT(30) => trunc_ln196_1_reg_1261_reg_n_128,
      PCOUT(29) => trunc_ln196_1_reg_1261_reg_n_129,
      PCOUT(28) => trunc_ln196_1_reg_1261_reg_n_130,
      PCOUT(27) => trunc_ln196_1_reg_1261_reg_n_131,
      PCOUT(26) => trunc_ln196_1_reg_1261_reg_n_132,
      PCOUT(25) => trunc_ln196_1_reg_1261_reg_n_133,
      PCOUT(24) => trunc_ln196_1_reg_1261_reg_n_134,
      PCOUT(23) => trunc_ln196_1_reg_1261_reg_n_135,
      PCOUT(22) => trunc_ln196_1_reg_1261_reg_n_136,
      PCOUT(21) => trunc_ln196_1_reg_1261_reg_n_137,
      PCOUT(20) => trunc_ln196_1_reg_1261_reg_n_138,
      PCOUT(19) => trunc_ln196_1_reg_1261_reg_n_139,
      PCOUT(18) => trunc_ln196_1_reg_1261_reg_n_140,
      PCOUT(17) => trunc_ln196_1_reg_1261_reg_n_141,
      PCOUT(16) => trunc_ln196_1_reg_1261_reg_n_142,
      PCOUT(15) => trunc_ln196_1_reg_1261_reg_n_143,
      PCOUT(14) => trunc_ln196_1_reg_1261_reg_n_144,
      PCOUT(13) => trunc_ln196_1_reg_1261_reg_n_145,
      PCOUT(12) => trunc_ln196_1_reg_1261_reg_n_146,
      PCOUT(11) => trunc_ln196_1_reg_1261_reg_n_147,
      PCOUT(10) => trunc_ln196_1_reg_1261_reg_n_148,
      PCOUT(9) => trunc_ln196_1_reg_1261_reg_n_149,
      PCOUT(8) => trunc_ln196_1_reg_1261_reg_n_150,
      PCOUT(7) => trunc_ln196_1_reg_1261_reg_n_151,
      PCOUT(6) => trunc_ln196_1_reg_1261_reg_n_152,
      PCOUT(5) => trunc_ln196_1_reg_1261_reg_n_153,
      PCOUT(4) => trunc_ln196_1_reg_1261_reg_n_154,
      PCOUT(3) => trunc_ln196_1_reg_1261_reg_n_155,
      PCOUT(2) => trunc_ln196_1_reg_1261_reg_n_156,
      PCOUT(1) => trunc_ln196_1_reg_1261_reg_n_157,
      PCOUT(0) => trunc_ln196_1_reg_1261_reg_n_158,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_trunc_ln196_1_reg_1261_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_trunc_ln196_1_reg_1261_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
trunc_ln196_3_reg_1291_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_4(15),
      A(28) => DSP_ALU_INST_4(15),
      A(27) => DSP_ALU_INST_4(15),
      A(26) => DSP_ALU_INST_4(15),
      A(25) => DSP_ALU_INST_4(15),
      A(24) => DSP_ALU_INST_4(15),
      A(23) => DSP_ALU_INST_4(15),
      A(22) => DSP_ALU_INST_4(15),
      A(21) => DSP_ALU_INST_4(15),
      A(20) => DSP_ALU_INST_4(15),
      A(19) => DSP_ALU_INST_4(15),
      A(18) => DSP_ALU_INST_4(15),
      A(17) => DSP_ALU_INST_4(15),
      A(16) => DSP_ALU_INST_4(15),
      A(15 downto 0) => DSP_ALU_INST_4(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_trunc_ln196_3_reg_1291_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => stream_in_hresampled_dout(47 downto 40),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_trunc_ln196_3_reg_1291_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => mul_8ns_16s_24_1_1_U161_n_9,
      C(46) => mul_8ns_16s_24_1_1_U161_n_9,
      C(45) => mul_8ns_16s_24_1_1_U161_n_9,
      C(44) => mul_8ns_16s_24_1_1_U161_n_9,
      C(43) => mul_8ns_16s_24_1_1_U161_n_9,
      C(42) => mul_8ns_16s_24_1_1_U161_n_9,
      C(41) => mul_8ns_16s_24_1_1_U161_n_9,
      C(40) => mul_8ns_16s_24_1_1_U161_n_9,
      C(39) => mul_8ns_16s_24_1_1_U161_n_9,
      C(38) => mul_8ns_16s_24_1_1_U161_n_9,
      C(37) => mul_8ns_16s_24_1_1_U161_n_9,
      C(36) => mul_8ns_16s_24_1_1_U161_n_9,
      C(35) => mul_8ns_16s_24_1_1_U161_n_9,
      C(34) => mul_8ns_16s_24_1_1_U161_n_9,
      C(33) => mul_8ns_16s_24_1_1_U161_n_9,
      C(32) => mul_8ns_16s_24_1_1_U161_n_9,
      C(31) => mul_8ns_16s_24_1_1_U161_n_9,
      C(30) => mul_8ns_16s_24_1_1_U161_n_9,
      C(29) => mul_8ns_16s_24_1_1_U161_n_9,
      C(28) => mul_8ns_16s_24_1_1_U161_n_9,
      C(27) => mul_8ns_16s_24_1_1_U161_n_9,
      C(26) => mul_8ns_16s_24_1_1_U161_n_9,
      C(25) => mul_8ns_16s_24_1_1_U161_n_9,
      C(24) => mul_8ns_16s_24_1_1_U161_n_9,
      C(23) => mul_8ns_16s_24_1_1_U161_n_9,
      C(22) => mul_8ns_16s_24_1_1_U161_n_9,
      C(21) => mul_8ns_16s_24_1_1_U161_n_9,
      C(20) => mul_8ns_16s_24_1_1_U161_n_9,
      C(19) => mul_8ns_16s_24_1_1_U161_n_9,
      C(18) => mul_8ns_16s_24_1_1_U161_n_10,
      C(17) => mul_8ns_16s_24_1_1_U161_n_11,
      C(16) => mul_8ns_16s_24_1_1_U161_n_12,
      C(15) => mul_8ns_16s_24_1_1_U161_n_13,
      C(14) => mul_8ns_16s_24_1_1_U161_n_14,
      C(13) => mul_8ns_16s_24_1_1_U161_n_15,
      C(12) => mul_8ns_16s_24_1_1_U161_n_16,
      C(11) => mul_8ns_16s_24_1_1_U161_n_17,
      C(10) => mul_8ns_16s_24_1_1_U161_n_18,
      C(9) => mul_8ns_16s_24_1_1_U161_n_19,
      C(8) => mul_8ns_16s_24_1_1_U161_n_20,
      C(7) => mul_8ns_16s_24_1_1_U161_n_21,
      C(6) => mul_8ns_16s_24_1_1_U161_n_22,
      C(5) => mul_8ns_16s_24_1_1_U161_n_23,
      C(4) => mul_8ns_16s_24_1_1_U161_n_24,
      C(3) => mul_8ns_16s_24_1_1_U161_n_25,
      C(2) => mul_8ns_16s_24_1_1_U161_n_26,
      C(1) => mul_8ns_16s_24_1_1_U161_n_27,
      C(0) => mul_8ns_16s_24_1_1_U161_n_28,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_trunc_ln196_3_reg_1291_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_trunc_ln196_3_reg_1291_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_trunc_ln196_3_reg_1291_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_trunc_ln196_3_reg_1291_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_trunc_ln196_3_reg_1291_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_trunc_ln196_3_reg_1291_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_trunc_ln196_3_reg_1291_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => trunc_ln196_3_reg_1291_reg_n_111,
      PCOUT(46) => trunc_ln196_3_reg_1291_reg_n_112,
      PCOUT(45) => trunc_ln196_3_reg_1291_reg_n_113,
      PCOUT(44) => trunc_ln196_3_reg_1291_reg_n_114,
      PCOUT(43) => trunc_ln196_3_reg_1291_reg_n_115,
      PCOUT(42) => trunc_ln196_3_reg_1291_reg_n_116,
      PCOUT(41) => trunc_ln196_3_reg_1291_reg_n_117,
      PCOUT(40) => trunc_ln196_3_reg_1291_reg_n_118,
      PCOUT(39) => trunc_ln196_3_reg_1291_reg_n_119,
      PCOUT(38) => trunc_ln196_3_reg_1291_reg_n_120,
      PCOUT(37) => trunc_ln196_3_reg_1291_reg_n_121,
      PCOUT(36) => trunc_ln196_3_reg_1291_reg_n_122,
      PCOUT(35) => trunc_ln196_3_reg_1291_reg_n_123,
      PCOUT(34) => trunc_ln196_3_reg_1291_reg_n_124,
      PCOUT(33) => trunc_ln196_3_reg_1291_reg_n_125,
      PCOUT(32) => trunc_ln196_3_reg_1291_reg_n_126,
      PCOUT(31) => trunc_ln196_3_reg_1291_reg_n_127,
      PCOUT(30) => trunc_ln196_3_reg_1291_reg_n_128,
      PCOUT(29) => trunc_ln196_3_reg_1291_reg_n_129,
      PCOUT(28) => trunc_ln196_3_reg_1291_reg_n_130,
      PCOUT(27) => trunc_ln196_3_reg_1291_reg_n_131,
      PCOUT(26) => trunc_ln196_3_reg_1291_reg_n_132,
      PCOUT(25) => trunc_ln196_3_reg_1291_reg_n_133,
      PCOUT(24) => trunc_ln196_3_reg_1291_reg_n_134,
      PCOUT(23) => trunc_ln196_3_reg_1291_reg_n_135,
      PCOUT(22) => trunc_ln196_3_reg_1291_reg_n_136,
      PCOUT(21) => trunc_ln196_3_reg_1291_reg_n_137,
      PCOUT(20) => trunc_ln196_3_reg_1291_reg_n_138,
      PCOUT(19) => trunc_ln196_3_reg_1291_reg_n_139,
      PCOUT(18) => trunc_ln196_3_reg_1291_reg_n_140,
      PCOUT(17) => trunc_ln196_3_reg_1291_reg_n_141,
      PCOUT(16) => trunc_ln196_3_reg_1291_reg_n_142,
      PCOUT(15) => trunc_ln196_3_reg_1291_reg_n_143,
      PCOUT(14) => trunc_ln196_3_reg_1291_reg_n_144,
      PCOUT(13) => trunc_ln196_3_reg_1291_reg_n_145,
      PCOUT(12) => trunc_ln196_3_reg_1291_reg_n_146,
      PCOUT(11) => trunc_ln196_3_reg_1291_reg_n_147,
      PCOUT(10) => trunc_ln196_3_reg_1291_reg_n_148,
      PCOUT(9) => trunc_ln196_3_reg_1291_reg_n_149,
      PCOUT(8) => trunc_ln196_3_reg_1291_reg_n_150,
      PCOUT(7) => trunc_ln196_3_reg_1291_reg_n_151,
      PCOUT(6) => trunc_ln196_3_reg_1291_reg_n_152,
      PCOUT(5) => trunc_ln196_3_reg_1291_reg_n_153,
      PCOUT(4) => trunc_ln196_3_reg_1291_reg_n_154,
      PCOUT(3) => trunc_ln196_3_reg_1291_reg_n_155,
      PCOUT(2) => trunc_ln196_3_reg_1291_reg_n_156,
      PCOUT(1) => trunc_ln196_3_reg_1291_reg_n_157,
      PCOUT(0) => trunc_ln196_3_reg_1291_reg_n_158,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_trunc_ln196_3_reg_1291_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_trunc_ln196_3_reg_1291_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
x_7_fu_293_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_sig_allocacmp_x_6__0\(0),
      CI_TOP => '0',
      CO(7) => x_7_fu_293_p2_carry_n_5,
      CO(6) => x_7_fu_293_p2_carry_n_6,
      CO(5) => x_7_fu_293_p2_carry_n_7,
      CO(4) => x_7_fu_293_p2_carry_n_8,
      CO(3) => x_7_fu_293_p2_carry_n_9,
      CO(2) => x_7_fu_293_p2_carry_n_10,
      CO(1) => x_7_fu_293_p2_carry_n_11,
      CO(0) => x_7_fu_293_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => x_7_fu_293_p2(8 downto 1),
      S(7 downto 0) => ap_sig_allocacmp_x_6(8 downto 1)
    );
\x_7_fu_293_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => x_7_fu_293_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_x_7_fu_293_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \x_7_fu_293_p2_carry__0_n_11\,
      CO(0) => \x_7_fu_293_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_x_7_fu_293_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => x_7_fu_293_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => ap_sig_allocacmp_x_6(11 downto 9)
    );
\x_fu_112_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_24,
      D => x_7_fu_293_p2(0),
      Q => x_fu_112_reg(0),
      S => flow_control_loop_pipe_sequential_init_U_n_22
    );
\x_fu_112_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_24,
      D => x_7_fu_293_p2(10),
      Q => x_fu_112_reg(10),
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\x_fu_112_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_24,
      D => x_7_fu_293_p2(11),
      Q => x_fu_112_reg(11),
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\x_fu_112_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_24,
      D => x_7_fu_293_p2(1),
      Q => x_fu_112_reg(1),
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\x_fu_112_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_24,
      D => x_7_fu_293_p2(2),
      Q => x_fu_112_reg(2),
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\x_fu_112_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_24,
      D => x_7_fu_293_p2(3),
      Q => x_fu_112_reg(3),
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\x_fu_112_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_24,
      D => x_7_fu_293_p2(4),
      Q => x_fu_112_reg(4),
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\x_fu_112_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_24,
      D => x_7_fu_293_p2(5),
      Q => x_fu_112_reg(5),
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\x_fu_112_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_24,
      D => x_7_fu_293_p2(6),
      Q => x_fu_112_reg(6),
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\x_fu_112_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_24,
      D => x_7_fu_293_p2(7),
      Q => x_fu_112_reg(7),
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\x_fu_112_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_24,
      D => x_7_fu_293_p2(8),
      Q => x_fu_112_reg(8),
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\x_fu_112_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_24,
      D => x_7_fu_293_p2(9),
      Q => x_fu_112_reg(9),
      R => flow_control_loop_pipe_sequential_init_U_n_22
    );
\zext_ln134_1_cast_reg_1116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln134_1_cast_reg_1116_reg[7]_0\(0),
      Q => zext_ln134_1_cast_reg_1116_reg(0),
      R => '0'
    );
\zext_ln134_1_cast_reg_1116_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln134_1_cast_reg_1116_reg[7]_0\(1),
      Q => zext_ln134_1_cast_reg_1116_reg(1),
      R => '0'
    );
\zext_ln134_1_cast_reg_1116_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln134_1_cast_reg_1116_reg[7]_0\(2),
      Q => zext_ln134_1_cast_reg_1116_reg(2),
      R => '0'
    );
\zext_ln134_1_cast_reg_1116_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln134_1_cast_reg_1116_reg[7]_0\(3),
      Q => zext_ln134_1_cast_reg_1116_reg(3),
      R => '0'
    );
\zext_ln134_1_cast_reg_1116_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln134_1_cast_reg_1116_reg[7]_0\(4),
      Q => zext_ln134_1_cast_reg_1116_reg(4),
      R => '0'
    );
\zext_ln134_1_cast_reg_1116_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln134_1_cast_reg_1116_reg[7]_0\(5),
      Q => zext_ln134_1_cast_reg_1116_reg(5),
      R => '0'
    );
\zext_ln134_1_cast_reg_1116_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln134_1_cast_reg_1116_reg[7]_0\(6),
      Q => zext_ln134_1_cast_reg_1116_reg(6),
      R => '0'
    );
\zext_ln134_1_cast_reg_1116_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln134_1_cast_reg_1116_reg[7]_0\(7),
      Q => zext_ln134_1_cast_reg_1116_reg(7),
      R => '0'
    );
\zext_ln134_cast_reg_1106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln134_cast_reg_1106_reg[7]_0\(0),
      Q => zext_ln134_cast_reg_1106(0),
      R => '0'
    );
\zext_ln134_cast_reg_1106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln134_cast_reg_1106_reg[7]_0\(1),
      Q => zext_ln134_cast_reg_1106(1),
      R => '0'
    );
\zext_ln134_cast_reg_1106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln134_cast_reg_1106_reg[7]_0\(2),
      Q => zext_ln134_cast_reg_1106(2),
      R => '0'
    );
\zext_ln134_cast_reg_1106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln134_cast_reg_1106_reg[7]_0\(3),
      Q => zext_ln134_cast_reg_1106(3),
      R => '0'
    );
\zext_ln134_cast_reg_1106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln134_cast_reg_1106_reg[7]_0\(4),
      Q => zext_ln134_cast_reg_1106(4),
      R => '0'
    );
\zext_ln134_cast_reg_1106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln134_cast_reg_1106_reg[7]_0\(5),
      Q => zext_ln134_cast_reg_1106(5),
      R => '0'
    );
\zext_ln134_cast_reg_1106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln134_cast_reg_1106_reg[7]_0\(6),
      Q => zext_ln134_cast_reg_1106(6),
      R => '0'
    );
\zext_ln134_cast_reg_1106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln134_cast_reg_1106_reg[7]_0\(7),
      Q => zext_ln134_cast_reg_1106(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_v_hcresampler_core is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    mOutPtr16_out : out STD_LOGIC;
    \mOutPtr0__0\ : out STD_LOGIC;
    \pop__0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    v_hcresampler_core_U0_HwReg_width_c19_write : in STD_LOGIC;
    zext_ln765_fu_280_p1 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    cmp36674_i_fu_290_p2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    stream_out_hresampled_full_n : in STD_LOGIC;
    stream_csc_empty_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    bPassThru_422_or_420_Out_loc_channel_dout : in STD_LOGIC;
    stream_out_hresampled_empty_n : in STD_LOGIC;
    v_vcresampler_core_U0_stream_out_hresampled_read : in STD_LOGIC;
    bPassThru_422_or_420_Out_loc_channel_full_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    v_hcresampler_core_U0_ap_start : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \lshr_ln_reg_605_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \loopHeight_reg_600_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end bd_2d50_csc_0_v_hcresampler_core;

architecture STRUCTURE of bd_2d50_csc_0_v_hcresampler_core is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_2__2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__1_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cmp36674_i_reg_620 : STD_LOGIC;
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg : STD_LOGIC;
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_n_218 : STD_LOGIC;
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inpix_0_0_0_0_0_load694_lcssa750_i_fu_72 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inpix_0_1_0_0_0_load696_lcssa753_i_fu_76 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inpix_0_2_0_0_0_load698_lcssa756_i_fu_80 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inpix_0_3_0_0_0_load700_lcssa759_i_fu_84 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inpix_0_4_0_0_0_load702_lcssa762_i_fu_88 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inpix_0_5_0_0_0_load704_lcssa765_i_fu_92 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal loopHeight_reg_600 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal loopWidth_reg_615 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal lshr_ln_reg_605 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal mpix_cb_4_fu_132 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mpix_cb_fu_128 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mpix_cb_fu_178 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mpix_cr_4_fu_140 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mpix_cr_fu_136 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mpix_cr_fu_182 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120 : STD_LOGIC;
  signal \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[0]\ : STD_LOGIC;
  signal \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[1]\ : STD_LOGIC;
  signal \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[2]\ : STD_LOGIC;
  signal \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[3]\ : STD_LOGIC;
  signal \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[4]\ : STD_LOGIC;
  signal \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[5]\ : STD_LOGIC;
  signal \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[6]\ : STD_LOGIC;
  signal \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[7]\ : STD_LOGIC;
  signal p_0_0_0_0_0492_2719_lcssa785_i_fu_104 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_0492_3727_lcssa791_i_fu_112 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_0500706_lcssa768_i_fu_96 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_0_1_3740_lcssa800_i_fu_124 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_0_2723_lcssa788_i_fu_108 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_0_3731_lcssa794_i_fu_116 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_3_0_0_0708_lcssa771_i_fu_100 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_14_fu_148 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_14_fu_1480 : STD_LOGIC;
  signal pixbuf_y_15_fu_152 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_15_load_reg_631 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_16_fu_156 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_16_fu_1560 : STD_LOGIC;
  signal pixbuf_y_16_load_reg_636 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_17_fu_160 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_18_fu_164 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_1_fu_190 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_2_fu_194 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_3_fu_198 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_fu_144 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_fu_186 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^pop__0\ : STD_LOGIC;
  signal xor_ln765_reg_610 : STD_LOGIC;
  signal y_4_fu_68_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_4_fu_68_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \y_4_fu_68_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \y_4_fu_68_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_4_fu_68_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_4_fu_68_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_4_fu_68_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_4_fu_68_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_4_fu_68_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_4_fu_68_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \y_4_fu_68_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal y_5_fu_309_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_y_4_fu_68_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_y_4_fu_68_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__5\ : label is "soft_lutpair399";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_5\ : label is "soft_lutpair399";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_4_fu_68_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_4_fu_68_reg[8]_i_1\ : label is 35;
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \pop__0\ <= \^pop__0\;
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__2_n_5\,
      I2 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => v_hcresampler_core_U0_HwReg_width_c19_write,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__2_n_5\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3__2_n_5\,
      I1 => \ap_CS_fsm[2]_i_4__1_n_5\,
      I2 => \ap_CS_fsm[2]_i_5__1_n_5\,
      I3 => \ap_CS_fsm[2]_i_6__1_n_5\,
      O => \ap_CS_fsm[2]_i_2__2_n_5\
    );
\ap_CS_fsm[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => y_4_fu_68_reg(8),
      I1 => loopHeight_reg_600(8),
      I2 => y_4_fu_68_reg(7),
      I3 => loopHeight_reg_600(7),
      I4 => loopHeight_reg_600(6),
      I5 => y_4_fu_68_reg(6),
      O => \ap_CS_fsm[2]_i_3__2_n_5\
    );
\ap_CS_fsm[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => loopHeight_reg_600(9),
      I1 => y_4_fu_68_reg(9),
      I2 => y_4_fu_68_reg(10),
      I3 => loopHeight_reg_600(10),
      I4 => y_4_fu_68_reg(11),
      I5 => loopHeight_reg_600(11),
      O => \ap_CS_fsm[2]_i_4__1_n_5\
    );
\ap_CS_fsm[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => loopHeight_reg_600(0),
      I1 => y_4_fu_68_reg(0),
      I2 => y_4_fu_68_reg(2),
      I3 => loopHeight_reg_600(2),
      I4 => y_4_fu_68_reg(1),
      I5 => loopHeight_reg_600(1),
      O => \ap_CS_fsm[2]_i_5__1_n_5\
    );
\ap_CS_fsm[2]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => y_4_fu_68_reg(4),
      I1 => loopHeight_reg_600(4),
      I2 => y_4_fu_68_reg(5),
      I3 => loopHeight_reg_600(5),
      I4 => loopHeight_reg_600(3),
      I5 => y_4_fu_68_reg(3),
      O => \ap_CS_fsm[2]_i_6__1_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\cmp36674_i_reg_620_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => cmp36674_i_fu_290_p2,
      Q => cmp36674_i_reg_620,
      R => '0'
    );
grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218: entity work.bd_2d50_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2
     port map (
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      E(0) => pixbuf_y_14_fu_1480,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \add_ln891_1_fu_729_p2_carry__0_0\(7 downto 0) => p_0_0_0_0_0492_3727_lcssa791_i_fu_112(7 downto 0),
      \add_ln894_1_fu_778_p2_carry__0_0\(7 downto 0) => p_0_0_0_0_0_3731_lcssa794_i_fu_116(7 downto 0),
      \ap_CS_fsm_reg[2]\ => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_n_218,
      \ap_CS_fsm_reg[3]\(0) => \^e\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bPassThru_422_or_420_Out_loc_channel_dout => bPassThru_422_or_420_Out_loc_channel_dout,
      \cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_0\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o(7 downto 0),
      \cmp151_i_reg_1053_pp0_iter1_reg_reg[0]_1\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o(7 downto 0),
      empty_n_reg(0) => empty_n_reg(0),
      grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      \icmp_ln769_reg_1043_pp0_iter1_reg_reg[0]_0\(0) => pixbuf_y_16_fu_1560,
      \icmp_ln769_reg_1043_reg[0]_0\(11 downto 0) => loopWidth_reg_615(11 downto 0),
      \icmp_ln777_reg_1047_reg[0]_0\(10 downto 0) => lshr_ln_reg_605(10 downto 0),
      \in\(47 downto 0) => \in\(47 downto 0),
      \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o(7 downto 0),
      \inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]_0\(7 downto 0) => inpix_0_0_0_0_0_load694_lcssa750_i_fu_72(7 downto 0),
      \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o(7 downto 0),
      \inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]_0\(7 downto 0) => inpix_0_1_0_0_0_load696_lcssa753_i_fu_76(7 downto 0),
      \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o(7 downto 0),
      \inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]_0\(7 downto 0) => inpix_0_2_0_0_0_load698_lcssa756_i_fu_80(7 downto 0),
      \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o(7 downto 0),
      \inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]_0\(7 downto 0) => inpix_0_3_0_0_0_load700_lcssa759_i_fu_84(7 downto 0),
      \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o(7 downto 0),
      \inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]_0\(7 downto 0) => inpix_0_4_0_0_0_load702_lcssa762_i_fu_88(7 downto 0),
      \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o(7 downto 0),
      \inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]_0\(7 downto 0) => inpix_0_5_0_0_0_load704_lcssa765_i_fu_92(7 downto 0),
      mOutPtr16_out => mOutPtr16_out,
      \mpix_cb_fu_128_reg[7]\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o(7 downto 0),
      \mpix_cb_fu_128_reg[7]_0\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o(7 downto 0),
      \mpix_cb_fu_178_reg[7]_0\(7 downto 0) => mpix_cb_fu_178(7 downto 0),
      \mpix_cb_fu_178_reg[7]_1\(7 downto 0) => mpix_cb_4_fu_132(7 downto 0),
      \mpix_cr_fu_136_reg[7]\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o(7 downto 0),
      \mpix_cr_fu_136_reg[7]_0\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o(7 downto 0),
      \mpix_cr_fu_182_reg[7]_0\(7 downto 0) => mpix_cr_fu_182(7 downto 0),
      \mpix_cr_fu_182_reg[7]_1\(7 downto 0) => mpix_cr_4_fu_140(7 downto 0),
      \out\(47 downto 0) => \out\(47 downto 0),
      \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0\(7) => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[7]\,
      \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0\(6) => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[6]\,
      \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0\(5) => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[5]\,
      \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0\(4) => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[4]\,
      \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0\(3) => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[3]\,
      \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0\(2) => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[2]\,
      \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0\(1) => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[1]\,
      \p_0_0_0_0_0492_1_3735_i_fu_158_reg[7]_0\(0) => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[0]\,
      \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\(7 downto 0) => mpix_cb_fu_128(7 downto 0),
      \p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]_0\(7 downto 0) => p_0_0_0_0_0492_2719_lcssa785_i_fu_104(7 downto 0),
      \p_0_0_0_0_0500705_i_fu_170_reg[7]_0\(7 downto 0) => p_0_0_0_0_0500706_lcssa768_i_fu_96(7 downto 0),
      \p_0_0_0_0_0_1_3739_i_fu_162_reg[7]_0\(7 downto 0) => p_0_0_0_0_0_1_3740_lcssa800_i_fu_124(7 downto 0),
      \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\(7 downto 0) => mpix_cr_fu_136(7 downto 0),
      \p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]_0\(7 downto 0) => p_0_0_0_0_0_2723_lcssa788_i_fu_108(7 downto 0),
      \p_0_3_0_0_0707_i_fu_174_reg[7]_0\(7 downto 0) => p_0_3_0_0_0708_lcssa771_i_fu_100(7 downto 0),
      \pixbuf_y_14_fu_148_reg[7]\(7 downto 0) => pixbuf_y_14_fu_148(7 downto 0),
      \pixbuf_y_1_fu_190_reg[7]_0\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o(7 downto 0),
      \pixbuf_y_1_fu_190_reg[7]_1\(7 downto 0) => pixbuf_y_1_fu_190(7 downto 0),
      \pixbuf_y_1_fu_190_reg[7]_2\(7 downto 0) => pixbuf_y_16_load_reg_636(7 downto 0),
      \pixbuf_y_2_fu_194_reg[7]_0\(7 downto 0) => pixbuf_y_2_fu_194(7 downto 0),
      \pixbuf_y_2_fu_194_reg[7]_1\(7 downto 0) => pixbuf_y_17_fu_160(7 downto 0),
      \pixbuf_y_3_fu_198_reg[7]_0\(7 downto 0) => pixbuf_y_3_fu_198(7 downto 0),
      \pixbuf_y_3_fu_198_reg[7]_1\(7 downto 0) => pixbuf_y_18_fu_164(7 downto 0),
      \pixbuf_y_fu_144_reg[7]\(7 downto 0) => pixbuf_y_fu_144(7 downto 0),
      \pixbuf_y_fu_186_reg[7]_0\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o(7 downto 0),
      \pixbuf_y_fu_186_reg[7]_1\(7 downto 0) => pixbuf_y_fu_186(7 downto 0),
      \pixbuf_y_fu_186_reg[7]_2\(7 downto 0) => pixbuf_y_15_load_reg_631(7 downto 0),
      push => push,
      stream_csc_empty_n => stream_csc_empty_n,
      stream_out_hresampled_empty_n => stream_out_hresampled_empty_n,
      stream_out_hresampled_full_n => stream_out_hresampled_full_n,
      v_vcresampler_core_U0_stream_out_hresampled_read => v_vcresampler_core_U0_stream_out_hresampled_read,
      xor_ln765_reg_610 => xor_ln765_reg_610
    );
grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_n_218,
      Q => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_ap_start_reg,
      R => ap_rst_n_inv
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o(0),
      Q => inpix_0_0_0_0_0_load694_lcssa750_i_fu_72(0),
      R => '0'
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o(1),
      Q => inpix_0_0_0_0_0_load694_lcssa750_i_fu_72(1),
      R => '0'
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o(2),
      Q => inpix_0_0_0_0_0_load694_lcssa750_i_fu_72(2),
      R => '0'
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o(3),
      Q => inpix_0_0_0_0_0_load694_lcssa750_i_fu_72(3),
      R => '0'
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o(4),
      Q => inpix_0_0_0_0_0_load694_lcssa750_i_fu_72(4),
      R => '0'
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o(5),
      Q => inpix_0_0_0_0_0_load694_lcssa750_i_fu_72(5),
      R => '0'
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o(6),
      Q => inpix_0_0_0_0_0_load694_lcssa750_i_fu_72(6),
      R => '0'
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_0_0_0_0_load693_i_out_o(7),
      Q => inpix_0_0_0_0_0_load694_lcssa750_i_fu_72(7),
      R => '0'
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o(0),
      Q => inpix_0_1_0_0_0_load696_lcssa753_i_fu_76(0),
      R => '0'
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o(1),
      Q => inpix_0_1_0_0_0_load696_lcssa753_i_fu_76(1),
      R => '0'
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o(2),
      Q => inpix_0_1_0_0_0_load696_lcssa753_i_fu_76(2),
      R => '0'
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o(3),
      Q => inpix_0_1_0_0_0_load696_lcssa753_i_fu_76(3),
      R => '0'
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o(4),
      Q => inpix_0_1_0_0_0_load696_lcssa753_i_fu_76(4),
      R => '0'
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o(5),
      Q => inpix_0_1_0_0_0_load696_lcssa753_i_fu_76(5),
      R => '0'
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o(6),
      Q => inpix_0_1_0_0_0_load696_lcssa753_i_fu_76(6),
      R => '0'
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_76_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_1_0_0_0_load695_i_out_o(7),
      Q => inpix_0_1_0_0_0_load696_lcssa753_i_fu_76(7),
      R => '0'
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o(0),
      Q => inpix_0_2_0_0_0_load698_lcssa756_i_fu_80(0),
      R => '0'
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o(1),
      Q => inpix_0_2_0_0_0_load698_lcssa756_i_fu_80(1),
      R => '0'
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o(2),
      Q => inpix_0_2_0_0_0_load698_lcssa756_i_fu_80(2),
      R => '0'
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o(3),
      Q => inpix_0_2_0_0_0_load698_lcssa756_i_fu_80(3),
      R => '0'
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o(4),
      Q => inpix_0_2_0_0_0_load698_lcssa756_i_fu_80(4),
      R => '0'
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o(5),
      Q => inpix_0_2_0_0_0_load698_lcssa756_i_fu_80(5),
      R => '0'
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o(6),
      Q => inpix_0_2_0_0_0_load698_lcssa756_i_fu_80(6),
      R => '0'
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_80_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_2_0_0_0_load697_i_out_o(7),
      Q => inpix_0_2_0_0_0_load698_lcssa756_i_fu_80(7),
      R => '0'
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o(0),
      Q => inpix_0_3_0_0_0_load700_lcssa759_i_fu_84(0),
      R => '0'
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o(1),
      Q => inpix_0_3_0_0_0_load700_lcssa759_i_fu_84(1),
      R => '0'
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o(2),
      Q => inpix_0_3_0_0_0_load700_lcssa759_i_fu_84(2),
      R => '0'
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o(3),
      Q => inpix_0_3_0_0_0_load700_lcssa759_i_fu_84(3),
      R => '0'
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o(4),
      Q => inpix_0_3_0_0_0_load700_lcssa759_i_fu_84(4),
      R => '0'
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o(5),
      Q => inpix_0_3_0_0_0_load700_lcssa759_i_fu_84(5),
      R => '0'
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o(6),
      Q => inpix_0_3_0_0_0_load700_lcssa759_i_fu_84(6),
      R => '0'
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_84_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_3_0_0_0_load699_i_out_o(7),
      Q => inpix_0_3_0_0_0_load700_lcssa759_i_fu_84(7),
      R => '0'
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o(0),
      Q => inpix_0_4_0_0_0_load702_lcssa762_i_fu_88(0),
      R => '0'
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o(1),
      Q => inpix_0_4_0_0_0_load702_lcssa762_i_fu_88(1),
      R => '0'
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o(2),
      Q => inpix_0_4_0_0_0_load702_lcssa762_i_fu_88(2),
      R => '0'
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o(3),
      Q => inpix_0_4_0_0_0_load702_lcssa762_i_fu_88(3),
      R => '0'
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o(4),
      Q => inpix_0_4_0_0_0_load702_lcssa762_i_fu_88(4),
      R => '0'
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o(5),
      Q => inpix_0_4_0_0_0_load702_lcssa762_i_fu_88(5),
      R => '0'
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o(6),
      Q => inpix_0_4_0_0_0_load702_lcssa762_i_fu_88(6),
      R => '0'
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_88_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_4_0_0_0_load701_i_out_o(7),
      Q => inpix_0_4_0_0_0_load702_lcssa762_i_fu_88(7),
      R => '0'
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o(0),
      Q => inpix_0_5_0_0_0_load704_lcssa765_i_fu_92(0),
      R => '0'
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o(1),
      Q => inpix_0_5_0_0_0_load704_lcssa765_i_fu_92(1),
      R => '0'
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o(2),
      Q => inpix_0_5_0_0_0_load704_lcssa765_i_fu_92(2),
      R => '0'
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o(3),
      Q => inpix_0_5_0_0_0_load704_lcssa765_i_fu_92(3),
      R => '0'
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o(4),
      Q => inpix_0_5_0_0_0_load704_lcssa765_i_fu_92(4),
      R => '0'
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o(5),
      Q => inpix_0_5_0_0_0_load704_lcssa765_i_fu_92(5),
      R => '0'
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o(6),
      Q => inpix_0_5_0_0_0_load704_lcssa765_i_fu_92(6),
      R => '0'
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_92_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_inpix_0_5_0_0_0_load703_i_out_o(7),
      Q => inpix_0_5_0_0_0_load704_lcssa765_i_fu_92(7),
      R => '0'
    );
\loopHeight_reg_600_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \loopHeight_reg_600_reg[11]_0\(0),
      Q => loopHeight_reg_600(0),
      R => '0'
    );
\loopHeight_reg_600_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \loopHeight_reg_600_reg[11]_0\(10),
      Q => loopHeight_reg_600(10),
      R => '0'
    );
\loopHeight_reg_600_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \loopHeight_reg_600_reg[11]_0\(11),
      Q => loopHeight_reg_600(11),
      R => '0'
    );
\loopHeight_reg_600_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \loopHeight_reg_600_reg[11]_0\(1),
      Q => loopHeight_reg_600(1),
      R => '0'
    );
\loopHeight_reg_600_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \loopHeight_reg_600_reg[11]_0\(2),
      Q => loopHeight_reg_600(2),
      R => '0'
    );
\loopHeight_reg_600_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \loopHeight_reg_600_reg[11]_0\(3),
      Q => loopHeight_reg_600(3),
      R => '0'
    );
\loopHeight_reg_600_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \loopHeight_reg_600_reg[11]_0\(4),
      Q => loopHeight_reg_600(4),
      R => '0'
    );
\loopHeight_reg_600_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \loopHeight_reg_600_reg[11]_0\(5),
      Q => loopHeight_reg_600(5),
      R => '0'
    );
\loopHeight_reg_600_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \loopHeight_reg_600_reg[11]_0\(6),
      Q => loopHeight_reg_600(6),
      R => '0'
    );
\loopHeight_reg_600_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \loopHeight_reg_600_reg[11]_0\(7),
      Q => loopHeight_reg_600(7),
      R => '0'
    );
\loopHeight_reg_600_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \loopHeight_reg_600_reg[11]_0\(8),
      Q => loopHeight_reg_600(8),
      R => '0'
    );
\loopHeight_reg_600_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \loopHeight_reg_600_reg[11]_0\(9),
      Q => loopHeight_reg_600(9),
      R => '0'
    );
\loopWidth_reg_615_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => D(0),
      Q => loopWidth_reg_615(0),
      R => '0'
    );
\loopWidth_reg_615_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => D(10),
      Q => loopWidth_reg_615(10),
      R => '0'
    );
\loopWidth_reg_615_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => D(11),
      Q => loopWidth_reg_615(11),
      R => '0'
    );
\loopWidth_reg_615_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => D(1),
      Q => loopWidth_reg_615(1),
      R => '0'
    );
\loopWidth_reg_615_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => D(2),
      Q => loopWidth_reg_615(2),
      R => '0'
    );
\loopWidth_reg_615_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => D(3),
      Q => loopWidth_reg_615(3),
      R => '0'
    );
\loopWidth_reg_615_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => D(4),
      Q => loopWidth_reg_615(4),
      R => '0'
    );
\loopWidth_reg_615_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => D(5),
      Q => loopWidth_reg_615(5),
      R => '0'
    );
\loopWidth_reg_615_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => D(6),
      Q => loopWidth_reg_615(6),
      R => '0'
    );
\loopWidth_reg_615_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => D(7),
      Q => loopWidth_reg_615(7),
      R => '0'
    );
\loopWidth_reg_615_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => D(8),
      Q => loopWidth_reg_615(8),
      R => '0'
    );
\loopWidth_reg_615_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => D(9),
      Q => loopWidth_reg_615(9),
      R => '0'
    );
\lshr_ln_reg_605_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \lshr_ln_reg_605_reg[10]_0\(0),
      Q => lshr_ln_reg_605(0),
      R => '0'
    );
\lshr_ln_reg_605_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \lshr_ln_reg_605_reg[10]_0\(10),
      Q => lshr_ln_reg_605(10),
      R => '0'
    );
\lshr_ln_reg_605_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \lshr_ln_reg_605_reg[10]_0\(1),
      Q => lshr_ln_reg_605(1),
      R => '0'
    );
\lshr_ln_reg_605_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \lshr_ln_reg_605_reg[10]_0\(2),
      Q => lshr_ln_reg_605(2),
      R => '0'
    );
\lshr_ln_reg_605_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \lshr_ln_reg_605_reg[10]_0\(3),
      Q => lshr_ln_reg_605(3),
      R => '0'
    );
\lshr_ln_reg_605_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \lshr_ln_reg_605_reg[10]_0\(4),
      Q => lshr_ln_reg_605(4),
      R => '0'
    );
\lshr_ln_reg_605_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \lshr_ln_reg_605_reg[10]_0\(5),
      Q => lshr_ln_reg_605(5),
      R => '0'
    );
\lshr_ln_reg_605_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \lshr_ln_reg_605_reg[10]_0\(6),
      Q => lshr_ln_reg_605(6),
      R => '0'
    );
\lshr_ln_reg_605_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \lshr_ln_reg_605_reg[10]_0\(7),
      Q => lshr_ln_reg_605(7),
      R => '0'
    );
\lshr_ln_reg_605_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \lshr_ln_reg_605_reg[10]_0\(8),
      Q => lshr_ln_reg_605(8),
      R => '0'
    );
\lshr_ln_reg_605_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => \lshr_ln_reg_605_reg[10]_0\(9),
      Q => lshr_ln_reg_605(9),
      R => '0'
    );
\mOutPtr[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA222A"
    )
        port map (
      I0 => \^pop__0\,
      I1 => bPassThru_422_or_420_Out_loc_channel_full_n,
      I2 => empty_n_reg_0,
      I3 => ap_done_reg,
      I4 => empty_n_reg_1,
      O => \mOutPtr0__0\
    );
\mOutPtr[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__2_n_5\,
      I2 => v_hcresampler_core_U0_ap_start,
      O => \^pop__0\
    );
\mpix_cb_4_fu_132_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cb_fu_178(0),
      Q => mpix_cb_4_fu_132(0),
      R => '0'
    );
\mpix_cb_4_fu_132_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cb_fu_178(1),
      Q => mpix_cb_4_fu_132(1),
      R => '0'
    );
\mpix_cb_4_fu_132_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cb_fu_178(2),
      Q => mpix_cb_4_fu_132(2),
      R => '0'
    );
\mpix_cb_4_fu_132_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cb_fu_178(3),
      Q => mpix_cb_4_fu_132(3),
      R => '0'
    );
\mpix_cb_4_fu_132_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cb_fu_178(4),
      Q => mpix_cb_4_fu_132(4),
      R => '0'
    );
\mpix_cb_4_fu_132_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cb_fu_178(5),
      Q => mpix_cb_4_fu_132(5),
      R => '0'
    );
\mpix_cb_4_fu_132_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cb_fu_178(6),
      Q => mpix_cb_4_fu_132(6),
      R => '0'
    );
\mpix_cb_4_fu_132_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cb_fu_178(7),
      Q => mpix_cb_4_fu_132(7),
      R => '0'
    );
\mpix_cb_fu_128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o(0),
      Q => mpix_cb_fu_128(0),
      R => '0'
    );
\mpix_cb_fu_128_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o(1),
      Q => mpix_cb_fu_128(1),
      R => '0'
    );
\mpix_cb_fu_128_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o(2),
      Q => mpix_cb_fu_128(2),
      R => '0'
    );
\mpix_cb_fu_128_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o(3),
      Q => mpix_cb_fu_128(3),
      R => '0'
    );
\mpix_cb_fu_128_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o(4),
      Q => mpix_cb_fu_128(4),
      R => '0'
    );
\mpix_cb_fu_128_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o(5),
      Q => mpix_cb_fu_128(5),
      R => '0'
    );
\mpix_cb_fu_128_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o(6),
      Q => mpix_cb_fu_128(6),
      R => '0'
    );
\mpix_cb_fu_128_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cb_5_out_o(7),
      Q => mpix_cb_fu_128(7),
      R => '0'
    );
\mpix_cr_4_fu_140_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cr_fu_182(0),
      Q => mpix_cr_4_fu_140(0),
      R => '0'
    );
\mpix_cr_4_fu_140_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cr_fu_182(1),
      Q => mpix_cr_4_fu_140(1),
      R => '0'
    );
\mpix_cr_4_fu_140_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cr_fu_182(2),
      Q => mpix_cr_4_fu_140(2),
      R => '0'
    );
\mpix_cr_4_fu_140_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cr_fu_182(3),
      Q => mpix_cr_4_fu_140(3),
      R => '0'
    );
\mpix_cr_4_fu_140_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cr_fu_182(4),
      Q => mpix_cr_4_fu_140(4),
      R => '0'
    );
\mpix_cr_4_fu_140_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cr_fu_182(5),
      Q => mpix_cr_4_fu_140(5),
      R => '0'
    );
\mpix_cr_4_fu_140_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cr_fu_182(6),
      Q => mpix_cr_4_fu_140(6),
      R => '0'
    );
\mpix_cr_4_fu_140_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cr_fu_182(7),
      Q => mpix_cr_4_fu_140(7),
      R => '0'
    );
\mpix_cr_fu_136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o(0),
      Q => mpix_cr_fu_136(0),
      R => '0'
    );
\mpix_cr_fu_136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o(1),
      Q => mpix_cr_fu_136(1),
      R => '0'
    );
\mpix_cr_fu_136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o(2),
      Q => mpix_cr_fu_136(2),
      R => '0'
    );
\mpix_cr_fu_136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o(3),
      Q => mpix_cr_fu_136(3),
      R => '0'
    );
\mpix_cr_fu_136_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o(4),
      Q => mpix_cr_fu_136(4),
      R => '0'
    );
\mpix_cr_fu_136_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o(5),
      Q => mpix_cr_fu_136(5),
      R => '0'
    );
\mpix_cr_fu_136_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o(6),
      Q => mpix_cr_fu_136(6),
      R => '0'
    );
\mpix_cr_fu_136_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_mpix_cr_5_out_o(7),
      Q => mpix_cr_fu_136(7),
      R => '0'
    );
\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => mpix_cb_fu_178(0),
      Q => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[0]\,
      R => '0'
    );
\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => mpix_cb_fu_178(1),
      Q => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[1]\,
      R => '0'
    );
\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => mpix_cb_fu_178(2),
      Q => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[2]\,
      R => '0'
    );
\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => mpix_cb_fu_178(3),
      Q => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[3]\,
      R => '0'
    );
\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => mpix_cb_fu_178(4),
      Q => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[4]\,
      R => '0'
    );
\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => mpix_cb_fu_178(5),
      Q => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[5]\,
      R => '0'
    );
\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => mpix_cb_fu_178(6),
      Q => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[6]\,
      R => '0'
    );
\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => mpix_cb_fu_178(7),
      Q => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120_reg_n_5_[7]\,
      R => '0'
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o(0),
      Q => p_0_0_0_0_0492_2719_lcssa785_i_fu_104(0),
      R => '0'
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o(1),
      Q => p_0_0_0_0_0492_2719_lcssa785_i_fu_104(1),
      R => '0'
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o(2),
      Q => p_0_0_0_0_0492_2719_lcssa785_i_fu_104(2),
      R => '0'
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o(3),
      Q => p_0_0_0_0_0492_2719_lcssa785_i_fu_104(3),
      R => '0'
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o(4),
      Q => p_0_0_0_0_0492_2719_lcssa785_i_fu_104(4),
      R => '0'
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o(5),
      Q => p_0_0_0_0_0492_2719_lcssa785_i_fu_104(5),
      R => '0'
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o(6),
      Q => p_0_0_0_0_0492_2719_lcssa785_i_fu_104(6),
      R => '0'
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_2718_i_out_o(7),
      Q => p_0_0_0_0_0492_2719_lcssa785_i_fu_104(7),
      R => '0'
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o(0),
      Q => p_0_0_0_0_0492_3727_lcssa791_i_fu_112(0),
      R => '0'
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o(1),
      Q => p_0_0_0_0_0492_3727_lcssa791_i_fu_112(1),
      R => '0'
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o(2),
      Q => p_0_0_0_0_0492_3727_lcssa791_i_fu_112(2),
      R => '0'
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o(3),
      Q => p_0_0_0_0_0492_3727_lcssa791_i_fu_112(3),
      R => '0'
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_112_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o(4),
      Q => p_0_0_0_0_0492_3727_lcssa791_i_fu_112(4),
      R => '0'
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_112_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o(5),
      Q => p_0_0_0_0_0492_3727_lcssa791_i_fu_112(5),
      R => '0'
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_112_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o(6),
      Q => p_0_0_0_0_0492_3727_lcssa791_i_fu_112(6),
      R => '0'
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_112_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0492_3726_i_out_o(7),
      Q => p_0_0_0_0_0492_3727_lcssa791_i_fu_112(7),
      R => '0'
    );
\p_0_0_0_0_0500706_lcssa768_i_fu_96[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cmp36674_i_reg_620,
      I1 => ap_CS_fsm_state5,
      O => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120
    );
\p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => pixbuf_y_2_fu_194(0),
      Q => p_0_0_0_0_0500706_lcssa768_i_fu_96(0),
      R => '0'
    );
\p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => pixbuf_y_2_fu_194(1),
      Q => p_0_0_0_0_0500706_lcssa768_i_fu_96(1),
      R => '0'
    );
\p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => pixbuf_y_2_fu_194(2),
      Q => p_0_0_0_0_0500706_lcssa768_i_fu_96(2),
      R => '0'
    );
\p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => pixbuf_y_2_fu_194(3),
      Q => p_0_0_0_0_0500706_lcssa768_i_fu_96(3),
      R => '0'
    );
\p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => pixbuf_y_2_fu_194(4),
      Q => p_0_0_0_0_0500706_lcssa768_i_fu_96(4),
      R => '0'
    );
\p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => pixbuf_y_2_fu_194(5),
      Q => p_0_0_0_0_0500706_lcssa768_i_fu_96(5),
      R => '0'
    );
\p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => pixbuf_y_2_fu_194(6),
      Q => p_0_0_0_0_0500706_lcssa768_i_fu_96(6),
      R => '0'
    );
\p_0_0_0_0_0500706_lcssa768_i_fu_96_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => pixbuf_y_2_fu_194(7),
      Q => p_0_0_0_0_0500706_lcssa768_i_fu_96(7),
      R => '0'
    );
\p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => mpix_cr_fu_182(0),
      Q => p_0_0_0_0_0_1_3740_lcssa800_i_fu_124(0),
      R => '0'
    );
\p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => mpix_cr_fu_182(1),
      Q => p_0_0_0_0_0_1_3740_lcssa800_i_fu_124(1),
      R => '0'
    );
\p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => mpix_cr_fu_182(2),
      Q => p_0_0_0_0_0_1_3740_lcssa800_i_fu_124(2),
      R => '0'
    );
\p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => mpix_cr_fu_182(3),
      Q => p_0_0_0_0_0_1_3740_lcssa800_i_fu_124(3),
      R => '0'
    );
\p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => mpix_cr_fu_182(4),
      Q => p_0_0_0_0_0_1_3740_lcssa800_i_fu_124(4),
      R => '0'
    );
\p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => mpix_cr_fu_182(5),
      Q => p_0_0_0_0_0_1_3740_lcssa800_i_fu_124(5),
      R => '0'
    );
\p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => mpix_cr_fu_182(6),
      Q => p_0_0_0_0_0_1_3740_lcssa800_i_fu_124(6),
      R => '0'
    );
\p_0_0_0_0_0_1_3740_lcssa800_i_fu_124_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => mpix_cr_fu_182(7),
      Q => p_0_0_0_0_0_1_3740_lcssa800_i_fu_124(7),
      R => '0'
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o(0),
      Q => p_0_0_0_0_0_2723_lcssa788_i_fu_108(0),
      R => '0'
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o(1),
      Q => p_0_0_0_0_0_2723_lcssa788_i_fu_108(1),
      R => '0'
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o(2),
      Q => p_0_0_0_0_0_2723_lcssa788_i_fu_108(2),
      R => '0'
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o(3),
      Q => p_0_0_0_0_0_2723_lcssa788_i_fu_108(3),
      R => '0'
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o(4),
      Q => p_0_0_0_0_0_2723_lcssa788_i_fu_108(4),
      R => '0'
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o(5),
      Q => p_0_0_0_0_0_2723_lcssa788_i_fu_108(5),
      R => '0'
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o(6),
      Q => p_0_0_0_0_0_2723_lcssa788_i_fu_108(6),
      R => '0'
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_2722_i_out_o(7),
      Q => p_0_0_0_0_0_2723_lcssa788_i_fu_108(7),
      R => '0'
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o(0),
      Q => p_0_0_0_0_0_3731_lcssa794_i_fu_116(0),
      R => '0'
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_116_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o(1),
      Q => p_0_0_0_0_0_3731_lcssa794_i_fu_116(1),
      R => '0'
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_116_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o(2),
      Q => p_0_0_0_0_0_3731_lcssa794_i_fu_116(2),
      R => '0'
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_116_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o(3),
      Q => p_0_0_0_0_0_3731_lcssa794_i_fu_116(3),
      R => '0'
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_116_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o(4),
      Q => p_0_0_0_0_0_3731_lcssa794_i_fu_116(4),
      R => '0'
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_116_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o(5),
      Q => p_0_0_0_0_0_3731_lcssa794_i_fu_116(5),
      R => '0'
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_116_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o(6),
      Q => p_0_0_0_0_0_3731_lcssa794_i_fu_116(6),
      R => '0'
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_116_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_p_0_0_0_0_0_3730_i_out_o(7),
      Q => p_0_0_0_0_0_3731_lcssa794_i_fu_116(7),
      R => '0'
    );
\p_0_3_0_0_0708_lcssa771_i_fu_100_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => pixbuf_y_3_fu_198(0),
      Q => p_0_3_0_0_0708_lcssa771_i_fu_100(0),
      R => '0'
    );
\p_0_3_0_0_0708_lcssa771_i_fu_100_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => pixbuf_y_3_fu_198(1),
      Q => p_0_3_0_0_0708_lcssa771_i_fu_100(1),
      R => '0'
    );
\p_0_3_0_0_0708_lcssa771_i_fu_100_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => pixbuf_y_3_fu_198(2),
      Q => p_0_3_0_0_0708_lcssa771_i_fu_100(2),
      R => '0'
    );
\p_0_3_0_0_0708_lcssa771_i_fu_100_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => pixbuf_y_3_fu_198(3),
      Q => p_0_3_0_0_0708_lcssa771_i_fu_100(3),
      R => '0'
    );
\p_0_3_0_0_0708_lcssa771_i_fu_100_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => pixbuf_y_3_fu_198(4),
      Q => p_0_3_0_0_0708_lcssa771_i_fu_100(4),
      R => '0'
    );
\p_0_3_0_0_0708_lcssa771_i_fu_100_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => pixbuf_y_3_fu_198(5),
      Q => p_0_3_0_0_0708_lcssa771_i_fu_100(5),
      R => '0'
    );
\p_0_3_0_0_0708_lcssa771_i_fu_100_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => pixbuf_y_3_fu_198(6),
      Q => p_0_3_0_0_0708_lcssa771_i_fu_100(6),
      R => '0'
    );
\p_0_3_0_0_0708_lcssa771_i_fu_100_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_120,
      D => pixbuf_y_3_fu_198(7),
      Q => p_0_3_0_0_0708_lcssa771_i_fu_100(7),
      R => '0'
    );
\pixbuf_y_14_fu_148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o(0),
      Q => pixbuf_y_14_fu_148(0),
      R => '0'
    );
\pixbuf_y_14_fu_148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o(1),
      Q => pixbuf_y_14_fu_148(1),
      R => '0'
    );
\pixbuf_y_14_fu_148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o(2),
      Q => pixbuf_y_14_fu_148(2),
      R => '0'
    );
\pixbuf_y_14_fu_148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o(3),
      Q => pixbuf_y_14_fu_148(3),
      R => '0'
    );
\pixbuf_y_14_fu_148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o(4),
      Q => pixbuf_y_14_fu_148(4),
      R => '0'
    );
\pixbuf_y_14_fu_148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o(5),
      Q => pixbuf_y_14_fu_148(5),
      R => '0'
    );
\pixbuf_y_14_fu_148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o(6),
      Q => pixbuf_y_14_fu_148(6),
      R => '0'
    );
\pixbuf_y_14_fu_148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_20_out_o(7),
      Q => pixbuf_y_14_fu_148(7),
      R => '0'
    );
\pixbuf_y_15_fu_152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1560,
      D => pixbuf_y_fu_186(0),
      Q => pixbuf_y_15_fu_152(0),
      R => '0'
    );
\pixbuf_y_15_fu_152_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1560,
      D => pixbuf_y_fu_186(1),
      Q => pixbuf_y_15_fu_152(1),
      R => '0'
    );
\pixbuf_y_15_fu_152_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1560,
      D => pixbuf_y_fu_186(2),
      Q => pixbuf_y_15_fu_152(2),
      R => '0'
    );
\pixbuf_y_15_fu_152_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1560,
      D => pixbuf_y_fu_186(3),
      Q => pixbuf_y_15_fu_152(3),
      R => '0'
    );
\pixbuf_y_15_fu_152_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1560,
      D => pixbuf_y_fu_186(4),
      Q => pixbuf_y_15_fu_152(4),
      R => '0'
    );
\pixbuf_y_15_fu_152_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1560,
      D => pixbuf_y_fu_186(5),
      Q => pixbuf_y_15_fu_152(5),
      R => '0'
    );
\pixbuf_y_15_fu_152_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1560,
      D => pixbuf_y_fu_186(6),
      Q => pixbuf_y_15_fu_152(6),
      R => '0'
    );
\pixbuf_y_15_fu_152_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1560,
      D => pixbuf_y_fu_186(7),
      Q => pixbuf_y_15_fu_152(7),
      R => '0'
    );
\pixbuf_y_15_load_reg_631_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_15_fu_152(0),
      Q => pixbuf_y_15_load_reg_631(0),
      R => '0'
    );
\pixbuf_y_15_load_reg_631_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_15_fu_152(1),
      Q => pixbuf_y_15_load_reg_631(1),
      R => '0'
    );
\pixbuf_y_15_load_reg_631_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_15_fu_152(2),
      Q => pixbuf_y_15_load_reg_631(2),
      R => '0'
    );
\pixbuf_y_15_load_reg_631_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_15_fu_152(3),
      Q => pixbuf_y_15_load_reg_631(3),
      R => '0'
    );
\pixbuf_y_15_load_reg_631_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_15_fu_152(4),
      Q => pixbuf_y_15_load_reg_631(4),
      R => '0'
    );
\pixbuf_y_15_load_reg_631_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_15_fu_152(5),
      Q => pixbuf_y_15_load_reg_631(5),
      R => '0'
    );
\pixbuf_y_15_load_reg_631_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_15_fu_152(6),
      Q => pixbuf_y_15_load_reg_631(6),
      R => '0'
    );
\pixbuf_y_15_load_reg_631_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_15_fu_152(7),
      Q => pixbuf_y_15_load_reg_631(7),
      R => '0'
    );
\pixbuf_y_16_fu_156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1560,
      D => pixbuf_y_1_fu_190(0),
      Q => pixbuf_y_16_fu_156(0),
      R => '0'
    );
\pixbuf_y_16_fu_156_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1560,
      D => pixbuf_y_1_fu_190(1),
      Q => pixbuf_y_16_fu_156(1),
      R => '0'
    );
\pixbuf_y_16_fu_156_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1560,
      D => pixbuf_y_1_fu_190(2),
      Q => pixbuf_y_16_fu_156(2),
      R => '0'
    );
\pixbuf_y_16_fu_156_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1560,
      D => pixbuf_y_1_fu_190(3),
      Q => pixbuf_y_16_fu_156(3),
      R => '0'
    );
\pixbuf_y_16_fu_156_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1560,
      D => pixbuf_y_1_fu_190(4),
      Q => pixbuf_y_16_fu_156(4),
      R => '0'
    );
\pixbuf_y_16_fu_156_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1560,
      D => pixbuf_y_1_fu_190(5),
      Q => pixbuf_y_16_fu_156(5),
      R => '0'
    );
\pixbuf_y_16_fu_156_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1560,
      D => pixbuf_y_1_fu_190(6),
      Q => pixbuf_y_16_fu_156(6),
      R => '0'
    );
\pixbuf_y_16_fu_156_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1560,
      D => pixbuf_y_1_fu_190(7),
      Q => pixbuf_y_16_fu_156(7),
      R => '0'
    );
\pixbuf_y_16_load_reg_636_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_16_fu_156(0),
      Q => pixbuf_y_16_load_reg_636(0),
      R => '0'
    );
\pixbuf_y_16_load_reg_636_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_16_fu_156(1),
      Q => pixbuf_y_16_load_reg_636(1),
      R => '0'
    );
\pixbuf_y_16_load_reg_636_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_16_fu_156(2),
      Q => pixbuf_y_16_load_reg_636(2),
      R => '0'
    );
\pixbuf_y_16_load_reg_636_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_16_fu_156(3),
      Q => pixbuf_y_16_load_reg_636(3),
      R => '0'
    );
\pixbuf_y_16_load_reg_636_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_16_fu_156(4),
      Q => pixbuf_y_16_load_reg_636(4),
      R => '0'
    );
\pixbuf_y_16_load_reg_636_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_16_fu_156(5),
      Q => pixbuf_y_16_load_reg_636(5),
      R => '0'
    );
\pixbuf_y_16_load_reg_636_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_16_fu_156(6),
      Q => pixbuf_y_16_load_reg_636(6),
      R => '0'
    );
\pixbuf_y_16_load_reg_636_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_16_fu_156(7),
      Q => pixbuf_y_16_load_reg_636(7),
      R => '0'
    );
\pixbuf_y_17_fu_160_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_2_fu_194(0),
      Q => pixbuf_y_17_fu_160(0),
      R => '0'
    );
\pixbuf_y_17_fu_160_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_2_fu_194(1),
      Q => pixbuf_y_17_fu_160(1),
      R => '0'
    );
\pixbuf_y_17_fu_160_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_2_fu_194(2),
      Q => pixbuf_y_17_fu_160(2),
      R => '0'
    );
\pixbuf_y_17_fu_160_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_2_fu_194(3),
      Q => pixbuf_y_17_fu_160(3),
      R => '0'
    );
\pixbuf_y_17_fu_160_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_2_fu_194(4),
      Q => pixbuf_y_17_fu_160(4),
      R => '0'
    );
\pixbuf_y_17_fu_160_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_2_fu_194(5),
      Q => pixbuf_y_17_fu_160(5),
      R => '0'
    );
\pixbuf_y_17_fu_160_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_2_fu_194(6),
      Q => pixbuf_y_17_fu_160(6),
      R => '0'
    );
\pixbuf_y_17_fu_160_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_2_fu_194(7),
      Q => pixbuf_y_17_fu_160(7),
      R => '0'
    );
\pixbuf_y_18_fu_164_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_3_fu_198(0),
      Q => pixbuf_y_18_fu_164(0),
      R => '0'
    );
\pixbuf_y_18_fu_164_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_3_fu_198(1),
      Q => pixbuf_y_18_fu_164(1),
      R => '0'
    );
\pixbuf_y_18_fu_164_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_3_fu_198(2),
      Q => pixbuf_y_18_fu_164(2),
      R => '0'
    );
\pixbuf_y_18_fu_164_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_3_fu_198(3),
      Q => pixbuf_y_18_fu_164(3),
      R => '0'
    );
\pixbuf_y_18_fu_164_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_3_fu_198(4),
      Q => pixbuf_y_18_fu_164(4),
      R => '0'
    );
\pixbuf_y_18_fu_164_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_3_fu_198(5),
      Q => pixbuf_y_18_fu_164(5),
      R => '0'
    );
\pixbuf_y_18_fu_164_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_3_fu_198(6),
      Q => pixbuf_y_18_fu_164(6),
      R => '0'
    );
\pixbuf_y_18_fu_164_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_3_fu_198(7),
      Q => pixbuf_y_18_fu_164(7),
      R => '0'
    );
\pixbuf_y_fu_144_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o(0),
      Q => pixbuf_y_fu_144(0),
      R => '0'
    );
\pixbuf_y_fu_144_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o(1),
      Q => pixbuf_y_fu_144(1),
      R => '0'
    );
\pixbuf_y_fu_144_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o(2),
      Q => pixbuf_y_fu_144(2),
      R => '0'
    );
\pixbuf_y_fu_144_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o(3),
      Q => pixbuf_y_fu_144(3),
      R => '0'
    );
\pixbuf_y_fu_144_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o(4),
      Q => pixbuf_y_fu_144(4),
      R => '0'
    );
\pixbuf_y_fu_144_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o(5),
      Q => pixbuf_y_fu_144(5),
      R => '0'
    );
\pixbuf_y_fu_144_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o(6),
      Q => pixbuf_y_fu_144(6),
      R => '0'
    );
\pixbuf_y_fu_144_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_14_fu_1480,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_769_2_fu_218_pixbuf_y_19_out_o(7),
      Q => pixbuf_y_fu_144(7),
      R => '0'
    );
\xor_ln765_reg_610_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_U0_HwReg_width_c19_write,
      D => zext_ln765_fu_280_p1,
      Q => xor_ln765_reg_610,
      R => '0'
    );
\y_4_fu_68[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_4_fu_68_reg(0),
      O => y_5_fu_309_p2(0)
    );
\y_4_fu_68_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_5_fu_309_p2(0),
      Q => y_4_fu_68_reg(0),
      R => v_hcresampler_core_U0_HwReg_width_c19_write
    );
\y_4_fu_68_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_5_fu_309_p2(10),
      Q => y_4_fu_68_reg(10),
      R => v_hcresampler_core_U0_HwReg_width_c19_write
    );
\y_4_fu_68_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_5_fu_309_p2(11),
      Q => y_4_fu_68_reg(11),
      R => v_hcresampler_core_U0_HwReg_width_c19_write
    );
\y_4_fu_68_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_4_fu_68_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_y_4_fu_68_reg[11]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \y_4_fu_68_reg[11]_i_1_n_11\,
      CO(0) => \y_4_fu_68_reg[11]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_y_4_fu_68_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => y_5_fu_309_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => y_4_fu_68_reg(11 downto 9)
    );
\y_4_fu_68_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_5_fu_309_p2(1),
      Q => y_4_fu_68_reg(1),
      R => v_hcresampler_core_U0_HwReg_width_c19_write
    );
\y_4_fu_68_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_5_fu_309_p2(2),
      Q => y_4_fu_68_reg(2),
      R => v_hcresampler_core_U0_HwReg_width_c19_write
    );
\y_4_fu_68_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_5_fu_309_p2(3),
      Q => y_4_fu_68_reg(3),
      R => v_hcresampler_core_U0_HwReg_width_c19_write
    );
\y_4_fu_68_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_5_fu_309_p2(4),
      Q => y_4_fu_68_reg(4),
      R => v_hcresampler_core_U0_HwReg_width_c19_write
    );
\y_4_fu_68_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_5_fu_309_p2(5),
      Q => y_4_fu_68_reg(5),
      R => v_hcresampler_core_U0_HwReg_width_c19_write
    );
\y_4_fu_68_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_5_fu_309_p2(6),
      Q => y_4_fu_68_reg(6),
      R => v_hcresampler_core_U0_HwReg_width_c19_write
    );
\y_4_fu_68_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_5_fu_309_p2(7),
      Q => y_4_fu_68_reg(7),
      R => v_hcresampler_core_U0_HwReg_width_c19_write
    );
\y_4_fu_68_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_5_fu_309_p2(8),
      Q => y_4_fu_68_reg(8),
      R => v_hcresampler_core_U0_HwReg_width_c19_write
    );
\y_4_fu_68_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => y_4_fu_68_reg(0),
      CI_TOP => '0',
      CO(7) => \y_4_fu_68_reg[8]_i_1_n_5\,
      CO(6) => \y_4_fu_68_reg[8]_i_1_n_6\,
      CO(5) => \y_4_fu_68_reg[8]_i_1_n_7\,
      CO(4) => \y_4_fu_68_reg[8]_i_1_n_8\,
      CO(3) => \y_4_fu_68_reg[8]_i_1_n_9\,
      CO(2) => \y_4_fu_68_reg[8]_i_1_n_10\,
      CO(1) => \y_4_fu_68_reg[8]_i_1_n_11\,
      CO(0) => \y_4_fu_68_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => y_5_fu_309_p2(8 downto 1),
      S(7 downto 0) => y_4_fu_68_reg(8 downto 1)
    );
\y_4_fu_68_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_5_fu_309_p2(9),
      Q => y_4_fu_68_reg(9),
      R => v_hcresampler_core_U0_HwReg_width_c19_write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_v_hcresampler_core_2 is
  port (
    v_hcresampler_core_2_U0_stream_in_vresampled_read : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \mOutPtr0__9\ : out STD_LOGIC;
    \pop__0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    v_hcresampler_core_2_U0_HwReg_height_read : in STD_LOGIC;
    select_ln767_fu_272_p3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    cmp36674_i_fu_286_p2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    stream_in_hresampled_full_n : in STD_LOGIC;
    stream_in_vresampled_empty_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    bPassThru_422_or_420_In_loc_channel_full_n : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel : in STD_LOGIC;
    v_hcresampler_core_2_U0_ap_start : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \lshr_ln_reg_591_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \loopHeight_reg_586_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end bd_2d50_csc_0_v_hcresampler_core_2;

architecture STRUCTURE of bd_2d50_csc_0_v_hcresampler_core_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_2__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__0_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cmp36674_i_reg_606 : STD_LOGIC;
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg : STD_LOGIC;
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_0_0_0_0_load693_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_1_0_0_0_load695_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_2_0_0_0_load697_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_3_0_0_0_load699_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_4_0_0_0_load701_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_5_0_0_0_load703_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_n_202 : STD_LOGIC;
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_2718_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_3726_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_2722_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_3730_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_6_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_7_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inpix_0_0_0_0_0_load694_lcssa750_i_fu_74 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inpix_0_1_0_0_0_load696_lcssa753_i_fu_78 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inpix_0_2_0_0_0_load698_lcssa756_i_fu_82 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inpix_0_3_0_0_0_load700_lcssa759_i_fu_86 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inpix_0_4_0_0_0_load702_lcssa762_i_fu_90 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inpix_0_5_0_0_0_load704_lcssa765_i_fu_94 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal loopHeight_reg_586 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal loopWidth_reg_601 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal lshr_ln_reg_591 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal mpix_cb_1_fu_166 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mpix_cb_fu_130 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mpix_cr_1_fu_170 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mpix_cr_fu_134 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122 : STD_LOGIC;
  signal \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[0]\ : STD_LOGIC;
  signal \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[1]\ : STD_LOGIC;
  signal \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[2]\ : STD_LOGIC;
  signal \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[3]\ : STD_LOGIC;
  signal \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[4]\ : STD_LOGIC;
  signal \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[5]\ : STD_LOGIC;
  signal \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[6]\ : STD_LOGIC;
  signal \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[7]\ : STD_LOGIC;
  signal p_0_0_0_0_0492_2719_lcssa785_i_fu_106 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_0492_3727_lcssa791_i_fu_114 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_0500706_lcssa768_i_fu_98 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_0_1_3740_lcssa800_i_fu_126 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_0_2723_lcssa788_i_fu_110 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_0_3731_lcssa794_i_fu_118 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_3_0_0_0708_lcssa771_i_fu_102 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_10_fu_186 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_1_fu_142 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_1_fu_1420 : STD_LOGIC;
  signal pixbuf_y_2_fu_146 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_2_load_reg_617 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_3_fu_150 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_3_fu_1500 : STD_LOGIC;
  signal pixbuf_y_3_load_reg_622 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_4_fu_154 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_5_fu_158 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_8_fu_178 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_9_fu_182 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_fu_138 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_fu_174 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^pop__0\ : STD_LOGIC;
  signal \^v_hcresampler_core_2_u0_stream_in_vresampled_read\ : STD_LOGIC;
  signal xor_ln765_reg_596 : STD_LOGIC;
  signal y_2_fu_70_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_2_fu_70_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \y_2_fu_70_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \y_2_fu_70_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_2_fu_70_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_2_fu_70_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_2_fu_70_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_2_fu_70_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_2_fu_70_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_2_fu_70_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \y_2_fu_70_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal y_3_fu_305_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_y_2_fu_70_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_y_2_fu_70_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__4\ : label is "soft_lutpair373";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_5__0\ : label is "soft_lutpair373";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_2_fu_70_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_2_fu_70_reg[8]_i_1\ : label is 35;
begin
  Q(0) <= \^q\(0);
  \pop__0\ <= \^pop__0\;
  v_hcresampler_core_2_U0_stream_in_vresampled_read <= \^v_hcresampler_core_2_u0_stream_in_vresampled_read\;
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__0_n_5\,
      I2 => v_hcresampler_core_2_U0_HwReg_height_read,
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => v_hcresampler_core_2_U0_HwReg_height_read,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__0_n_5\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3__0_n_5\,
      I1 => \ap_CS_fsm[2]_i_4__0_n_5\,
      I2 => \ap_CS_fsm[2]_i_5__0_n_5\,
      I3 => \ap_CS_fsm[2]_i_6__0_n_5\,
      O => \ap_CS_fsm[2]_i_2__0_n_5\
    );
\ap_CS_fsm[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => y_2_fu_70_reg(8),
      I1 => loopHeight_reg_586(8),
      I2 => y_2_fu_70_reg(7),
      I3 => loopHeight_reg_586(7),
      I4 => loopHeight_reg_586(6),
      I5 => y_2_fu_70_reg(6),
      O => \ap_CS_fsm[2]_i_3__0_n_5\
    );
\ap_CS_fsm[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => loopHeight_reg_586(9),
      I1 => y_2_fu_70_reg(9),
      I2 => y_2_fu_70_reg(11),
      I3 => loopHeight_reg_586(11),
      I4 => y_2_fu_70_reg(10),
      I5 => loopHeight_reg_586(10),
      O => \ap_CS_fsm[2]_i_4__0_n_5\
    );
\ap_CS_fsm[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => loopHeight_reg_586(0),
      I1 => y_2_fu_70_reg(0),
      I2 => y_2_fu_70_reg(2),
      I3 => loopHeight_reg_586(2),
      I4 => y_2_fu_70_reg(1),
      I5 => loopHeight_reg_586(1),
      O => \ap_CS_fsm[2]_i_5__0_n_5\
    );
\ap_CS_fsm[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => y_2_fu_70_reg(4),
      I1 => loopHeight_reg_586(4),
      I2 => y_2_fu_70_reg(5),
      I3 => loopHeight_reg_586(5),
      I4 => loopHeight_reg_586(3),
      I5 => y_2_fu_70_reg(3),
      O => \ap_CS_fsm[2]_i_6__0_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\cmp36674_i_reg_606_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => cmp36674_i_fu_286_p2,
      Q => cmp36674_i_reg_606,
      R => '0'
    );
grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212: entity work.bd_2d50_csc_0_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2
     port map (
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      DI(0) => DI(0),
      E(0) => pixbuf_y_3_fu_1500,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[2]\ => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_n_202,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_5_0_0_0_load703_i_out_o(7 downto 0),
      ap_enable_reg_pp0_iter1_reg_1(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_4_0_0_0_load701_i_out_o(7 downto 0),
      ap_enable_reg_pp0_iter1_reg_2(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_3_0_0_0_load699_i_out_o(7 downto 0),
      ap_enable_reg_pp0_iter1_reg_3(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_2_0_0_0_load697_i_out_o(7 downto 0),
      ap_enable_reg_pp0_iter1_reg_4(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_1_0_0_0_load695_i_out_o(7 downto 0),
      ap_enable_reg_pp0_iter1_reg_5(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_0_0_0_0_load693_i_out_o(7 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg(0) => pixbuf_y_1_fu_1420,
      empty_n_reg_0(0) => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      \icmp_ln769_reg_927_reg[0]_0\(11 downto 0) => loopWidth_reg_601(11 downto 0),
      \icmp_ln777_reg_931_reg[0]_0\(10 downto 0) => lshr_ln_reg_591(10 downto 0),
      \in\(47 downto 0) => \in\(47 downto 0),
      \inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7]\(7 downto 0) => inpix_0_0_0_0_0_load694_lcssa750_i_fu_74(7 downto 0),
      \inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7]\(7 downto 0) => inpix_0_1_0_0_0_load696_lcssa753_i_fu_78(7 downto 0),
      \inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7]\(7 downto 0) => inpix_0_2_0_0_0_load698_lcssa756_i_fu_82(7 downto 0),
      \inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7]\(7 downto 0) => inpix_0_3_0_0_0_load700_lcssa759_i_fu_86(7 downto 0),
      \inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7]\(7 downto 0) => inpix_0_4_0_0_0_load702_lcssa762_i_fu_90(7 downto 0),
      \inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7]\(7 downto 0) => inpix_0_5_0_0_0_load704_lcssa765_i_fu_94(7 downto 0),
      \mpix_cb_1_fu_166_reg[7]_0\(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_2718_i_out_o(7 downto 0),
      \mpix_cb_1_fu_166_reg[7]_1\(7 downto 0) => mpix_cb_1_fu_166(7 downto 0),
      \mpix_cb_1_fu_166_reg[7]_2\(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_3726_i_out_o(7 downto 0),
      \mpix_cb_1_fu_166_reg[7]_3\(7 downto 0) => mpix_cb_fu_130(7 downto 0),
      \mpix_cr_1_fu_170_reg[7]_0\(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_2722_i_out_o(7 downto 0),
      \mpix_cr_1_fu_170_reg[7]_1\(7 downto 0) => mpix_cr_1_fu_170(7 downto 0),
      \mpix_cr_1_fu_170_reg[7]_2\(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_3730_i_out_o(7 downto 0),
      \mpix_cr_1_fu_170_reg[7]_3\(7 downto 0) => mpix_cr_fu_134(7 downto 0),
      \out\(47 downto 0) => \out\(47 downto 0),
      \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0\(7) => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[7]\,
      \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0\(6) => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[6]\,
      \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0\(5) => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[5]\,
      \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0\(4) => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[4]\,
      \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0\(3) => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[3]\,
      \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0\(2) => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[2]\,
      \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0\(1) => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[1]\,
      \p_0_0_0_0_0492_1_3735_i_fu_146_reg[7]_0\(0) => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[0]\,
      \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\(7 downto 0) => p_0_0_0_0_0492_3727_lcssa791_i_fu_114(7 downto 0),
      \p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]_0\(7 downto 0) => p_0_0_0_0_0492_2719_lcssa785_i_fu_106(7 downto 0),
      \p_0_0_0_0_0500705_i_fu_158_reg[7]_0\(7 downto 0) => p_0_0_0_0_0500706_lcssa768_i_fu_98(7 downto 0),
      \p_0_0_0_0_0_1_3739_i_fu_150_reg[7]_0\(7 downto 0) => p_0_0_0_0_0_1_3740_lcssa800_i_fu_126(7 downto 0),
      \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\(7 downto 0) => p_0_0_0_0_0_3731_lcssa794_i_fu_118(7 downto 0),
      \p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]_0\(7 downto 0) => p_0_0_0_0_0_2723_lcssa788_i_fu_110(7 downto 0),
      \p_0_3_0_0_0707_i_fu_162_reg[7]_0\(7 downto 0) => p_0_3_0_0_0708_lcssa771_i_fu_102(7 downto 0),
      \pixbuf_y_10_fu_186_reg[7]_0\(7 downto 0) => pixbuf_y_10_fu_186(7 downto 0),
      \pixbuf_y_10_fu_186_reg[7]_1\(7 downto 0) => pixbuf_y_5_fu_158(7 downto 0),
      \pixbuf_y_1_fu_142_reg[7]\(7 downto 0) => pixbuf_y_1_fu_142(7 downto 0),
      \pixbuf_y_8_fu_178_reg[7]_0\(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_7_out_o(7 downto 0),
      \pixbuf_y_8_fu_178_reg[7]_1\(7 downto 0) => pixbuf_y_8_fu_178(7 downto 0),
      \pixbuf_y_8_fu_178_reg[7]_2\(7 downto 0) => pixbuf_y_3_load_reg_622(7 downto 0),
      \pixbuf_y_9_fu_182_reg[7]_0\(7 downto 0) => pixbuf_y_9_fu_182(7 downto 0),
      \pixbuf_y_9_fu_182_reg[7]_1\(7 downto 0) => pixbuf_y_4_fu_154(7 downto 0),
      \pixbuf_y_fu_138_reg[7]\(7 downto 0) => pixbuf_y_fu_138(7 downto 0),
      \pixbuf_y_fu_174_reg[7]_0\(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_6_out_o(7 downto 0),
      \pixbuf_y_fu_174_reg[7]_1\(7 downto 0) => pixbuf_y_fu_174(7 downto 0),
      \pixbuf_y_fu_174_reg[7]_2\(7 downto 0) => pixbuf_y_2_load_reg_617(7 downto 0),
      push => push,
      stream_in_hresampled_full_n => stream_in_hresampled_full_n,
      stream_in_vresampled_empty_n => stream_in_vresampled_empty_n,
      xor_ln765_reg_596 => xor_ln765_reg_596
    );
grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_n_202,
      Q => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_ap_start_reg,
      R => ap_rst_n_inv
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_0_0_0_0_load693_i_out_o(0),
      Q => inpix_0_0_0_0_0_load694_lcssa750_i_fu_74(0),
      R => '0'
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_0_0_0_0_load693_i_out_o(1),
      Q => inpix_0_0_0_0_0_load694_lcssa750_i_fu_74(1),
      R => '0'
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_0_0_0_0_load693_i_out_o(2),
      Q => inpix_0_0_0_0_0_load694_lcssa750_i_fu_74(2),
      R => '0'
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_0_0_0_0_load693_i_out_o(3),
      Q => inpix_0_0_0_0_0_load694_lcssa750_i_fu_74(3),
      R => '0'
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_0_0_0_0_load693_i_out_o(4),
      Q => inpix_0_0_0_0_0_load694_lcssa750_i_fu_74(4),
      R => '0'
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_0_0_0_0_load693_i_out_o(5),
      Q => inpix_0_0_0_0_0_load694_lcssa750_i_fu_74(5),
      R => '0'
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_0_0_0_0_load693_i_out_o(6),
      Q => inpix_0_0_0_0_0_load694_lcssa750_i_fu_74(6),
      R => '0'
    );
\inpix_0_0_0_0_0_load694_lcssa750_i_fu_74_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_0_0_0_0_load693_i_out_o(7),
      Q => inpix_0_0_0_0_0_load694_lcssa750_i_fu_74(7),
      R => '0'
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_1_0_0_0_load695_i_out_o(0),
      Q => inpix_0_1_0_0_0_load696_lcssa753_i_fu_78(0),
      R => '0'
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_1_0_0_0_load695_i_out_o(1),
      Q => inpix_0_1_0_0_0_load696_lcssa753_i_fu_78(1),
      R => '0'
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_1_0_0_0_load695_i_out_o(2),
      Q => inpix_0_1_0_0_0_load696_lcssa753_i_fu_78(2),
      R => '0'
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_1_0_0_0_load695_i_out_o(3),
      Q => inpix_0_1_0_0_0_load696_lcssa753_i_fu_78(3),
      R => '0'
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_1_0_0_0_load695_i_out_o(4),
      Q => inpix_0_1_0_0_0_load696_lcssa753_i_fu_78(4),
      R => '0'
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_1_0_0_0_load695_i_out_o(5),
      Q => inpix_0_1_0_0_0_load696_lcssa753_i_fu_78(5),
      R => '0'
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_1_0_0_0_load695_i_out_o(6),
      Q => inpix_0_1_0_0_0_load696_lcssa753_i_fu_78(6),
      R => '0'
    );
\inpix_0_1_0_0_0_load696_lcssa753_i_fu_78_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_1_0_0_0_load695_i_out_o(7),
      Q => inpix_0_1_0_0_0_load696_lcssa753_i_fu_78(7),
      R => '0'
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_2_0_0_0_load697_i_out_o(0),
      Q => inpix_0_2_0_0_0_load698_lcssa756_i_fu_82(0),
      R => '0'
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_2_0_0_0_load697_i_out_o(1),
      Q => inpix_0_2_0_0_0_load698_lcssa756_i_fu_82(1),
      R => '0'
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_2_0_0_0_load697_i_out_o(2),
      Q => inpix_0_2_0_0_0_load698_lcssa756_i_fu_82(2),
      R => '0'
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_2_0_0_0_load697_i_out_o(3),
      Q => inpix_0_2_0_0_0_load698_lcssa756_i_fu_82(3),
      R => '0'
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_2_0_0_0_load697_i_out_o(4),
      Q => inpix_0_2_0_0_0_load698_lcssa756_i_fu_82(4),
      R => '0'
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_2_0_0_0_load697_i_out_o(5),
      Q => inpix_0_2_0_0_0_load698_lcssa756_i_fu_82(5),
      R => '0'
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_2_0_0_0_load697_i_out_o(6),
      Q => inpix_0_2_0_0_0_load698_lcssa756_i_fu_82(6),
      R => '0'
    );
\inpix_0_2_0_0_0_load698_lcssa756_i_fu_82_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_2_0_0_0_load697_i_out_o(7),
      Q => inpix_0_2_0_0_0_load698_lcssa756_i_fu_82(7),
      R => '0'
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_3_0_0_0_load699_i_out_o(0),
      Q => inpix_0_3_0_0_0_load700_lcssa759_i_fu_86(0),
      R => '0'
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_3_0_0_0_load699_i_out_o(1),
      Q => inpix_0_3_0_0_0_load700_lcssa759_i_fu_86(1),
      R => '0'
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_3_0_0_0_load699_i_out_o(2),
      Q => inpix_0_3_0_0_0_load700_lcssa759_i_fu_86(2),
      R => '0'
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_3_0_0_0_load699_i_out_o(3),
      Q => inpix_0_3_0_0_0_load700_lcssa759_i_fu_86(3),
      R => '0'
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_3_0_0_0_load699_i_out_o(4),
      Q => inpix_0_3_0_0_0_load700_lcssa759_i_fu_86(4),
      R => '0'
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_3_0_0_0_load699_i_out_o(5),
      Q => inpix_0_3_0_0_0_load700_lcssa759_i_fu_86(5),
      R => '0'
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_3_0_0_0_load699_i_out_o(6),
      Q => inpix_0_3_0_0_0_load700_lcssa759_i_fu_86(6),
      R => '0'
    );
\inpix_0_3_0_0_0_load700_lcssa759_i_fu_86_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_3_0_0_0_load699_i_out_o(7),
      Q => inpix_0_3_0_0_0_load700_lcssa759_i_fu_86(7),
      R => '0'
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_4_0_0_0_load701_i_out_o(0),
      Q => inpix_0_4_0_0_0_load702_lcssa762_i_fu_90(0),
      R => '0'
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_4_0_0_0_load701_i_out_o(1),
      Q => inpix_0_4_0_0_0_load702_lcssa762_i_fu_90(1),
      R => '0'
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_4_0_0_0_load701_i_out_o(2),
      Q => inpix_0_4_0_0_0_load702_lcssa762_i_fu_90(2),
      R => '0'
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_4_0_0_0_load701_i_out_o(3),
      Q => inpix_0_4_0_0_0_load702_lcssa762_i_fu_90(3),
      R => '0'
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_4_0_0_0_load701_i_out_o(4),
      Q => inpix_0_4_0_0_0_load702_lcssa762_i_fu_90(4),
      R => '0'
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_4_0_0_0_load701_i_out_o(5),
      Q => inpix_0_4_0_0_0_load702_lcssa762_i_fu_90(5),
      R => '0'
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_4_0_0_0_load701_i_out_o(6),
      Q => inpix_0_4_0_0_0_load702_lcssa762_i_fu_90(6),
      R => '0'
    );
\inpix_0_4_0_0_0_load702_lcssa762_i_fu_90_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_4_0_0_0_load701_i_out_o(7),
      Q => inpix_0_4_0_0_0_load702_lcssa762_i_fu_90(7),
      R => '0'
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_5_0_0_0_load703_i_out_o(0),
      Q => inpix_0_5_0_0_0_load704_lcssa765_i_fu_94(0),
      R => '0'
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_5_0_0_0_load703_i_out_o(1),
      Q => inpix_0_5_0_0_0_load704_lcssa765_i_fu_94(1),
      R => '0'
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_5_0_0_0_load703_i_out_o(2),
      Q => inpix_0_5_0_0_0_load704_lcssa765_i_fu_94(2),
      R => '0'
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_5_0_0_0_load703_i_out_o(3),
      Q => inpix_0_5_0_0_0_load704_lcssa765_i_fu_94(3),
      R => '0'
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_5_0_0_0_load703_i_out_o(4),
      Q => inpix_0_5_0_0_0_load704_lcssa765_i_fu_94(4),
      R => '0'
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_5_0_0_0_load703_i_out_o(5),
      Q => inpix_0_5_0_0_0_load704_lcssa765_i_fu_94(5),
      R => '0'
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_5_0_0_0_load703_i_out_o(6),
      Q => inpix_0_5_0_0_0_load704_lcssa765_i_fu_94(6),
      R => '0'
    );
\inpix_0_5_0_0_0_load704_lcssa765_i_fu_94_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_inpix_0_5_0_0_0_load703_i_out_o(7),
      Q => inpix_0_5_0_0_0_load704_lcssa765_i_fu_94(7),
      R => '0'
    );
\loopHeight_reg_586_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_586_reg[11]_0\(0),
      Q => loopHeight_reg_586(0),
      R => '0'
    );
\loopHeight_reg_586_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_586_reg[11]_0\(10),
      Q => loopHeight_reg_586(10),
      R => '0'
    );
\loopHeight_reg_586_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_586_reg[11]_0\(11),
      Q => loopHeight_reg_586(11),
      R => '0'
    );
\loopHeight_reg_586_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_586_reg[11]_0\(1),
      Q => loopHeight_reg_586(1),
      R => '0'
    );
\loopHeight_reg_586_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_586_reg[11]_0\(2),
      Q => loopHeight_reg_586(2),
      R => '0'
    );
\loopHeight_reg_586_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_586_reg[11]_0\(3),
      Q => loopHeight_reg_586(3),
      R => '0'
    );
\loopHeight_reg_586_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_586_reg[11]_0\(4),
      Q => loopHeight_reg_586(4),
      R => '0'
    );
\loopHeight_reg_586_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_586_reg[11]_0\(5),
      Q => loopHeight_reg_586(5),
      R => '0'
    );
\loopHeight_reg_586_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_586_reg[11]_0\(6),
      Q => loopHeight_reg_586(6),
      R => '0'
    );
\loopHeight_reg_586_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_586_reg[11]_0\(7),
      Q => loopHeight_reg_586(7),
      R => '0'
    );
\loopHeight_reg_586_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_586_reg[11]_0\(8),
      Q => loopHeight_reg_586(8),
      R => '0'
    );
\loopHeight_reg_586_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_586_reg[11]_0\(9),
      Q => loopHeight_reg_586(9),
      R => '0'
    );
\loopWidth_reg_601_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(0),
      Q => loopWidth_reg_601(0),
      R => '0'
    );
\loopWidth_reg_601_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(10),
      Q => loopWidth_reg_601(10),
      R => '0'
    );
\loopWidth_reg_601_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(11),
      Q => loopWidth_reg_601(11),
      R => '0'
    );
\loopWidth_reg_601_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(1),
      Q => loopWidth_reg_601(1),
      R => '0'
    );
\loopWidth_reg_601_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(2),
      Q => loopWidth_reg_601(2),
      R => '0'
    );
\loopWidth_reg_601_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(3),
      Q => loopWidth_reg_601(3),
      R => '0'
    );
\loopWidth_reg_601_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(4),
      Q => loopWidth_reg_601(4),
      R => '0'
    );
\loopWidth_reg_601_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(5),
      Q => loopWidth_reg_601(5),
      R => '0'
    );
\loopWidth_reg_601_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(6),
      Q => loopWidth_reg_601(6),
      R => '0'
    );
\loopWidth_reg_601_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(7),
      Q => loopWidth_reg_601(7),
      R => '0'
    );
\loopWidth_reg_601_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(8),
      Q => loopWidth_reg_601(8),
      R => '0'
    );
\loopWidth_reg_601_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(9),
      Q => loopWidth_reg_601(9),
      R => '0'
    );
\lshr_ln_reg_591_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \lshr_ln_reg_591_reg[10]_0\(0),
      Q => lshr_ln_reg_591(0),
      R => '0'
    );
\lshr_ln_reg_591_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \lshr_ln_reg_591_reg[10]_0\(10),
      Q => lshr_ln_reg_591(10),
      R => '0'
    );
\lshr_ln_reg_591_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \lshr_ln_reg_591_reg[10]_0\(1),
      Q => lshr_ln_reg_591(1),
      R => '0'
    );
\lshr_ln_reg_591_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \lshr_ln_reg_591_reg[10]_0\(2),
      Q => lshr_ln_reg_591(2),
      R => '0'
    );
\lshr_ln_reg_591_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \lshr_ln_reg_591_reg[10]_0\(3),
      Q => lshr_ln_reg_591(3),
      R => '0'
    );
\lshr_ln_reg_591_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \lshr_ln_reg_591_reg[10]_0\(4),
      Q => lshr_ln_reg_591(4),
      R => '0'
    );
\lshr_ln_reg_591_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \lshr_ln_reg_591_reg[10]_0\(5),
      Q => lshr_ln_reg_591(5),
      R => '0'
    );
\lshr_ln_reg_591_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \lshr_ln_reg_591_reg[10]_0\(6),
      Q => lshr_ln_reg_591(6),
      R => '0'
    );
\lshr_ln_reg_591_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \lshr_ln_reg_591_reg[10]_0\(7),
      Q => lshr_ln_reg_591(7),
      R => '0'
    );
\lshr_ln_reg_591_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \lshr_ln_reg_591_reg[10]_0\(8),
      Q => lshr_ln_reg_591(8),
      R => '0'
    );
\lshr_ln_reg_591_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \lshr_ln_reg_591_reg[10]_0\(9),
      Q => lshr_ln_reg_591(9),
      R => '0'
    );
\mOutPtr[2]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA222A"
    )
        port map (
      I0 => \^pop__0\,
      I1 => bPassThru_422_or_420_In_loc_channel_full_n,
      I2 => empty_n_reg,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      O => \mOutPtr0__9\
    );
\mOutPtr[2]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__0_n_5\,
      I2 => v_hcresampler_core_2_U0_ap_start,
      O => \^pop__0\
    );
\mpix_cb_fu_130_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cb_1_fu_166(0),
      Q => mpix_cb_fu_130(0),
      R => '0'
    );
\mpix_cb_fu_130_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cb_1_fu_166(1),
      Q => mpix_cb_fu_130(1),
      R => '0'
    );
\mpix_cb_fu_130_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cb_1_fu_166(2),
      Q => mpix_cb_fu_130(2),
      R => '0'
    );
\mpix_cb_fu_130_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cb_1_fu_166(3),
      Q => mpix_cb_fu_130(3),
      R => '0'
    );
\mpix_cb_fu_130_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cb_1_fu_166(4),
      Q => mpix_cb_fu_130(4),
      R => '0'
    );
\mpix_cb_fu_130_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cb_1_fu_166(5),
      Q => mpix_cb_fu_130(5),
      R => '0'
    );
\mpix_cb_fu_130_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cb_1_fu_166(6),
      Q => mpix_cb_fu_130(6),
      R => '0'
    );
\mpix_cb_fu_130_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cb_1_fu_166(7),
      Q => mpix_cb_fu_130(7),
      R => '0'
    );
\mpix_cr_fu_134_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cr_1_fu_170(0),
      Q => mpix_cr_fu_134(0),
      R => '0'
    );
\mpix_cr_fu_134_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cr_1_fu_170(1),
      Q => mpix_cr_fu_134(1),
      R => '0'
    );
\mpix_cr_fu_134_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cr_1_fu_170(2),
      Q => mpix_cr_fu_134(2),
      R => '0'
    );
\mpix_cr_fu_134_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cr_1_fu_170(3),
      Q => mpix_cr_fu_134(3),
      R => '0'
    );
\mpix_cr_fu_134_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cr_1_fu_170(4),
      Q => mpix_cr_fu_134(4),
      R => '0'
    );
\mpix_cr_fu_134_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cr_1_fu_170(5),
      Q => mpix_cr_fu_134(5),
      R => '0'
    );
\mpix_cr_fu_134_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cr_1_fu_170(6),
      Q => mpix_cr_fu_134(6),
      R => '0'
    );
\mpix_cr_fu_134_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mpix_cr_1_fu_170(7),
      Q => mpix_cr_fu_134(7),
      R => '0'
    );
\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cmp36674_i_reg_606,
      I1 => ap_CS_fsm_state5,
      O => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122
    );
\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => mpix_cb_1_fu_166(0),
      Q => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[0]\,
      R => '0'
    );
\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => mpix_cb_1_fu_166(1),
      Q => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[1]\,
      R => '0'
    );
\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => mpix_cb_1_fu_166(2),
      Q => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[2]\,
      R => '0'
    );
\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => mpix_cb_1_fu_166(3),
      Q => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[3]\,
      R => '0'
    );
\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => mpix_cb_1_fu_166(4),
      Q => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[4]\,
      R => '0'
    );
\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => mpix_cb_1_fu_166(5),
      Q => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[5]\,
      R => '0'
    );
\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => mpix_cb_1_fu_166(6),
      Q => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[6]\,
      R => '0'
    );
\p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => mpix_cb_1_fu_166(7),
      Q => \p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122_reg_n_5_[7]\,
      R => '0'
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_2718_i_out_o(0),
      Q => p_0_0_0_0_0492_2719_lcssa785_i_fu_106(0),
      R => '0'
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_2718_i_out_o(1),
      Q => p_0_0_0_0_0492_2719_lcssa785_i_fu_106(1),
      R => '0'
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_2718_i_out_o(2),
      Q => p_0_0_0_0_0492_2719_lcssa785_i_fu_106(2),
      R => '0'
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_2718_i_out_o(3),
      Q => p_0_0_0_0_0492_2719_lcssa785_i_fu_106(3),
      R => '0'
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_2718_i_out_o(4),
      Q => p_0_0_0_0_0492_2719_lcssa785_i_fu_106(4),
      R => '0'
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_2718_i_out_o(5),
      Q => p_0_0_0_0_0492_2719_lcssa785_i_fu_106(5),
      R => '0'
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_2718_i_out_o(6),
      Q => p_0_0_0_0_0492_2719_lcssa785_i_fu_106(6),
      R => '0'
    );
\p_0_0_0_0_0492_2719_lcssa785_i_fu_106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_2718_i_out_o(7),
      Q => p_0_0_0_0_0492_2719_lcssa785_i_fu_106(7),
      R => '0'
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_3726_i_out_o(0),
      Q => p_0_0_0_0_0492_3727_lcssa791_i_fu_114(0),
      R => '0'
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_3726_i_out_o(1),
      Q => p_0_0_0_0_0492_3727_lcssa791_i_fu_114(1),
      R => '0'
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_3726_i_out_o(2),
      Q => p_0_0_0_0_0492_3727_lcssa791_i_fu_114(2),
      R => '0'
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_3726_i_out_o(3),
      Q => p_0_0_0_0_0492_3727_lcssa791_i_fu_114(3),
      R => '0'
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_3726_i_out_o(4),
      Q => p_0_0_0_0_0492_3727_lcssa791_i_fu_114(4),
      R => '0'
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_3726_i_out_o(5),
      Q => p_0_0_0_0_0492_3727_lcssa791_i_fu_114(5),
      R => '0'
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_3726_i_out_o(6),
      Q => p_0_0_0_0_0492_3727_lcssa791_i_fu_114(6),
      R => '0'
    );
\p_0_0_0_0_0492_3727_lcssa791_i_fu_114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0492_3726_i_out_o(7),
      Q => p_0_0_0_0_0492_3727_lcssa791_i_fu_114(7),
      R => '0'
    );
\p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => pixbuf_y_9_fu_182(0),
      Q => p_0_0_0_0_0500706_lcssa768_i_fu_98(0),
      R => '0'
    );
\p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => pixbuf_y_9_fu_182(1),
      Q => p_0_0_0_0_0500706_lcssa768_i_fu_98(1),
      R => '0'
    );
\p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => pixbuf_y_9_fu_182(2),
      Q => p_0_0_0_0_0500706_lcssa768_i_fu_98(2),
      R => '0'
    );
\p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => pixbuf_y_9_fu_182(3),
      Q => p_0_0_0_0_0500706_lcssa768_i_fu_98(3),
      R => '0'
    );
\p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => pixbuf_y_9_fu_182(4),
      Q => p_0_0_0_0_0500706_lcssa768_i_fu_98(4),
      R => '0'
    );
\p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => pixbuf_y_9_fu_182(5),
      Q => p_0_0_0_0_0500706_lcssa768_i_fu_98(5),
      R => '0'
    );
\p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => pixbuf_y_9_fu_182(6),
      Q => p_0_0_0_0_0500706_lcssa768_i_fu_98(6),
      R => '0'
    );
\p_0_0_0_0_0500706_lcssa768_i_fu_98_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => pixbuf_y_9_fu_182(7),
      Q => p_0_0_0_0_0500706_lcssa768_i_fu_98(7),
      R => '0'
    );
\p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => mpix_cr_1_fu_170(0),
      Q => p_0_0_0_0_0_1_3740_lcssa800_i_fu_126(0),
      R => '0'
    );
\p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => mpix_cr_1_fu_170(1),
      Q => p_0_0_0_0_0_1_3740_lcssa800_i_fu_126(1),
      R => '0'
    );
\p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => mpix_cr_1_fu_170(2),
      Q => p_0_0_0_0_0_1_3740_lcssa800_i_fu_126(2),
      R => '0'
    );
\p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => mpix_cr_1_fu_170(3),
      Q => p_0_0_0_0_0_1_3740_lcssa800_i_fu_126(3),
      R => '0'
    );
\p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => mpix_cr_1_fu_170(4),
      Q => p_0_0_0_0_0_1_3740_lcssa800_i_fu_126(4),
      R => '0'
    );
\p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => mpix_cr_1_fu_170(5),
      Q => p_0_0_0_0_0_1_3740_lcssa800_i_fu_126(5),
      R => '0'
    );
\p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => mpix_cr_1_fu_170(6),
      Q => p_0_0_0_0_0_1_3740_lcssa800_i_fu_126(6),
      R => '0'
    );
\p_0_0_0_0_0_1_3740_lcssa800_i_fu_126_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => mpix_cr_1_fu_170(7),
      Q => p_0_0_0_0_0_1_3740_lcssa800_i_fu_126(7),
      R => '0'
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_2722_i_out_o(0),
      Q => p_0_0_0_0_0_2723_lcssa788_i_fu_110(0),
      R => '0'
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_2722_i_out_o(1),
      Q => p_0_0_0_0_0_2723_lcssa788_i_fu_110(1),
      R => '0'
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_2722_i_out_o(2),
      Q => p_0_0_0_0_0_2723_lcssa788_i_fu_110(2),
      R => '0'
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_2722_i_out_o(3),
      Q => p_0_0_0_0_0_2723_lcssa788_i_fu_110(3),
      R => '0'
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_2722_i_out_o(4),
      Q => p_0_0_0_0_0_2723_lcssa788_i_fu_110(4),
      R => '0'
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_2722_i_out_o(5),
      Q => p_0_0_0_0_0_2723_lcssa788_i_fu_110(5),
      R => '0'
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_2722_i_out_o(6),
      Q => p_0_0_0_0_0_2723_lcssa788_i_fu_110(6),
      R => '0'
    );
\p_0_0_0_0_0_2723_lcssa788_i_fu_110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_2722_i_out_o(7),
      Q => p_0_0_0_0_0_2723_lcssa788_i_fu_110(7),
      R => '0'
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_3730_i_out_o(0),
      Q => p_0_0_0_0_0_3731_lcssa794_i_fu_118(0),
      R => '0'
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_3730_i_out_o(1),
      Q => p_0_0_0_0_0_3731_lcssa794_i_fu_118(1),
      R => '0'
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_3730_i_out_o(2),
      Q => p_0_0_0_0_0_3731_lcssa794_i_fu_118(2),
      R => '0'
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_3730_i_out_o(3),
      Q => p_0_0_0_0_0_3731_lcssa794_i_fu_118(3),
      R => '0'
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_3730_i_out_o(4),
      Q => p_0_0_0_0_0_3731_lcssa794_i_fu_118(4),
      R => '0'
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_3730_i_out_o(5),
      Q => p_0_0_0_0_0_3731_lcssa794_i_fu_118(5),
      R => '0'
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_3730_i_out_o(6),
      Q => p_0_0_0_0_0_3731_lcssa794_i_fu_118(6),
      R => '0'
    );
\p_0_0_0_0_0_3731_lcssa794_i_fu_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_p_0_0_0_0_0_3730_i_out_o(7),
      Q => p_0_0_0_0_0_3731_lcssa794_i_fu_118(7),
      R => '0'
    );
\p_0_3_0_0_0708_lcssa771_i_fu_102_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => pixbuf_y_10_fu_186(0),
      Q => p_0_3_0_0_0708_lcssa771_i_fu_102(0),
      R => '0'
    );
\p_0_3_0_0_0708_lcssa771_i_fu_102_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => pixbuf_y_10_fu_186(1),
      Q => p_0_3_0_0_0708_lcssa771_i_fu_102(1),
      R => '0'
    );
\p_0_3_0_0_0708_lcssa771_i_fu_102_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => pixbuf_y_10_fu_186(2),
      Q => p_0_3_0_0_0708_lcssa771_i_fu_102(2),
      R => '0'
    );
\p_0_3_0_0_0708_lcssa771_i_fu_102_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => pixbuf_y_10_fu_186(3),
      Q => p_0_3_0_0_0708_lcssa771_i_fu_102(3),
      R => '0'
    );
\p_0_3_0_0_0708_lcssa771_i_fu_102_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => pixbuf_y_10_fu_186(4),
      Q => p_0_3_0_0_0708_lcssa771_i_fu_102(4),
      R => '0'
    );
\p_0_3_0_0_0708_lcssa771_i_fu_102_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => pixbuf_y_10_fu_186(5),
      Q => p_0_3_0_0_0708_lcssa771_i_fu_102(5),
      R => '0'
    );
\p_0_3_0_0_0708_lcssa771_i_fu_102_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => pixbuf_y_10_fu_186(6),
      Q => p_0_3_0_0_0708_lcssa771_i_fu_102(6),
      R => '0'
    );
\p_0_3_0_0_0708_lcssa771_i_fu_102_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_0492_1_3736_lcssa797_i_fu_122,
      D => pixbuf_y_10_fu_186(7),
      Q => p_0_3_0_0_0708_lcssa771_i_fu_102(7),
      R => '0'
    );
\pixbuf_y_1_fu_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_7_out_o(0),
      Q => pixbuf_y_1_fu_142(0),
      R => '0'
    );
\pixbuf_y_1_fu_142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_7_out_o(1),
      Q => pixbuf_y_1_fu_142(1),
      R => '0'
    );
\pixbuf_y_1_fu_142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_7_out_o(2),
      Q => pixbuf_y_1_fu_142(2),
      R => '0'
    );
\pixbuf_y_1_fu_142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_7_out_o(3),
      Q => pixbuf_y_1_fu_142(3),
      R => '0'
    );
\pixbuf_y_1_fu_142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_7_out_o(4),
      Q => pixbuf_y_1_fu_142(4),
      R => '0'
    );
\pixbuf_y_1_fu_142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_7_out_o(5),
      Q => pixbuf_y_1_fu_142(5),
      R => '0'
    );
\pixbuf_y_1_fu_142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_7_out_o(6),
      Q => pixbuf_y_1_fu_142(6),
      R => '0'
    );
\pixbuf_y_1_fu_142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_7_out_o(7),
      Q => pixbuf_y_1_fu_142(7),
      R => '0'
    );
\pixbuf_y_2_fu_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_3_fu_1500,
      D => pixbuf_y_fu_174(0),
      Q => pixbuf_y_2_fu_146(0),
      R => '0'
    );
\pixbuf_y_2_fu_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_3_fu_1500,
      D => pixbuf_y_fu_174(1),
      Q => pixbuf_y_2_fu_146(1),
      R => '0'
    );
\pixbuf_y_2_fu_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_3_fu_1500,
      D => pixbuf_y_fu_174(2),
      Q => pixbuf_y_2_fu_146(2),
      R => '0'
    );
\pixbuf_y_2_fu_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_3_fu_1500,
      D => pixbuf_y_fu_174(3),
      Q => pixbuf_y_2_fu_146(3),
      R => '0'
    );
\pixbuf_y_2_fu_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_3_fu_1500,
      D => pixbuf_y_fu_174(4),
      Q => pixbuf_y_2_fu_146(4),
      R => '0'
    );
\pixbuf_y_2_fu_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_3_fu_1500,
      D => pixbuf_y_fu_174(5),
      Q => pixbuf_y_2_fu_146(5),
      R => '0'
    );
\pixbuf_y_2_fu_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_3_fu_1500,
      D => pixbuf_y_fu_174(6),
      Q => pixbuf_y_2_fu_146(6),
      R => '0'
    );
\pixbuf_y_2_fu_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_3_fu_1500,
      D => pixbuf_y_fu_174(7),
      Q => pixbuf_y_2_fu_146(7),
      R => '0'
    );
\pixbuf_y_2_load_reg_617_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_2_fu_146(0),
      Q => pixbuf_y_2_load_reg_617(0),
      R => '0'
    );
\pixbuf_y_2_load_reg_617_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_2_fu_146(1),
      Q => pixbuf_y_2_load_reg_617(1),
      R => '0'
    );
\pixbuf_y_2_load_reg_617_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_2_fu_146(2),
      Q => pixbuf_y_2_load_reg_617(2),
      R => '0'
    );
\pixbuf_y_2_load_reg_617_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_2_fu_146(3),
      Q => pixbuf_y_2_load_reg_617(3),
      R => '0'
    );
\pixbuf_y_2_load_reg_617_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_2_fu_146(4),
      Q => pixbuf_y_2_load_reg_617(4),
      R => '0'
    );
\pixbuf_y_2_load_reg_617_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_2_fu_146(5),
      Q => pixbuf_y_2_load_reg_617(5),
      R => '0'
    );
\pixbuf_y_2_load_reg_617_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_2_fu_146(6),
      Q => pixbuf_y_2_load_reg_617(6),
      R => '0'
    );
\pixbuf_y_2_load_reg_617_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_2_fu_146(7),
      Q => pixbuf_y_2_load_reg_617(7),
      R => '0'
    );
\pixbuf_y_3_fu_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_3_fu_1500,
      D => pixbuf_y_8_fu_178(0),
      Q => pixbuf_y_3_fu_150(0),
      R => '0'
    );
\pixbuf_y_3_fu_150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_3_fu_1500,
      D => pixbuf_y_8_fu_178(1),
      Q => pixbuf_y_3_fu_150(1),
      R => '0'
    );
\pixbuf_y_3_fu_150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_3_fu_1500,
      D => pixbuf_y_8_fu_178(2),
      Q => pixbuf_y_3_fu_150(2),
      R => '0'
    );
\pixbuf_y_3_fu_150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_3_fu_1500,
      D => pixbuf_y_8_fu_178(3),
      Q => pixbuf_y_3_fu_150(3),
      R => '0'
    );
\pixbuf_y_3_fu_150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_3_fu_1500,
      D => pixbuf_y_8_fu_178(4),
      Q => pixbuf_y_3_fu_150(4),
      R => '0'
    );
\pixbuf_y_3_fu_150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_3_fu_1500,
      D => pixbuf_y_8_fu_178(5),
      Q => pixbuf_y_3_fu_150(5),
      R => '0'
    );
\pixbuf_y_3_fu_150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_3_fu_1500,
      D => pixbuf_y_8_fu_178(6),
      Q => pixbuf_y_3_fu_150(6),
      R => '0'
    );
\pixbuf_y_3_fu_150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_3_fu_1500,
      D => pixbuf_y_8_fu_178(7),
      Q => pixbuf_y_3_fu_150(7),
      R => '0'
    );
\pixbuf_y_3_load_reg_622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_3_fu_150(0),
      Q => pixbuf_y_3_load_reg_622(0),
      R => '0'
    );
\pixbuf_y_3_load_reg_622_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_3_fu_150(1),
      Q => pixbuf_y_3_load_reg_622(1),
      R => '0'
    );
\pixbuf_y_3_load_reg_622_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_3_fu_150(2),
      Q => pixbuf_y_3_load_reg_622(2),
      R => '0'
    );
\pixbuf_y_3_load_reg_622_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_3_fu_150(3),
      Q => pixbuf_y_3_load_reg_622(3),
      R => '0'
    );
\pixbuf_y_3_load_reg_622_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_3_fu_150(4),
      Q => pixbuf_y_3_load_reg_622(4),
      R => '0'
    );
\pixbuf_y_3_load_reg_622_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_3_fu_150(5),
      Q => pixbuf_y_3_load_reg_622(5),
      R => '0'
    );
\pixbuf_y_3_load_reg_622_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_3_fu_150(6),
      Q => pixbuf_y_3_load_reg_622(6),
      R => '0'
    );
\pixbuf_y_3_load_reg_622_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => pixbuf_y_3_fu_150(7),
      Q => pixbuf_y_3_load_reg_622(7),
      R => '0'
    );
\pixbuf_y_4_fu_154_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_9_fu_182(0),
      Q => pixbuf_y_4_fu_154(0),
      R => '0'
    );
\pixbuf_y_4_fu_154_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_9_fu_182(1),
      Q => pixbuf_y_4_fu_154(1),
      R => '0'
    );
\pixbuf_y_4_fu_154_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_9_fu_182(2),
      Q => pixbuf_y_4_fu_154(2),
      R => '0'
    );
\pixbuf_y_4_fu_154_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_9_fu_182(3),
      Q => pixbuf_y_4_fu_154(3),
      R => '0'
    );
\pixbuf_y_4_fu_154_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_9_fu_182(4),
      Q => pixbuf_y_4_fu_154(4),
      R => '0'
    );
\pixbuf_y_4_fu_154_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_9_fu_182(5),
      Q => pixbuf_y_4_fu_154(5),
      R => '0'
    );
\pixbuf_y_4_fu_154_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_9_fu_182(6),
      Q => pixbuf_y_4_fu_154(6),
      R => '0'
    );
\pixbuf_y_4_fu_154_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_9_fu_182(7),
      Q => pixbuf_y_4_fu_154(7),
      R => '0'
    );
\pixbuf_y_5_fu_158_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_10_fu_186(0),
      Q => pixbuf_y_5_fu_158(0),
      R => '0'
    );
\pixbuf_y_5_fu_158_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_10_fu_186(1),
      Q => pixbuf_y_5_fu_158(1),
      R => '0'
    );
\pixbuf_y_5_fu_158_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_10_fu_186(2),
      Q => pixbuf_y_5_fu_158(2),
      R => '0'
    );
\pixbuf_y_5_fu_158_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_10_fu_186(3),
      Q => pixbuf_y_5_fu_158(3),
      R => '0'
    );
\pixbuf_y_5_fu_158_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_10_fu_186(4),
      Q => pixbuf_y_5_fu_158(4),
      R => '0'
    );
\pixbuf_y_5_fu_158_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_10_fu_186(5),
      Q => pixbuf_y_5_fu_158(5),
      R => '0'
    );
\pixbuf_y_5_fu_158_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_10_fu_186(6),
      Q => pixbuf_y_5_fu_158(6),
      R => '0'
    );
\pixbuf_y_5_fu_158_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => pixbuf_y_10_fu_186(7),
      Q => pixbuf_y_5_fu_158(7),
      R => '0'
    );
\pixbuf_y_fu_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_6_out_o(0),
      Q => pixbuf_y_fu_138(0),
      R => '0'
    );
\pixbuf_y_fu_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_6_out_o(1),
      Q => pixbuf_y_fu_138(1),
      R => '0'
    );
\pixbuf_y_fu_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_6_out_o(2),
      Q => pixbuf_y_fu_138(2),
      R => '0'
    );
\pixbuf_y_fu_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_6_out_o(3),
      Q => pixbuf_y_fu_138(3),
      R => '0'
    );
\pixbuf_y_fu_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_6_out_o(4),
      Q => pixbuf_y_fu_138(4),
      R => '0'
    );
\pixbuf_y_fu_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_6_out_o(5),
      Q => pixbuf_y_fu_138(5),
      R => '0'
    );
\pixbuf_y_fu_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_6_out_o(6),
      Q => pixbuf_y_fu_138(6),
      R => '0'
    );
\pixbuf_y_fu_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_1420,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_769_2_fu_212_pixbuf_y_6_out_o(7),
      Q => pixbuf_y_fu_138(7),
      R => '0'
    );
\xor_ln765_reg_596_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => select_ln767_fu_272_p3(0),
      Q => xor_ln765_reg_596,
      R => '0'
    );
\y_2_fu_70[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_2_fu_70_reg(0),
      O => y_3_fu_305_p2(0)
    );
\y_2_fu_70_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_3_fu_305_p2(0),
      Q => y_2_fu_70_reg(0),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_2_fu_70_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_3_fu_305_p2(10),
      Q => y_2_fu_70_reg(10),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_2_fu_70_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_3_fu_305_p2(11),
      Q => y_2_fu_70_reg(11),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_2_fu_70_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_2_fu_70_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_y_2_fu_70_reg[11]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \y_2_fu_70_reg[11]_i_1_n_11\,
      CO(0) => \y_2_fu_70_reg[11]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_y_2_fu_70_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => y_3_fu_305_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => y_2_fu_70_reg(11 downto 9)
    );
\y_2_fu_70_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_3_fu_305_p2(1),
      Q => y_2_fu_70_reg(1),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_2_fu_70_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_3_fu_305_p2(2),
      Q => y_2_fu_70_reg(2),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_2_fu_70_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_3_fu_305_p2(3),
      Q => y_2_fu_70_reg(3),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_2_fu_70_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_3_fu_305_p2(4),
      Q => y_2_fu_70_reg(4),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_2_fu_70_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_3_fu_305_p2(5),
      Q => y_2_fu_70_reg(5),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_2_fu_70_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_3_fu_305_p2(6),
      Q => y_2_fu_70_reg(6),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_2_fu_70_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_3_fu_305_p2(7),
      Q => y_2_fu_70_reg(7),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_2_fu_70_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_3_fu_305_p2(8),
      Q => y_2_fu_70_reg(8),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_2_fu_70_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => y_2_fu_70_reg(0),
      CI_TOP => '0',
      CO(7) => \y_2_fu_70_reg[8]_i_1_n_5\,
      CO(6) => \y_2_fu_70_reg[8]_i_1_n_6\,
      CO(5) => \y_2_fu_70_reg[8]_i_1_n_7\,
      CO(4) => \y_2_fu_70_reg[8]_i_1_n_8\,
      CO(3) => \y_2_fu_70_reg[8]_i_1_n_9\,
      CO(2) => \y_2_fu_70_reg[8]_i_1_n_10\,
      CO(1) => \y_2_fu_70_reg[8]_i_1_n_11\,
      CO(0) => \y_2_fu_70_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => y_3_fu_305_p2(8 downto 1),
      S(7 downto 0) => y_2_fu_70_reg(8 downto 1)
    );
\y_2_fu_70_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_3_fu_305_p2(9),
      Q => y_2_fu_70_reg(9),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_v_vcresampler_core is
  port (
    v_vcresampler_core_U0_HwReg_width_read : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    push : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    yOffset_fu_189_p2 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    stream_out_vresampled_full_n : in STD_LOGIC;
    stream_out_hresampled_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    HwReg_height_c25_empty_n : in STD_LOGIC;
    HwReg_width_c19_empty_n : in STD_LOGIC;
    HwReg_width_c_full_n : in STD_LOGIC;
    HwReg_height_c_full_n : in STD_LOGIC;
    v_vcresampler_core_U0_ap_start : in STD_LOGIC;
    bPassThru_420_Out_loc_channel_dout : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \zext_ln996_reg_342_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln998_reg_352_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end bd_2d50_csc_0_v_vcresampler_core;

architecture STRUCTURE of bd_2d50_csc_0_v_vcresampler_core is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln1143_2_fu_506_p2 : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal add_ln1143_5_fu_558_p2 : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal add_ln998_2_fu_232_p2 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal add_ln998_reg_352 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \ap_CS_fsm[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__3_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal cmp105_i_fu_254_p2 : STD_LOGIC;
  signal cmp105_i_reg_370 : STD_LOGIC;
  signal \cmp105_i_reg_370[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp105_i_reg_370[0]_i_3_n_5\ : STD_LOGIC;
  signal cmp33_i_fu_248_p2 : STD_LOGIC;
  signal cmp33_i_reg_365 : STD_LOGIC;
  signal \cmp33_i_reg_365[0]_i_10_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_365[0]_i_11_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_365[0]_i_12_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_365[0]_i_13_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_365[0]_i_14_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_365[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_365[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_365[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_365[0]_i_5_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_365[0]_i_6_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_365[0]_i_7_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_365[0]_i_8_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_365[0]_i_9_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_365_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \cmp33_i_reg_365_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \cmp33_i_reg_365_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \cmp33_i_reg_365_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \cmp33_i_reg_365_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \cmp33_i_reg_365_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal empty_reg_360 : STD_LOGIC;
  signal \empty_reg_360[0]_i_2_n_5\ : STD_LOGIC;
  signal \empty_reg_360[0]_i_3_n_5\ : STD_LOGIC;
  signal \empty_reg_360[0]_i_4_n_5\ : STD_LOGIC;
  signal \empty_reg_360[0]_i_5_n_5\ : STD_LOGIC;
  signal \empty_reg_360[0]_i_6_n_5\ : STD_LOGIC;
  signal \empty_reg_360[0]_i_7_n_5\ : STD_LOGIC;
  signal \empty_reg_360[0]_i_8_n_5\ : STD_LOGIC;
  signal \empty_reg_360[0]_i_9_n_5\ : STD_LOGIC;
  signal \empty_reg_360_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \empty_reg_360_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \empty_reg_360_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \empty_reg_360_reg[0]_i_1_n_20\ : STD_LOGIC;
  signal \empty_reg_360_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \empty_reg_360_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \empty_reg_360_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \empty_reg_360_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \empty_reg_360_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg : STD_LOGIC;
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0 : STD_LOGIC;
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_2_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0 : STD_LOGIC;
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_y_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_y_we0 : STD_LOGIC;
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_n_108 : STD_LOGIC;
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_n_13 : STD_LOGIC;
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_n_14 : STD_LOGIC;
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out1_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out2_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out3_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o_ap_vld : STD_LOGIC;
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_1_0_0_0_load606_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_2_0_0_0_load608_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_3_0_0_0_load610_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_4_0_0_0_load612_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_5_0_0_0_load614_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_c_2_U_n_21 : STD_LOGIC;
  signal linebuf_c_2_U_n_22 : STD_LOGIC;
  signal linebuf_c_2_U_n_23 : STD_LOGIC;
  signal linebuf_c_2_U_n_24 : STD_LOGIC;
  signal linebuf_c_2_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal linebuf_c_U_n_29 : STD_LOGIC;
  signal linebuf_c_U_n_30 : STD_LOGIC;
  signal linebuf_c_U_n_31 : STD_LOGIC;
  signal linebuf_c_U_n_32 : STD_LOGIC;
  signal linebuf_c_U_n_33 : STD_LOGIC;
  signal linebuf_c_U_n_36 : STD_LOGIC;
  signal linebuf_c_U_n_37 : STD_LOGIC;
  signal linebuf_c_U_n_38 : STD_LOGIC;
  signal linebuf_c_U_n_39 : STD_LOGIC;
  signal linebuf_c_U_n_40 : STD_LOGIC;
  signal linebuf_c_U_n_47 : STD_LOGIC;
  signal linebuf_c_U_n_48 : STD_LOGIC;
  signal linebuf_c_U_n_49 : STD_LOGIC;
  signal linebuf_c_U_n_50 : STD_LOGIC;
  signal linebuf_c_U_n_51 : STD_LOGIC;
  signal linebuf_c_U_n_52 : STD_LOGIC;
  signal linebuf_c_U_n_53 : STD_LOGIC;
  signal linebuf_c_U_n_54 : STD_LOGIC;
  signal linebuf_c_U_n_55 : STD_LOGIC;
  signal linebuf_c_U_n_56 : STD_LOGIC;
  signal linebuf_c_U_n_57 : STD_LOGIC;
  signal linebuf_c_U_n_58 : STD_LOGIC;
  signal linebuf_c_U_n_59 : STD_LOGIC;
  signal linebuf_c_U_n_60 : STD_LOGIC;
  signal linebuf_c_U_n_61 : STD_LOGIC;
  signal linebuf_c_U_n_62 : STD_LOGIC;
  signal linebuf_c_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_lcssa616660_i_fu_96 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa617663_i_fu_100 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa618666_i_fu_104 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa619669_i_fu_108 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_0_0_0_0_0_load605_lcssa642_i_fu_72 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_0_1_0_0_0_load607_lcssa645_i_fu_76 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_0_2_0_0_0_load609_lcssa648_i_fu_80 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_0_3_0_0_0_load611_lcssa651_i_fu_84 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_0_4_0_0_0_load613_lcssa654_i_fu_88 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_0_5_0_0_0_load615_lcssa657_i_fu_92 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_reg_375 : STD_LOGIC;
  signal \tmp_reg_375[0]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_reg_375[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_reg_375[0]_i_4_n_5\ : STD_LOGIC;
  signal \tmp_reg_375[0]_i_5_n_5\ : STD_LOGIC;
  signal \tmp_reg_375[0]_i_6_n_5\ : STD_LOGIC;
  signal \tmp_reg_375_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_reg_375_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_reg_375_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \tmp_reg_375_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal trunc_ln_reg_347 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^v_vcresampler_core_u0_hwreg_width_read\ : STD_LOGIC;
  signal \y_fu_112[0]_i_1_n_5\ : STD_LOGIC;
  signal \y_fu_112[12]_i_3_n_5\ : STD_LOGIC;
  signal \y_fu_112[12]_i_4_n_5\ : STD_LOGIC;
  signal \y_fu_112[12]_i_5_n_5\ : STD_LOGIC;
  signal \y_fu_112[12]_i_6_n_5\ : STD_LOGIC;
  signal \y_fu_112[12]_i_7_n_5\ : STD_LOGIC;
  signal y_fu_112_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \y_fu_112_reg[12]_i_2_n_10\ : STD_LOGIC;
  signal \y_fu_112_reg[12]_i_2_n_11\ : STD_LOGIC;
  signal \y_fu_112_reg[12]_i_2_n_12\ : STD_LOGIC;
  signal \y_fu_112_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_112_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_112_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_112_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_fu_112_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_fu_112_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_fu_112_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \y_fu_112_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal zext_ln1143_2_fu_486_p1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zext_ln1143_6_fu_538_p1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zext_ln952_reg_337_reg : STD_LOGIC;
  signal zext_ln996_reg_342 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_cmp33_i_reg_365_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_cmp33_i_reg_365_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_empty_reg_360_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_reg_375_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_tmp_reg_375_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_y_fu_112_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_y_fu_112_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1__3\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_1__3\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_1__3\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_1__3\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1__3\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1__3\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1__3\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_1__3\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][40]_srl16_i_1__3\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][41]_srl16_i_1__3\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][42]_srl16_i_1__3\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][43]_srl16_i_1__3\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][44]_srl16_i_1__3\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][45]_srl16_i_1__3\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][46]_srl16_i_1__3\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][47]_srl16_i_1__3\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__0\ : label is "soft_lutpair490";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp33_i_reg_365_reg[0]_i_1\ : label is 14;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \empty_reg_360_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg_375_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_fu_112_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \y_fu_112_reg[8]_i_1\ : label is 35;
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  v_vcresampler_core_U0_HwReg_width_read <= \^v_vcresampler_core_u0_hwreg_width_read\;
\SRL_SIG_reg[15][16]_srl16_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => pix_0_2_0_0_0_load609_lcssa648_i_fu_80(0),
      I1 => tmp_reg_375,
      I2 => bPassThru_420_Out_loc_channel_dout,
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => pix_0_2_0_0_0_load609_lcssa648_i_fu_80(1),
      I1 => tmp_reg_375,
      I2 => bPassThru_420_Out_loc_channel_dout,
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => pix_0_2_0_0_0_load609_lcssa648_i_fu_80(2),
      I1 => tmp_reg_375,
      I2 => bPassThru_420_Out_loc_channel_dout,
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => pix_0_2_0_0_0_load609_lcssa648_i_fu_80(3),
      I1 => tmp_reg_375,
      I2 => bPassThru_420_Out_loc_channel_dout,
      O => \in\(19)
    );
\SRL_SIG_reg[15][20]_srl16_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => pix_0_2_0_0_0_load609_lcssa648_i_fu_80(4),
      I1 => tmp_reg_375,
      I2 => bPassThru_420_Out_loc_channel_dout,
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => pix_0_2_0_0_0_load609_lcssa648_i_fu_80(5),
      I1 => tmp_reg_375,
      I2 => bPassThru_420_Out_loc_channel_dout,
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => pix_0_2_0_0_0_load609_lcssa648_i_fu_80(6),
      I1 => tmp_reg_375,
      I2 => bPassThru_420_Out_loc_channel_dout,
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => pix_0_2_0_0_0_load609_lcssa648_i_fu_80(7),
      I1 => tmp_reg_375,
      I2 => bPassThru_420_Out_loc_channel_dout,
      O => \in\(23)
    );
\SRL_SIG_reg[15][40]_srl16_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => pix_0_5_0_0_0_load615_lcssa657_i_fu_92(0),
      I1 => tmp_reg_375,
      I2 => bPassThru_420_Out_loc_channel_dout,
      O => \in\(40)
    );
\SRL_SIG_reg[15][41]_srl16_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => pix_0_5_0_0_0_load615_lcssa657_i_fu_92(1),
      I1 => tmp_reg_375,
      I2 => bPassThru_420_Out_loc_channel_dout,
      O => \in\(41)
    );
\SRL_SIG_reg[15][42]_srl16_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => pix_0_5_0_0_0_load615_lcssa657_i_fu_92(2),
      I1 => tmp_reg_375,
      I2 => bPassThru_420_Out_loc_channel_dout,
      O => \in\(42)
    );
\SRL_SIG_reg[15][43]_srl16_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => pix_0_5_0_0_0_load615_lcssa657_i_fu_92(3),
      I1 => tmp_reg_375,
      I2 => bPassThru_420_Out_loc_channel_dout,
      O => \in\(43)
    );
\SRL_SIG_reg[15][44]_srl16_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => pix_0_5_0_0_0_load615_lcssa657_i_fu_92(4),
      I1 => tmp_reg_375,
      I2 => bPassThru_420_Out_loc_channel_dout,
      O => \in\(44)
    );
\SRL_SIG_reg[15][45]_srl16_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => pix_0_5_0_0_0_load615_lcssa657_i_fu_92(5),
      I1 => tmp_reg_375,
      I2 => bPassThru_420_Out_loc_channel_dout,
      O => \in\(45)
    );
\SRL_SIG_reg[15][46]_srl16_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => pix_0_5_0_0_0_load615_lcssa657_i_fu_92(6),
      I1 => tmp_reg_375,
      I2 => bPassThru_420_Out_loc_channel_dout,
      O => \in\(46)
    );
\SRL_SIG_reg[15][47]_srl16_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => pix_0_5_0_0_0_load615_lcssa657_i_fu_92(7),
      I1 => tmp_reg_375,
      I2 => bPassThru_420_Out_loc_channel_dout,
      O => \in\(47)
    );
\add_ln998_reg_352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \add_ln998_reg_352_reg[12]_0\(0),
      Q => add_ln998_reg_352(0),
      R => '0'
    );
\add_ln998_reg_352_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \add_ln998_reg_352_reg[12]_0\(10),
      Q => add_ln998_reg_352(10),
      R => '0'
    );
\add_ln998_reg_352_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \add_ln998_reg_352_reg[12]_0\(11),
      Q => add_ln998_reg_352(11),
      R => '0'
    );
\add_ln998_reg_352_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \add_ln998_reg_352_reg[12]_0\(12),
      Q => add_ln998_reg_352(12),
      R => '0'
    );
\add_ln998_reg_352_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \add_ln998_reg_352_reg[12]_0\(1),
      Q => add_ln998_reg_352(1),
      R => '0'
    );
\add_ln998_reg_352_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \add_ln998_reg_352_reg[12]_0\(2),
      Q => add_ln998_reg_352(2),
      R => '0'
    );
\add_ln998_reg_352_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \add_ln998_reg_352_reg[12]_0\(3),
      Q => add_ln998_reg_352(3),
      R => '0'
    );
\add_ln998_reg_352_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \add_ln998_reg_352_reg[12]_0\(4),
      Q => add_ln998_reg_352(4),
      R => '0'
    );
\add_ln998_reg_352_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \add_ln998_reg_352_reg[12]_0\(5),
      Q => add_ln998_reg_352(5),
      R => '0'
    );
\add_ln998_reg_352_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \add_ln998_reg_352_reg[12]_0\(6),
      Q => add_ln998_reg_352(6),
      R => '0'
    );
\add_ln998_reg_352_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \add_ln998_reg_352_reg[12]_0\(7),
      Q => add_ln998_reg_352(7),
      R => '0'
    );
\add_ln998_reg_352_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \add_ln998_reg_352_reg[12]_0\(8),
      Q => add_ln998_reg_352(8),
      R => '0'
    );
\add_ln998_reg_352_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \add_ln998_reg_352_reg[12]_0\(9),
      Q => add_ln998_reg_352(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3__3_n_5\,
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[0]_0\,
      I3 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[0]_i_1__1_n_5\
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm_reg[0]_0\,
      I2 => \^q\(0),
      O => \ap_CS_fsm[1]_i_2__0_n_5\
    );
\ap_CS_fsm[2]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      O => \ap_CS_fsm[2]_i_3__3_n_5\
    );
\ap_CS_fsm[2]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \y_fu_112[12]_i_3_n_5\,
      I1 => ap_CS_fsm_state2,
      O => \^ap_cs_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__1_n_5\,
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_n_14,
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_n_13,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\cmp105_i_reg_370[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \cmp105_i_reg_370[0]_i_2_n_5\,
      I1 => \cmp105_i_reg_370[0]_i_3_n_5\,
      I2 => y_fu_112_reg(10),
      I3 => y_fu_112_reg(2),
      I4 => y_fu_112_reg(0),
      O => cmp105_i_fu_254_p2
    );
\cmp105_i_reg_370[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => y_fu_112_reg(12),
      I1 => y_fu_112_reg(8),
      I2 => y_fu_112_reg(5),
      I3 => y_fu_112_reg(7),
      I4 => y_fu_112_reg(1),
      I5 => y_fu_112_reg(6),
      O => \cmp105_i_reg_370[0]_i_2_n_5\
    );
\cmp105_i_reg_370[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => y_fu_112_reg(11),
      I1 => y_fu_112_reg(3),
      I2 => y_fu_112_reg(9),
      I3 => y_fu_112_reg(4),
      O => \cmp105_i_reg_370[0]_i_3_n_5\
    );
\cmp105_i_reg_370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => cmp105_i_fu_254_p2,
      Q => cmp105_i_reg_370,
      R => '0'
    );
\cmp33_i_reg_365[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_fu_112_reg(9),
      I1 => zext_ln996_reg_342(9),
      I2 => y_fu_112_reg(8),
      I3 => zext_ln996_reg_342(8),
      O => \cmp33_i_reg_365[0]_i_10_n_5\
    );
\cmp33_i_reg_365[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_fu_112_reg(7),
      I1 => zext_ln996_reg_342(7),
      I2 => y_fu_112_reg(6),
      I3 => zext_ln996_reg_342(6),
      O => \cmp33_i_reg_365[0]_i_11_n_5\
    );
\cmp33_i_reg_365[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_fu_112_reg(5),
      I1 => zext_ln996_reg_342(5),
      I2 => y_fu_112_reg(4),
      I3 => zext_ln996_reg_342(4),
      O => \cmp33_i_reg_365[0]_i_12_n_5\
    );
\cmp33_i_reg_365[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_fu_112_reg(3),
      I1 => zext_ln996_reg_342(3),
      I2 => y_fu_112_reg(2),
      I3 => zext_ln996_reg_342(2),
      O => \cmp33_i_reg_365[0]_i_13_n_5\
    );
\cmp33_i_reg_365[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_fu_112_reg(1),
      I1 => zext_ln996_reg_342(1),
      I2 => y_fu_112_reg(0),
      I3 => zext_ln996_reg_342(0),
      O => \cmp33_i_reg_365[0]_i_14_n_5\
    );
\cmp33_i_reg_365[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln996_reg_342(11),
      I1 => y_fu_112_reg(11),
      I2 => zext_ln996_reg_342(10),
      I3 => y_fu_112_reg(10),
      O => \cmp33_i_reg_365[0]_i_2_n_5\
    );
\cmp33_i_reg_365[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln996_reg_342(9),
      I1 => y_fu_112_reg(9),
      I2 => zext_ln996_reg_342(8),
      I3 => y_fu_112_reg(8),
      O => \cmp33_i_reg_365[0]_i_3_n_5\
    );
\cmp33_i_reg_365[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln996_reg_342(7),
      I1 => y_fu_112_reg(7),
      I2 => zext_ln996_reg_342(6),
      I3 => y_fu_112_reg(6),
      O => \cmp33_i_reg_365[0]_i_4_n_5\
    );
\cmp33_i_reg_365[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln996_reg_342(5),
      I1 => y_fu_112_reg(5),
      I2 => zext_ln996_reg_342(4),
      I3 => y_fu_112_reg(4),
      O => \cmp33_i_reg_365[0]_i_5_n_5\
    );
\cmp33_i_reg_365[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln996_reg_342(3),
      I1 => y_fu_112_reg(3),
      I2 => zext_ln996_reg_342(2),
      I3 => y_fu_112_reg(2),
      O => \cmp33_i_reg_365[0]_i_6_n_5\
    );
\cmp33_i_reg_365[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln996_reg_342(1),
      I1 => y_fu_112_reg(1),
      I2 => zext_ln996_reg_342(0),
      I3 => y_fu_112_reg(0),
      O => \cmp33_i_reg_365[0]_i_7_n_5\
    );
\cmp33_i_reg_365[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_112_reg(12),
      O => \cmp33_i_reg_365[0]_i_8_n_5\
    );
\cmp33_i_reg_365[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_fu_112_reg(11),
      I1 => zext_ln996_reg_342(11),
      I2 => y_fu_112_reg(10),
      I3 => zext_ln996_reg_342(10),
      O => \cmp33_i_reg_365[0]_i_9_n_5\
    );
\cmp33_i_reg_365_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => cmp33_i_fu_248_p2,
      Q => cmp33_i_reg_365,
      R => '0'
    );
\cmp33_i_reg_365_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_cmp33_i_reg_365_reg[0]_i_1_CO_UNCONNECTED\(7),
      CO(6) => cmp33_i_fu_248_p2,
      CO(5) => \cmp33_i_reg_365_reg[0]_i_1_n_7\,
      CO(4) => \cmp33_i_reg_365_reg[0]_i_1_n_8\,
      CO(3) => \cmp33_i_reg_365_reg[0]_i_1_n_9\,
      CO(2) => \cmp33_i_reg_365_reg[0]_i_1_n_10\,
      CO(1) => \cmp33_i_reg_365_reg[0]_i_1_n_11\,
      CO(0) => \cmp33_i_reg_365_reg[0]_i_1_n_12\,
      DI(7 downto 6) => B"00",
      DI(5) => \cmp33_i_reg_365[0]_i_2_n_5\,
      DI(4) => \cmp33_i_reg_365[0]_i_3_n_5\,
      DI(3) => \cmp33_i_reg_365[0]_i_4_n_5\,
      DI(2) => \cmp33_i_reg_365[0]_i_5_n_5\,
      DI(1) => \cmp33_i_reg_365[0]_i_6_n_5\,
      DI(0) => \cmp33_i_reg_365[0]_i_7_n_5\,
      O(7 downto 0) => \NLW_cmp33_i_reg_365_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7) => '0',
      S(6) => \cmp33_i_reg_365[0]_i_8_n_5\,
      S(5) => \cmp33_i_reg_365[0]_i_9_n_5\,
      S(4) => \cmp33_i_reg_365[0]_i_10_n_5\,
      S(3) => \cmp33_i_reg_365[0]_i_11_n_5\,
      S(2) => \cmp33_i_reg_365[0]_i_12_n_5\,
      S(1) => \cmp33_i_reg_365[0]_i_13_n_5\,
      S(0) => \cmp33_i_reg_365[0]_i_14_n_5\
    );
\empty_reg_360[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_112_reg(7),
      O => \empty_reg_360[0]_i_2_n_5\
    );
\empty_reg_360[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_112_reg(6),
      O => \empty_reg_360[0]_i_3_n_5\
    );
\empty_reg_360[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_112_reg(5),
      O => \empty_reg_360[0]_i_4_n_5\
    );
\empty_reg_360[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_112_reg(4),
      O => \empty_reg_360[0]_i_5_n_5\
    );
\empty_reg_360[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_112_reg(3),
      O => \empty_reg_360[0]_i_6_n_5\
    );
\empty_reg_360[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_112_reg(2),
      O => \empty_reg_360[0]_i_7_n_5\
    );
\empty_reg_360[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_112_reg(1),
      O => \empty_reg_360[0]_i_8_n_5\
    );
\empty_reg_360[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_fu_112_reg(0),
      I1 => zext_ln952_reg_337_reg,
      O => \empty_reg_360[0]_i_9_n_5\
    );
\empty_reg_360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \empty_reg_360_reg[0]_i_1_n_20\,
      Q => empty_reg_360,
      R => '0'
    );
\empty_reg_360_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \empty_reg_360_reg[0]_i_1_n_5\,
      CO(6) => \empty_reg_360_reg[0]_i_1_n_6\,
      CO(5) => \empty_reg_360_reg[0]_i_1_n_7\,
      CO(4) => \empty_reg_360_reg[0]_i_1_n_8\,
      CO(3) => \empty_reg_360_reg[0]_i_1_n_9\,
      CO(2) => \empty_reg_360_reg[0]_i_1_n_10\,
      CO(1) => \empty_reg_360_reg[0]_i_1_n_11\,
      CO(0) => \empty_reg_360_reg[0]_i_1_n_12\,
      DI(7 downto 0) => y_fu_112_reg(7 downto 0),
      O(7 downto 1) => \NLW_empty_reg_360_reg[0]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \empty_reg_360_reg[0]_i_1_n_20\,
      S(7) => \empty_reg_360[0]_i_2_n_5\,
      S(6) => \empty_reg_360[0]_i_3_n_5\,
      S(5) => \empty_reg_360[0]_i_4_n_5\,
      S(4) => \empty_reg_360[0]_i_5_n_5\,
      S(3) => \empty_reg_360[0]_i_6_n_5\,
      S(2) => \empty_reg_360[0]_i_7_n_5\,
      S(1) => \empty_reg_360[0]_i_8_n_5\,
      S(0) => \empty_reg_360[0]_i_9_n_5\
    );
grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162: entity work.bd_2d50_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2
     port map (
      D(1) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_n_13,
      D(0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_n_14,
      DI(7) => linebuf_c_U_n_29,
      DI(6) => linebuf_c_U_n_30,
      DI(5) => linebuf_c_U_n_31,
      DI(4) => linebuf_c_U_n_32,
      DI(3) => linebuf_c_U_n_33,
      DI(2) => linebuf_c_2_U_n_22,
      DI(1 downto 0) => zext_ln1143_2_fu_486_p1(1 downto 0),
      DINADIN(15 downto 8) => p_lcssa618666_i_fu_104(7 downto 0),
      DINADIN(7 downto 0) => p_lcssa616660_i_fu_96(7 downto 0),
      DOUTADOUT(1) => linebuf_c_q0(15),
      DOUTADOUT(0) => linebuf_c_q0(7),
      E(0) => \^e\(0),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      S(7) => linebuf_c_U_n_47,
      S(6) => linebuf_c_U_n_48,
      S(5) => linebuf_c_U_n_49,
      S(4) => linebuf_c_U_n_50,
      S(3) => linebuf_c_U_n_51,
      S(2) => linebuf_c_2_U_n_21,
      S(1) => linebuf_c_U_n_52,
      S(0) => linebuf_c_U_n_53,
      \SRL_SIG_reg[15][14]_srl16_i_1__3\(0) => linebuf_c_U_n_54,
      \SRL_SIG_reg[15][32]_srl16_i_1__3_0\(7) => linebuf_c_U_n_36,
      \SRL_SIG_reg[15][32]_srl16_i_1__3_0\(6) => linebuf_c_U_n_37,
      \SRL_SIG_reg[15][32]_srl16_i_1__3_0\(5) => linebuf_c_U_n_38,
      \SRL_SIG_reg[15][32]_srl16_i_1__3_0\(4) => linebuf_c_U_n_39,
      \SRL_SIG_reg[15][32]_srl16_i_1__3_0\(3) => linebuf_c_U_n_40,
      \SRL_SIG_reg[15][32]_srl16_i_1__3_0\(2) => linebuf_c_2_U_n_24,
      \SRL_SIG_reg[15][32]_srl16_i_1__3_0\(1 downto 0) => zext_ln1143_6_fu_538_p1(1 downto 0),
      \SRL_SIG_reg[15][32]_srl16_i_1__3_1\(7) => linebuf_c_U_n_55,
      \SRL_SIG_reg[15][32]_srl16_i_1__3_1\(6) => linebuf_c_U_n_56,
      \SRL_SIG_reg[15][32]_srl16_i_1__3_1\(5) => linebuf_c_U_n_57,
      \SRL_SIG_reg[15][32]_srl16_i_1__3_1\(4) => linebuf_c_U_n_58,
      \SRL_SIG_reg[15][32]_srl16_i_1__3_1\(3) => linebuf_c_U_n_59,
      \SRL_SIG_reg[15][32]_srl16_i_1__3_1\(2) => linebuf_c_2_U_n_23,
      \SRL_SIG_reg[15][32]_srl16_i_1__3_1\(1) => linebuf_c_U_n_60,
      \SRL_SIG_reg[15][32]_srl16_i_1__3_1\(0) => linebuf_c_U_n_61,
      \SRL_SIG_reg[15][38]_srl16_i_1__3\(0) => linebuf_c_U_n_62,
      WEA(0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_y_we0,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm[1]_i_2__0_n_5\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm[2]_i_3__3_n_5\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bPassThru_420_Out_loc_channel_dout => bPassThru_420_Out_loc_channel_dout,
      cmp33_i_reg_365 => cmp33_i_reg_365,
      empty_reg_360 => empty_reg_360,
      full_n_reg(0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o_ap_vld,
      grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_n_108,
      grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg_0 => \y_fu_112[12]_i_3_n_5\,
      grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0,
      \in\(11 downto 6) => \in\(37 downto 32),
      \in\(5 downto 0) => \in\(13 downto 8),
      \linebuf_c_2_addr_reg_711_reg[10]_0\(10 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_y_address0(10 downto 0),
      \out\(47 downto 0) => \out\(47 downto 0),
      \p_lcssa616660_i_fu_96_reg[7]\(7 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out3_o(7 downto 0),
      \p_lcssa617663_i_fu_100_reg[7]\(7 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out2_o(7 downto 0),
      \p_lcssa617663_i_fu_100_reg[7]_0\(7 downto 0) => p_lcssa617663_i_fu_100(7 downto 0),
      \p_lcssa618666_i_fu_104_reg[7]\(7 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out1_o(7 downto 0),
      \p_lcssa619669_i_fu_108_reg[7]\(7 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out_o(7 downto 0),
      \p_lcssa619669_i_fu_108_reg[7]_0\(7 downto 0) => p_lcssa619669_i_fu_108(7 downto 0),
      \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]\(7 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o(7 downto 0),
      \pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]_0\(7 downto 0) => pix_0_0_0_0_0_load605_lcssa642_i_fu_72(7 downto 0),
      \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]\(7 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_1_0_0_0_load606_i_out_o(7 downto 0),
      \pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]_0\(7 downto 0) => pix_0_1_0_0_0_load607_lcssa645_i_fu_76(7 downto 0),
      \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]\(7 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_2_0_0_0_load608_i_out_o(7 downto 0),
      \pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]_0\(7 downto 0) => pix_0_2_0_0_0_load609_lcssa648_i_fu_80(7 downto 0),
      \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]\(7 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_3_0_0_0_load610_i_out_o(7 downto 0),
      \pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]_0\(7 downto 0) => pix_0_3_0_0_0_load611_lcssa651_i_fu_84(7 downto 0),
      \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]\(7 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_4_0_0_0_load612_i_out_o(7 downto 0),
      \pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]_0\(7 downto 0) => pix_0_4_0_0_0_load613_lcssa654_i_fu_88(7 downto 0),
      \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]\(7 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_5_0_0_0_load614_i_out_o(7 downto 0),
      \pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]_0\(7 downto 0) => pix_0_5_0_0_0_load615_lcssa657_i_fu_92(7 downto 0),
      push => push,
      ram_reg_bram_0(1 downto 0) => add_ln1143_2_fu_506_p2(9 downto 8),
      ram_reg_bram_0_0(1 downto 0) => add_ln1143_5_fu_558_p2(9 downto 8),
      stream_out_hresampled_empty_n => stream_out_hresampled_empty_n,
      stream_out_vresampled_full_n => stream_out_vresampled_full_n,
      tmp_reg_375 => tmp_reg_375,
      \x_2_reg_691_reg[10]_0\(10 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_address0(10 downto 0),
      \x_fu_122[10]_i_5\(10 downto 0) => trunc_ln_reg_347(10 downto 0)
    );
grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_n_108,
      Q => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg,
      R => ap_rst_n_inv
    );
linebuf_c_2_U: entity work.bd_2d50_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W
     port map (
      DI(0) => linebuf_c_2_U_n_22,
      DINADIN(15 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_2_d0(15 downto 0),
      DOUTADOUT(5 downto 3) => linebuf_c_q0(10 downto 8),
      DOUTADOUT(2 downto 0) => linebuf_c_q0(2 downto 0),
      DOUTBDOUT(15 downto 0) => linebuf_c_2_q1(15 downto 0),
      Q(0) => p_lcssa617663_i_fu_100(2),
      S(0) => linebuf_c_2_U_n_21,
      WEA(0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_y_we0,
      add_ln1143_5_fu_558_p2_carry(0) => p_lcssa619669_i_fu_108(2),
      ap_clk => ap_clk,
      cmp33_i_reg_365 => cmp33_i_reg_365,
      grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0,
      ram_reg_bram_0_0(0) => linebuf_c_2_U_n_23,
      ram_reg_bram_0_1(0) => linebuf_c_2_U_n_24,
      ram_reg_bram_0_2(10 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_y_address0(10 downto 0),
      ram_reg_bram_0_3(10 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_address0(10 downto 0)
    );
linebuf_c_U: entity work.bd_2d50_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W
     port map (
      DI(6) => linebuf_c_U_n_29,
      DI(5) => linebuf_c_U_n_30,
      DI(4) => linebuf_c_U_n_31,
      DI(3) => linebuf_c_U_n_32,
      DI(2) => linebuf_c_U_n_33,
      DI(1 downto 0) => zext_ln1143_2_fu_486_p1(1 downto 0),
      DINADIN(15 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_2_d0(15 downto 0),
      DOUTADOUT(7) => linebuf_c_q0(15),
      DOUTADOUT(6 downto 3) => linebuf_c_q0(10 downto 7),
      DOUTADOUT(2 downto 0) => linebuf_c_q0(2 downto 0),
      DOUTBDOUT(15 downto 0) => linebuf_c_2_q1(15 downto 0),
      Q(7 downto 0) => p_lcssa617663_i_fu_100(7 downto 0),
      S(6) => linebuf_c_U_n_47,
      S(5) => linebuf_c_U_n_48,
      S(4) => linebuf_c_U_n_49,
      S(3) => linebuf_c_U_n_50,
      S(2) => linebuf_c_U_n_51,
      S(1) => linebuf_c_U_n_52,
      S(0) => linebuf_c_U_n_53,
      \SRL_SIG_reg[15][15]_srl16\(1 downto 0) => pix_0_1_0_0_0_load607_lcssa645_i_fu_76(7 downto 6),
      \SRL_SIG_reg[15][15]_srl16_0\(1 downto 0) => add_ln1143_2_fu_506_p2(9 downto 8),
      \SRL_SIG_reg[15][39]_srl16\(1 downto 0) => pix_0_4_0_0_0_load613_lcssa654_i_fu_88(7 downto 6),
      \SRL_SIG_reg[15][39]_srl16_0\(1 downto 0) => add_ln1143_5_fu_558_p2(9 downto 8),
      ap_clk => ap_clk,
      bPassThru_420_Out_loc_channel_dout => bPassThru_420_Out_loc_channel_dout,
      cmp105_i_reg_370 => cmp105_i_reg_370,
      cmp33_i_reg_365 => cmp33_i_reg_365,
      empty_reg_360 => empty_reg_360,
      grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0,
      \in\(3 downto 2) => \in\(39 downto 38),
      \in\(1 downto 0) => \in\(15 downto 14),
      \out\(15 downto 8) => \out\(39 downto 32),
      \out\(7 downto 0) => \out\(15 downto 8),
      \p_lcssa617663_i_fu_100_reg[7]\(0) => linebuf_c_U_n_54,
      \p_lcssa619669_i_fu_108_reg[7]\(0) => linebuf_c_U_n_62,
      ram_reg_bram_0_0(6) => linebuf_c_U_n_36,
      ram_reg_bram_0_0(5) => linebuf_c_U_n_37,
      ram_reg_bram_0_0(4) => linebuf_c_U_n_38,
      ram_reg_bram_0_0(3) => linebuf_c_U_n_39,
      ram_reg_bram_0_0(2) => linebuf_c_U_n_40,
      ram_reg_bram_0_0(1 downto 0) => zext_ln1143_6_fu_538_p1(1 downto 0),
      ram_reg_bram_0_1(6) => linebuf_c_U_n_55,
      ram_reg_bram_0_1(5) => linebuf_c_U_n_56,
      ram_reg_bram_0_1(4) => linebuf_c_U_n_57,
      ram_reg_bram_0_1(3) => linebuf_c_U_n_58,
      ram_reg_bram_0_1(2) => linebuf_c_U_n_59,
      ram_reg_bram_0_1(1) => linebuf_c_U_n_60,
      ram_reg_bram_0_1(0) => linebuf_c_U_n_61,
      ram_reg_bram_0_2(10 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_address0(10 downto 0),
      ram_reg_bram_0_3(0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o_ap_vld,
      ram_reg_bram_0_4(7 downto 0) => p_lcssa619669_i_fu_108(7 downto 0),
      tmp_reg_375 => tmp_reg_375
    );
linebuf_y_U: entity work.bd_2d50_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W_29
     port map (
      DINADIN(15 downto 8) => p_lcssa618666_i_fu_104(7 downto 0),
      DINADIN(7 downto 0) => p_lcssa616660_i_fu_96(7 downto 0),
      Q(7 downto 0) => pix_0_0_0_0_0_load605_lcssa642_i_fu_72(7 downto 0),
      \SRL_SIG_reg[15][31]_srl16\(7 downto 0) => pix_0_3_0_0_0_load611_lcssa651_i_fu_84(7 downto 0),
      WEA(0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_y_we0,
      ap_clk => ap_clk,
      bPassThru_420_Out_loc_channel_dout => bPassThru_420_Out_loc_channel_dout,
      grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_ce0,
      \in\(15 downto 8) => \in\(31 downto 24),
      \in\(7 downto 0) => \in\(7 downto 0),
      ram_reg_bram_0_0(10 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_y_address0(10 downto 0),
      ram_reg_bram_0_1(10 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_linebuf_c_address0(10 downto 0),
      tmp_reg_375 => tmp_reg_375
    );
\p_lcssa616660_i_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out3_o(0),
      Q => p_lcssa616660_i_fu_96(0),
      R => '0'
    );
\p_lcssa616660_i_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out3_o(1),
      Q => p_lcssa616660_i_fu_96(1),
      R => '0'
    );
\p_lcssa616660_i_fu_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out3_o(2),
      Q => p_lcssa616660_i_fu_96(2),
      R => '0'
    );
\p_lcssa616660_i_fu_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out3_o(3),
      Q => p_lcssa616660_i_fu_96(3),
      R => '0'
    );
\p_lcssa616660_i_fu_96_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out3_o(4),
      Q => p_lcssa616660_i_fu_96(4),
      R => '0'
    );
\p_lcssa616660_i_fu_96_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out3_o(5),
      Q => p_lcssa616660_i_fu_96(5),
      R => '0'
    );
\p_lcssa616660_i_fu_96_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out3_o(6),
      Q => p_lcssa616660_i_fu_96(6),
      R => '0'
    );
\p_lcssa616660_i_fu_96_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out3_o(7),
      Q => p_lcssa616660_i_fu_96(7),
      R => '0'
    );
\p_lcssa617663_i_fu_100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out2_o(0),
      Q => p_lcssa617663_i_fu_100(0),
      R => '0'
    );
\p_lcssa617663_i_fu_100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out2_o(1),
      Q => p_lcssa617663_i_fu_100(1),
      R => '0'
    );
\p_lcssa617663_i_fu_100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out2_o(2),
      Q => p_lcssa617663_i_fu_100(2),
      R => '0'
    );
\p_lcssa617663_i_fu_100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out2_o(3),
      Q => p_lcssa617663_i_fu_100(3),
      R => '0'
    );
\p_lcssa617663_i_fu_100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out2_o(4),
      Q => p_lcssa617663_i_fu_100(4),
      R => '0'
    );
\p_lcssa617663_i_fu_100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out2_o(5),
      Q => p_lcssa617663_i_fu_100(5),
      R => '0'
    );
\p_lcssa617663_i_fu_100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out2_o(6),
      Q => p_lcssa617663_i_fu_100(6),
      R => '0'
    );
\p_lcssa617663_i_fu_100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out2_o(7),
      Q => p_lcssa617663_i_fu_100(7),
      R => '0'
    );
\p_lcssa618666_i_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out1_o(0),
      Q => p_lcssa618666_i_fu_104(0),
      R => '0'
    );
\p_lcssa618666_i_fu_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out1_o(1),
      Q => p_lcssa618666_i_fu_104(1),
      R => '0'
    );
\p_lcssa618666_i_fu_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out1_o(2),
      Q => p_lcssa618666_i_fu_104(2),
      R => '0'
    );
\p_lcssa618666_i_fu_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out1_o(3),
      Q => p_lcssa618666_i_fu_104(3),
      R => '0'
    );
\p_lcssa618666_i_fu_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out1_o(4),
      Q => p_lcssa618666_i_fu_104(4),
      R => '0'
    );
\p_lcssa618666_i_fu_104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out1_o(5),
      Q => p_lcssa618666_i_fu_104(5),
      R => '0'
    );
\p_lcssa618666_i_fu_104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out1_o(6),
      Q => p_lcssa618666_i_fu_104(6),
      R => '0'
    );
\p_lcssa618666_i_fu_104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out1_o(7),
      Q => p_lcssa618666_i_fu_104(7),
      R => '0'
    );
\p_lcssa619669_i_fu_108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out_o(0),
      Q => p_lcssa619669_i_fu_108(0),
      R => '0'
    );
\p_lcssa619669_i_fu_108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out_o(1),
      Q => p_lcssa619669_i_fu_108(1),
      R => '0'
    );
\p_lcssa619669_i_fu_108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out_o(2),
      Q => p_lcssa619669_i_fu_108(2),
      R => '0'
    );
\p_lcssa619669_i_fu_108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out_o(3),
      Q => p_lcssa619669_i_fu_108(3),
      R => '0'
    );
\p_lcssa619669_i_fu_108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out_o(4),
      Q => p_lcssa619669_i_fu_108(4),
      R => '0'
    );
\p_lcssa619669_i_fu_108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out_o(5),
      Q => p_lcssa619669_i_fu_108(5),
      R => '0'
    );
\p_lcssa619669_i_fu_108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out_o(6),
      Q => p_lcssa619669_i_fu_108(6),
      R => '0'
    );
\p_lcssa619669_i_fu_108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_p_out_o(7),
      Q => p_lcssa619669_i_fu_108(7),
      R => '0'
    );
\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o(0),
      Q => pix_0_0_0_0_0_load605_lcssa642_i_fu_72(0),
      R => '0'
    );
\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o(1),
      Q => pix_0_0_0_0_0_load605_lcssa642_i_fu_72(1),
      R => '0'
    );
\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o(2),
      Q => pix_0_0_0_0_0_load605_lcssa642_i_fu_72(2),
      R => '0'
    );
\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o(3),
      Q => pix_0_0_0_0_0_load605_lcssa642_i_fu_72(3),
      R => '0'
    );
\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o(4),
      Q => pix_0_0_0_0_0_load605_lcssa642_i_fu_72(4),
      R => '0'
    );
\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o(5),
      Q => pix_0_0_0_0_0_load605_lcssa642_i_fu_72(5),
      R => '0'
    );
\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o(6),
      Q => pix_0_0_0_0_0_load605_lcssa642_i_fu_72(6),
      R => '0'
    );
\pix_0_0_0_0_0_load605_lcssa642_i_fu_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_0_0_0_0_load604_i_out_o(7),
      Q => pix_0_0_0_0_0_load605_lcssa642_i_fu_72(7),
      R => '0'
    );
\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_1_0_0_0_load606_i_out_o(0),
      Q => pix_0_1_0_0_0_load607_lcssa645_i_fu_76(0),
      R => '0'
    );
\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_1_0_0_0_load606_i_out_o(1),
      Q => pix_0_1_0_0_0_load607_lcssa645_i_fu_76(1),
      R => '0'
    );
\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_1_0_0_0_load606_i_out_o(2),
      Q => pix_0_1_0_0_0_load607_lcssa645_i_fu_76(2),
      R => '0'
    );
\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_1_0_0_0_load606_i_out_o(3),
      Q => pix_0_1_0_0_0_load607_lcssa645_i_fu_76(3),
      R => '0'
    );
\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_1_0_0_0_load606_i_out_o(4),
      Q => pix_0_1_0_0_0_load607_lcssa645_i_fu_76(4),
      R => '0'
    );
\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_1_0_0_0_load606_i_out_o(5),
      Q => pix_0_1_0_0_0_load607_lcssa645_i_fu_76(5),
      R => '0'
    );
\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_1_0_0_0_load606_i_out_o(6),
      Q => pix_0_1_0_0_0_load607_lcssa645_i_fu_76(6),
      R => '0'
    );
\pix_0_1_0_0_0_load607_lcssa645_i_fu_76_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_1_0_0_0_load606_i_out_o(7),
      Q => pix_0_1_0_0_0_load607_lcssa645_i_fu_76(7),
      R => '0'
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_2_0_0_0_load608_i_out_o(0),
      Q => pix_0_2_0_0_0_load609_lcssa648_i_fu_80(0),
      R => '0'
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_2_0_0_0_load608_i_out_o(1),
      Q => pix_0_2_0_0_0_load609_lcssa648_i_fu_80(1),
      R => '0'
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_2_0_0_0_load608_i_out_o(2),
      Q => pix_0_2_0_0_0_load609_lcssa648_i_fu_80(2),
      R => '0'
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_2_0_0_0_load608_i_out_o(3),
      Q => pix_0_2_0_0_0_load609_lcssa648_i_fu_80(3),
      R => '0'
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_2_0_0_0_load608_i_out_o(4),
      Q => pix_0_2_0_0_0_load609_lcssa648_i_fu_80(4),
      R => '0'
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_2_0_0_0_load608_i_out_o(5),
      Q => pix_0_2_0_0_0_load609_lcssa648_i_fu_80(5),
      R => '0'
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_2_0_0_0_load608_i_out_o(6),
      Q => pix_0_2_0_0_0_load609_lcssa648_i_fu_80(6),
      R => '0'
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_80_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_2_0_0_0_load608_i_out_o(7),
      Q => pix_0_2_0_0_0_load609_lcssa648_i_fu_80(7),
      R => '0'
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_3_0_0_0_load610_i_out_o(0),
      Q => pix_0_3_0_0_0_load611_lcssa651_i_fu_84(0),
      R => '0'
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_3_0_0_0_load610_i_out_o(1),
      Q => pix_0_3_0_0_0_load611_lcssa651_i_fu_84(1),
      R => '0'
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_3_0_0_0_load610_i_out_o(2),
      Q => pix_0_3_0_0_0_load611_lcssa651_i_fu_84(2),
      R => '0'
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_3_0_0_0_load610_i_out_o(3),
      Q => pix_0_3_0_0_0_load611_lcssa651_i_fu_84(3),
      R => '0'
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_3_0_0_0_load610_i_out_o(4),
      Q => pix_0_3_0_0_0_load611_lcssa651_i_fu_84(4),
      R => '0'
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_3_0_0_0_load610_i_out_o(5),
      Q => pix_0_3_0_0_0_load611_lcssa651_i_fu_84(5),
      R => '0'
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_3_0_0_0_load610_i_out_o(6),
      Q => pix_0_3_0_0_0_load611_lcssa651_i_fu_84(6),
      R => '0'
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_84_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_3_0_0_0_load610_i_out_o(7),
      Q => pix_0_3_0_0_0_load611_lcssa651_i_fu_84(7),
      R => '0'
    );
\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_4_0_0_0_load612_i_out_o(0),
      Q => pix_0_4_0_0_0_load613_lcssa654_i_fu_88(0),
      R => '0'
    );
\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_4_0_0_0_load612_i_out_o(1),
      Q => pix_0_4_0_0_0_load613_lcssa654_i_fu_88(1),
      R => '0'
    );
\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_4_0_0_0_load612_i_out_o(2),
      Q => pix_0_4_0_0_0_load613_lcssa654_i_fu_88(2),
      R => '0'
    );
\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_4_0_0_0_load612_i_out_o(3),
      Q => pix_0_4_0_0_0_load613_lcssa654_i_fu_88(3),
      R => '0'
    );
\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_4_0_0_0_load612_i_out_o(4),
      Q => pix_0_4_0_0_0_load613_lcssa654_i_fu_88(4),
      R => '0'
    );
\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_4_0_0_0_load612_i_out_o(5),
      Q => pix_0_4_0_0_0_load613_lcssa654_i_fu_88(5),
      R => '0'
    );
\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_4_0_0_0_load612_i_out_o(6),
      Q => pix_0_4_0_0_0_load613_lcssa654_i_fu_88(6),
      R => '0'
    );
\pix_0_4_0_0_0_load613_lcssa654_i_fu_88_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_4_0_0_0_load612_i_out_o(7),
      Q => pix_0_4_0_0_0_load613_lcssa654_i_fu_88(7),
      R => '0'
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_5_0_0_0_load614_i_out_o(0),
      Q => pix_0_5_0_0_0_load615_lcssa657_i_fu_92(0),
      R => '0'
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_5_0_0_0_load614_i_out_o(1),
      Q => pix_0_5_0_0_0_load615_lcssa657_i_fu_92(1),
      R => '0'
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_5_0_0_0_load614_i_out_o(2),
      Q => pix_0_5_0_0_0_load615_lcssa657_i_fu_92(2),
      R => '0'
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_5_0_0_0_load614_i_out_o(3),
      Q => pix_0_5_0_0_0_load615_lcssa657_i_fu_92(3),
      R => '0'
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_5_0_0_0_load614_i_out_o(4),
      Q => pix_0_5_0_0_0_load615_lcssa657_i_fu_92(4),
      R => '0'
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_5_0_0_0_load614_i_out_o(5),
      Q => pix_0_5_0_0_0_load615_lcssa657_i_fu_92(5),
      R => '0'
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_5_0_0_0_load614_i_out_o(6),
      Q => pix_0_5_0_0_0_load615_lcssa657_i_fu_92(6),
      R => '0'
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_92_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_pix_0_5_0_0_0_load614_i_out_o(7),
      Q => pix_0_5_0_0_0_load615_lcssa657_i_fu_92(7),
      R => '0'
    );
\tmp_reg_375[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_112_reg(12),
      O => \tmp_reg_375[0]_i_2_n_5\
    );
\tmp_reg_375[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_112_reg(11),
      O => \tmp_reg_375[0]_i_3_n_5\
    );
\tmp_reg_375[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_112_reg(10),
      O => \tmp_reg_375[0]_i_4_n_5\
    );
\tmp_reg_375[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_112_reg(9),
      O => \tmp_reg_375[0]_i_5_n_5\
    );
\tmp_reg_375[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_112_reg(8),
      O => \tmp_reg_375[0]_i_6_n_5\
    );
\tmp_reg_375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_in,
      Q => tmp_reg_375,
      R => '0'
    );
\tmp_reg_375_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_reg_360_reg[0]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_tmp_reg_375_reg[0]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \tmp_reg_375_reg[0]_i_1_n_9\,
      CO(2) => \tmp_reg_375_reg[0]_i_1_n_10\,
      CO(1) => \tmp_reg_375_reg[0]_i_1_n_11\,
      CO(0) => \tmp_reg_375_reg[0]_i_1_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => y_fu_112_reg(11 downto 8),
      O(7 downto 5) => \NLW_tmp_reg_375_reg[0]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4) => p_0_in,
      O(3 downto 0) => \NLW_tmp_reg_375_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \tmp_reg_375[0]_i_2_n_5\,
      S(3) => \tmp_reg_375[0]_i_3_n_5\,
      S(2) => \tmp_reg_375[0]_i_4_n_5\,
      S(1) => \tmp_reg_375[0]_i_5_n_5\,
      S(0) => \tmp_reg_375[0]_i_6_n_5\
    );
\trunc_ln_reg_347[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => HwReg_height_c25_empty_n,
      I2 => HwReg_width_c19_empty_n,
      I3 => HwReg_width_c_full_n,
      I4 => HwReg_height_c_full_n,
      I5 => v_vcresampler_core_U0_ap_start,
      O => \^v_vcresampler_core_u0_hwreg_width_read\
    );
\trunc_ln_reg_347_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => D(0),
      Q => trunc_ln_reg_347(0),
      R => '0'
    );
\trunc_ln_reg_347_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => D(10),
      Q => trunc_ln_reg_347(10),
      R => '0'
    );
\trunc_ln_reg_347_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => D(1),
      Q => trunc_ln_reg_347(1),
      R => '0'
    );
\trunc_ln_reg_347_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => D(2),
      Q => trunc_ln_reg_347(2),
      R => '0'
    );
\trunc_ln_reg_347_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => D(3),
      Q => trunc_ln_reg_347(3),
      R => '0'
    );
\trunc_ln_reg_347_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => D(4),
      Q => trunc_ln_reg_347(4),
      R => '0'
    );
\trunc_ln_reg_347_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => D(5),
      Q => trunc_ln_reg_347(5),
      R => '0'
    );
\trunc_ln_reg_347_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => D(6),
      Q => trunc_ln_reg_347(6),
      R => '0'
    );
\trunc_ln_reg_347_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => D(7),
      Q => trunc_ln_reg_347(7),
      R => '0'
    );
\trunc_ln_reg_347_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => D(8),
      Q => trunc_ln_reg_347(8),
      R => '0'
    );
\trunc_ln_reg_347_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => D(9),
      Q => trunc_ln_reg_347(9),
      R => '0'
    );
\y_fu_112[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_112_reg(0),
      O => \y_fu_112[0]_i_1_n_5\
    );
\y_fu_112[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \y_fu_112[12]_i_3_n_5\,
      O => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0
    );
\y_fu_112[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000009"
    )
        port map (
      I0 => add_ln998_reg_352(12),
      I1 => y_fu_112_reg(12),
      I2 => \y_fu_112[12]_i_4_n_5\,
      I3 => \y_fu_112[12]_i_5_n_5\,
      I4 => \y_fu_112[12]_i_6_n_5\,
      I5 => \y_fu_112[12]_i_7_n_5\,
      O => \y_fu_112[12]_i_3_n_5\
    );
\y_fu_112[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => add_ln998_reg_352(3),
      I1 => y_fu_112_reg(3),
      I2 => y_fu_112_reg(4),
      I3 => add_ln998_reg_352(4),
      I4 => y_fu_112_reg(5),
      I5 => add_ln998_reg_352(5),
      O => \y_fu_112[12]_i_4_n_5\
    );
\y_fu_112[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => add_ln998_reg_352(0),
      I1 => y_fu_112_reg(0),
      I2 => y_fu_112_reg(2),
      I3 => add_ln998_reg_352(2),
      I4 => y_fu_112_reg(1),
      I5 => add_ln998_reg_352(1),
      O => \y_fu_112[12]_i_5_n_5\
    );
\y_fu_112[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => add_ln998_reg_352(9),
      I1 => y_fu_112_reg(9),
      I2 => y_fu_112_reg(11),
      I3 => add_ln998_reg_352(11),
      I4 => y_fu_112_reg(10),
      I5 => add_ln998_reg_352(10),
      O => \y_fu_112[12]_i_6_n_5\
    );
\y_fu_112[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => add_ln998_reg_352(6),
      I1 => y_fu_112_reg(6),
      I2 => y_fu_112_reg(8),
      I3 => add_ln998_reg_352(8),
      I4 => y_fu_112_reg(7),
      I5 => add_ln998_reg_352(7),
      O => \y_fu_112[12]_i_7_n_5\
    );
\y_fu_112_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0,
      D => \y_fu_112[0]_i_1_n_5\,
      Q => y_fu_112_reg(0),
      R => \^v_vcresampler_core_u0_hwreg_width_read\
    );
\y_fu_112_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0,
      D => add_ln998_2_fu_232_p2(10),
      Q => y_fu_112_reg(10),
      R => \^v_vcresampler_core_u0_hwreg_width_read\
    );
\y_fu_112_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0,
      D => add_ln998_2_fu_232_p2(11),
      Q => y_fu_112_reg(11),
      R => \^v_vcresampler_core_u0_hwreg_width_read\
    );
\y_fu_112_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0,
      D => add_ln998_2_fu_232_p2(12),
      Q => y_fu_112_reg(12),
      R => \^v_vcresampler_core_u0_hwreg_width_read\
    );
\y_fu_112_reg[12]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_fu_112_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_y_fu_112_reg[12]_i_2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \y_fu_112_reg[12]_i_2_n_10\,
      CO(1) => \y_fu_112_reg[12]_i_2_n_11\,
      CO(0) => \y_fu_112_reg[12]_i_2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_y_fu_112_reg[12]_i_2_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => add_ln998_2_fu_232_p2(12 downto 9),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => y_fu_112_reg(12 downto 9)
    );
\y_fu_112_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0,
      D => add_ln998_2_fu_232_p2(1),
      Q => y_fu_112_reg(1),
      R => \^v_vcresampler_core_u0_hwreg_width_read\
    );
\y_fu_112_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0,
      D => add_ln998_2_fu_232_p2(2),
      Q => y_fu_112_reg(2),
      R => \^v_vcresampler_core_u0_hwreg_width_read\
    );
\y_fu_112_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0,
      D => add_ln998_2_fu_232_p2(3),
      Q => y_fu_112_reg(3),
      R => \^v_vcresampler_core_u0_hwreg_width_read\
    );
\y_fu_112_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0,
      D => add_ln998_2_fu_232_p2(4),
      Q => y_fu_112_reg(4),
      R => \^v_vcresampler_core_u0_hwreg_width_read\
    );
\y_fu_112_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0,
      D => add_ln998_2_fu_232_p2(5),
      Q => y_fu_112_reg(5),
      R => \^v_vcresampler_core_u0_hwreg_width_read\
    );
\y_fu_112_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0,
      D => add_ln998_2_fu_232_p2(6),
      Q => y_fu_112_reg(6),
      R => \^v_vcresampler_core_u0_hwreg_width_read\
    );
\y_fu_112_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0,
      D => add_ln998_2_fu_232_p2(7),
      Q => y_fu_112_reg(7),
      R => \^v_vcresampler_core_u0_hwreg_width_read\
    );
\y_fu_112_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0,
      D => add_ln998_2_fu_232_p2(8),
      Q => y_fu_112_reg(8),
      R => \^v_vcresampler_core_u0_hwreg_width_read\
    );
\y_fu_112_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => y_fu_112_reg(0),
      CI_TOP => '0',
      CO(7) => \y_fu_112_reg[8]_i_1_n_5\,
      CO(6) => \y_fu_112_reg[8]_i_1_n_6\,
      CO(5) => \y_fu_112_reg[8]_i_1_n_7\,
      CO(4) => \y_fu_112_reg[8]_i_1_n_8\,
      CO(3) => \y_fu_112_reg[8]_i_1_n_9\,
      CO(2) => \y_fu_112_reg[8]_i_1_n_10\,
      CO(1) => \y_fu_112_reg[8]_i_1_n_11\,
      CO(0) => \y_fu_112_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln998_2_fu_232_p2(8 downto 1),
      S(7 downto 0) => y_fu_112_reg(8 downto 1)
    );
\y_fu_112_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_1000_2_fu_162_ap_start_reg0,
      D => add_ln998_2_fu_232_p2(9),
      Q => y_fu_112_reg(9),
      R => \^v_vcresampler_core_u0_hwreg_width_read\
    );
\zext_ln952_reg_337_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => yOffset_fu_189_p2,
      Q => zext_ln952_reg_337_reg,
      R => '0'
    );
\zext_ln996_reg_342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \zext_ln996_reg_342_reg[11]_0\(0),
      Q => zext_ln996_reg_342(0),
      R => '0'
    );
\zext_ln996_reg_342_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \zext_ln996_reg_342_reg[11]_0\(10),
      Q => zext_ln996_reg_342(10),
      R => '0'
    );
\zext_ln996_reg_342_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \zext_ln996_reg_342_reg[11]_0\(11),
      Q => zext_ln996_reg_342(11),
      R => '0'
    );
\zext_ln996_reg_342_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \zext_ln996_reg_342_reg[11]_0\(1),
      Q => zext_ln996_reg_342(1),
      R => '0'
    );
\zext_ln996_reg_342_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \zext_ln996_reg_342_reg[11]_0\(2),
      Q => zext_ln996_reg_342(2),
      R => '0'
    );
\zext_ln996_reg_342_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \zext_ln996_reg_342_reg[11]_0\(3),
      Q => zext_ln996_reg_342(3),
      R => '0'
    );
\zext_ln996_reg_342_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \zext_ln996_reg_342_reg[11]_0\(4),
      Q => zext_ln996_reg_342(4),
      R => '0'
    );
\zext_ln996_reg_342_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \zext_ln996_reg_342_reg[11]_0\(5),
      Q => zext_ln996_reg_342(5),
      R => '0'
    );
\zext_ln996_reg_342_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \zext_ln996_reg_342_reg[11]_0\(6),
      Q => zext_ln996_reg_342(6),
      R => '0'
    );
\zext_ln996_reg_342_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \zext_ln996_reg_342_reg[11]_0\(7),
      Q => zext_ln996_reg_342(7),
      R => '0'
    );
\zext_ln996_reg_342_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \zext_ln996_reg_342_reg[11]_0\(8),
      Q => zext_ln996_reg_342(8),
      R => '0'
    );
\zext_ln996_reg_342_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_hwreg_width_read\,
      D => \zext_ln996_reg_342_reg[11]_0\(9),
      Q => zext_ln996_reg_342(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_v_vcresampler_core_1 is
  port (
    v_vcresampler_core_1_U0_HwReg_height_c28_write : out STD_LOGIC;
    tmp_reg_405 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    mOutPtr0 : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    mOutPtr16_out : out STD_LOGIC;
    \mOutPtr0__9\ : out STD_LOGIC;
    \pop__0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    bPassThru_420_In_loc_channel_dout : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    HwReg_height_c29_empty_n : in STD_LOGIC;
    HwReg_width_c22_full_n : in STD_LOGIC;
    v_vcresampler_core_1_U0_ap_start : in STD_LOGIC;
    HwReg_width_c23_empty_n : in STD_LOGIC;
    HwReg_height_c28_full_n : in STD_LOGIC;
    stream_in_vresampled_full_n : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    full_n_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_vresampled_empty_n : in STD_LOGIC;
    v_hcresampler_core_2_U0_stream_in_vresampled_read : in STD_LOGIC;
    bPassThru_420_In_loc_channel_full_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_420_In_loc_channel : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \zext_ln996_reg_367_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln998_reg_377_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end bd_2d50_csc_0_v_vcresampler_core_1;

architecture STRUCTURE of bd_2d50_csc_0_v_vcresampler_core_1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln998_1_fu_248_p2 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal add_ln998_reg_377 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \ap_CS_fsm[2]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_9_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_phi_mux_empty_66_phi_fu_248_p4 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_phi_mux_empty_67_phi_fu_257_p4 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal cmp105_i_fu_279_p2 : STD_LOGIC;
  signal cmp105_i_reg_400 : STD_LOGIC;
  signal \cmp105_i_reg_400[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp105_i_reg_400[0]_i_3_n_5\ : STD_LOGIC;
  signal cmp33_i_fu_273_p2 : STD_LOGIC;
  signal cmp33_i_reg_395 : STD_LOGIC;
  signal \cmp33_i_reg_395[0]_i_10_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_395[0]_i_11_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_395[0]_i_12_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_395[0]_i_13_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_395[0]_i_14_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_395[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_395[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_395[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_395[0]_i_5_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_395[0]_i_6_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_395[0]_i_7_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_395[0]_i_8_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_395[0]_i_9_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_395_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \cmp33_i_reg_395_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \cmp33_i_reg_395_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \cmp33_i_reg_395_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \cmp33_i_reg_395_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \cmp33_i_reg_395_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal empty_70_reg_390 : STD_LOGIC;
  signal \empty_70_reg_390[0]_i_2_n_5\ : STD_LOGIC;
  signal \empty_70_reg_390[0]_i_3_n_5\ : STD_LOGIC;
  signal \empty_70_reg_390[0]_i_4_n_5\ : STD_LOGIC;
  signal \empty_70_reg_390[0]_i_5_n_5\ : STD_LOGIC;
  signal \empty_70_reg_390[0]_i_6_n_5\ : STD_LOGIC;
  signal \empty_70_reg_390[0]_i_7_n_5\ : STD_LOGIC;
  signal \empty_70_reg_390[0]_i_8_n_5\ : STD_LOGIC;
  signal \empty_70_reg_390[0]_i_9_n_5\ : STD_LOGIC;
  signal \empty_70_reg_390_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \empty_70_reg_390_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \empty_70_reg_390_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \empty_70_reg_390_reg[0]_i_1_n_20\ : STD_LOGIC;
  signal \empty_70_reg_390_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \empty_70_reg_390_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \empty_70_reg_390_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \empty_70_reg_390_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \empty_70_reg_390_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal empty_reg_385 : STD_LOGIC;
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg : STD_LOGIC;
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0 : STD_LOGIC;
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0 : STD_LOGIC;
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1 : STD_LOGIC;
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_we0 : STD_LOGIC;
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_we0 : STD_LOGIC;
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0 : STD_LOGIC;
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_n_16 : STD_LOGIC;
  signal icmp_ln998_fu_243_p2 : STD_LOGIC;
  signal linebuf_c_1_q1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal linebuf_c_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_lcssa616660_i_fu_100 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa617663_i_fu_104 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_lcssa619669_i_fu_112 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_0_1_0_0_0_load607_lcssa645_i_fu_80 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal pix_0_2_0_0_0_load609_lcssa648_i_fu_84 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_0_3_0_0_0_load611_lcssa651_i_fu_88 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_0_4_0_0_0_load613_lcssa654_i_fu_92 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal pix_0_5_0_0_0_load615_lcssa657_i_fu_96 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^pop__0\ : STD_LOGIC;
  signal \select_ln996_reg_362_reg_n_5_[1]\ : STD_LOGIC;
  signal \^tmp_reg_405\ : STD_LOGIC;
  signal \tmp_reg_405[0]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_reg_405[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_reg_405[0]_i_4_n_5\ : STD_LOGIC;
  signal \tmp_reg_405[0]_i_5_n_5\ : STD_LOGIC;
  signal \tmp_reg_405[0]_i_6_n_5\ : STD_LOGIC;
  signal \tmp_reg_405_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_reg_405_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_reg_405_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \tmp_reg_405_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_reg_405_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_reg_405_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal trunc_ln_reg_372 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^v_vcresampler_core_1_u0_hwreg_height_c28_write\ : STD_LOGIC;
  signal \y_fu_116[0]_i_1_n_5\ : STD_LOGIC;
  signal y_fu_116_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \y_fu_116_reg[12]_i_2_n_10\ : STD_LOGIC;
  signal \y_fu_116_reg[12]_i_2_n_11\ : STD_LOGIC;
  signal \y_fu_116_reg[12]_i_2_n_12\ : STD_LOGIC;
  signal \y_fu_116_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_116_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_116_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_116_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_fu_116_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_fu_116_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_fu_116_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \y_fu_116_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \y_fu_116_reg__0\ : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal zext_ln1155_2_fu_597_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal zext_ln1155_fu_567_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal zext_ln996_reg_367 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_cmp33_i_reg_395_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_cmp33_i_reg_395_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_empty_70_reg_390_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_reg_405_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_tmp_reg_405_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_y_fu_116_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_y_fu_116_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1__0\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_1__0\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_1__0\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_1__0\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1__0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1__0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1__0\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_1__0\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][40]_srl16_i_1__0\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][41]_srl16_i_1__0\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][42]_srl16_i_1__0\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][43]_srl16_i_1__0\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][44]_srl16_i_1__0\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][45]_srl16_i_1__0\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][46]_srl16_i_1__0\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][47]_srl16_i_1__0\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__3\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_8\ : label is "soft_lutpair435";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp33_i_reg_395_reg[0]_i_1\ : label is 14;
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_5\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \y_fu_116[0]_i_1\ : label is "soft_lutpair435";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_116_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \y_fu_116_reg[8]_i_1\ : label is 35;
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \pop__0\ <= \^pop__0\;
  tmp_reg_405 <= \^tmp_reg_405\;
  v_vcresampler_core_1_U0_HwReg_height_c28_write <= \^v_vcresampler_core_1_u0_hwreg_height_c28_write\;
\SRL_SIG_reg[15][16]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^tmp_reg_405\,
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => pix_0_2_0_0_0_load609_lcssa648_i_fu_84(0),
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^tmp_reg_405\,
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => pix_0_2_0_0_0_load609_lcssa648_i_fu_84(1),
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^tmp_reg_405\,
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => pix_0_2_0_0_0_load609_lcssa648_i_fu_84(2),
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^tmp_reg_405\,
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => pix_0_2_0_0_0_load609_lcssa648_i_fu_84(3),
      O => \in\(19)
    );
\SRL_SIG_reg[15][20]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^tmp_reg_405\,
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => pix_0_2_0_0_0_load609_lcssa648_i_fu_84(4),
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^tmp_reg_405\,
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => pix_0_2_0_0_0_load609_lcssa648_i_fu_84(5),
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^tmp_reg_405\,
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => pix_0_2_0_0_0_load609_lcssa648_i_fu_84(6),
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^tmp_reg_405\,
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => pix_0_2_0_0_0_load609_lcssa648_i_fu_84(7),
      O => \in\(23)
    );
\SRL_SIG_reg[15][40]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^tmp_reg_405\,
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => pix_0_5_0_0_0_load615_lcssa657_i_fu_96(0),
      O => \in\(40)
    );
\SRL_SIG_reg[15][41]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^tmp_reg_405\,
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => pix_0_5_0_0_0_load615_lcssa657_i_fu_96(1),
      O => \in\(41)
    );
\SRL_SIG_reg[15][42]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^tmp_reg_405\,
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => pix_0_5_0_0_0_load615_lcssa657_i_fu_96(2),
      O => \in\(42)
    );
\SRL_SIG_reg[15][43]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^tmp_reg_405\,
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => pix_0_5_0_0_0_load615_lcssa657_i_fu_96(3),
      O => \in\(43)
    );
\SRL_SIG_reg[15][44]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^tmp_reg_405\,
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => pix_0_5_0_0_0_load615_lcssa657_i_fu_96(4),
      O => \in\(44)
    );
\SRL_SIG_reg[15][45]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^tmp_reg_405\,
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => pix_0_5_0_0_0_load615_lcssa657_i_fu_96(5),
      O => \in\(45)
    );
\SRL_SIG_reg[15][46]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^tmp_reg_405\,
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => pix_0_5_0_0_0_load615_lcssa657_i_fu_96(6),
      O => \in\(46)
    );
\SRL_SIG_reg[15][47]_srl16_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^tmp_reg_405\,
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => pix_0_5_0_0_0_load615_lcssa657_i_fu_96(7),
      O => \in\(47)
    );
\add_ln998_reg_377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln998_reg_377_reg[12]_0\(0),
      Q => add_ln998_reg_377(0),
      R => '0'
    );
\add_ln998_reg_377_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln998_reg_377_reg[12]_0\(10),
      Q => add_ln998_reg_377(10),
      R => '0'
    );
\add_ln998_reg_377_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln998_reg_377_reg[12]_0\(11),
      Q => add_ln998_reg_377(11),
      R => '0'
    );
\add_ln998_reg_377_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln998_reg_377_reg[12]_0\(12),
      Q => add_ln998_reg_377(12),
      R => '0'
    );
\add_ln998_reg_377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln998_reg_377_reg[12]_0\(1),
      Q => add_ln998_reg_377(1),
      R => '0'
    );
\add_ln998_reg_377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln998_reg_377_reg[12]_0\(2),
      Q => add_ln998_reg_377(2),
      R => '0'
    );
\add_ln998_reg_377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln998_reg_377_reg[12]_0\(3),
      Q => add_ln998_reg_377(3),
      R => '0'
    );
\add_ln998_reg_377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln998_reg_377_reg[12]_0\(4),
      Q => add_ln998_reg_377(4),
      R => '0'
    );
\add_ln998_reg_377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln998_reg_377_reg[12]_0\(5),
      Q => add_ln998_reg_377(5),
      R => '0'
    );
\add_ln998_reg_377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln998_reg_377_reg[12]_0\(6),
      Q => add_ln998_reg_377(6),
      R => '0'
    );
\add_ln998_reg_377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln998_reg_377_reg[12]_0\(7),
      Q => add_ln998_reg_377(7),
      R => '0'
    );
\add_ln998_reg_377_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln998_reg_377_reg[12]_0\(8),
      Q => add_ln998_reg_377(8),
      R => '0'
    );
\add_ln998_reg_377_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln998_reg_377_reg[12]_0\(9),
      Q => add_ln998_reg_377(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => icmp_ln998_fu_243_p2,
      I1 => ap_CS_fsm_state2,
      I2 => \^q\(0),
      I3 => \ap_CS_fsm_reg[1]_0\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_4_n_5\,
      I1 => add_ln998_reg_377(12),
      I2 => \y_fu_116_reg__0\(12),
      I3 => \ap_CS_fsm[2]_i_5_n_5\,
      O => icmp_ln998_fu_243_p2
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_6_n_5\,
      I1 => \y_fu_116_reg__0\(9),
      I2 => add_ln998_reg_377(9),
      I3 => \y_fu_116_reg__0\(10),
      I4 => add_ln998_reg_377(10),
      I5 => \ap_CS_fsm[2]_i_7_n_5\,
      O => \ap_CS_fsm[2]_i_4_n_5\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_8_n_5\,
      I1 => \y_fu_116_reg__0\(3),
      I2 => add_ln998_reg_377(3),
      I3 => \y_fu_116_reg__0\(4),
      I4 => add_ln998_reg_377(4),
      I5 => \ap_CS_fsm[2]_i_9_n_5\,
      O => \ap_CS_fsm[2]_i_5_n_5\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \y_fu_116_reg__0\(6),
      I1 => add_ln998_reg_377(6),
      I2 => \y_fu_116_reg__0\(7),
      I3 => add_ln998_reg_377(7),
      O => \ap_CS_fsm[2]_i_6_n_5\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \y_fu_116_reg__0\(8),
      I1 => add_ln998_reg_377(8),
      I2 => \y_fu_116_reg__0\(11),
      I3 => add_ln998_reg_377(11),
      O => \ap_CS_fsm[2]_i_7_n_5\
    );
\ap_CS_fsm[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => y_fu_116_reg(0),
      I1 => add_ln998_reg_377(0),
      I2 => \y_fu_116_reg__0\(1),
      I3 => add_ln998_reg_377(1),
      O => \ap_CS_fsm[2]_i_8_n_5\
    );
\ap_CS_fsm[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \y_fu_116_reg__0\(2),
      I1 => add_ln998_reg_377(2),
      I2 => \y_fu_116_reg__0\(5),
      I3 => add_ln998_reg_377(5),
      O => \ap_CS_fsm[2]_i_9_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\cmp105_i_reg_400[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cmp105_i_reg_400[0]_i_2_n_5\,
      I1 => \y_fu_116_reg__0\(5),
      I2 => \y_fu_116_reg__0\(4),
      I3 => \y_fu_116_reg__0\(6),
      I4 => \y_fu_116_reg__0\(1),
      I5 => \cmp105_i_reg_400[0]_i_3_n_5\,
      O => cmp105_i_fu_279_p2
    );
\cmp105_i_reg_400[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => y_fu_116_reg(0),
      I1 => \y_fu_116_reg__0\(3),
      I2 => \y_fu_116_reg__0\(2),
      I3 => \y_fu_116_reg__0\(12),
      O => \cmp105_i_reg_400[0]_i_2_n_5\
    );
\cmp105_i_reg_400[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \y_fu_116_reg__0\(7),
      I1 => \y_fu_116_reg__0\(11),
      I2 => \y_fu_116_reg__0\(10),
      I3 => \y_fu_116_reg__0\(9),
      I4 => \y_fu_116_reg__0\(8),
      O => \cmp105_i_reg_400[0]_i_3_n_5\
    );
\cmp105_i_reg_400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => cmp105_i_fu_279_p2,
      Q => cmp105_i_reg_400,
      R => '0'
    );
\cmp33_i_reg_395[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln996_reg_367(9),
      I1 => \y_fu_116_reg__0\(9),
      I2 => zext_ln996_reg_367(8),
      I3 => \y_fu_116_reg__0\(8),
      O => \cmp33_i_reg_395[0]_i_10_n_5\
    );
\cmp33_i_reg_395[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln996_reg_367(7),
      I1 => \y_fu_116_reg__0\(7),
      I2 => zext_ln996_reg_367(6),
      I3 => \y_fu_116_reg__0\(6),
      O => \cmp33_i_reg_395[0]_i_11_n_5\
    );
\cmp33_i_reg_395[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln996_reg_367(4),
      I1 => \y_fu_116_reg__0\(4),
      I2 => zext_ln996_reg_367(5),
      I3 => \y_fu_116_reg__0\(5),
      O => \cmp33_i_reg_395[0]_i_12_n_5\
    );
\cmp33_i_reg_395[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln996_reg_367(3),
      I1 => \y_fu_116_reg__0\(3),
      I2 => zext_ln996_reg_367(2),
      I3 => \y_fu_116_reg__0\(2),
      O => \cmp33_i_reg_395[0]_i_13_n_5\
    );
\cmp33_i_reg_395[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln996_reg_367(1),
      I1 => \y_fu_116_reg__0\(1),
      I2 => zext_ln996_reg_367(0),
      I3 => y_fu_116_reg(0),
      O => \cmp33_i_reg_395[0]_i_14_n_5\
    );
\cmp33_i_reg_395[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln996_reg_367(10),
      I1 => \y_fu_116_reg__0\(10),
      I2 => \y_fu_116_reg__0\(11),
      I3 => zext_ln996_reg_367(11),
      O => \cmp33_i_reg_395[0]_i_2_n_5\
    );
\cmp33_i_reg_395[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln996_reg_367(8),
      I1 => \y_fu_116_reg__0\(8),
      I2 => \y_fu_116_reg__0\(9),
      I3 => zext_ln996_reg_367(9),
      O => \cmp33_i_reg_395[0]_i_3_n_5\
    );
\cmp33_i_reg_395[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln996_reg_367(6),
      I1 => \y_fu_116_reg__0\(6),
      I2 => \y_fu_116_reg__0\(7),
      I3 => zext_ln996_reg_367(7),
      O => \cmp33_i_reg_395[0]_i_4_n_5\
    );
\cmp33_i_reg_395[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln996_reg_367(4),
      I1 => \y_fu_116_reg__0\(4),
      I2 => \y_fu_116_reg__0\(5),
      I3 => zext_ln996_reg_367(5),
      O => \cmp33_i_reg_395[0]_i_5_n_5\
    );
\cmp33_i_reg_395[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln996_reg_367(2),
      I1 => \y_fu_116_reg__0\(2),
      I2 => \y_fu_116_reg__0\(3),
      I3 => zext_ln996_reg_367(3),
      O => \cmp33_i_reg_395[0]_i_6_n_5\
    );
\cmp33_i_reg_395[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln996_reg_367(0),
      I1 => y_fu_116_reg(0),
      I2 => \y_fu_116_reg__0\(1),
      I3 => zext_ln996_reg_367(1),
      O => \cmp33_i_reg_395[0]_i_7_n_5\
    );
\cmp33_i_reg_395[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_116_reg__0\(12),
      O => \cmp33_i_reg_395[0]_i_8_n_5\
    );
\cmp33_i_reg_395[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln996_reg_367(10),
      I1 => \y_fu_116_reg__0\(10),
      I2 => zext_ln996_reg_367(11),
      I3 => \y_fu_116_reg__0\(11),
      O => \cmp33_i_reg_395[0]_i_9_n_5\
    );
\cmp33_i_reg_395_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => cmp33_i_fu_273_p2,
      Q => cmp33_i_reg_395,
      R => '0'
    );
\cmp33_i_reg_395_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_cmp33_i_reg_395_reg[0]_i_1_CO_UNCONNECTED\(7),
      CO(6) => cmp33_i_fu_273_p2,
      CO(5) => \cmp33_i_reg_395_reg[0]_i_1_n_7\,
      CO(4) => \cmp33_i_reg_395_reg[0]_i_1_n_8\,
      CO(3) => \cmp33_i_reg_395_reg[0]_i_1_n_9\,
      CO(2) => \cmp33_i_reg_395_reg[0]_i_1_n_10\,
      CO(1) => \cmp33_i_reg_395_reg[0]_i_1_n_11\,
      CO(0) => \cmp33_i_reg_395_reg[0]_i_1_n_12\,
      DI(7 downto 6) => B"00",
      DI(5) => \cmp33_i_reg_395[0]_i_2_n_5\,
      DI(4) => \cmp33_i_reg_395[0]_i_3_n_5\,
      DI(3) => \cmp33_i_reg_395[0]_i_4_n_5\,
      DI(2) => \cmp33_i_reg_395[0]_i_5_n_5\,
      DI(1) => \cmp33_i_reg_395[0]_i_6_n_5\,
      DI(0) => \cmp33_i_reg_395[0]_i_7_n_5\,
      O(7 downto 0) => \NLW_cmp33_i_reg_395_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7) => '0',
      S(6) => \cmp33_i_reg_395[0]_i_8_n_5\,
      S(5) => \cmp33_i_reg_395[0]_i_9_n_5\,
      S(4) => \cmp33_i_reg_395[0]_i_10_n_5\,
      S(3) => \cmp33_i_reg_395[0]_i_11_n_5\,
      S(2) => \cmp33_i_reg_395[0]_i_12_n_5\,
      S(1) => \cmp33_i_reg_395[0]_i_13_n_5\,
      S(0) => \cmp33_i_reg_395[0]_i_14_n_5\
    );
\empty_70_reg_390[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_116_reg__0\(7),
      O => \empty_70_reg_390[0]_i_2_n_5\
    );
\empty_70_reg_390[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_116_reg__0\(6),
      O => \empty_70_reg_390[0]_i_3_n_5\
    );
\empty_70_reg_390[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_116_reg__0\(5),
      O => \empty_70_reg_390[0]_i_4_n_5\
    );
\empty_70_reg_390[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_116_reg__0\(4),
      O => \empty_70_reg_390[0]_i_5_n_5\
    );
\empty_70_reg_390[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_116_reg__0\(3),
      O => \empty_70_reg_390[0]_i_6_n_5\
    );
\empty_70_reg_390[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_116_reg__0\(2),
      O => \empty_70_reg_390[0]_i_7_n_5\
    );
\empty_70_reg_390[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y_fu_116_reg__0\(1),
      I1 => \select_ln996_reg_362_reg_n_5_[1]\,
      O => \empty_70_reg_390[0]_i_8_n_5\
    );
\empty_70_reg_390[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_116_reg(0),
      O => \empty_70_reg_390[0]_i_9_n_5\
    );
\empty_70_reg_390_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \empty_70_reg_390_reg[0]_i_1_n_20\,
      Q => empty_70_reg_390,
      R => '0'
    );
\empty_70_reg_390_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \empty_70_reg_390_reg[0]_i_1_n_5\,
      CO(6) => \empty_70_reg_390_reg[0]_i_1_n_6\,
      CO(5) => \empty_70_reg_390_reg[0]_i_1_n_7\,
      CO(4) => \empty_70_reg_390_reg[0]_i_1_n_8\,
      CO(3) => \empty_70_reg_390_reg[0]_i_1_n_9\,
      CO(2) => \empty_70_reg_390_reg[0]_i_1_n_10\,
      CO(1) => \empty_70_reg_390_reg[0]_i_1_n_11\,
      CO(0) => \empty_70_reg_390_reg[0]_i_1_n_12\,
      DI(7 downto 1) => \y_fu_116_reg__0\(7 downto 1),
      DI(0) => y_fu_116_reg(0),
      O(7 downto 1) => \NLW_empty_70_reg_390_reg[0]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \empty_70_reg_390_reg[0]_i_1_n_20\,
      S(7) => \empty_70_reg_390[0]_i_2_n_5\,
      S(6) => \empty_70_reg_390[0]_i_3_n_5\,
      S(5) => \empty_70_reg_390[0]_i_4_n_5\,
      S(4) => \empty_70_reg_390[0]_i_5_n_5\,
      S(3) => \empty_70_reg_390[0]_i_6_n_5\,
      S(2) => \empty_70_reg_390[0]_i_7_n_5\,
      S(1) => \empty_70_reg_390[0]_i_8_n_5\,
      S(0) => \empty_70_reg_390[0]_i_9_n_5\
    );
\empty_reg_385_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_fu_116_reg(0),
      Q => empty_reg_385,
      R => '0'
    );
full_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      I1 => HwReg_width_c23_empty_n,
      I2 => full_n_reg(0),
      O => mOutPtr0
    );
grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170: entity work.bd_2d50_csc_0_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2
     port map (
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      \ap_CS_fsm_reg[1]\ => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_n_16,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[2]\ => \^e\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg_0 => \^tmp_reg_405\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cmp33_i_reg_395 => cmp33_i_reg_395,
      empty_n_reg(0) => empty_n_reg(0),
      empty_reg_385 => empty_reg_385,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_we0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_we0,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_we0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_we0,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0,
      \icmp_ln1000_reg_757_reg[0]_0\(10 downto 0) => trunc_ln_reg_372(10 downto 0),
      icmp_ln998_fu_243_p2 => icmp_ln998_fu_243_p2,
      \linebuf_c_1_addr_reg_779_reg[10]_0\(10 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address0(10 downto 0),
      mOutPtr16_out => mOutPtr16_out,
      \out_x_reg_752_reg[10]_0\(10 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address1(10 downto 0),
      push => push,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_vresampled_empty_n => stream_in_vresampled_empty_n,
      stream_in_vresampled_full_n => stream_in_vresampled_full_n,
      v_hcresampler_core_2_U0_stream_in_vresampled_read => v_hcresampler_core_2_U0_stream_in_vresampled_read
    );
grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_n_16,
      Q => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg,
      R => ap_rst_n_inv
    );
linebuf_c_1_U: entity work.bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W
     port map (
      DINADIN(1) => pix_0_4_0_0_0_load613_lcssa654_i_fu_92(6),
      DINADIN(0) => pix_0_1_0_0_0_load607_lcssa645_i_fu_80(7),
      DOUTBDOUT(11 downto 6) => linebuf_c_1_q1(13 downto 8),
      DOUTBDOUT(5 downto 0) => linebuf_c_1_q1(5 downto 0),
      ap_clk => ap_clk,
      ap_phi_mux_empty_66_phi_fu_248_p4(0) => ap_phi_mux_empty_66_phi_fu_248_p4(1),
      ap_phi_mux_empty_67_phi_fu_257_p4(0) => ap_phi_mux_empty_67_phi_fu_257_p4(1),
      cmp105_i_reg_400 => cmp105_i_reg_400,
      cmp33_i_reg_395 => cmp33_i_reg_395,
      empty_70_reg_390 => empty_70_reg_390,
      empty_reg_385 => empty_reg_385,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_we0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_we0,
      \in\(1) => \in\(32),
      \in\(0) => \in\(8),
      p_14_in => p_14_in,
      p_lcssa617663_i_fu_104(6 downto 0) => p_lcssa617663_i_fu_104(6 downto 0),
      p_lcssa619669_i_fu_112(6) => p_lcssa619669_i_fu_112(7),
      p_lcssa619669_i_fu_112(5 downto 0) => p_lcssa619669_i_fu_112(5 downto 0),
      ram_reg_bram_0_0(10 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address0(10 downto 0),
      ram_reg_bram_0_1(10 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address1(10 downto 0),
      ram_reg_bram_0_2(15 downto 0) => linebuf_c_q1(15 downto 0),
      zext_ln1155_2_fu_597_p1(6 downto 0) => zext_ln1155_2_fu_597_p1(7 downto 1),
      zext_ln1155_fu_567_p1(6 downto 0) => zext_ln1155_fu_567_p1(7 downto 1)
    );
linebuf_c_U: entity work.bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_30
     port map (
      DINADIN(8) => pix_0_4_0_0_0_load613_lcssa654_i_fu_92(6),
      DINADIN(7) => pix_0_1_0_0_0_load607_lcssa645_i_fu_80(7),
      DINADIN(6 downto 0) => p_lcssa617663_i_fu_104(6 downto 0),
      DOUTBDOUT(11 downto 6) => linebuf_c_1_q1(13 downto 8),
      DOUTBDOUT(5 downto 0) => linebuf_c_1_q1(5 downto 0),
      ap_clk => ap_clk,
      cmp33_i_reg_395 => cmp33_i_reg_395,
      \cmp33_i_reg_395_reg[0]\(0) => ap_phi_mux_empty_66_phi_fu_248_p4(1),
      \cmp33_i_reg_395_reg[0]_0\(0) => ap_phi_mux_empty_67_phi_fu_257_p4(1),
      empty_70_reg_390 => empty_70_reg_390,
      empty_reg_385 => empty_reg_385,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_we0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_we0,
      \in\(13 downto 7) => \in\(39 downto 33),
      \in\(6 downto 0) => \in\(15 downto 9),
      p_14_in => p_14_in,
      p_lcssa619669_i_fu_112(6) => p_lcssa619669_i_fu_112(7),
      p_lcssa619669_i_fu_112(5 downto 0) => p_lcssa619669_i_fu_112(5 downto 0),
      ram_reg_bram_0_0(15 downto 0) => linebuf_c_q1(15 downto 0),
      ram_reg_bram_0_1(10 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address0(10 downto 0),
      ram_reg_bram_0_2(10 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address1(10 downto 0),
      zext_ln1155_2_fu_597_p1(6 downto 0) => zext_ln1155_2_fu_597_p1(7 downto 1),
      zext_ln1155_fu_567_p1(6 downto 0) => zext_ln1155_fu_567_p1(7 downto 1)
    );
linebuf_y_1_U: entity work.bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_31
     port map (
      DINADIN(15 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_d0(15 downto 0),
      \SRL_SIG_reg[15][0]_srl16\ => \^tmp_reg_405\,
      \SRL_SIG_reg[15][31]_srl16\(15 downto 8) => pix_0_3_0_0_0_load611_lcssa651_i_fu_88(7 downto 0),
      \SRL_SIG_reg[15][31]_srl16\(7 downto 0) => p_lcssa616660_i_fu_100(7 downto 0),
      ap_clk => ap_clk,
      bPassThru_420_In_loc_channel_dout => bPassThru_420_In_loc_channel_dout,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0,
      \in\(15 downto 8) => \in\(31 downto 24),
      \in\(7 downto 0) => \in\(7 downto 0),
      ram_reg_bram_0_0(10 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address0(10 downto 0),
      ram_reg_bram_0_1(10 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address1(10 downto 0)
    );
linebuf_y_U: entity work.bd_2d50_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_32
     port map (
      DINADIN(15 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_d0(15 downto 0),
      ap_clk => ap_clk,
      cmp105_i_reg_400 => cmp105_i_reg_400,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce0,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_ce1,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_y_1_we0,
      ram_reg_bram_0_0(10 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address0(10 downto 0),
      ram_reg_bram_0_1(10 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_linebuf_c_1_address1(10 downto 0),
      ram_reg_bram_0_2(15 downto 8) => pix_0_3_0_0_0_load611_lcssa651_i_fu_88(7 downto 0),
      ram_reg_bram_0_2(7 downto 0) => p_lcssa616660_i_fu_100(7 downto 0)
    );
\mOutPtr[2]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA222A"
    )
        port map (
      I0 => \^pop__0\,
      I1 => bPassThru_420_In_loc_channel_full_n,
      I2 => empty_n_reg_0,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
      O => \mOutPtr0__9\
    );
\mOutPtr[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln998_fu_243_p2,
      I1 => ap_CS_fsm_state2,
      I2 => v_vcresampler_core_1_U0_ap_start,
      O => \^pop__0\
    );
\p_lcssa616660_i_fu_100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(0),
      Q => p_lcssa616660_i_fu_100(0),
      R => '0'
    );
\p_lcssa616660_i_fu_100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(1),
      Q => p_lcssa616660_i_fu_100(1),
      R => '0'
    );
\p_lcssa616660_i_fu_100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(2),
      Q => p_lcssa616660_i_fu_100(2),
      R => '0'
    );
\p_lcssa616660_i_fu_100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(3),
      Q => p_lcssa616660_i_fu_100(3),
      R => '0'
    );
\p_lcssa616660_i_fu_100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(4),
      Q => p_lcssa616660_i_fu_100(4),
      R => '0'
    );
\p_lcssa616660_i_fu_100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(5),
      Q => p_lcssa616660_i_fu_100(5),
      R => '0'
    );
\p_lcssa616660_i_fu_100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(6),
      Q => p_lcssa616660_i_fu_100(6),
      R => '0'
    );
\p_lcssa616660_i_fu_100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(7),
      Q => p_lcssa616660_i_fu_100(7),
      R => '0'
    );
\p_lcssa617663_i_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(8),
      Q => p_lcssa617663_i_fu_104(0),
      R => '0'
    );
\p_lcssa617663_i_fu_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(9),
      Q => p_lcssa617663_i_fu_104(1),
      R => '0'
    );
\p_lcssa617663_i_fu_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(10),
      Q => p_lcssa617663_i_fu_104(2),
      R => '0'
    );
\p_lcssa617663_i_fu_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(11),
      Q => p_lcssa617663_i_fu_104(3),
      R => '0'
    );
\p_lcssa617663_i_fu_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(12),
      Q => p_lcssa617663_i_fu_104(4),
      R => '0'
    );
\p_lcssa617663_i_fu_104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(13),
      Q => p_lcssa617663_i_fu_104(5),
      R => '0'
    );
\p_lcssa617663_i_fu_104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(14),
      Q => p_lcssa617663_i_fu_104(6),
      R => '0'
    );
\p_lcssa619669_i_fu_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(32),
      Q => p_lcssa619669_i_fu_112(0),
      R => '0'
    );
\p_lcssa619669_i_fu_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(33),
      Q => p_lcssa619669_i_fu_112(1),
      R => '0'
    );
\p_lcssa619669_i_fu_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(34),
      Q => p_lcssa619669_i_fu_112(2),
      R => '0'
    );
\p_lcssa619669_i_fu_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(35),
      Q => p_lcssa619669_i_fu_112(3),
      R => '0'
    );
\p_lcssa619669_i_fu_112_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(36),
      Q => p_lcssa619669_i_fu_112(4),
      R => '0'
    );
\p_lcssa619669_i_fu_112_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(37),
      Q => p_lcssa619669_i_fu_112(5),
      R => '0'
    );
\p_lcssa619669_i_fu_112_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(39),
      Q => p_lcssa619669_i_fu_112(7),
      R => '0'
    );
\pix_0_1_0_0_0_load607_lcssa645_i_fu_80_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(15),
      Q => pix_0_1_0_0_0_load607_lcssa645_i_fu_80(7),
      R => '0'
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(16),
      Q => pix_0_2_0_0_0_load609_lcssa648_i_fu_84(0),
      R => '0'
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(17),
      Q => pix_0_2_0_0_0_load609_lcssa648_i_fu_84(1),
      R => '0'
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(18),
      Q => pix_0_2_0_0_0_load609_lcssa648_i_fu_84(2),
      R => '0'
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(19),
      Q => pix_0_2_0_0_0_load609_lcssa648_i_fu_84(3),
      R => '0'
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(20),
      Q => pix_0_2_0_0_0_load609_lcssa648_i_fu_84(4),
      R => '0'
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(21),
      Q => pix_0_2_0_0_0_load609_lcssa648_i_fu_84(5),
      R => '0'
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(22),
      Q => pix_0_2_0_0_0_load609_lcssa648_i_fu_84(6),
      R => '0'
    );
\pix_0_2_0_0_0_load609_lcssa648_i_fu_84_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(23),
      Q => pix_0_2_0_0_0_load609_lcssa648_i_fu_84(7),
      R => '0'
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(24),
      Q => pix_0_3_0_0_0_load611_lcssa651_i_fu_88(0),
      R => '0'
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(25),
      Q => pix_0_3_0_0_0_load611_lcssa651_i_fu_88(1),
      R => '0'
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(26),
      Q => pix_0_3_0_0_0_load611_lcssa651_i_fu_88(2),
      R => '0'
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(27),
      Q => pix_0_3_0_0_0_load611_lcssa651_i_fu_88(3),
      R => '0'
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(28),
      Q => pix_0_3_0_0_0_load611_lcssa651_i_fu_88(4),
      R => '0'
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(29),
      Q => pix_0_3_0_0_0_load611_lcssa651_i_fu_88(5),
      R => '0'
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(30),
      Q => pix_0_3_0_0_0_load611_lcssa651_i_fu_88(6),
      R => '0'
    );
\pix_0_3_0_0_0_load611_lcssa651_i_fu_88_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(31),
      Q => pix_0_3_0_0_0_load611_lcssa651_i_fu_88(7),
      R => '0'
    );
\pix_0_4_0_0_0_load613_lcssa654_i_fu_92_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(38),
      Q => pix_0_4_0_0_0_load613_lcssa654_i_fu_92(6),
      R => '0'
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(40),
      Q => pix_0_5_0_0_0_load615_lcssa657_i_fu_96(0),
      R => '0'
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(41),
      Q => pix_0_5_0_0_0_load615_lcssa657_i_fu_96(1),
      R => '0'
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(42),
      Q => pix_0_5_0_0_0_load615_lcssa657_i_fu_96(2),
      R => '0'
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(43),
      Q => pix_0_5_0_0_0_load615_lcssa657_i_fu_96(3),
      R => '0'
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(44),
      Q => pix_0_5_0_0_0_load615_lcssa657_i_fu_96(4),
      R => '0'
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(45),
      Q => pix_0_5_0_0_0_load615_lcssa657_i_fu_96(5),
      R => '0'
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(46),
      Q => pix_0_5_0_0_0_load615_lcssa657_i_fu_96(6),
      R => '0'
    );
\pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(47),
      Q => pix_0_5_0_0_0_load615_lcssa657_i_fu_96(7),
      R => '0'
    );
\select_ln996_reg_362_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => p_0_in,
      Q => \select_ln996_reg_362_reg_n_5_[1]\,
      R => '0'
    );
\tmp_reg_405[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_116_reg__0\(12),
      O => \tmp_reg_405[0]_i_2_n_5\
    );
\tmp_reg_405[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_116_reg__0\(11),
      O => \tmp_reg_405[0]_i_3_n_5\
    );
\tmp_reg_405[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_116_reg__0\(10),
      O => \tmp_reg_405[0]_i_4_n_5\
    );
\tmp_reg_405[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_116_reg__0\(9),
      O => \tmp_reg_405[0]_i_5_n_5\
    );
\tmp_reg_405[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_116_reg__0\(8),
      O => \tmp_reg_405[0]_i_6_n_5\
    );
\tmp_reg_405_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \tmp_reg_405_reg[0]_i_1_n_15\,
      Q => \^tmp_reg_405\,
      R => '0'
    );
\tmp_reg_405_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_70_reg_390_reg[0]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_tmp_reg_405_reg[0]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \tmp_reg_405_reg[0]_i_1_n_8\,
      CO(3) => \tmp_reg_405_reg[0]_i_1_n_9\,
      CO(2) => \tmp_reg_405_reg[0]_i_1_n_10\,
      CO(1) => \tmp_reg_405_reg[0]_i_1_n_11\,
      CO(0) => \tmp_reg_405_reg[0]_i_1_n_12\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \y_fu_116_reg__0\(12 downto 8),
      O(7 downto 6) => \NLW_tmp_reg_405_reg[0]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5) => \tmp_reg_405_reg[0]_i_1_n_15\,
      O(4 downto 0) => \NLW_tmp_reg_405_reg[0]_i_1_O_UNCONNECTED\(4 downto 0),
      S(7 downto 5) => B"001",
      S(4) => \tmp_reg_405[0]_i_2_n_5\,
      S(3) => \tmp_reg_405[0]_i_3_n_5\,
      S(2) => \tmp_reg_405[0]_i_4_n_5\,
      S(1) => \tmp_reg_405[0]_i_5_n_5\,
      S(0) => \tmp_reg_405[0]_i_6_n_5\
    );
\trunc_ln_reg_372[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => HwReg_height_c29_empty_n,
      I2 => HwReg_width_c22_full_n,
      I3 => v_vcresampler_core_1_U0_ap_start,
      I4 => HwReg_width_c23_empty_n,
      I5 => HwReg_height_c28_full_n,
      O => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\trunc_ln_reg_372_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(0),
      Q => trunc_ln_reg_372(0),
      R => '0'
    );
\trunc_ln_reg_372_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(10),
      Q => trunc_ln_reg_372(10),
      R => '0'
    );
\trunc_ln_reg_372_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(1),
      Q => trunc_ln_reg_372(1),
      R => '0'
    );
\trunc_ln_reg_372_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(2),
      Q => trunc_ln_reg_372(2),
      R => '0'
    );
\trunc_ln_reg_372_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(3),
      Q => trunc_ln_reg_372(3),
      R => '0'
    );
\trunc_ln_reg_372_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(4),
      Q => trunc_ln_reg_372(4),
      R => '0'
    );
\trunc_ln_reg_372_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(5),
      Q => trunc_ln_reg_372(5),
      R => '0'
    );
\trunc_ln_reg_372_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(6),
      Q => trunc_ln_reg_372(6),
      R => '0'
    );
\trunc_ln_reg_372_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(7),
      Q => trunc_ln_reg_372(7),
      R => '0'
    );
\trunc_ln_reg_372_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(8),
      Q => trunc_ln_reg_372(8),
      R => '0'
    );
\trunc_ln_reg_372_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(9),
      Q => trunc_ln_reg_372(9),
      R => '0'
    );
\y_fu_116[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_116_reg(0),
      O => \y_fu_116[0]_i_1_n_5\
    );
\y_fu_116[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln998_fu_243_p2,
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0
    );
\y_fu_116_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0,
      D => \y_fu_116[0]_i_1_n_5\,
      Q => y_fu_116_reg(0),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_116_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0,
      D => add_ln998_1_fu_248_p2(10),
      Q => \y_fu_116_reg__0\(10),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_116_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0,
      D => add_ln998_1_fu_248_p2(11),
      Q => \y_fu_116_reg__0\(11),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_116_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0,
      D => add_ln998_1_fu_248_p2(12),
      Q => \y_fu_116_reg__0\(12),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_116_reg[12]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_fu_116_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_y_fu_116_reg[12]_i_2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \y_fu_116_reg[12]_i_2_n_10\,
      CO(1) => \y_fu_116_reg[12]_i_2_n_11\,
      CO(0) => \y_fu_116_reg[12]_i_2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_y_fu_116_reg[12]_i_2_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => add_ln998_1_fu_248_p2(12 downto 9),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => \y_fu_116_reg__0\(12 downto 9)
    );
\y_fu_116_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0,
      D => add_ln998_1_fu_248_p2(1),
      Q => \y_fu_116_reg__0\(1),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_116_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0,
      D => add_ln998_1_fu_248_p2(2),
      Q => \y_fu_116_reg__0\(2),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_116_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0,
      D => add_ln998_1_fu_248_p2(3),
      Q => \y_fu_116_reg__0\(3),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_116_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0,
      D => add_ln998_1_fu_248_p2(4),
      Q => \y_fu_116_reg__0\(4),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_116_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0,
      D => add_ln998_1_fu_248_p2(5),
      Q => \y_fu_116_reg__0\(5),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_116_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0,
      D => add_ln998_1_fu_248_p2(6),
      Q => \y_fu_116_reg__0\(6),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_116_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0,
      D => add_ln998_1_fu_248_p2(7),
      Q => \y_fu_116_reg__0\(7),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_116_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0,
      D => add_ln998_1_fu_248_p2(8),
      Q => \y_fu_116_reg__0\(8),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_116_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => y_fu_116_reg(0),
      CI_TOP => '0',
      CO(7) => \y_fu_116_reg[8]_i_1_n_5\,
      CO(6) => \y_fu_116_reg[8]_i_1_n_6\,
      CO(5) => \y_fu_116_reg[8]_i_1_n_7\,
      CO(4) => \y_fu_116_reg[8]_i_1_n_8\,
      CO(3) => \y_fu_116_reg[8]_i_1_n_9\,
      CO(2) => \y_fu_116_reg[8]_i_1_n_10\,
      CO(1) => \y_fu_116_reg[8]_i_1_n_11\,
      CO(0) => \y_fu_116_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln998_1_fu_248_p2(8 downto 1),
      S(7 downto 0) => \y_fu_116_reg__0\(8 downto 1)
    );
\y_fu_116_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170_ap_start_reg0,
      D => add_ln998_1_fu_248_p2(9),
      Q => \y_fu_116_reg__0\(9),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\zext_ln996_reg_367_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln996_reg_367_reg[11]_0\(0),
      Q => zext_ln996_reg_367(0),
      R => '0'
    );
\zext_ln996_reg_367_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln996_reg_367_reg[11]_0\(10),
      Q => zext_ln996_reg_367(10),
      R => '0'
    );
\zext_ln996_reg_367_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln996_reg_367_reg[11]_0\(11),
      Q => zext_ln996_reg_367(11),
      R => '0'
    );
\zext_ln996_reg_367_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln996_reg_367_reg[11]_0\(1),
      Q => zext_ln996_reg_367(1),
      R => '0'
    );
\zext_ln996_reg_367_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln996_reg_367_reg[11]_0\(2),
      Q => zext_ln996_reg_367(2),
      R => '0'
    );
\zext_ln996_reg_367_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln996_reg_367_reg[11]_0\(3),
      Q => zext_ln996_reg_367(3),
      R => '0'
    );
\zext_ln996_reg_367_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln996_reg_367_reg[11]_0\(4),
      Q => zext_ln996_reg_367(4),
      R => '0'
    );
\zext_ln996_reg_367_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln996_reg_367_reg[11]_0\(5),
      Q => zext_ln996_reg_367(5),
      R => '0'
    );
\zext_ln996_reg_367_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln996_reg_367_reg[11]_0\(6),
      Q => zext_ln996_reg_367(6),
      R => '0'
    );
\zext_ln996_reg_367_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln996_reg_367_reg[11]_0\(7),
      Q => zext_ln996_reg_367(7),
      R => '0'
    );
\zext_ln996_reg_367_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln996_reg_367_reg[11]_0\(8),
      Q => zext_ln996_reg_367(8),
      R => '0'
    );
\zext_ln996_reg_367_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln996_reg_367_reg[11]_0\(9),
      Q => zext_ln996_reg_367(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_v_csc_core is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr16_out : out STD_LOGIC;
    mOutPtr0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    mOutPtr16_out_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_csc_core_U0_ap_ready : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    stream_in_hresampled_empty_n : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    stream_csc_empty_n : in STD_LOGIC;
    v_hcresampler_core_U0_stream_csc_read : in STD_LOGIC;
    v_csc_core_U0_ap_start : in STD_LOGIC;
    HwReg_height_c26_full_n : in STD_LOGIC;
    HwReg_width_c20_full_n : in STD_LOGIC;
    HwReg_width_c21_empty_n : in STD_LOGIC;
    HwReg_height_c27_empty_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    width_dout : in STD_LOGIC_VECTOR ( 10 downto 0 );
    stream_in_hresampled_dout : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ROffset_read : in STD_LOGIC_VECTOR ( 9 downto 0 );
    K12_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \zext_ln134_cast_reg_1106_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    GOffset_read : in STD_LOGIC_VECTOR ( 9 downto 0 );
    K22_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    BOffset_read : in STD_LOGIC_VECTOR ( 9 downto 0 );
    K32_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \zext_ln134_1_cast_reg_1116_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    height_dout : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln134_reg_389_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln134_reg_389_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln134_reg_389_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
end bd_2d50_csc_0_v_csc_core;

architecture STRUCTURE of bd_2d50_csc_0_v_csc_core is
  signal C : STD_LOGIC_VECTOR ( 21 downto 12 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln134_fu_275_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln134_reg_389 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \add_ln134_reg_389_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln134_reg_389_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln134_reg_389_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln134_reg_389_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln134_reg_389_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln134_reg_389_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln134_reg_389_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln134_reg_389_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln134_reg_389_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln134_reg_389_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg : STD_LOGIC;
  signal grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0 : STD_LOGIC;
  signal grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_n_12 : STD_LOGIC;
  signal icmp_ln134_fu_289_p2 : STD_LOGIC;
  signal loopWidth_reg_369 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal offsetB_reg_384_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal offsetG_reg_379_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^v_csc_core_u0_ap_ready\ : STD_LOGIC;
  signal y_7_fu_294_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \y_fu_96[12]_i_4_n_5\ : STD_LOGIC;
  signal \y_fu_96[12]_i_5_n_5\ : STD_LOGIC;
  signal \y_fu_96[12]_i_6_n_5\ : STD_LOGIC;
  signal \y_fu_96[12]_i_7_n_5\ : STD_LOGIC;
  signal y_fu_96_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \y_fu_96_reg[12]_i_2_n_10\ : STD_LOGIC;
  signal \y_fu_96_reg[12]_i_2_n_11\ : STD_LOGIC;
  signal \y_fu_96_reg[12]_i_2_n_12\ : STD_LOGIC;
  signal \y_fu_96_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_96_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_96_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_96_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_fu_96_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_fu_96_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_fu_96_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \y_fu_96_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_add_ln134_reg_389_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln134_reg_389_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_y_fu_96_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_y_fu_96_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__1\ : label is "soft_lutpair339";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_96_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \y_fu_96_reg[8]_i_1\ : label is 35;
begin
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
  v_csc_core_U0_ap_ready <= \^v_csc_core_u0_ap_ready\;
\add_ln134_reg_389[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \add_ln134_reg_389_reg[0]_0\(0),
      I1 => \add_ln134_reg_389_reg[0]_1\(1),
      I2 => \add_ln134_reg_389_reg[0]_1\(0),
      I3 => \add_ln134_reg_389_reg[0]_2\(0),
      O => add_ln134_fu_275_p2(0)
    );
\add_ln134_reg_389_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_275_p2(0),
      Q => add_ln134_reg_389(0),
      R => '0'
    );
\add_ln134_reg_389_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_275_p2(10),
      Q => add_ln134_reg_389(10),
      R => '0'
    );
\add_ln134_reg_389_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_275_p2(11),
      Q => add_ln134_reg_389(11),
      R => '0'
    );
\add_ln134_reg_389_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_275_p2(12),
      Q => add_ln134_reg_389(12),
      R => '0'
    );
\add_ln134_reg_389_reg[12]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln134_reg_389_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln134_reg_389_reg[12]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => add_ln134_fu_275_p2(12),
      CO(2) => \NLW_add_ln134_reg_389_reg[12]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \add_ln134_reg_389_reg[12]_i_1_n_11\,
      CO(0) => \add_ln134_reg_389_reg[12]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_add_ln134_reg_389_reg[12]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => add_ln134_fu_275_p2(11 downto 9),
      S(7 downto 3) => B"00001",
      S(2 downto 0) => height_dout(11 downto 9)
    );
\add_ln134_reg_389_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_275_p2(1),
      Q => add_ln134_reg_389(1),
      R => '0'
    );
\add_ln134_reg_389_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_275_p2(2),
      Q => add_ln134_reg_389(2),
      R => '0'
    );
\add_ln134_reg_389_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_275_p2(3),
      Q => add_ln134_reg_389(3),
      R => '0'
    );
\add_ln134_reg_389_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_275_p2(4),
      Q => add_ln134_reg_389(4),
      R => '0'
    );
\add_ln134_reg_389_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_275_p2(5),
      Q => add_ln134_reg_389(5),
      R => '0'
    );
\add_ln134_reg_389_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_275_p2(6),
      Q => add_ln134_reg_389(6),
      R => '0'
    );
\add_ln134_reg_389_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_275_p2(7),
      Q => add_ln134_reg_389(7),
      R => '0'
    );
\add_ln134_reg_389_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_275_p2(8),
      Q => add_ln134_reg_389(8),
      R => '0'
    );
\add_ln134_reg_389_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => height_dout(0),
      CI_TOP => '0',
      CO(7) => \add_ln134_reg_389_reg[8]_i_1_n_5\,
      CO(6) => \add_ln134_reg_389_reg[8]_i_1_n_6\,
      CO(5) => \add_ln134_reg_389_reg[8]_i_1_n_7\,
      CO(4) => \add_ln134_reg_389_reg[8]_i_1_n_8\,
      CO(3) => \add_ln134_reg_389_reg[8]_i_1_n_9\,
      CO(2) => \add_ln134_reg_389_reg[8]_i_1_n_10\,
      CO(1) => \add_ln134_reg_389_reg[8]_i_1_n_11\,
      CO(0) => \add_ln134_reg_389_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln134_fu_275_p2(8 downto 1),
      S(7 downto 0) => height_dout(8 downto 1)
    );
\add_ln134_reg_389_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => add_ln134_fu_275_p2(9),
      Q => add_ln134_reg_389(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\,
      I1 => \^q\(0),
      I2 => \^v_csc_core_u0_ap_ready\,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[2]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln134_fu_289_p2,
      O => \^v_csc_core_u0_ap_ready\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212: entity work.bd_2d50_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2
     port map (
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_ALU_INST_1(15 downto 0) => DSP_ALU_INST_1(15 downto 0),
      DSP_ALU_INST_2(9 downto 0) => offsetG_reg_379_reg(9 downto 0),
      DSP_ALU_INST_3(15 downto 0) => DSP_ALU_INST_2(15 downto 0),
      DSP_ALU_INST_4(15 downto 0) => DSP_ALU_INST_3(15 downto 0),
      DSP_ALU_INST_5(9 downto 0) => offsetB_reg_384_reg(9 downto 0),
      E(0) => E(0),
      K12_read(15 downto 0) => K12_read(15 downto 0),
      K22_read(15 downto 0) => K22_read(15 downto 0),
      K32_read(15 downto 0) => K32_read(15 downto 0),
      Q(9 downto 0) => C(21 downto 12),
      SS(0) => \^ap_cs_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[1]\ => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_n_12,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg(0) => empty_n_reg(0),
      empty_n_reg_0 => empty_n_reg_0,
      grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      icmp_ln134_fu_289_p2 => icmp_ln134_fu_289_p2,
      icmp_ln136_fu_287_p2_carry_0(10 downto 0) => loopWidth_reg_369(10 downto 0),
      \in\(47 downto 0) => \in\(47 downto 0),
      mOutPtr0 => mOutPtr0,
      mOutPtr16_out => mOutPtr16_out,
      mOutPtr16_out_0 => mOutPtr16_out_0,
      \mOutPtr_reg[4]\(2) => ap_CS_fsm_state3,
      \mOutPtr_reg[4]\(1) => ap_CS_fsm_state2,
      \mOutPtr_reg[4]\(0) => \^q\(0),
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push,
      push_1 => push_1,
      stream_csc_empty_n => stream_csc_empty_n,
      stream_csc_full_n => stream_csc_full_n,
      stream_in_hresampled_dout(47 downto 0) => stream_in_hresampled_dout(47 downto 0),
      stream_in_hresampled_empty_n => stream_in_hresampled_empty_n,
      v_csc_core_U0_ap_ready => \^v_csc_core_u0_ap_ready\,
      v_hcresampler_core_U0_stream_csc_read => v_hcresampler_core_U0_stream_csc_read,
      \zext_ln134_1_cast_reg_1116_reg[7]_0\(7 downto 0) => \zext_ln134_1_cast_reg_1116_reg[7]\(7 downto 0),
      \zext_ln134_cast_reg_1106_reg[7]_0\(7 downto 0) => \zext_ln134_cast_reg_1106_reg[7]\(7 downto 0)
    );
grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_n_12,
      Q => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg,
      R => ap_rst_n_inv
    );
\loopWidth_reg_369[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => v_csc_core_U0_ap_start,
      I2 => HwReg_height_c26_full_n,
      I3 => HwReg_width_c20_full_n,
      I4 => HwReg_width_c21_empty_n,
      I5 => HwReg_height_c27_empty_n,
      O => \^ap_cs_fsm_reg[0]_0\
    );
\loopWidth_reg_369_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => width_dout(0),
      Q => loopWidth_reg_369(0),
      R => '0'
    );
\loopWidth_reg_369_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => width_dout(10),
      Q => loopWidth_reg_369(10),
      R => '0'
    );
\loopWidth_reg_369_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => width_dout(1),
      Q => loopWidth_reg_369(1),
      R => '0'
    );
\loopWidth_reg_369_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => width_dout(2),
      Q => loopWidth_reg_369(2),
      R => '0'
    );
\loopWidth_reg_369_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => width_dout(3),
      Q => loopWidth_reg_369(3),
      R => '0'
    );
\loopWidth_reg_369_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => width_dout(4),
      Q => loopWidth_reg_369(4),
      R => '0'
    );
\loopWidth_reg_369_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => width_dout(5),
      Q => loopWidth_reg_369(5),
      R => '0'
    );
\loopWidth_reg_369_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => width_dout(6),
      Q => loopWidth_reg_369(6),
      R => '0'
    );
\loopWidth_reg_369_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => width_dout(7),
      Q => loopWidth_reg_369(7),
      R => '0'
    );
\loopWidth_reg_369_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => width_dout(8),
      Q => loopWidth_reg_369(8),
      R => '0'
    );
\loopWidth_reg_369_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => width_dout(9),
      Q => loopWidth_reg_369(9),
      R => '0'
    );
\offsetB_reg_384_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => BOffset_read(0),
      Q => offsetB_reg_384_reg(0),
      R => '0'
    );
\offsetB_reg_384_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => BOffset_read(1),
      Q => offsetB_reg_384_reg(1),
      R => '0'
    );
\offsetB_reg_384_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => BOffset_read(2),
      Q => offsetB_reg_384_reg(2),
      R => '0'
    );
\offsetB_reg_384_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => BOffset_read(3),
      Q => offsetB_reg_384_reg(3),
      R => '0'
    );
\offsetB_reg_384_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => BOffset_read(4),
      Q => offsetB_reg_384_reg(4),
      R => '0'
    );
\offsetB_reg_384_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => BOffset_read(5),
      Q => offsetB_reg_384_reg(5),
      R => '0'
    );
\offsetB_reg_384_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => BOffset_read(6),
      Q => offsetB_reg_384_reg(6),
      R => '0'
    );
\offsetB_reg_384_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => BOffset_read(7),
      Q => offsetB_reg_384_reg(7),
      R => '0'
    );
\offsetB_reg_384_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => BOffset_read(8),
      Q => offsetB_reg_384_reg(8),
      R => '0'
    );
\offsetB_reg_384_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => BOffset_read(9),
      Q => offsetB_reg_384_reg(9),
      R => '0'
    );
\offsetG_reg_379_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => GOffset_read(0),
      Q => offsetG_reg_379_reg(0),
      R => '0'
    );
\offsetG_reg_379_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => GOffset_read(1),
      Q => offsetG_reg_379_reg(1),
      R => '0'
    );
\offsetG_reg_379_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => GOffset_read(2),
      Q => offsetG_reg_379_reg(2),
      R => '0'
    );
\offsetG_reg_379_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => GOffset_read(3),
      Q => offsetG_reg_379_reg(3),
      R => '0'
    );
\offsetG_reg_379_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => GOffset_read(4),
      Q => offsetG_reg_379_reg(4),
      R => '0'
    );
\offsetG_reg_379_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => GOffset_read(5),
      Q => offsetG_reg_379_reg(5),
      R => '0'
    );
\offsetG_reg_379_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => GOffset_read(6),
      Q => offsetG_reg_379_reg(6),
      R => '0'
    );
\offsetG_reg_379_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => GOffset_read(7),
      Q => offsetG_reg_379_reg(7),
      R => '0'
    );
\offsetG_reg_379_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => GOffset_read(8),
      Q => offsetG_reg_379_reg(8),
      R => '0'
    );
\offsetG_reg_379_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => GOffset_read(9),
      Q => offsetG_reg_379_reg(9),
      R => '0'
    );
\offsetR_reg_374_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => ROffset_read(0),
      Q => C(12),
      R => '0'
    );
\offsetR_reg_374_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => ROffset_read(1),
      Q => C(13),
      R => '0'
    );
\offsetR_reg_374_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => ROffset_read(2),
      Q => C(14),
      R => '0'
    );
\offsetR_reg_374_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => ROffset_read(3),
      Q => C(15),
      R => '0'
    );
\offsetR_reg_374_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => ROffset_read(4),
      Q => C(16),
      R => '0'
    );
\offsetR_reg_374_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => ROffset_read(5),
      Q => C(17),
      R => '0'
    );
\offsetR_reg_374_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => ROffset_read(6),
      Q => C(18),
      R => '0'
    );
\offsetR_reg_374_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => ROffset_read(7),
      Q => C(19),
      R => '0'
    );
\offsetR_reg_374_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => ROffset_read(8),
      Q => C(20),
      R => '0'
    );
\offsetR_reg_374_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => ROffset_read(9),
      Q => C(21),
      R => '0'
    );
\y_fu_96[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_96_reg(0),
      O => y_7_fu_294_p2(0)
    );
\y_fu_96[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln134_fu_289_p2,
      O => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0
    );
\y_fu_96[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000000000000"
    )
        port map (
      I0 => y_fu_96_reg(12),
      I1 => add_ln134_reg_389(12),
      I2 => \y_fu_96[12]_i_4_n_5\,
      I3 => \y_fu_96[12]_i_5_n_5\,
      I4 => \y_fu_96[12]_i_6_n_5\,
      I5 => \y_fu_96[12]_i_7_n_5\,
      O => icmp_ln134_fu_289_p2
    );
\y_fu_96[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_96_reg(6),
      I1 => add_ln134_reg_389(6),
      I2 => add_ln134_reg_389(8),
      I3 => y_fu_96_reg(8),
      I4 => add_ln134_reg_389(7),
      I5 => y_fu_96_reg(7),
      O => \y_fu_96[12]_i_4_n_5\
    );
\y_fu_96[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_96_reg(9),
      I1 => add_ln134_reg_389(9),
      I2 => add_ln134_reg_389(11),
      I3 => y_fu_96_reg(11),
      I4 => add_ln134_reg_389(10),
      I5 => y_fu_96_reg(10),
      O => \y_fu_96[12]_i_5_n_5\
    );
\y_fu_96[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_96_reg(0),
      I1 => add_ln134_reg_389(0),
      I2 => add_ln134_reg_389(2),
      I3 => y_fu_96_reg(2),
      I4 => add_ln134_reg_389(1),
      I5 => y_fu_96_reg(1),
      O => \y_fu_96[12]_i_6_n_5\
    );
\y_fu_96[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_96_reg(3),
      I1 => add_ln134_reg_389(3),
      I2 => add_ln134_reg_389(5),
      I3 => y_fu_96_reg(5),
      I4 => add_ln134_reg_389(4),
      I5 => y_fu_96_reg(4),
      O => \y_fu_96[12]_i_7_n_5\
    );
\y_fu_96_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0,
      D => y_7_fu_294_p2(0),
      Q => y_fu_96_reg(0),
      S => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_96_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0,
      D => y_7_fu_294_p2(10),
      Q => y_fu_96_reg(10),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_96_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0,
      D => y_7_fu_294_p2(11),
      Q => y_fu_96_reg(11),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_96_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0,
      D => y_7_fu_294_p2(12),
      Q => y_fu_96_reg(12),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_96_reg[12]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_fu_96_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_y_fu_96_reg[12]_i_2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \y_fu_96_reg[12]_i_2_n_10\,
      CO(1) => \y_fu_96_reg[12]_i_2_n_11\,
      CO(0) => \y_fu_96_reg[12]_i_2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_y_fu_96_reg[12]_i_2_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => y_7_fu_294_p2(12 downto 9),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => y_fu_96_reg(12 downto 9)
    );
\y_fu_96_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0,
      D => y_7_fu_294_p2(1),
      Q => y_fu_96_reg(1),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_96_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0,
      D => y_7_fu_294_p2(2),
      Q => y_fu_96_reg(2),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_96_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0,
      D => y_7_fu_294_p2(3),
      Q => y_fu_96_reg(3),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_96_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0,
      D => y_7_fu_294_p2(4),
      Q => y_fu_96_reg(4),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_96_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0,
      D => y_7_fu_294_p2(5),
      Q => y_fu_96_reg(5),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_96_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0,
      D => y_7_fu_294_p2(6),
      Q => y_fu_96_reg(6),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_96_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0,
      D => y_7_fu_294_p2(7),
      Q => y_fu_96_reg(7),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_96_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0,
      D => y_7_fu_294_p2(8),
      Q => y_fu_96_reg(8),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_96_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => y_fu_96_reg(0),
      CI_TOP => '0',
      CO(7) => \y_fu_96_reg[8]_i_1_n_5\,
      CO(6) => \y_fu_96_reg[8]_i_1_n_6\,
      CO(5) => \y_fu_96_reg[8]_i_1_n_7\,
      CO(4) => \y_fu_96_reg[8]_i_1_n_8\,
      CO(3) => \y_fu_96_reg[8]_i_1_n_9\,
      CO(2) => \y_fu_96_reg[8]_i_1_n_10\,
      CO(1) => \y_fu_96_reg[8]_i_1_n_11\,
      CO(0) => \y_fu_96_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => y_7_fu_294_p2(8 downto 1),
      S(7 downto 0) => y_fu_96_reg(8 downto 1)
    );
\y_fu_96_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_136_2_fu_212_ap_start_reg0,
      D => y_7_fu_294_p2(9),
      Q => y_fu_96_reg(9),
      R => \^ap_cs_fsm_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0_v_csc is
  port (
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 47 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of bd_2d50_csc_0_v_csc : entity is 8;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of bd_2d50_csc_0_v_csc : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of bd_2d50_csc_0_v_csc : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of bd_2d50_csc_0_v_csc : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of bd_2d50_csc_0_v_csc : entity is 4;
  attribute hls_module : string;
  attribute hls_module of bd_2d50_csc_0_v_csc : entity is "yes";
end bd_2d50_csc_0_v_csc;

architecture STRUCTURE of bd_2d50_csc_0_v_csc is
  signal \<const0>\ : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_ap_ready : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_56 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_7 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_stream_in_din : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal Block_entry3_proc_U0_ap_done : STD_LOGIC;
  signal Block_entry3_proc_U0_ap_return_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry3_proc_U0_ap_return_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry3_proc_U0_ap_return_10 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_11 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Block_entry3_proc_U0_ap_return_12 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Block_entry3_proc_U0_ap_return_13 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Block_entry3_proc_U0_ap_return_14 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry3_proc_U0_ap_return_15 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry3_proc_U0_ap_return_16 : STD_LOGIC;
  signal Block_entry3_proc_U0_ap_return_17 : STD_LOGIC;
  signal Block_entry3_proc_U0_ap_return_18 : STD_LOGIC;
  signal Block_entry3_proc_U0_ap_return_19 : STD_LOGIC;
  signal Block_entry3_proc_U0_ap_return_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_20 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal Block_entry3_proc_U0_ap_return_21 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal Block_entry3_proc_U0_ap_return_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_6 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_7 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_8 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_9 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal CTRL_s_axi_U_n_14 : STD_LOGIC;
  signal CTRL_s_axi_U_n_150 : STD_LOGIC;
  signal CTRL_s_axi_U_n_42 : STD_LOGIC;
  signal HwReg_BOffset_channel_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal HwReg_BOffset_channel_empty_n : STD_LOGIC;
  signal HwReg_BOffset_channel_full_n : STD_LOGIC;
  signal HwReg_ClampMin_channel_U_n_7 : STD_LOGIC;
  signal HwReg_ClampMin_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal HwReg_ClampMin_channel_empty_n : STD_LOGIC;
  signal HwReg_ClampMin_channel_full_n : STD_LOGIC;
  signal HwReg_ClipMax_channel_U_n_7 : STD_LOGIC;
  signal HwReg_ClipMax_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal HwReg_ClipMax_channel_empty_n : STD_LOGIC;
  signal HwReg_ClipMax_channel_full_n : STD_LOGIC;
  signal HwReg_GOffset_channel_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal HwReg_GOffset_channel_empty_n : STD_LOGIC;
  signal HwReg_GOffset_channel_full_n : STD_LOGIC;
  signal HwReg_InVideoFormat_channel_U_n_8 : STD_LOGIC;
  signal HwReg_InVideoFormat_channel_U_n_9 : STD_LOGIC;
  signal HwReg_InVideoFormat_channel_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal HwReg_InVideoFormat_channel_empty_n : STD_LOGIC;
  signal HwReg_InVideoFormat_channel_full_n : STD_LOGIC;
  signal HwReg_K11_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K11_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K11_channel_empty_n : STD_LOGIC;
  signal HwReg_K11_channel_full_n : STD_LOGIC;
  signal HwReg_K12_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K12_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K12_channel_empty_n : STD_LOGIC;
  signal HwReg_K12_channel_full_n : STD_LOGIC;
  signal HwReg_K13_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K13_channel_empty_n : STD_LOGIC;
  signal HwReg_K13_channel_full_n : STD_LOGIC;
  signal HwReg_K21_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K21_channel_empty_n : STD_LOGIC;
  signal HwReg_K21_channel_full_n : STD_LOGIC;
  signal HwReg_K22_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K22_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K22_channel_empty_n : STD_LOGIC;
  signal HwReg_K22_channel_full_n : STD_LOGIC;
  signal HwReg_K23_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K23_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K23_channel_empty_n : STD_LOGIC;
  signal HwReg_K23_channel_full_n : STD_LOGIC;
  signal HwReg_K31_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K31_channel_empty_n : STD_LOGIC;
  signal HwReg_K31_channel_full_n : STD_LOGIC;
  signal HwReg_K32_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K32_channel_empty_n : STD_LOGIC;
  signal HwReg_K32_channel_full_n : STD_LOGIC;
  signal HwReg_K33_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K33_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K33_channel_empty_n : STD_LOGIC;
  signal HwReg_K33_channel_full_n : STD_LOGIC;
  signal HwReg_OutVideoFormat_channel_U_n_7 : STD_LOGIC;
  signal HwReg_OutVideoFormat_channel_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal HwReg_OutVideoFormat_channel_full_n : STD_LOGIC;
  signal HwReg_ROffset_channel_U_n_7 : STD_LOGIC;
  signal HwReg_ROffset_channel_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal HwReg_ROffset_channel_empty_n : STD_LOGIC;
  signal HwReg_ROffset_channel_full_n : STD_LOGIC;
  signal HwReg_height_c25_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_height_c25_empty_n : STD_LOGIC;
  signal HwReg_height_c25_full_n : STD_LOGIC;
  signal HwReg_height_c26_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_height_c26_empty_n : STD_LOGIC;
  signal HwReg_height_c26_full_n : STD_LOGIC;
  signal HwReg_height_c27_U_n_11 : STD_LOGIC;
  signal HwReg_height_c27_U_n_12 : STD_LOGIC;
  signal HwReg_height_c27_U_n_13 : STD_LOGIC;
  signal HwReg_height_c27_U_n_14 : STD_LOGIC;
  signal HwReg_height_c27_U_n_15 : STD_LOGIC;
  signal HwReg_height_c27_U_n_16 : STD_LOGIC;
  signal HwReg_height_c27_U_n_17 : STD_LOGIC;
  signal HwReg_height_c27_U_n_18 : STD_LOGIC;
  signal HwReg_height_c27_U_n_19 : STD_LOGIC;
  signal HwReg_height_c27_U_n_20 : STD_LOGIC;
  signal HwReg_height_c27_U_n_21 : STD_LOGIC;
  signal HwReg_height_c27_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_height_c27_empty_n : STD_LOGIC;
  signal HwReg_height_c27_full_n : STD_LOGIC;
  signal HwReg_height_c28_U_n_5 : STD_LOGIC;
  signal HwReg_height_c28_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_height_c28_empty_n : STD_LOGIC;
  signal HwReg_height_c28_full_n : STD_LOGIC;
  signal HwReg_height_c29_U_n_18 : STD_LOGIC;
  signal HwReg_height_c29_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_height_c29_empty_n : STD_LOGIC;
  signal HwReg_height_c29_full_n : STD_LOGIC;
  signal HwReg_height_c30_channel_U_n_5 : STD_LOGIC;
  signal HwReg_height_c30_channel_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_height_c30_channel_empty_n : STD_LOGIC;
  signal HwReg_height_c30_channel_full_n : STD_LOGIC;
  signal HwReg_height_c_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_height_c_empty_n : STD_LOGIC;
  signal HwReg_height_c_full_n : STD_LOGIC;
  signal HwReg_width_c19_dout : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal HwReg_width_c19_empty_n : STD_LOGIC;
  signal HwReg_width_c19_full_n : STD_LOGIC;
  signal HwReg_width_c20_dout : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal HwReg_width_c20_empty_n : STD_LOGIC;
  signal HwReg_width_c20_full_n : STD_LOGIC;
  signal HwReg_width_c21_dout : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal HwReg_width_c21_empty_n : STD_LOGIC;
  signal HwReg_width_c21_full_n : STD_LOGIC;
  signal HwReg_width_c22_dout : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal HwReg_width_c22_empty_n : STD_LOGIC;
  signal HwReg_width_c22_full_n : STD_LOGIC;
  signal HwReg_width_c23_dout : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal HwReg_width_c23_empty_n : STD_LOGIC;
  signal HwReg_width_c23_full_n : STD_LOGIC;
  signal HwReg_width_c24_channel_dout : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal HwReg_width_c24_channel_empty_n : STD_LOGIC;
  signal HwReg_width_c24_channel_full_n : STD_LOGIC;
  signal HwReg_width_c_dout : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal HwReg_width_c_empty_n : STD_LOGIC;
  signal HwReg_width_c_full_n : STD_LOGIC;
  signal InVideoFormat : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal K11 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K12 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K13 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K21 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K22 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K23 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K31 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal MultiPixStream2AXIvideo_U0_Height_read : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_done : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_start : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_11 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_13 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_7 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_8 : STD_LOGIC;
  signal OutVideoFormat : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[0]_6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[1]_5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln998_fu_213_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln998_fu_229_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_done_reg : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_phi_mux_axi_data_7_phi_fu_201_p6 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal ap_return_10_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_11_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_return_12_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_return_13_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_return_14_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_15_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_16_preg : STD_LOGIC;
  signal ap_return_17_preg : STD_LOGIC;
  signal ap_return_18_preg : STD_LOGIC;
  signal ap_return_19_preg : STD_LOGIC;
  signal ap_return_20_preg : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal ap_return_21_preg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_return_8_preg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ap_return_9_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_BOffset_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ClampMin_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ClipMax_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_GOffset_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_InVideoFormat_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K11_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K12_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K13_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K21_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K22_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K23_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K31_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K32_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K33_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_OutVideoFormat_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ROffset_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_height_c30_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_width_c24_channel : STD_LOGIC;
  signal ap_sync_channel_write_bPassThru_420_In_loc_channel : STD_LOGIC;
  signal ap_sync_channel_write_bPassThru_420_Out_loc_channel : STD_LOGIC;
  signal ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel : STD_LOGIC;
  signal ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_BOffset_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ClampMin_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ClipMax_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_GOffset_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_InVideoFormat_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K11_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K12_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K13_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K21_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K22_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K23_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K31_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K32_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K33_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ROffset_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_height_c30_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_width_c24_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_bPassThru_420_In_loc_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5 : STD_LOGIC;
  signal axi_data_16_fu_513_p5 : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal bPassThru_420_In_loc_channel_U_n_10 : STD_LOGIC;
  signal bPassThru_420_In_loc_channel_dout : STD_LOGIC;
  signal bPassThru_420_In_loc_channel_full_n : STD_LOGIC;
  signal bPassThru_420_Out_loc_channel_U_n_10 : STD_LOGIC;
  signal bPassThru_420_Out_loc_channel_U_n_9 : STD_LOGIC;
  signal bPassThru_420_Out_loc_channel_dout : STD_LOGIC;
  signal bPassThru_420_Out_loc_channel_full_n : STD_LOGIC;
  signal bPassThru_422_or_420_In_loc_channel_U_n_10 : STD_LOGIC;
  signal bPassThru_422_or_420_In_loc_channel_U_n_11 : STD_LOGIC;
  signal bPassThru_422_or_420_In_loc_channel_U_n_5 : STD_LOGIC;
  signal bPassThru_422_or_420_In_loc_channel_dout : STD_LOGIC;
  signal bPassThru_422_or_420_In_loc_channel_full_n : STD_LOGIC;
  signal bPassThru_422_or_420_Out_loc_channel_dout : STD_LOGIC;
  signal bPassThru_422_or_420_Out_loc_channel_full_n : STD_LOGIC;
  signal cmp36674_i_fu_286_p2 : STD_LOGIC;
  signal cmp36674_i_fu_290_p2 : STD_LOGIC;
  signal data_in : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124/ap_phi_mux_axi_data_2_phi_fu_190_p6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170/p_14_in\ : STD_LOGIC;
  signal loopWidth_fu_280_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal loopWidth_fu_284_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr0_27 : STD_LOGIC;
  signal \mOutPtr0__0\ : STD_LOGIC;
  signal \mOutPtr0__0_20\ : STD_LOGIC;
  signal \mOutPtr0__9\ : STD_LOGIC;
  signal \mOutPtr0__9_24\ : STD_LOGIC;
  signal mOutPtr16_out : STD_LOGIC;
  signal mOutPtr16_out_12 : STD_LOGIC;
  signal mOutPtr16_out_13 : STD_LOGIC;
  signal mOutPtr16_out_15 : STD_LOGIC;
  signal mOutPtr16_out_17 : STD_LOGIC;
  signal mOutPtr16_out_21 : STD_LOGIC;
  signal mOutPtr16_out_25 : STD_LOGIC;
  signal mOutPtr16_out_8 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \pop__0\ : STD_LOGIC;
  signal \pop__0_19\ : STD_LOGIC;
  signal \pop__0_23\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal push_1 : STD_LOGIC;
  signal push_10 : STD_LOGIC;
  signal push_11 : STD_LOGIC;
  signal push_14 : STD_LOGIC;
  signal push_16 : STD_LOGIC;
  signal push_18 : STD_LOGIC;
  signal push_2 : STD_LOGIC;
  signal push_22 : STD_LOGIC;
  signal push_26 : STD_LOGIC;
  signal push_28 : STD_LOGIC;
  signal push_3 : STD_LOGIC;
  signal push_4 : STD_LOGIC;
  signal push_7 : STD_LOGIC;
  signal push_9 : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln767_fu_272_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal stream_csc_dout : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal stream_csc_empty_n : STD_LOGIC;
  signal stream_csc_full_n : STD_LOGIC;
  signal stream_in_dout : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal stream_in_empty_n : STD_LOGIC;
  signal stream_in_full_n : STD_LOGIC;
  signal stream_in_hresampled_U_n_7 : STD_LOGIC;
  signal stream_in_hresampled_dout : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal stream_in_hresampled_empty_n : STD_LOGIC;
  signal stream_in_hresampled_full_n : STD_LOGIC;
  signal stream_in_vresampled_dout : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal stream_in_vresampled_empty_n : STD_LOGIC;
  signal stream_in_vresampled_full_n : STD_LOGIC;
  signal stream_out_hresampled_dout : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal stream_out_hresampled_empty_n : STD_LOGIC;
  signal stream_out_hresampled_full_n : STD_LOGIC;
  signal stream_out_vresampled_dout : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal stream_out_vresampled_empty_n : STD_LOGIC;
  signal stream_out_vresampled_full_n : STD_LOGIC;
  signal tmp_reg_405 : STD_LOGIC;
  signal v_csc_core_U0_ap_ready : STD_LOGIC;
  signal v_csc_core_U0_ap_start : STD_LOGIC;
  signal v_csc_core_U0_n_12 : STD_LOGIC;
  signal v_csc_core_U0_n_13 : STD_LOGIC;
  signal v_csc_core_U0_n_5 : STD_LOGIC;
  signal v_csc_core_U0_n_8 : STD_LOGIC;
  signal v_csc_core_U0_n_9 : STD_LOGIC;
  signal v_csc_core_U0_stream_csc_din : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal v_hcresampler_core_2_U0_HwReg_height_read : STD_LOGIC;
  signal v_hcresampler_core_2_U0_ap_start : STD_LOGIC;
  signal v_hcresampler_core_2_U0_n_57 : STD_LOGIC;
  signal v_hcresampler_core_2_U0_stream_in_hresampled_din : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal v_hcresampler_core_2_U0_stream_in_vresampled_read : STD_LOGIC;
  signal v_hcresampler_core_U0_HwReg_width_c19_write : STD_LOGIC;
  signal v_hcresampler_core_U0_ap_start : STD_LOGIC;
  signal v_hcresampler_core_U0_n_54 : STD_LOGIC;
  signal v_hcresampler_core_U0_n_59 : STD_LOGIC;
  signal v_hcresampler_core_U0_stream_csc_read : STD_LOGIC;
  signal v_hcresampler_core_U0_stream_out_hresampled_din : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal v_vcresampler_core_1_U0_HwReg_height_c28_write : STD_LOGIC;
  signal v_vcresampler_core_1_U0_ap_start : STD_LOGIC;
  signal v_vcresampler_core_1_U0_n_58 : STD_LOGIC;
  signal v_vcresampler_core_1_U0_n_8 : STD_LOGIC;
  signal v_vcresampler_core_1_U0_stream_in_read : STD_LOGIC;
  signal v_vcresampler_core_1_U0_stream_in_vresampled_din : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal v_vcresampler_core_U0_HwReg_width_read : STD_LOGIC;
  signal v_vcresampler_core_U0_ap_start : STD_LOGIC;
  signal v_vcresampler_core_U0_n_7 : STD_LOGIC;
  signal v_vcresampler_core_U0_n_8 : STD_LOGIC;
  signal v_vcresampler_core_U0_stream_out_hresampled_read : STD_LOGIC;
  signal v_vcresampler_core_U0_stream_out_vresampled_din : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal yOffset_fu_189_p2 : STD_LOGIC;
  signal zext_ln765_fu_280_p1 : STD_LOGIC;
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(5) <= \<const0>\;
  m_axis_video_TKEEP(4) <= \<const0>\;
  m_axis_video_TKEEP(3) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const0>\;
  m_axis_video_TKEEP(1) <= \<const0>\;
  m_axis_video_TKEEP(0) <= \<const0>\;
  m_axis_video_TSTRB(5) <= \<const0>\;
  m_axis_video_TSTRB(4) <= \<const0>\;
  m_axis_video_TSTRB(3) <= \<const0>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
AXIvideo2MultiPixStream_U0: entity work.bd_2d50_csc_0_AXIvideo2MultiPixStream
     port map (
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      \B_V_data_1_state_reg[1]\ => s_axis_video_TREADY,
      D(10 downto 0) => HwReg_width_c24_channel_dout(11 downto 1),
      E(0) => AXIvideo2MultiPixStream_U0_n_56,
      HwReg_InVideoFormat_channel_dout(0) => HwReg_InVideoFormat_channel_dout(0),
      Q(0) => AXIvideo2MultiPixStream_U0_n_7,
      SR(0) => ap_NS_fsm(1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \cond_reg_406_reg[0]_0\ => HwReg_InVideoFormat_channel_U_n_9,
      \d_read_reg_22_reg[11]\(11 downto 0) => HwReg_height_c30_channel_dout(11 downto 0),
      \in\(47 downto 0) => AXIvideo2MultiPixStream_U0_stream_in_din(47 downto 0),
      mOutPtr16_out => mOutPtr16_out,
      \pix_0_5_0_0_0_load615_lcssa657_i_fu_96_reg[7]\ => HwReg_InVideoFormat_channel_U_n_8,
      push => push,
      s_axis_video_TDATA(47 downto 0) => s_axis_video_TDATA(47 downto 0),
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_full_n => stream_in_full_n,
      v_vcresampler_core_1_U0_stream_in_read => v_vcresampler_core_1_U0_stream_in_read
    );
Block_entry3_proc_U0: entity work.bd_2d50_csc_0_Block_entry3_proc
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_return_16 => Block_entry3_proc_U0_ap_return_16,
      Block_entry3_proc_U0_ap_return_17 => Block_entry3_proc_U0_ap_return_17,
      Block_entry3_proc_U0_ap_return_18 => Block_entry3_proc_U0_ap_return_18,
      Block_entry3_proc_U0_ap_return_19 => Block_entry3_proc_U0_ap_return_19,
      D(7 downto 0) => Block_entry3_proc_U0_ap_return_0(7 downto 0),
      HwReg_BOffset_channel_full_n => HwReg_BOffset_channel_full_n,
      HwReg_ClampMin_channel_full_n => HwReg_ClampMin_channel_full_n,
      HwReg_ClipMax_channel_full_n => HwReg_ClipMax_channel_full_n,
      HwReg_GOffset_channel_full_n => HwReg_GOffset_channel_full_n,
      HwReg_InVideoFormat_channel_full_n => HwReg_InVideoFormat_channel_full_n,
      HwReg_K11_channel_full_n => HwReg_K11_channel_full_n,
      HwReg_K12_channel_full_n => HwReg_K12_channel_full_n,
      HwReg_K13_channel_full_n => HwReg_K13_channel_full_n,
      HwReg_K21_channel_full_n => HwReg_K21_channel_full_n,
      HwReg_K22_channel_full_n => HwReg_K22_channel_full_n,
      HwReg_K23_channel_full_n => HwReg_K23_channel_full_n,
      HwReg_K31_channel_full_n => HwReg_K31_channel_full_n,
      HwReg_K32_channel_full_n => HwReg_K32_channel_full_n,
      HwReg_K33_channel_full_n => HwReg_K33_channel_full_n,
      HwReg_OutVideoFormat_channel_full_n => HwReg_OutVideoFormat_channel_full_n,
      HwReg_ROffset_channel_full_n => HwReg_ROffset_channel_full_n,
      HwReg_height_c30_channel_full_n => HwReg_height_c30_channel_full_n,
      HwReg_width_c24_channel_full_n => HwReg_width_c24_channel_full_n,
      Q(7 downto 0) => InVideoFormat(7 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_2_0 => HwReg_K11_channel_U_n_7,
      ap_done_reg_i_2_1 => HwReg_K22_channel_U_n_7,
      ap_done_reg_i_3_0 => HwReg_ClipMax_channel_U_n_7,
      ap_done_reg_reg_0(15 downto 0) => Block_entry3_proc_U0_ap_return_2(15 downto 0),
      ap_done_reg_reg_1(15 downto 0) => Block_entry3_proc_U0_ap_return_3(15 downto 0),
      ap_done_reg_reg_2(15 downto 0) => Block_entry3_proc_U0_ap_return_4(15 downto 0),
      ap_done_reg_reg_3(15 downto 0) => Block_entry3_proc_U0_ap_return_5(15 downto 0),
      ap_done_reg_reg_4(15 downto 0) => Block_entry3_proc_U0_ap_return_6(15 downto 0),
      ap_done_reg_reg_5(15 downto 0) => Block_entry3_proc_U0_ap_return_7(15 downto 0),
      ap_done_reg_reg_6(0) => Block_entry3_proc_U0_ap_return_8(15),
      \ap_return_10_preg_reg[15]_0\(15 downto 0) => ap_return_10_preg(15 downto 0),
      \ap_return_10_preg_reg[15]_1\(15 downto 0) => Block_entry3_proc_U0_ap_return_10(15 downto 0),
      \ap_return_11_preg_reg[9]_0\(9 downto 0) => ap_return_11_preg(9 downto 0),
      \ap_return_11_preg_reg[9]_1\(9 downto 0) => Block_entry3_proc_U0_ap_return_11(9 downto 0),
      \ap_return_12_preg_reg[9]_0\(9 downto 0) => ap_return_12_preg(9 downto 0),
      \ap_return_12_preg_reg[9]_1\(9 downto 0) => Block_entry3_proc_U0_ap_return_12(9 downto 0),
      \ap_return_13_preg_reg[9]_0\(9 downto 0) => ap_return_13_preg(9 downto 0),
      \ap_return_13_preg_reg[9]_1\(9 downto 0) => Block_entry3_proc_U0_ap_return_13(9 downto 0),
      \ap_return_14_preg_reg[7]_0\(7 downto 0) => ap_return_14_preg(7 downto 0),
      \ap_return_14_preg_reg[7]_1\(7 downto 0) => Block_entry3_proc_U0_ap_return_14(7 downto 0),
      \ap_return_15_preg_reg[7]_0\(7 downto 0) => ap_return_15_preg(7 downto 0),
      \ap_return_15_preg_reg[7]_1\(7 downto 0) => Block_entry3_proc_U0_ap_return_15(7 downto 0),
      ap_return_16_preg => ap_return_16_preg,
      ap_return_17_preg => ap_return_17_preg,
      ap_return_18_preg => ap_return_18_preg,
      ap_return_19_preg => ap_return_19_preg,
      \ap_return_1_preg_reg[0]_0\ => CTRL_s_axi_U_n_14,
      \ap_return_1_preg_reg[7]_0\(7 downto 0) => OutVideoFormat(7 downto 0),
      \ap_return_20_preg_reg[11]_0\(10 downto 0) => ap_return_20_preg(11 downto 1),
      \ap_return_20_preg_reg[11]_1\(10 downto 0) => Block_entry3_proc_U0_ap_return_20(11 downto 1),
      \ap_return_21_preg_reg[11]_0\(11 downto 0) => ap_return_21_preg(11 downto 0),
      \ap_return_21_preg_reg[11]_1\(11 downto 0) => Block_entry3_proc_U0_ap_return_21(11 downto 0),
      \ap_return_2_preg_reg[15]_0\(15 downto 0) => K11(15 downto 0),
      \ap_return_3_preg_reg[15]_0\(15 downto 0) => K12(15 downto 0),
      \ap_return_4_preg_reg[15]_0\(15 downto 0) => K13(15 downto 0),
      \ap_return_5_preg_reg[15]_0\(15 downto 0) => K21(15 downto 0),
      \ap_return_6_preg_reg[15]_0\(15 downto 0) => K22(15 downto 0),
      \ap_return_7_preg_reg[15]_0\(15 downto 0) => K23(15 downto 0),
      \ap_return_7_preg_reg[5]_0\ => CTRL_s_axi_U_n_42,
      \ap_return_8_preg_reg[14]_0\(14 downto 0) => ap_return_8_preg(14 downto 0),
      \ap_return_8_preg_reg[14]_1\(14 downto 0) => Block_entry3_proc_U0_ap_return_8(14 downto 0),
      \ap_return_8_preg_reg[15]_0\(0) => K31(15),
      \ap_return_9_preg_reg[15]_0\(15 downto 0) => ap_return_9_preg(15 downto 0),
      \ap_return_9_preg_reg[15]_1\(15 downto 0) => Block_entry3_proc_U0_ap_return_9(15 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_BOffset_channel => ap_sync_channel_write_HwReg_BOffset_channel,
      ap_sync_channel_write_HwReg_ClampMin_channel => ap_sync_channel_write_HwReg_ClampMin_channel,
      ap_sync_channel_write_HwReg_ClipMax_channel => ap_sync_channel_write_HwReg_ClipMax_channel,
      ap_sync_channel_write_HwReg_GOffset_channel => ap_sync_channel_write_HwReg_GOffset_channel,
      ap_sync_channel_write_HwReg_InVideoFormat_channel => ap_sync_channel_write_HwReg_InVideoFormat_channel,
      ap_sync_channel_write_HwReg_K11_channel => ap_sync_channel_write_HwReg_K11_channel,
      ap_sync_channel_write_HwReg_K12_channel => ap_sync_channel_write_HwReg_K12_channel,
      ap_sync_channel_write_HwReg_K13_channel => ap_sync_channel_write_HwReg_K13_channel,
      ap_sync_channel_write_HwReg_K21_channel => ap_sync_channel_write_HwReg_K21_channel,
      ap_sync_channel_write_HwReg_K22_channel => ap_sync_channel_write_HwReg_K22_channel,
      ap_sync_channel_write_HwReg_K23_channel => ap_sync_channel_write_HwReg_K23_channel,
      ap_sync_channel_write_HwReg_K31_channel => ap_sync_channel_write_HwReg_K31_channel,
      ap_sync_channel_write_HwReg_K32_channel => ap_sync_channel_write_HwReg_K32_channel,
      ap_sync_channel_write_HwReg_K33_channel => ap_sync_channel_write_HwReg_K33_channel,
      ap_sync_channel_write_HwReg_OutVideoFormat_channel => ap_sync_channel_write_HwReg_OutVideoFormat_channel,
      ap_sync_channel_write_HwReg_ROffset_channel => ap_sync_channel_write_HwReg_ROffset_channel,
      ap_sync_channel_write_HwReg_height_c30_channel => ap_sync_channel_write_HwReg_height_c30_channel,
      ap_sync_channel_write_HwReg_width_c24_channel => ap_sync_channel_write_HwReg_width_c24_channel,
      ap_sync_channel_write_bPassThru_420_In_loc_channel => ap_sync_channel_write_bPassThru_420_In_loc_channel,
      ap_sync_channel_write_bPassThru_420_Out_loc_channel => ap_sync_channel_write_bPassThru_420_Out_loc_channel,
      ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel => ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel,
      ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel => ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel,
      ap_sync_reg_channel_write_HwReg_BOffset_channel => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      ap_sync_reg_channel_write_HwReg_ClampMin_channel => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      ap_sync_reg_channel_write_HwReg_ClipMax_channel => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      ap_sync_reg_channel_write_HwReg_GOffset_channel => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      ap_sync_reg_channel_write_HwReg_InVideoFormat_channel => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      ap_sync_reg_channel_write_HwReg_K11_channel => ap_sync_reg_channel_write_HwReg_K11_channel,
      ap_sync_reg_channel_write_HwReg_K12_channel => ap_sync_reg_channel_write_HwReg_K12_channel,
      ap_sync_reg_channel_write_HwReg_K13_channel => ap_sync_reg_channel_write_HwReg_K13_channel,
      ap_sync_reg_channel_write_HwReg_K21_channel => ap_sync_reg_channel_write_HwReg_K21_channel,
      ap_sync_reg_channel_write_HwReg_K22_channel => ap_sync_reg_channel_write_HwReg_K22_channel,
      ap_sync_reg_channel_write_HwReg_K23_channel => ap_sync_reg_channel_write_HwReg_K23_channel,
      ap_sync_reg_channel_write_HwReg_K31_channel => ap_sync_reg_channel_write_HwReg_K31_channel,
      ap_sync_reg_channel_write_HwReg_K32_channel => ap_sync_reg_channel_write_HwReg_K32_channel,
      ap_sync_reg_channel_write_HwReg_K32_channel_reg => CTRL_s_axi_U_n_150,
      ap_sync_reg_channel_write_HwReg_K33_channel => ap_sync_reg_channel_write_HwReg_K33_channel,
      ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      ap_sync_reg_channel_write_HwReg_ROffset_channel => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      ap_sync_reg_channel_write_HwReg_height_c30_channel => ap_sync_reg_channel_write_HwReg_height_c30_channel,
      ap_sync_reg_channel_write_HwReg_width_c24_channel => ap_sync_reg_channel_write_HwReg_width_c24_channel,
      ap_sync_reg_channel_write_bPassThru_420_In_loc_channel => ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
      ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel => ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
      ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel,
      ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg => HwReg_ROffset_channel_U_n_7,
      ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_0 => HwReg_K33_channel_U_n_7,
      ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_1 => bPassThru_422_or_420_In_loc_channel_U_n_10,
      ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_2 => bPassThru_420_In_loc_channel_U_n_10,
      ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_3 => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5,
      bPassThru_420_In_loc_channel_full_n => bPassThru_420_In_loc_channel_full_n,
      bPassThru_420_Out_loc_channel_full_n => bPassThru_420_Out_loc_channel_full_n,
      bPassThru_422_or_420_In_loc_channel_full_n => bPassThru_422_or_420_In_loc_channel_full_n,
      bPassThru_422_or_420_Out_loc_channel_full_n => bPassThru_422_or_420_Out_loc_channel_full_n,
      \in\(7 downto 0) => Block_entry3_proc_U0_ap_return_1(7 downto 0),
      push => push_3,
      push_0 => push_2,
      push_1 => push_1,
      push_2 => push_0
    );
CTRL_s_axi_U: entity work.bd_2d50_csc_0_CTRL_s_axi
     port map (
      Block_entry3_proc_U0_ap_return_16 => Block_entry3_proc_U0_ap_return_16,
      Block_entry3_proc_U0_ap_return_17 => Block_entry3_proc_U0_ap_return_17,
      Block_entry3_proc_U0_ap_return_18 => Block_entry3_proc_U0_ap_return_18,
      Block_entry3_proc_U0_ap_return_19 => Block_entry3_proc_U0_ap_return_19,
      D(10 downto 0) => Block_entry3_proc_U0_ap_return_20(11 downto 1),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CTRL_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CTRL_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CTRL_WREADY,
      InVideoFormat(7 downto 0) => InVideoFormat(7 downto 0),
      K11(15 downto 0) => K11(15 downto 0),
      K12(15 downto 0) => K12(15 downto 0),
      K13(15 downto 0) => K13(15 downto 0),
      K21(15 downto 0) => K21(15 downto 0),
      K22(15 downto 0) => K22(15 downto 0),
      K23(15 downto 0) => K23(15 downto 0),
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      OutVideoFormat(7 downto 0) => OutVideoFormat(7 downto 0),
      \SRL_SIG_reg[0][11]\(10 downto 0) => ap_return_20_preg(11 downto 1),
      \SRL_SIG_reg[0][11]_0\(11 downto 0) => ap_return_21_preg(11 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_idle => ap_idle,
      \ap_return_10_preg_reg[15]\(15 downto 0) => ap_return_10_preg(15 downto 0),
      \ap_return_11_preg_reg[9]\(9 downto 0) => ap_return_11_preg(9 downto 0),
      \ap_return_12_preg_reg[9]\(9 downto 0) => ap_return_12_preg(9 downto 0),
      \ap_return_13_preg_reg[9]\(9 downto 0) => ap_return_13_preg(9 downto 0),
      \ap_return_14_preg_reg[7]\(7 downto 0) => ap_return_14_preg(7 downto 0),
      \ap_return_15_preg_reg[7]\(7 downto 0) => ap_return_15_preg(7 downto 0),
      ap_return_16_preg => ap_return_16_preg,
      ap_return_17_preg => ap_return_17_preg,
      ap_return_18_preg => ap_return_18_preg,
      ap_return_19_preg => ap_return_19_preg,
      \ap_return_8_preg_reg[14]\(14 downto 0) => ap_return_8_preg(14 downto 0),
      \ap_return_9_preg_reg[15]\(15 downto 0) => ap_return_9_preg(15 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(14 downto 0) => Block_entry3_proc_U0_ap_return_8(14 downto 0),
      \int_BOffset_reg[9]_0\(9 downto 0) => Block_entry3_proc_U0_ap_return_13(9 downto 0),
      \int_ClampMin_reg[7]_0\(7 downto 0) => Block_entry3_proc_U0_ap_return_14(7 downto 0),
      \int_ClipMax_reg[7]_0\(7 downto 0) => Block_entry3_proc_U0_ap_return_15(7 downto 0),
      \int_GOffset_reg[9]_0\(9 downto 0) => Block_entry3_proc_U0_ap_return_12(9 downto 0),
      \int_K31_reg[15]_0\(0) => K31(15),
      \int_K32_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_9(15 downto 0),
      \int_K33_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_10(15 downto 0),
      \int_ROffset_reg[9]_0\(9 downto 0) => Block_entry3_proc_U0_ap_return_11(9 downto 0),
      int_ap_start_reg_rep_0 => CTRL_s_axi_U_n_14,
      \int_ap_start_reg_rep__0_0\ => CTRL_s_axi_U_n_150,
      \int_ap_start_reg_rep__1_0\ => CTRL_s_axi_U_n_42,
      \int_height_reg[11]_0\(11 downto 0) => Block_entry3_proc_U0_ap_return_21(11 downto 0),
      interrupt => interrupt,
      s_axi_CTRL_ARADDR(7 downto 0) => s_axi_CTRL_ARADDR(7 downto 0),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(7 downto 0) => s_axi_CTRL_AWADDR(7 downto 0),
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(15 downto 0) => \^s_axi_ctrl_rdata\(15 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(15 downto 0) => s_axi_CTRL_WDATA(15 downto 0),
      s_axi_CTRL_WSTRB(1 downto 0) => s_axi_CTRL_WSTRB(1 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
HwReg_BOffset_channel_U: entity work.bd_2d50_csc_0_fifo_w10_d5_S
     port map (
      HwReg_BOffset_channel_empty_n => HwReg_BOffset_channel_empty_n,
      HwReg_BOffset_channel_full_n => HwReg_BOffset_channel_full_n,
      HwReg_GOffset_channel_empty_n => HwReg_GOffset_channel_empty_n,
      HwReg_K33_channel_empty_n => HwReg_K33_channel_empty_n,
      HwReg_ROffset_channel_empty_n => HwReg_ROffset_channel_empty_n,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_idle => ap_idle,
      ap_sync_reg_channel_write_HwReg_BOffset_channel => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      \in\(9 downto 0) => Block_entry3_proc_U0_ap_return_13(9 downto 0),
      int_ap_idle_reg => HwReg_height_c30_channel_U_n_5,
      int_ap_idle_reg_0 => bPassThru_422_or_420_In_loc_channel_U_n_11,
      int_ap_idle_reg_1 => HwReg_K12_channel_U_n_7,
      int_ap_idle_reg_2 => HwReg_ClampMin_channel_U_n_7,
      \mOutPtr_reg[0]_0\ => CTRL_s_axi_U_n_42,
      \out\(9 downto 0) => HwReg_BOffset_channel_dout(9 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_ClampMin_channel_U: entity work.bd_2d50_csc_0_fifo_w8_d5_S
     port map (
      HwReg_ClampMin_channel_empty_n => HwReg_ClampMin_channel_empty_n,
      HwReg_ClampMin_channel_full_n => HwReg_ClampMin_channel_full_n,
      HwReg_ClipMax_channel_empty_n => HwReg_ClipMax_channel_empty_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_ClampMin_channel => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      empty_n_reg_0 => HwReg_ClampMin_channel_U_n_7,
      \in\(7 downto 0) => Block_entry3_proc_U0_ap_return_14(7 downto 0),
      \mOutPtr_reg[0]_0\ => CTRL_s_axi_U_n_14,
      \out\(7 downto 0) => HwReg_ClampMin_channel_dout(7 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready,
      v_vcresampler_core_1_U0_ap_start => v_vcresampler_core_1_U0_ap_start,
      v_vcresampler_core_U0_ap_start => v_vcresampler_core_U0_ap_start
    );
HwReg_ClipMax_channel_U: entity work.bd_2d50_csc_0_fifo_w8_d5_S_0
     port map (
      HwReg_BOffset_channel_full_n => HwReg_BOffset_channel_full_n,
      HwReg_ClipMax_channel_empty_n => HwReg_ClipMax_channel_empty_n,
      HwReg_ClipMax_channel_full_n => HwReg_ClipMax_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_BOffset_channel => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      ap_sync_reg_channel_write_HwReg_ClipMax_channel => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg => HwReg_ClipMax_channel_U_n_7,
      \in\(7 downto 0) => Block_entry3_proc_U0_ap_return_15(7 downto 0),
      \mOutPtr_reg[0]_0\ => CTRL_s_axi_U_n_14,
      \out\(7 downto 0) => HwReg_ClipMax_channel_dout(7 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_GOffset_channel_U: entity work.bd_2d50_csc_0_fifo_w10_d5_S_1
     port map (
      HwReg_GOffset_channel_empty_n => HwReg_GOffset_channel_empty_n,
      HwReg_GOffset_channel_full_n => HwReg_GOffset_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_GOffset_channel => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      \in\(9 downto 0) => Block_entry3_proc_U0_ap_return_12(9 downto 0),
      \mOutPtr_reg[0]_0\ => CTRL_s_axi_U_n_42,
      \out\(9 downto 0) => HwReg_GOffset_channel_dout(9 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_InVideoFormat_channel_U: entity work.bd_2d50_csc_0_fifo_w8_d2_S
     port map (
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      D(7 downto 0) => Block_entry3_proc_U0_ap_return_0(7 downto 0),
      HwReg_InVideoFormat_channel_dout(0) => HwReg_InVideoFormat_channel_dout(0),
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_InVideoFormat_channel_full_n => HwReg_InVideoFormat_channel_full_n,
      HwReg_height_c29_full_n => HwReg_height_c29_full_n,
      HwReg_height_c30_channel_empty_n => HwReg_height_c30_channel_empty_n,
      HwReg_width_c23_full_n => HwReg_width_c23_full_n,
      HwReg_width_c24_channel_empty_n => HwReg_width_c24_channel_empty_n,
      Q(0) => AXIvideo2MultiPixStream_U0_n_7,
      SR(0) => ap_NS_fsm(1),
      \SRL_SIG_reg[0][0]\ => HwReg_InVideoFormat_channel_U_n_8,
      \SRL_SIG_reg[1][0]\ => CTRL_s_axi_U_n_14,
      \SRL_SIG_reg[1][7]\ => HwReg_InVideoFormat_channel_U_n_9,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_InVideoFormat_channel => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel
    );
HwReg_K11_channel_U: entity work.bd_2d50_csc_0_fifo_w16_d5_S
     port map (
      HwReg_K11_channel_empty_n => HwReg_K11_channel_empty_n,
      HwReg_K11_channel_full_n => HwReg_K11_channel_full_n,
      HwReg_K12_channel_full_n => HwReg_K12_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_8 => CTRL_s_axi_U_n_14,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K11_channel => ap_sync_reg_channel_write_HwReg_K11_channel,
      ap_sync_reg_channel_write_HwReg_K11_channel_reg => HwReg_K11_channel_U_n_7,
      ap_sync_reg_channel_write_HwReg_K12_channel => ap_sync_reg_channel_write_HwReg_K12_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_2(15 downto 0),
      \mOutPtr_reg[0]_0\ => CTRL_s_axi_U_n_150,
      \out\(15 downto 0) => HwReg_K11_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K12_channel_U: entity work.bd_2d50_csc_0_fifo_w16_d5_S_2
     port map (
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_K11_channel_empty_n => HwReg_K11_channel_empty_n,
      HwReg_K12_channel_empty_n => HwReg_K12_channel_empty_n,
      HwReg_K12_channel_full_n => HwReg_K12_channel_full_n,
      HwReg_K13_channel_empty_n => HwReg_K13_channel_empty_n,
      HwReg_K21_channel_empty_n => HwReg_K21_channel_empty_n,
      HwReg_K22_channel_empty_n => HwReg_K22_channel_empty_n,
      HwReg_K23_channel_empty_n => HwReg_K23_channel_empty_n,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K12_channel => ap_sync_reg_channel_write_HwReg_K12_channel,
      empty_n_reg_0 => HwReg_K12_channel_U_n_7,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_3(15 downto 0),
      int_ap_idle_reg => bPassThru_420_Out_loc_channel_U_n_10,
      \mOutPtr_reg[0]_0\ => CTRL_s_axi_U_n_150,
      \out\(15 downto 0) => HwReg_K12_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K13_channel_U: entity work.bd_2d50_csc_0_fifo_w16_d5_S_3
     port map (
      HwReg_K13_channel_empty_n => HwReg_K13_channel_empty_n,
      HwReg_K13_channel_full_n => HwReg_K13_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K13_channel => ap_sync_reg_channel_write_HwReg_K13_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_4(15 downto 0),
      \mOutPtr_reg[0]_0\ => CTRL_s_axi_U_n_150,
      \out\(15 downto 0) => HwReg_K13_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K21_channel_U: entity work.bd_2d50_csc_0_fifo_w16_d5_S_4
     port map (
      HwReg_K21_channel_empty_n => HwReg_K21_channel_empty_n,
      HwReg_K21_channel_full_n => HwReg_K21_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K21_channel => ap_sync_reg_channel_write_HwReg_K21_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_5(15 downto 0),
      \mOutPtr_reg[0]_0\ => CTRL_s_axi_U_n_150,
      \out\(15 downto 0) => HwReg_K21_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K22_channel_U: entity work.bd_2d50_csc_0_fifo_w16_d5_S_5
     port map (
      HwReg_K22_channel_empty_n => HwReg_K22_channel_empty_n,
      HwReg_K22_channel_full_n => HwReg_K22_channel_full_n,
      HwReg_K23_channel_full_n => HwReg_K23_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_9 => CTRL_s_axi_U_n_14,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K22_channel => ap_sync_reg_channel_write_HwReg_K22_channel,
      ap_sync_reg_channel_write_HwReg_K22_channel_reg => HwReg_K22_channel_U_n_7,
      ap_sync_reg_channel_write_HwReg_K23_channel => ap_sync_reg_channel_write_HwReg_K23_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_6(15 downto 0),
      \mOutPtr_reg[0]_0\ => CTRL_s_axi_U_n_150,
      \out\(15 downto 0) => HwReg_K22_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K23_channel_U: entity work.bd_2d50_csc_0_fifo_w16_d5_S_6
     port map (
      HwReg_K11_channel_empty_n => HwReg_K11_channel_empty_n,
      HwReg_K12_channel_empty_n => HwReg_K12_channel_empty_n,
      HwReg_K13_channel_empty_n => HwReg_K13_channel_empty_n,
      HwReg_K21_channel_empty_n => HwReg_K21_channel_empty_n,
      HwReg_K22_channel_empty_n => HwReg_K22_channel_empty_n,
      HwReg_K23_channel_empty_n => HwReg_K23_channel_empty_n,
      HwReg_K23_channel_full_n => HwReg_K23_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K23_channel => ap_sync_reg_channel_write_HwReg_K23_channel,
      empty_n_reg_0 => HwReg_K23_channel_U_n_7,
      empty_n_reg_1 => CTRL_s_axi_U_n_150,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_7(15 downto 0),
      \mOutPtr_reg[0]_0\ => CTRL_s_axi_U_n_42,
      \out\(15 downto 0) => HwReg_K23_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K31_channel_U: entity work.bd_2d50_csc_0_fifo_w16_d5_S_7
     port map (
      HwReg_BOffset_channel_empty_n => HwReg_BOffset_channel_empty_n,
      HwReg_ClampMin_channel_empty_n => HwReg_ClampMin_channel_empty_n,
      HwReg_ClipMax_channel_empty_n => HwReg_ClipMax_channel_empty_n,
      HwReg_GOffset_channel_empty_n => HwReg_GOffset_channel_empty_n,
      HwReg_K31_channel_empty_n => HwReg_K31_channel_empty_n,
      HwReg_K31_channel_full_n => HwReg_K31_channel_full_n,
      HwReg_K32_channel_empty_n => HwReg_K32_channel_empty_n,
      HwReg_K33_channel_empty_n => HwReg_K33_channel_empty_n,
      HwReg_ROffset_channel_empty_n => HwReg_ROffset_channel_empty_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K31_channel => ap_sync_reg_channel_write_HwReg_K31_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_8(15 downto 0),
      \mOutPtr_reg[0]_0\ => CTRL_s_axi_U_n_42,
      \out\(15 downto 0) => HwReg_K31_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready,
      v_csc_core_U0_ap_start => v_csc_core_U0_ap_start,
      \y_fu_96_reg[0]\ => HwReg_K23_channel_U_n_7
    );
HwReg_K32_channel_U: entity work.bd_2d50_csc_0_fifo_w16_d5_S_8
     port map (
      HwReg_K32_channel_empty_n => HwReg_K32_channel_empty_n,
      HwReg_K32_channel_full_n => HwReg_K32_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K32_channel => ap_sync_reg_channel_write_HwReg_K32_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_9(15 downto 0),
      \mOutPtr_reg[0]_0\ => CTRL_s_axi_U_n_42,
      \out\(15 downto 0) => HwReg_K32_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K33_channel_U: entity work.bd_2d50_csc_0_fifo_w16_d5_S_9
     port map (
      HwReg_K33_channel_empty_n => HwReg_K33_channel_empty_n,
      HwReg_K33_channel_full_n => HwReg_K33_channel_full_n,
      HwReg_OutVideoFormat_channel_full_n => HwReg_OutVideoFormat_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_2 => CTRL_s_axi_U_n_14,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_K33_channel => ap_sync_reg_channel_write_HwReg_K33_channel,
      ap_sync_reg_channel_write_HwReg_K33_channel_reg => HwReg_K33_channel_U_n_7,
      ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_10(15 downto 0),
      \mOutPtr_reg[0]_0\ => CTRL_s_axi_U_n_42,
      \out\(15 downto 0) => HwReg_K33_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_OutVideoFormat_channel_U: entity work.bd_2d50_csc_0_fifo_w8_d8_S
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      D(31 downto 24) => data_in(39 downto 32),
      D(23 downto 16) => axi_data_16_fu_513_p5(31 downto 24),
      D(15 downto 8) => ap_phi_mux_axi_data_7_phi_fu_201_p6(15 downto 8),
      D(7 downto 0) => \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124/ap_phi_mux_axi_data_2_phi_fu_190_p6\(7 downto 0),
      E(0) => MultiPixStream2AXIvideo_U0_n_13,
      HwReg_OutVideoFormat_channel_full_n => HwReg_OutVideoFormat_channel_full_n,
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      ap_clk => ap_clk,
      ap_clk_0 => HwReg_OutVideoFormat_channel_U_n_7,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      if_dout(47 downto 0) => stream_out_vresampled_dout(47 downto 0),
      \in\(7 downto 0) => Block_entry3_proc_U0_ap_return_1(7 downto 0),
      \mOutPtr0__0\ => \mOutPtr0__0\,
      mOutPtr16_out => mOutPtr16_out_12,
      \mOutPtr_reg[3]_0\ => CTRL_s_axi_U_n_14,
      \out\(0) => HwReg_OutVideoFormat_channel_dout(0),
      push => push_4
    );
HwReg_ROffset_channel_U: entity work.bd_2d50_csc_0_fifo_w10_d5_S_10
     port map (
      HwReg_ROffset_channel_empty_n => HwReg_ROffset_channel_empty_n,
      HwReg_ROffset_channel_full_n => HwReg_ROffset_channel_full_n,
      HwReg_height_c30_channel_full_n => HwReg_height_c30_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_2 => CTRL_s_axi_U_n_14,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_ROffset_channel => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      ap_sync_reg_channel_write_HwReg_ROffset_channel_reg => HwReg_ROffset_channel_U_n_7,
      ap_sync_reg_channel_write_HwReg_height_c30_channel => ap_sync_reg_channel_write_HwReg_height_c30_channel,
      \in\(9 downto 0) => Block_entry3_proc_U0_ap_return_11(9 downto 0),
      \mOutPtr_reg[0]_0\ => CTRL_s_axi_U_n_42,
      \out\(9 downto 0) => HwReg_ROffset_channel_dout(9 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_height_c25_U: entity work.bd_2d50_csc_0_fifo_w12_d2_S
     port map (
      D(12 downto 0) => add_ln998_fu_213_p2(12 downto 0),
      E(0) => push_10,
      HwReg_height_c25_empty_n => HwReg_height_c25_empty_n,
      HwReg_height_c25_full_n => HwReg_height_c25_full_n,
      \SRL_SIG_reg[1][11]\(11 downto 0) => HwReg_height_c25_dout(11 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      bPassThru_420_Out_loc_channel_dout => bPassThru_420_Out_loc_channel_dout,
      if_din(11 downto 0) => HwReg_height_c26_dout(11 downto 0),
      v_hcresampler_core_U0_HwReg_width_c19_write => v_hcresampler_core_U0_HwReg_width_c19_write,
      v_vcresampler_core_U0_HwReg_width_read => v_vcresampler_core_U0_HwReg_width_read
    );
HwReg_height_c26_U: entity work.bd_2d50_csc_0_fifo_w12_d2_S_11
     port map (
      D(11 downto 0) => HwReg_height_c26_dout(11 downto 0),
      HwReg_height_c25_full_n => HwReg_height_c25_full_n,
      HwReg_height_c26_empty_n => HwReg_height_c26_empty_n,
      HwReg_height_c26_full_n => HwReg_height_c26_full_n,
      HwReg_width_c19_full_n => HwReg_width_c19_full_n,
      HwReg_width_c20_empty_n => HwReg_width_c20_empty_n,
      Q(0) => v_hcresampler_core_U0_n_59,
      \SRL_SIG_reg[0][11]\ => v_csc_core_U0_n_12,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(11 downto 0) => HwReg_height_c27_dout(11 downto 0),
      v_hcresampler_core_U0_HwReg_width_c19_write => v_hcresampler_core_U0_HwReg_width_c19_write,
      v_hcresampler_core_U0_ap_start => v_hcresampler_core_U0_ap_start
    );
HwReg_height_c27_U: entity work.bd_2d50_csc_0_fifo_w12_d2_S_12
     port map (
      E(0) => push_11,
      HwReg_height_c27_empty_n => HwReg_height_c27_empty_n,
      HwReg_height_c27_full_n => HwReg_height_c27_full_n,
      Q(1) => mOutPtr(2),
      Q(0) => mOutPtr(0),
      \SRL_SIG_reg[0][0]\(0) => \SRL_SIG_reg[0]_6\(0),
      \SRL_SIG_reg[1][0]\(0) => \SRL_SIG_reg[1]_5\(0),
      \SRL_SIG_reg[1][11]\(10 downto 0) => HwReg_height_c27_dout(11 downto 1),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      height_dout(11) => HwReg_height_c27_U_n_11,
      height_dout(10) => HwReg_height_c27_U_n_12,
      height_dout(9) => HwReg_height_c27_U_n_13,
      height_dout(8) => HwReg_height_c27_U_n_14,
      height_dout(7) => HwReg_height_c27_U_n_15,
      height_dout(6) => HwReg_height_c27_U_n_16,
      height_dout(5) => HwReg_height_c27_U_n_17,
      height_dout(4) => HwReg_height_c27_U_n_18,
      height_dout(3) => HwReg_height_c27_U_n_19,
      height_dout(2) => HwReg_height_c27_U_n_20,
      height_dout(1) => HwReg_height_c27_U_n_21,
      height_dout(0) => HwReg_height_c27_dout(0),
      if_din(11 downto 0) => HwReg_height_c28_dout(11 downto 0),
      \mOutPtr_reg[1]_0\ => v_csc_core_U0_n_12,
      v_hcresampler_core_2_U0_HwReg_height_read => v_hcresampler_core_2_U0_HwReg_height_read
    );
HwReg_height_c28_U: entity work.bd_2d50_csc_0_fifo_w12_d2_S_13
     port map (
      D(11 downto 0) => HwReg_height_c28_dout(11 downto 0),
      E(0) => push_7,
      HwReg_height_c27_full_n => HwReg_height_c27_full_n,
      HwReg_height_c28_empty_n => HwReg_height_c28_empty_n,
      HwReg_height_c28_full_n => HwReg_height_c28_full_n,
      HwReg_height_c29_empty_n => HwReg_height_c29_empty_n,
      HwReg_width_c21_full_n => HwReg_width_c21_full_n,
      HwReg_width_c22_empty_n => HwReg_width_c22_empty_n,
      HwReg_width_c22_full_n => HwReg_width_c22_full_n,
      HwReg_width_c23_empty_n => HwReg_width_c23_empty_n,
      Q(0) => v_hcresampler_core_2_U0_n_57,
      \SRL_SIG_reg[1][0]\(0) => v_vcresampler_core_1_U0_n_8,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      full_n_reg_0 => HwReg_height_c28_U_n_5,
      if_din(11 downto 0) => HwReg_height_c29_dout(11 downto 0),
      v_hcresampler_core_2_U0_HwReg_height_read => v_hcresampler_core_2_U0_HwReg_height_read,
      v_hcresampler_core_2_U0_ap_start => v_hcresampler_core_2_U0_ap_start,
      v_vcresampler_core_1_U0_HwReg_height_c28_write => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      v_vcresampler_core_1_U0_ap_start => v_vcresampler_core_1_U0_ap_start
    );
HwReg_height_c29_U: entity work.bd_2d50_csc_0_fifo_w12_d2_S_14
     port map (
      D(12 downto 0) => add_ln998_fu_229_p2(12 downto 0),
      E(0) => HwReg_height_c29_U_n_18,
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_height_c29_empty_n => HwReg_height_c29_empty_n,
      HwReg_height_c29_full_n => HwReg_height_c29_full_n,
      HwReg_height_c30_channel_empty_n => HwReg_height_c30_channel_empty_n,
      HwReg_width_c23_empty_n => HwReg_width_c23_empty_n,
      HwReg_width_c23_full_n => HwReg_width_c23_full_n,
      HwReg_width_c24_channel_empty_n => HwReg_width_c24_channel_empty_n,
      Q(0) => AXIvideo2MultiPixStream_U0_n_7,
      \SRL_SIG_reg[1][11]\(11 downto 0) => HwReg_height_c29_dout(11 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      bPassThru_420_In_loc_channel_dout => bPassThru_420_In_loc_channel_dout,
      full_n_reg_0(0) => push_9,
      if_din(11 downto 0) => HwReg_height_c30_channel_dout(11 downto 0),
      mOutPtr16_out => mOutPtr16_out_8,
      v_vcresampler_core_1_U0_HwReg_height_c28_write => v_vcresampler_core_1_U0_HwReg_height_c28_write
    );
HwReg_height_c30_channel_U: entity work.bd_2d50_csc_0_fifo_w12_d2_S_15
     port map (
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      HwReg_height_c30_channel_empty_n => HwReg_height_c30_channel_empty_n,
      HwReg_height_c30_channel_full_n => HwReg_height_c30_channel_full_n,
      HwReg_width_c24_channel_empty_n => HwReg_width_c24_channel_empty_n,
      Q(0) => v_hcresampler_core_2_U0_n_57,
      \SRL_SIG_reg[1][0]\ => CTRL_s_axi_U_n_14,
      \SRL_SIG_reg[1][11]\(11 downto 0) => HwReg_height_c30_channel_dout(11 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_height_c30_channel => ap_sync_reg_channel_write_HwReg_height_c30_channel,
      empty_n_reg_0 => HwReg_height_c30_channel_U_n_5,
      if_din(11 downto 0) => Block_entry3_proc_U0_ap_return_21(11 downto 0),
      int_ap_idle_reg(0) => v_csc_core_U0_n_13,
      v_csc_core_U0_ap_start => v_csc_core_U0_ap_start,
      v_hcresampler_core_2_U0_ap_start => v_hcresampler_core_2_U0_ap_start
    );
HwReg_height_c_U: entity work.bd_2d50_csc_0_fifo_w12_d2_S_16
     port map (
      D(11 downto 0) => HwReg_height_c_dout(11 downto 0),
      E(0) => push_14,
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_height_c_full_n => HwReg_height_c_full_n,
      HwReg_width_c_empty_n => HwReg_width_c_empty_n,
      MultiPixStream2AXIvideo_U0_Height_read => MultiPixStream2AXIvideo_U0_Height_read,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => MultiPixStream2AXIvideo_U0_n_7,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(11 downto 0) => HwReg_height_c25_dout(11 downto 0),
      v_vcresampler_core_U0_HwReg_width_read => v_vcresampler_core_U0_HwReg_width_read
    );
HwReg_width_c19_U: entity work.bd_2d50_csc_0_fifo_w12_d2_S_17
     port map (
      D(10 downto 0) => HwReg_width_c19_dout(11 downto 1),
      E(0) => push_10,
      HwReg_height_c25_full_n => HwReg_height_c25_full_n,
      HwReg_height_c26_empty_n => HwReg_height_c26_empty_n,
      HwReg_width_c19_empty_n => HwReg_width_c19_empty_n,
      HwReg_width_c19_full_n => HwReg_width_c19_full_n,
      HwReg_width_c20_empty_n => HwReg_width_c20_empty_n,
      Q(0) => v_hcresampler_core_U0_n_59,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(10 downto 0) => HwReg_width_c20_dout(11 downto 1),
      v_hcresampler_core_U0_HwReg_width_c19_write => v_hcresampler_core_U0_HwReg_width_c19_write,
      v_hcresampler_core_U0_ap_start => v_hcresampler_core_U0_ap_start,
      v_vcresampler_core_U0_HwReg_width_read => v_vcresampler_core_U0_HwReg_width_read
    );
HwReg_width_c20_U: entity work.bd_2d50_csc_0_fifo_w12_d2_S_18
     port map (
      D(10 downto 0) => HwReg_width_c20_dout(11 downto 1),
      HwReg_width_c20_empty_n => HwReg_width_c20_empty_n,
      HwReg_width_c20_full_n => HwReg_width_c20_full_n,
      \SRL_SIG_reg[0][11]\(11 downto 0) => loopWidth_fu_284_p2(11 downto 0),
      \SRL_SIG_reg[0][11]_0\ => v_csc_core_U0_n_12,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      bPassThru_422_or_420_Out_loc_channel_dout => bPassThru_422_or_420_Out_loc_channel_dout,
      cmp36674_i_fu_290_p2 => cmp36674_i_fu_290_p2,
      if_din(10 downto 0) => HwReg_width_c21_dout(11 downto 1),
      v_hcresampler_core_U0_HwReg_width_c19_write => v_hcresampler_core_U0_HwReg_width_c19_write
    );
HwReg_width_c21_U: entity work.bd_2d50_csc_0_fifo_w12_d2_S_19
     port map (
      D(10 downto 0) => HwReg_width_c21_dout(11 downto 1),
      E(0) => push_11,
      HwReg_height_c27_full_n => HwReg_height_c27_full_n,
      HwReg_height_c28_empty_n => HwReg_height_c28_empty_n,
      HwReg_width_c21_empty_n => HwReg_width_c21_empty_n,
      HwReg_width_c21_full_n => HwReg_width_c21_full_n,
      HwReg_width_c22_empty_n => HwReg_width_c22_empty_n,
      Q(0) => v_hcresampler_core_2_U0_n_57,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(10 downto 0) => HwReg_width_c22_dout(11 downto 1),
      \mOutPtr_reg[1]_0\ => v_csc_core_U0_n_12,
      v_hcresampler_core_2_U0_HwReg_height_read => v_hcresampler_core_2_U0_HwReg_height_read,
      v_hcresampler_core_2_U0_ap_start => v_hcresampler_core_2_U0_ap_start
    );
HwReg_width_c22_U: entity work.bd_2d50_csc_0_fifo_w12_d2_S_20
     port map (
      D(11 downto 0) => loopWidth_fu_280_p2(11 downto 0),
      DI(1) => bPassThru_422_or_420_In_loc_channel_U_n_5,
      DI(0) => bPassThru_422_or_420_In_loc_channel_dout,
      E(0) => push_7,
      HwReg_width_c22_empty_n => HwReg_width_c22_empty_n,
      HwReg_width_c22_full_n => HwReg_width_c22_full_n,
      \SRL_SIG_reg[1][11]\(10 downto 0) => HwReg_width_c22_dout(11 downto 1),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cmp36674_i_fu_286_p2 => cmp36674_i_fu_286_p2,
      if_din(10 downto 0) => HwReg_width_c23_dout(11 downto 1),
      v_hcresampler_core_2_U0_HwReg_height_read => v_hcresampler_core_2_U0_HwReg_height_read,
      v_vcresampler_core_1_U0_HwReg_height_c28_write => v_vcresampler_core_1_U0_HwReg_height_c28_write
    );
HwReg_width_c23_U: entity work.bd_2d50_csc_0_fifo_w12_d2_S_21
     port map (
      D(10 downto 0) => HwReg_width_c23_dout(11 downto 1),
      E(0) => HwReg_height_c29_U_n_18,
      HwReg_width_c23_empty_n => HwReg_width_c23_empty_n,
      HwReg_width_c23_full_n => HwReg_width_c23_full_n,
      \SRL_SIG_reg[0][11]\(10 downto 0) => HwReg_width_c24_channel_dout(11 downto 1),
      \SRL_SIG_reg[1][1]\(0) => push_9,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      mOutPtr0 => mOutPtr0_27,
      mOutPtr16_out => mOutPtr16_out_8,
      v_vcresampler_core_1_U0_HwReg_height_c28_write => v_vcresampler_core_1_U0_HwReg_height_c28_write
    );
HwReg_width_c24_channel_U: entity work.bd_2d50_csc_0_fifo_w12_d2_S_22
     port map (
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      HwReg_width_c24_channel_empty_n => HwReg_width_c24_channel_empty_n,
      HwReg_width_c24_channel_full_n => HwReg_width_c24_channel_full_n,
      \SRL_SIG_reg[1][11]\(10 downto 0) => HwReg_width_c24_channel_dout(11 downto 1),
      \SRL_SIG_reg[1][1]\ => CTRL_s_axi_U_n_14,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_width_c24_channel => ap_sync_reg_channel_write_HwReg_width_c24_channel,
      if_din(10 downto 0) => Block_entry3_proc_U0_ap_return_20(11 downto 1)
    );
HwReg_width_c_U: entity work.bd_2d50_csc_0_fifo_w12_d2_S_23
     port map (
      D(10 downto 0) => HwReg_width_c_dout(11 downto 1),
      E(0) => push_14,
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_width_c_empty_n => HwReg_width_c_empty_n,
      HwReg_width_c_full_n => HwReg_width_c_full_n,
      MultiPixStream2AXIvideo_U0_Height_read => MultiPixStream2AXIvideo_U0_Height_read,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => MultiPixStream2AXIvideo_U0_n_7,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(10 downto 0) => HwReg_width_c19_dout(11 downto 1),
      v_vcresampler_core_U0_HwReg_width_read => v_vcresampler_core_U0_HwReg_width_read
    );
MultiPixStream2AXIvideo_U0: entity work.bd_2d50_csc_0_MultiPixStream2AXIvideo
     port map (
      \B_V_data_1_payload_B_reg[47]\(47 downto 32) => data_in(47 downto 32),
      \B_V_data_1_payload_B_reg[47]\(31 downto 16) => axi_data_16_fu_513_p5(31 downto 16),
      \B_V_data_1_payload_B_reg[47]\(15 downto 8) => ap_phi_mux_axi_data_7_phi_fu_201_p6(15 downto 8),
      \B_V_data_1_payload_B_reg[47]\(7 downto 0) => \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2_fu_124/ap_phi_mux_axi_data_2_phi_fu_190_p6\(7 downto 0),
      \B_V_data_1_state_reg[0]\ => m_axis_video_TVALID,
      \B_V_data_1_state_reg[1]\ => MultiPixStream2AXIvideo_U0_n_8,
      D(10 downto 0) => HwReg_width_c_dout(11 downto 1),
      E(0) => MultiPixStream2AXIvideo_U0_n_11,
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_width_c_empty_n => HwReg_width_c_empty_n,
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => MultiPixStream2AXIvideo_U0_n_7,
      SR(0) => MultiPixStream2AXIvideo_U0_Height_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \d_read_reg_22_reg[11]\(11 downto 0) => HwReg_height_c_dout(11 downto 0),
      empty_n_reg(0) => MultiPixStream2AXIvideo_U0_n_13,
      \mOutPtr0__0\ => \mOutPtr0__0\,
      mOutPtr16_out => mOutPtr16_out_13,
      mOutPtr16_out_0 => mOutPtr16_out_12,
      m_axis_video_TDATA(47 downto 0) => m_axis_video_TDATA(47 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      push => push_28,
      push_1 => push_4,
      stream_out_vresampled_empty_n => stream_out_vresampled_empty_n
    );
ap_sync_reg_channel_write_HwReg_BOffset_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_BOffset_channel,
      Q => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      R => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
ap_sync_reg_channel_write_HwReg_ClampMin_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ClampMin_channel,
      Q => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      R => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ClipMax_channel,
      Q => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      R => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
ap_sync_reg_channel_write_HwReg_GOffset_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_GOffset_channel,
      Q => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      R => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_InVideoFormat_channel,
      Q => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      R => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
ap_sync_reg_channel_write_HwReg_K11_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K11_channel,
      Q => ap_sync_reg_channel_write_HwReg_K11_channel,
      R => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
ap_sync_reg_channel_write_HwReg_K12_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K12_channel,
      Q => ap_sync_reg_channel_write_HwReg_K12_channel,
      R => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
ap_sync_reg_channel_write_HwReg_K13_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K13_channel,
      Q => ap_sync_reg_channel_write_HwReg_K13_channel,
      R => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
ap_sync_reg_channel_write_HwReg_K21_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K21_channel,
      Q => ap_sync_reg_channel_write_HwReg_K21_channel,
      R => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
ap_sync_reg_channel_write_HwReg_K22_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K22_channel,
      Q => ap_sync_reg_channel_write_HwReg_K22_channel,
      R => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
ap_sync_reg_channel_write_HwReg_K23_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K23_channel,
      Q => ap_sync_reg_channel_write_HwReg_K23_channel,
      R => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
ap_sync_reg_channel_write_HwReg_K31_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K31_channel,
      Q => ap_sync_reg_channel_write_HwReg_K31_channel,
      R => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
ap_sync_reg_channel_write_HwReg_K32_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K32_channel,
      Q => ap_sync_reg_channel_write_HwReg_K32_channel,
      R => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
ap_sync_reg_channel_write_HwReg_K33_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K33_channel,
      Q => ap_sync_reg_channel_write_HwReg_K33_channel,
      R => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_OutVideoFormat_channel,
      Q => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      R => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
ap_sync_reg_channel_write_HwReg_ROffset_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ROffset_channel,
      Q => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      R => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
ap_sync_reg_channel_write_HwReg_height_c30_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_height_c30_channel,
      Q => ap_sync_reg_channel_write_HwReg_height_c30_channel,
      R => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
ap_sync_reg_channel_write_HwReg_width_c24_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_width_c24_channel,
      Q => ap_sync_reg_channel_write_HwReg_width_c24_channel,
      R => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
ap_sync_reg_channel_write_bPassThru_420_In_loc_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_bPassThru_420_In_loc_channel,
      Q => ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
      R => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_bPassThru_420_Out_loc_channel,
      Q => ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
      R => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel,
      Q => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      R => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel,
      Q => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5,
      R => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
bPassThru_420_In_loc_channel_U: entity work.bd_2d50_csc_0_fifo_w1_d3_S
     port map (
      Block_entry3_proc_U0_ap_return_16 => Block_entry3_proc_U0_ap_return_16,
      HwReg_width_c24_channel_full_n => HwReg_width_c24_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_width_c24_channel => ap_sync_reg_channel_write_HwReg_width_c24_channel,
      ap_sync_reg_channel_write_bPassThru_420_In_loc_channel => ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
      ap_sync_reg_channel_write_bPassThru_420_In_loc_channel_reg => bPassThru_420_In_loc_channel_U_n_10,
      bPassThru_420_In_loc_channel_dout => bPassThru_420_In_loc_channel_dout,
      bPassThru_420_In_loc_channel_full_n => bPassThru_420_In_loc_channel_full_n,
      \mOutPtr0__9\ => \mOutPtr0__9_24\,
      \mOutPtr_reg[1]_0\ => CTRL_s_axi_U_n_14,
      p_0_in => p_0_in,
      p_14_in => \grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170/p_14_in\,
      \pop__0\ => \pop__0_23\,
      push => push_3,
      tmp_reg_405 => tmp_reg_405,
      v_vcresampler_core_1_U0_ap_start => v_vcresampler_core_1_U0_ap_start
    );
bPassThru_420_Out_loc_channel_U: entity work.bd_2d50_csc_0_fifo_w1_d7_S
     port map (
      Block_entry3_proc_U0_ap_return_17 => Block_entry3_proc_U0_ap_return_17,
      E(0) => push_14,
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_K31_channel_empty_n => HwReg_K31_channel_empty_n,
      HwReg_K32_channel_empty_n => HwReg_K32_channel_empty_n,
      HwReg_height_c25_empty_n => HwReg_height_c25_empty_n,
      HwReg_height_c30_channel_empty_n => HwReg_height_c30_channel_empty_n,
      HwReg_height_c_full_n => HwReg_height_c_full_n,
      HwReg_width_c19_empty_n => HwReg_width_c19_empty_n,
      HwReg_width_c24_channel_empty_n => HwReg_width_c24_channel_empty_n,
      HwReg_width_c_full_n => HwReg_width_c_full_n,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => MultiPixStream2AXIvideo_U0_n_7,
      \SRL_SIG_reg[1][1]\(0) => v_vcresampler_core_U0_n_7,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel => ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
      bPassThru_420_Out_loc_channel_dout => bPassThru_420_Out_loc_channel_dout,
      bPassThru_420_Out_loc_channel_full_n => bPassThru_420_Out_loc_channel_full_n,
      empty_n_reg_0 => bPassThru_420_Out_loc_channel_U_n_9,
      full_n_reg_0 => v_vcresampler_core_U0_n_8,
      full_n_reg_1 => CTRL_s_axi_U_n_14,
      int_ap_idle_i_5 => CTRL_s_axi_U_n_42,
      int_ap_idle_i_8_0(0) => AXIvideo2MultiPixStream_U0_n_7,
      \int_ap_start_reg_rep__1\ => bPassThru_420_Out_loc_channel_U_n_10,
      push => push_2,
      v_vcresampler_core_U0_ap_start => v_vcresampler_core_U0_ap_start,
      yOffset_fu_189_p2 => yOffset_fu_189_p2
    );
bPassThru_422_or_420_In_loc_channel_U: entity work.bd_2d50_csc_0_fifo_w1_d4_S
     port map (
      Block_entry3_proc_U0_ap_return_18 => Block_entry3_proc_U0_ap_return_18,
      DI(1) => bPassThru_422_or_420_In_loc_channel_U_n_5,
      DI(0) => bPassThru_422_or_420_In_loc_channel_dout,
      Q(0) => v_vcresampler_core_1_U0_n_8,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel => ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
      ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg => bPassThru_422_or_420_In_loc_channel_U_n_10,
      bPassThru_420_Out_loc_channel_full_n => bPassThru_420_Out_loc_channel_full_n,
      bPassThru_422_or_420_In_loc_channel_full_n => bPassThru_422_or_420_In_loc_channel_full_n,
      empty_n_reg_0 => bPassThru_422_or_420_In_loc_channel_U_n_11,
      int_ap_idle_reg(0) => v_hcresampler_core_U0_n_59,
      \mOutPtr0__9\ => \mOutPtr0__9\,
      \mOutPtr_reg[1]_0\ => CTRL_s_axi_U_n_14,
      \pop__0\ => \pop__0\,
      push => push_1,
      select_ln767_fu_272_p3(0) => select_ln767_fu_272_p3(0),
      v_hcresampler_core_2_U0_ap_start => v_hcresampler_core_2_U0_ap_start,
      v_hcresampler_core_U0_ap_start => v_hcresampler_core_U0_ap_start,
      v_vcresampler_core_1_U0_ap_start => v_vcresampler_core_1_U0_ap_start
    );
bPassThru_422_or_420_Out_loc_channel_U: entity work.bd_2d50_csc_0_fifo_w1_d6_S
     port map (
      Block_entry3_proc_U0_ap_return_19 => Block_entry3_proc_U0_ap_return_19,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      bPassThru_422_or_420_Out_loc_channel_dout => bPassThru_422_or_420_Out_loc_channel_dout,
      bPassThru_422_or_420_Out_loc_channel_full_n => bPassThru_422_or_420_Out_loc_channel_full_n,
      \mOutPtr0__0\ => \mOutPtr0__0_20\,
      \mOutPtr_reg[3]_0\ => CTRL_s_axi_U_n_14,
      \mOutPtr_reg[3]_1\ => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5,
      \pop__0\ => \pop__0_19\,
      push => push_0,
      v_hcresampler_core_U0_ap_start => v_hcresampler_core_U0_ap_start,
      zext_ln765_fu_280_p1 => zext_ln765_fu_280_p1
    );
stream_csc_U: entity work.bd_2d50_csc_0_fifo_w48_d16_S
     port map (
      E(0) => v_csc_core_U0_n_9,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(47 downto 0) => v_csc_core_U0_stream_csc_din(47 downto 0),
      mOutPtr16_out => mOutPtr16_out_15,
      \out\(47 downto 0) => stream_csc_dout(47 downto 0),
      push => push_16,
      stream_csc_empty_n => stream_csc_empty_n,
      stream_csc_full_n => stream_csc_full_n,
      v_hcresampler_core_U0_stream_csc_read => v_hcresampler_core_U0_stream_csc_read
    );
stream_in_U: entity work.bd_2d50_csc_0_fifo_w48_d16_S_24
     port map (
      E(0) => AXIvideo2MultiPixStream_U0_n_56,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(47 downto 0) => AXIvideo2MultiPixStream_U0_stream_in_din(47 downto 0),
      mOutPtr16_out => mOutPtr16_out,
      \out\(47 downto 0) => stream_in_dout(47 downto 0),
      push => push,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_full_n => stream_in_full_n,
      v_vcresampler_core_1_U0_stream_in_read => v_vcresampler_core_1_U0_stream_in_read
    );
stream_in_hresampled_U: entity work.bd_2d50_csc_0_fifo_w48_d16_S_25
     port map (
      E(0) => v_csc_core_U0_n_5,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg_0 => v_csc_core_U0_n_8,
      \in\(47 downto 0) => v_hcresampler_core_2_U0_stream_in_hresampled_din(47 downto 0),
      mOutPtr0 => mOutPtr0,
      mOutPtr16_out => mOutPtr16_out_17,
      \mOutPtr_reg[4]_0\ => stream_in_hresampled_U_n_7,
      \out\(47 downto 0) => stream_in_hresampled_dout(47 downto 0),
      push => push_18,
      stream_in_hresampled_empty_n => stream_in_hresampled_empty_n,
      stream_in_hresampled_full_n => stream_in_hresampled_full_n
    );
stream_in_vresampled_U: entity work.bd_2d50_csc_0_fifo_w48_d16_S_26
     port map (
      E(0) => v_vcresampler_core_1_U0_n_58,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(47 downto 0) => v_vcresampler_core_1_U0_stream_in_vresampled_din(47 downto 0),
      mOutPtr16_out => mOutPtr16_out_25,
      \out\(47 downto 0) => stream_in_vresampled_dout(47 downto 0),
      push => push_26,
      stream_in_vresampled_empty_n => stream_in_vresampled_empty_n,
      stream_in_vresampled_full_n => stream_in_vresampled_full_n,
      v_hcresampler_core_2_U0_stream_in_vresampled_read => v_hcresampler_core_2_U0_stream_in_vresampled_read
    );
stream_out_hresampled_U: entity work.bd_2d50_csc_0_fifo_w48_d16_S_27
     port map (
      E(0) => v_hcresampler_core_U0_n_54,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(47 downto 0) => v_hcresampler_core_U0_stream_out_hresampled_din(47 downto 0),
      mOutPtr16_out => mOutPtr16_out_21,
      \out\(47 downto 0) => stream_out_hresampled_dout(47 downto 0),
      push => push_22,
      stream_out_hresampled_empty_n => stream_out_hresampled_empty_n,
      stream_out_hresampled_full_n => stream_out_hresampled_full_n,
      v_vcresampler_core_U0_stream_out_hresampled_read => v_vcresampler_core_U0_stream_out_hresampled_read
    );
stream_out_vresampled_U: entity work.bd_2d50_csc_0_fifo_w48_d16_S_28
     port map (
      \B_V_data_1_payload_B_reg[47]\(0) => HwReg_OutVideoFormat_channel_dout(0),
      \B_V_data_1_payload_B_reg[47]_0\ => HwReg_OutVideoFormat_channel_U_n_7,
      E(0) => MultiPixStream2AXIvideo_U0_n_11,
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      ap_clk_0(15 downto 8) => data_in(47 downto 40),
      ap_clk_0(7 downto 0) => axi_data_16_fu_513_p5(23 downto 16),
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(47 downto 0) => v_vcresampler_core_U0_stream_out_vresampled_din(47 downto 0),
      mOutPtr16_out => mOutPtr16_out_13,
      \mOutPtr_reg[1]_0\ => MultiPixStream2AXIvideo_U0_n_8,
      \out\(47 downto 0) => stream_out_vresampled_dout(47 downto 0),
      push => push_28,
      stream_out_vresampled_empty_n => stream_out_vresampled_empty_n,
      stream_out_vresampled_full_n => stream_out_vresampled_full_n
    );
v_csc_core_U0: entity work.bd_2d50_csc_0_v_csc_core
     port map (
      BOffset_read(9 downto 0) => HwReg_BOffset_channel_dout(9 downto 0),
      DSP_ALU_INST(15 downto 0) => HwReg_K13_channel_dout(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => HwReg_K21_channel_dout(15 downto 0),
      DSP_ALU_INST_1(15 downto 0) => HwReg_K23_channel_dout(15 downto 0),
      DSP_ALU_INST_2(15 downto 0) => HwReg_K31_channel_dout(15 downto 0),
      DSP_ALU_INST_3(15 downto 0) => HwReg_K33_channel_dout(15 downto 0),
      E(0) => v_csc_core_U0_n_5,
      GOffset_read(9 downto 0) => HwReg_GOffset_channel_dout(9 downto 0),
      HwReg_height_c26_full_n => HwReg_height_c26_full_n,
      HwReg_height_c27_empty_n => HwReg_height_c27_empty_n,
      HwReg_width_c20_full_n => HwReg_width_c20_full_n,
      HwReg_width_c21_empty_n => HwReg_width_c21_empty_n,
      K12_read(15 downto 0) => HwReg_K12_channel_dout(15 downto 0),
      K22_read(15 downto 0) => HwReg_K22_channel_dout(15 downto 0),
      K32_read(15 downto 0) => HwReg_K32_channel_dout(15 downto 0),
      Q(0) => v_csc_core_U0_n_13,
      ROffset_read(9 downto 0) => HwReg_ROffset_channel_dout(9 downto 0),
      \add_ln134_reg_389_reg[0]_0\(0) => \SRL_SIG_reg[0]_6\(0),
      \add_ln134_reg_389_reg[0]_1\(1) => mOutPtr(2),
      \add_ln134_reg_389_reg[0]_1\(0) => mOutPtr(0),
      \add_ln134_reg_389_reg[0]_2\(0) => \SRL_SIG_reg[1]_5\(0),
      \ap_CS_fsm_reg[0]_0\ => v_csc_core_U0_n_12,
      \ap_CS_fsm_reg[2]_0\ => v_csc_core_U0_n_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg(0) => v_csc_core_U0_n_9,
      empty_n_reg_0 => stream_in_hresampled_U_n_7,
      height_dout(11) => HwReg_height_c27_U_n_11,
      height_dout(10) => HwReg_height_c27_U_n_12,
      height_dout(9) => HwReg_height_c27_U_n_13,
      height_dout(8) => HwReg_height_c27_U_n_14,
      height_dout(7) => HwReg_height_c27_U_n_15,
      height_dout(6) => HwReg_height_c27_U_n_16,
      height_dout(5) => HwReg_height_c27_U_n_17,
      height_dout(4) => HwReg_height_c27_U_n_18,
      height_dout(3) => HwReg_height_c27_U_n_19,
      height_dout(2) => HwReg_height_c27_U_n_20,
      height_dout(1) => HwReg_height_c27_U_n_21,
      height_dout(0) => HwReg_height_c27_dout(0),
      \in\(47 downto 0) => v_csc_core_U0_stream_csc_din(47 downto 0),
      mOutPtr0 => mOutPtr0,
      mOutPtr16_out => mOutPtr16_out_17,
      mOutPtr16_out_0 => mOutPtr16_out_15,
      \out\(15 downto 0) => HwReg_K11_channel_dout(15 downto 0),
      push => push_16,
      push_1 => push_18,
      stream_csc_empty_n => stream_csc_empty_n,
      stream_csc_full_n => stream_csc_full_n,
      stream_in_hresampled_dout(47 downto 0) => stream_in_hresampled_dout(47 downto 0),
      stream_in_hresampled_empty_n => stream_in_hresampled_empty_n,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready,
      v_csc_core_U0_ap_start => v_csc_core_U0_ap_start,
      v_hcresampler_core_U0_stream_csc_read => v_hcresampler_core_U0_stream_csc_read,
      width_dout(10 downto 0) => HwReg_width_c21_dout(11 downto 1),
      \zext_ln134_1_cast_reg_1116_reg[7]\(7 downto 0) => HwReg_ClampMin_channel_dout(7 downto 0),
      \zext_ln134_cast_reg_1106_reg[7]\(7 downto 0) => HwReg_ClipMax_channel_dout(7 downto 0)
    );
v_hcresampler_core_2_U0: entity work.bd_2d50_csc_0_v_hcresampler_core_2
     port map (
      D(11 downto 0) => loopWidth_fu_280_p2(11 downto 0),
      DI(0) => bPassThru_422_or_420_In_loc_channel_dout,
      Q(0) => v_hcresampler_core_2_U0_n_57,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      bPassThru_422_or_420_In_loc_channel_full_n => bPassThru_422_or_420_In_loc_channel_full_n,
      cmp36674_i_fu_286_p2 => cmp36674_i_fu_286_p2,
      empty_n_reg => CTRL_s_axi_U_n_14,
      \in\(47 downto 0) => v_hcresampler_core_2_U0_stream_in_hresampled_din(47 downto 0),
      \loopHeight_reg_586_reg[11]_0\(11 downto 0) => HwReg_height_c28_dout(11 downto 0),
      \lshr_ln_reg_591_reg[10]_0\(10 downto 0) => HwReg_width_c22_dout(11 downto 1),
      \mOutPtr0__9\ => \mOutPtr0__9\,
      \out\(47 downto 0) => stream_in_vresampled_dout(47 downto 0),
      \pop__0\ => \pop__0\,
      push => push_18,
      select_ln767_fu_272_p3(0) => select_ln767_fu_272_p3(0),
      stream_in_hresampled_full_n => stream_in_hresampled_full_n,
      stream_in_vresampled_empty_n => stream_in_vresampled_empty_n,
      v_hcresampler_core_2_U0_HwReg_height_read => v_hcresampler_core_2_U0_HwReg_height_read,
      v_hcresampler_core_2_U0_ap_start => v_hcresampler_core_2_U0_ap_start,
      v_hcresampler_core_2_U0_stream_in_vresampled_read => v_hcresampler_core_2_U0_stream_in_vresampled_read
    );
v_hcresampler_core_U0: entity work.bd_2d50_csc_0_v_hcresampler_core
     port map (
      D(11 downto 0) => loopWidth_fu_284_p2(11 downto 0),
      E(0) => v_hcresampler_core_U0_stream_csc_read,
      Q(0) => v_hcresampler_core_U0_n_59,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bPassThru_422_or_420_Out_loc_channel_dout => bPassThru_422_or_420_Out_loc_channel_dout,
      bPassThru_422_or_420_Out_loc_channel_full_n => bPassThru_422_or_420_Out_loc_channel_full_n,
      cmp36674_i_fu_290_p2 => cmp36674_i_fu_290_p2,
      empty_n_reg(0) => v_hcresampler_core_U0_n_54,
      empty_n_reg_0 => CTRL_s_axi_U_n_14,
      empty_n_reg_1 => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5,
      \in\(47 downto 0) => v_hcresampler_core_U0_stream_out_hresampled_din(47 downto 0),
      \loopHeight_reg_600_reg[11]_0\(11 downto 0) => HwReg_height_c26_dout(11 downto 0),
      \lshr_ln_reg_605_reg[10]_0\(10 downto 0) => HwReg_width_c20_dout(11 downto 1),
      \mOutPtr0__0\ => \mOutPtr0__0_20\,
      mOutPtr16_out => mOutPtr16_out_21,
      \out\(47 downto 0) => stream_csc_dout(47 downto 0),
      \pop__0\ => \pop__0_19\,
      push => push_22,
      stream_csc_empty_n => stream_csc_empty_n,
      stream_out_hresampled_empty_n => stream_out_hresampled_empty_n,
      stream_out_hresampled_full_n => stream_out_hresampled_full_n,
      v_hcresampler_core_U0_HwReg_width_c19_write => v_hcresampler_core_U0_HwReg_width_c19_write,
      v_hcresampler_core_U0_ap_start => v_hcresampler_core_U0_ap_start,
      v_vcresampler_core_U0_stream_out_hresampled_read => v_vcresampler_core_U0_stream_out_hresampled_read,
      zext_ln765_fu_280_p1 => zext_ln765_fu_280_p1
    );
v_vcresampler_core_1_U0: entity work.bd_2d50_csc_0_v_vcresampler_core_1
     port map (
      D(10 downto 0) => HwReg_width_c23_dout(11 downto 1),
      E(0) => v_vcresampler_core_1_U0_stream_in_read,
      HwReg_height_c28_full_n => HwReg_height_c28_full_n,
      HwReg_height_c29_empty_n => HwReg_height_c29_empty_n,
      HwReg_width_c22_full_n => HwReg_width_c22_full_n,
      HwReg_width_c23_empty_n => HwReg_width_c23_empty_n,
      Q(0) => v_vcresampler_core_1_U0_n_8,
      \add_ln998_reg_377_reg[12]_0\(12 downto 0) => add_ln998_fu_229_p2(12 downto 0),
      \ap_CS_fsm_reg[1]_0\ => HwReg_height_c28_U_n_5,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_bPassThru_420_In_loc_channel => ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
      bPassThru_420_In_loc_channel_dout => bPassThru_420_In_loc_channel_dout,
      bPassThru_420_In_loc_channel_full_n => bPassThru_420_In_loc_channel_full_n,
      empty_n_reg(0) => v_vcresampler_core_1_U0_n_58,
      empty_n_reg_0 => CTRL_s_axi_U_n_14,
      full_n_reg(0) => push_9,
      \in\(47 downto 0) => v_vcresampler_core_1_U0_stream_in_vresampled_din(47 downto 0),
      mOutPtr0 => mOutPtr0_27,
      \mOutPtr0__9\ => \mOutPtr0__9_24\,
      mOutPtr16_out => mOutPtr16_out_25,
      \out\(47 downto 0) => stream_in_dout(47 downto 0),
      p_0_in => p_0_in,
      p_14_in => \grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_1000_2_fu_170/p_14_in\,
      \pop__0\ => \pop__0_23\,
      push => push_26,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_vresampled_empty_n => stream_in_vresampled_empty_n,
      stream_in_vresampled_full_n => stream_in_vresampled_full_n,
      tmp_reg_405 => tmp_reg_405,
      v_hcresampler_core_2_U0_stream_in_vresampled_read => v_hcresampler_core_2_U0_stream_in_vresampled_read,
      v_vcresampler_core_1_U0_HwReg_height_c28_write => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      v_vcresampler_core_1_U0_ap_start => v_vcresampler_core_1_U0_ap_start,
      \zext_ln996_reg_367_reg[11]_0\(11 downto 0) => HwReg_height_c29_dout(11 downto 0)
    );
v_vcresampler_core_U0: entity work.bd_2d50_csc_0_v_vcresampler_core
     port map (
      D(10 downto 0) => HwReg_width_c19_dout(11 downto 1),
      E(0) => v_vcresampler_core_U0_stream_out_hresampled_read,
      HwReg_height_c25_empty_n => HwReg_height_c25_empty_n,
      HwReg_height_c_full_n => HwReg_height_c_full_n,
      HwReg_width_c19_empty_n => HwReg_width_c19_empty_n,
      HwReg_width_c_full_n => HwReg_width_c_full_n,
      Q(0) => v_vcresampler_core_U0_n_7,
      \add_ln998_reg_352_reg[12]_0\(12 downto 0) => add_ln998_fu_213_p2(12 downto 0),
      \ap_CS_fsm_reg[0]_0\ => bPassThru_420_Out_loc_channel_U_n_9,
      \ap_CS_fsm_reg[1]_0\ => v_vcresampler_core_U0_n_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bPassThru_420_Out_loc_channel_dout => bPassThru_420_Out_loc_channel_dout,
      \in\(47 downto 0) => v_vcresampler_core_U0_stream_out_vresampled_din(47 downto 0),
      \out\(47 downto 0) => stream_out_hresampled_dout(47 downto 0),
      push => push_28,
      stream_out_hresampled_empty_n => stream_out_hresampled_empty_n,
      stream_out_vresampled_full_n => stream_out_vresampled_full_n,
      v_vcresampler_core_U0_HwReg_width_read => v_vcresampler_core_U0_HwReg_width_read,
      v_vcresampler_core_U0_ap_start => v_vcresampler_core_U0_ap_start,
      yOffset_fu_189_p2 => yOffset_fu_189_p2,
      \zext_ln996_reg_342_reg[11]_0\(11 downto 0) => HwReg_height_c25_dout(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_2d50_csc_0 is
  port (
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 47 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bd_2d50_csc_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_2d50_csc_0 : entity is "bd_2d50_csc_0,bd_2d50_csc_0_v_csc,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_2d50_csc_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_2d50_csc_0 : entity is "bd_2d50_csc_0_v_csc,Vivado 2023.2";
  attribute hls_module : string;
  attribute hls_module of bd_2d50_csc_0 : entity is "yes";
end bd_2d50_csc_0;

architecture STRUCTURE of bd_2d50_csc_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_m_axis_video_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_m_axis_video_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 8;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 m_axis_video TREADY";
  attribute X_INTERFACE_INFO of m_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_RREADY : signal is "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 8, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN system_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID";
  attribute X_INTERFACE_INFO of s_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 s_axis_video TREADY";
  attribute X_INTERFACE_INFO of s_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TVALID";
  attribute X_INTERFACE_INFO of m_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDATA";
  attribute X_INTERFACE_INFO of m_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of m_axis_video_TDEST : signal is "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 6, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN system_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TID";
  attribute X_INTERFACE_INFO of m_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 m_axis_video TKEEP";
  attribute X_INTERFACE_INFO of m_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TLAST";
  attribute X_INTERFACE_INFO of m_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 m_axis_video TSTRB";
  attribute X_INTERFACE_INFO of m_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 m_axis_video TUSER";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDATA";
  attribute X_INTERFACE_INFO of s_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of s_axis_video_TDEST : signal is "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 6, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN system_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TID";
  attribute X_INTERFACE_INFO of s_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 s_axis_video TKEEP";
  attribute X_INTERFACE_INFO of s_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TLAST";
  attribute X_INTERFACE_INFO of s_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 s_axis_video TSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 s_axis_video TUSER";
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(5) <= \<const1>\;
  m_axis_video_TKEEP(4) <= \<const1>\;
  m_axis_video_TKEEP(3) <= \<const1>\;
  m_axis_video_TKEEP(2) <= \<const1>\;
  m_axis_video_TKEEP(1) <= \<const1>\;
  m_axis_video_TKEEP(0) <= \<const1>\;
  m_axis_video_TSTRB(5) <= \<const0>\;
  m_axis_video_TSTRB(4) <= \<const0>\;
  m_axis_video_TSTRB(3) <= \<const0>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.bd_2d50_csc_0_v_csc
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axis_video_TDATA(47 downto 0) => m_axis_video_TDATA(47 downto 0),
      m_axis_video_TDEST(0) => NLW_inst_m_axis_video_TDEST_UNCONNECTED(0),
      m_axis_video_TID(0) => NLW_inst_m_axis_video_TID_UNCONNECTED(0),
      m_axis_video_TKEEP(5 downto 0) => NLW_inst_m_axis_video_TKEEP_UNCONNECTED(5 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TSTRB(5 downto 0) => NLW_inst_m_axis_video_TSTRB_UNCONNECTED(5 downto 0),
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      m_axis_video_TVALID => m_axis_video_TVALID,
      s_axi_CTRL_ARADDR(7 downto 0) => s_axi_CTRL_ARADDR(7 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(7 downto 0) => s_axi_CTRL_AWADDR(7 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 16) => NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED(31 downto 16),
      s_axi_CTRL_RDATA(15 downto 0) => \^s_axi_ctrl_rdata\(15 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 16) => B"0000000000000000",
      s_axi_CTRL_WDATA(15 downto 0) => s_axi_CTRL_WDATA(15 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 2) => B"00",
      s_axi_CTRL_WSTRB(1 downto 0) => s_axi_CTRL_WSTRB(1 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      s_axis_video_TDATA(47 downto 0) => s_axis_video_TDATA(47 downto 0),
      s_axis_video_TDEST(0) => '0',
      s_axis_video_TID(0) => '0',
      s_axis_video_TKEEP(5 downto 0) => B"000000",
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TREADY => s_axis_video_TREADY,
      s_axis_video_TSTRB(5 downto 0) => B"000000",
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
end STRUCTURE;
