// Seed: 93216387
module module_0 (
    output tri0  id_0,
    input  tri0  id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  wire  id_4,
    output wire  id_5,
    input  wand  id_6,
    output wand  id_7,
    input  tri   id_8,
    input  wand  id_9,
    input  wand  id_10
);
  tri0 id_12;
  wire id_13;
  id_14 :
  assert property (@(posedge -1 * id_9 & 1'b0) id_4 + id_6) id_13 = 1 & -1;
  assign id_12 = id_3 == -1;
  localparam id_15 = -1;
  assign id_7  = -1;
  assign id_13 = 1'h0;
  assign id_13 = id_4;
  supply1 id_16 = id_14;
  parameter id_17 = -1;
  assign id_16 = 1;
  wire id_18, id_19;
  wire id_20;
  wand id_21 = -1 ^ id_6;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1,
    input  tri1  id_2,
    id_4
);
  parameter id_5 = -1;
  assign id_4 = -1;
  assign id_4 = id_4;
  wand id_6;
  supply1 id_7 = id_4, id_8, id_9, id_10, id_11;
  assign id_6 = -1'b0;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_0,
      id_2,
      id_1,
      id_2
  );
  assign id_6 = -1;
endmodule
