`timescale 1 ps / 1 ps
module testbench();

	logic clk;
	logic reset;
	logic set;
	logic [31:0] WriteData, DataAdr, ramAddress;
	logic MemWrite, WEram;
	logic [7:0] ramData;

	// instantiate device to be tested
	top dut(clk, reset, set, WriteData, DataAdr, MemWrite);
	ram ram(clk, WEram, ramAddress[7:0], WriteData[7:0], ramData);

	// initialize test
	initial
		begin
			reset <= 1; # 5; reset <= 0;
			set <= 1; # 5; set <= 0;
		end
	
	// generate clock to sequence tests
	always
		begin
			clk <= 1; # 5; 
			clk <= 0; # 5;
		end 
		
	

endmodule 	