( ( nil
  version "2.1"
  mapType "incremental"
  blockName "4bit_register"
  repList "behavioral functional system verilog pld_verilog lai_verilog lmsi_verilog schematic symbol"
  stopList "verilog pld_verilog lai_verilog lmsi_verilog symbol"
  hierDelim "."
  hierPrefix "test.top"
  globalHierPrefix "cds_globals."
  netlistDir "/home/grads/a/amiya_1/ECEN714/lab_01/cadence/4bit_register_run1"
  busRef   "ORDERED"
  netType   "BUS"
  leftStr  "["
  rangeStr  ":"
  rightStr  "]"
 )
( defbus
( "IN" 0 3  "IN" 0 3  )
( "OUT" 0 3  "OUT" 0 3  )
 )
( model
( "Design/4bit_register/schematic" "Design_4bit_register_schematic" )
( "NCSU_Digital_Parts/DFF/schematic" "DFF" )
 )
( "Design_4bit_register_schematic" "ihnl/cds1/map" )
( "DFF" "ihnl/cds0/map" )
 )
