--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml RAM_8x8.twx RAM_8x8.ncd -o RAM_8x8.twr RAM_8x8.pcf -ucf
Conections.ucf

Design file:              RAM_8x8.ncd
Physical constraint file: RAM_8x8.pcf
Device,package,speed:     xc6slx9,csg225,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ADDRESS<0>  |    8.235(R)|      SLOW  |   -0.764(R)|      SLOW  |CLK_BUFGP         |   0.000|
ADDRESS<1>  |    8.484(R)|      SLOW  |   -1.388(R)|      SLOW  |CLK_BUFGP         |   0.000|
ADDRESS<2>  |    8.580(R)|      SLOW  |   -1.061(R)|      SLOW  |CLK_BUFGP         |   0.000|
CS          |    5.496(R)|      SLOW  |   -0.948(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<0>     |    1.883(R)|      SLOW  |   -0.088(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<1>     |    2.282(R)|      SLOW  |   -0.147(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<2>     |    2.497(R)|      SLOW  |   -0.368(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<3>     |    1.851(R)|      SLOW  |   -0.316(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<4>     |    2.036(R)|      SLOW  |   -0.367(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<5>     |    1.836(R)|      SLOW  |   -0.337(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<6>     |    1.653(R)|      SLOW  |   -0.130(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<7>     |    1.825(R)|      SLOW  |   -0.402(R)|      SLOW  |CLK_BUFGP         |   0.000|
RW          |    6.642(R)|      SLOW  |   -1.271(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
DATA<0>     |        12.576(R)|      SLOW  |         4.611(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<1>     |        12.383(R)|      SLOW  |         4.414(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<2>     |        12.060(R)|      SLOW  |         4.218(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<3>     |        12.247(R)|      SLOW  |         4.473(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<4>     |        12.588(R)|      SLOW  |         4.421(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<5>     |        12.077(R)|      SLOW  |         3.996(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<6>     |        12.051(R)|      SLOW  |         4.321(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<7>     |        12.233(R)|      SLOW  |         4.224(R)|      FAST  |CLK_BUFGP         |   0.000|
DISPLAYS<1> |         7.865(R)|      SLOW  |         2.858(R)|      FAST  |CLK_BUFGP         |   0.000|
DISPLAYS<2> |         7.871(R)|      SLOW  |         2.864(R)|      FAST  |CLK_BUFGP         |   0.000|
DISPLAYS<3> |         7.933(R)|      SLOW  |         2.926(R)|      FAST  |CLK_BUFGP         |   0.000|
DISPLAYS<4> |         7.933(R)|      SLOW  |         2.926(R)|      FAST  |CLK_BUFGP         |   0.000|
DISPLAYS<5> |         7.860(R)|      SLOW  |         2.853(R)|      FAST  |CLK_BUFGP         |   0.000|
DISPLAYS<6> |         7.865(R)|      SLOW  |         2.858(R)|      FAST  |CLK_BUFGP         |   0.000|
DISPLAYS<7> |         7.871(R)|      SLOW  |         2.864(R)|      FAST  |CLK_BUFGP         |   0.000|
DISPLAYS<8> |         7.927(R)|      SLOW  |         2.920(R)|      FAST  |CLK_BUFGP         |   0.000|
DISPLAYS<9> |         7.867(R)|      SLOW  |         2.860(R)|      FAST  |CLK_BUFGP         |   0.000|
DISPLAYS<10>|         7.928(R)|      SLOW  |         2.921(R)|      FAST  |CLK_BUFGP         |   0.000|
DISPLAYS<11>|         7.928(R)|      SLOW  |         2.921(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.229|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CS             |DATA<0>        |   12.467|
CS             |DATA<1>        |   12.890|
CS             |DATA<2>        |   12.745|
CS             |DATA<3>        |   12.430|
CS             |DATA<4>        |   13.108|
CS             |DATA<5>        |   12.534|
CS             |DATA<6>        |   12.308|
CS             |DATA<7>        |   13.009|
RW             |DATA<0>        |   13.613|
RW             |DATA<1>        |   14.036|
RW             |DATA<2>        |   13.891|
RW             |DATA<3>        |   13.576|
RW             |DATA<4>        |   14.254|
RW             |DATA<5>        |   13.680|
RW             |DATA<6>        |   13.454|
RW             |DATA<7>        |   14.155|
---------------+---------------+---------+


Analysis completed Sat Dec 19 02:18:33 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 383 MB



