

Implementation tool: Xilinx Vivado v.2019.2
Project:             mire
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Wed Oct 04 14:10:10 +0200 2023

#=== Post-Implementation Resource usage ===
SLICE:          139
LUT:            359
FF:             350
DSP:             12
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.235
CP achieved post-implementation:    9.036
Timing met
