
ch32-mess.elf:     file format elf32-littleriscv


Disassembly of section .init:

00000000 <InterruptVector>:
	void InterruptVector()         __attribute__((naked)) __attribute((section(".init"))) __attribute((weak,alias("InterruptVectorDefault"))) __attribute((naked));
	void InterruptVectorDefault()  __attribute__((naked)) __attribute((section(".init"))) __attribute((naked));
	void InterruptVectorDefault( void )
	{
		#if !defined(FUNCONF_TINYVECTOR) || !FUNCONF_TINYVECTOR
			asm volatile( DEFAULT_INTERRUPT_VECTOR_CONTENTS );
   0:	3d90006f          	j	bd8 <handle_reset>
   4:	0000                	unimp
   6:	0000                	unimp
   8:	0ca6                	slli	s9,s9,0x9
   a:	0000                	unimp
   c:	0c4e                	slli	s8,s8,0x13
	...
  2e:	0000                	unimp
  30:	23e0                	fld	fs0,192(a5)
  32:	0000                	unimp
  34:	0000                	unimp
  36:	0000                	unimp
  38:	0c4e                	slli	s8,s8,0x13
  3a:	0000                	unimp
  3c:	0000                	unimp
  3e:	0000                	unimp
  40:	0c4e                	slli	s8,s8,0x13
  42:	0000                	unimp
  44:	0c4e                	slli	s8,s8,0x13
  46:	0000                	unimp
  48:	0c4e                	slli	s8,s8,0x13
  4a:	0000                	unimp
  4c:	0c4e                	slli	s8,s8,0x13
  4e:	0000                	unimp
  50:	0c4e                	slli	s8,s8,0x13
  52:	0000                	unimp
  54:	0c4e                	slli	s8,s8,0x13
  56:	0000                	unimp
  58:	0c4e                	slli	s8,s8,0x13
  5a:	0000                	unimp
  5c:	0c4e                	slli	s8,s8,0x13
  5e:	0000                	unimp
  60:	2366                	fld	ft6,88(sp)
  62:	0000                	unimp
  64:	005c                	addi	a5,sp,4
  66:	2000                	fld	fs0,0(s0)
  68:	0c4e                	slli	s8,s8,0x13
  6a:	0000                	unimp
  6c:	0c4e                	slli	s8,s8,0x13
  6e:	0000                	unimp
  70:	0c4e                	slli	s8,s8,0x13
  72:	0000                	unimp
  74:	0c4e                	slli	s8,s8,0x13
  76:	0000                	unimp
  78:	2412                	fld	fs0,256(sp)
  7a:	0000                	unimp
  7c:	25b2                	fld	fa1,264(sp)
  7e:	0000                	unimp
  80:	0c4e                	slli	s8,s8,0x13
  82:	0000                	unimp
  84:	0c4e                	slli	s8,s8,0x13
  86:	0000                	unimp
  88:	0c4e                	slli	s8,s8,0x13
  8a:	0000                	unimp
  8c:	0c4e                	slli	s8,s8,0x13
  8e:	0000                	unimp
  90:	0c4e                	slli	s8,s8,0x13
  92:	0000                	unimp
  94:	0c4e                	slli	s8,s8,0x13
  96:	0000                	unimp
  98:	0c4e                	slli	s8,s8,0x13
  9a:	0000                	unimp
  9c:	0000                	unimp
	...

Disassembly of section .text:

000000a0 <__mulsi3>:
      a0:	862a                	mv	a2,a0
      a2:	4501                	li	a0,0
      a4:	0015f693          	andi	a3,a1,1
      a8:	c291                	beqz	a3,ac <__mulsi3+0xc>
      aa:	9532                	add	a0,a0,a2
      ac:	8185                	srli	a1,a1,0x1
      ae:	0606                	slli	a2,a2,0x1
      b0:	f9f5                	bnez	a1,a4 <__mulsi3+0x4>
      b2:	8082                	ret
      b4:	0000                	unimp
	...

000000b8 <__divsi3>:
      b8:	02054e63          	bltz	a0,f4 <__umodsi3+0x8>
      bc:	0405c363          	bltz	a1,102 <__umodsi3+0x16>

000000c0 <__hidden___udivsi3>:
      c0:	862e                	mv	a2,a1
      c2:	85aa                	mv	a1,a0
      c4:	557d                	li	a0,-1
      c6:	c215                	beqz	a2,ea <__hidden___udivsi3+0x2a>
      c8:	4685                	li	a3,1
      ca:	00b67863          	bgeu	a2,a1,da <__hidden___udivsi3+0x1a>
      ce:	00c05663          	blez	a2,da <__hidden___udivsi3+0x1a>
      d2:	0606                	slli	a2,a2,0x1
      d4:	0686                	slli	a3,a3,0x1
      d6:	feb66ce3          	bltu	a2,a1,ce <__hidden___udivsi3+0xe>
      da:	4501                	li	a0,0
      dc:	00c5e463          	bltu	a1,a2,e4 <__hidden___udivsi3+0x24>
      e0:	8d91                	sub	a1,a1,a2
      e2:	8d55                	or	a0,a0,a3
      e4:	8285                	srli	a3,a3,0x1
      e6:	8205                	srli	a2,a2,0x1
      e8:	faf5                	bnez	a3,dc <__hidden___udivsi3+0x1c>
      ea:	8082                	ret

000000ec <__umodsi3>:
      ec:	8286                	mv	t0,ra
      ee:	3fc9                	jal	c0 <__hidden___udivsi3>
      f0:	852e                	mv	a0,a1
      f2:	8282                	jr	t0
      f4:	40a00533          	neg	a0,a0
      f8:	00b04763          	bgtz	a1,106 <__umodsi3+0x1a>
      fc:	40b005b3          	neg	a1,a1
     100:	b7c1                	j	c0 <__hidden___udivsi3>
     102:	40b005b3          	neg	a1,a1
     106:	8286                	mv	t0,ra
     108:	3f65                	jal	c0 <__hidden___udivsi3>
     10a:	40a00533          	neg	a0,a0
     10e:	8282                	jr	t0

00000110 <__modsi3>:
     110:	8286                	mv	t0,ra
     112:	0005c763          	bltz	a1,120 <__modsi3+0x10>
     116:	00054963          	bltz	a0,128 <__modsi3+0x18>
     11a:	375d                	jal	c0 <__hidden___udivsi3>
     11c:	852e                	mv	a0,a1
     11e:	8282                	jr	t0
     120:	40b005b3          	neg	a1,a1
     124:	fe055be3          	bgez	a0,11a <__modsi3+0xa>
     128:	40a00533          	neg	a0,a0
     12c:	3f51                	jal	c0 <__hidden___udivsi3>
     12e:	40b00533          	neg	a0,a1
     132:	8282                	jr	t0
	...

00000136 <mini_pad>:
{
     136:	1131                	addi	sp,sp,-20
     138:	c426                	sw	s1,8(sp)
     13a:	c806                	sw	ra,16(sp)
     13c:	c622                	sw	s0,12(sp)
     13e:	84ae                	mv	s1,a1
     140:	87aa                	mv	a5,a0
     142:	85b2                	mv	a1,a2
	int overflow = 0;
     144:	4301                	li	t1,0
	if(pad_to == 0) pad_to = len;
     146:	cab5                	beqz	a3,1ba <mini_pad+0x84>
	if(len > pad_to) {
     148:	0096d463          	bge	a3,s1,150 <mini_pad+0x1a>
     14c:	84b6                	mv	s1,a3
		overflow = 1;
     14e:	4305                	li	t1,1
	for(i = pad_to - len; i > 0; i --) {
     150:	40968433          	sub	s0,a3,s1
		*(pbuffer++) = pad_char;
     154:	00045363          	bgez	s0,15a <mini_pad+0x24>
     158:	4401                	li	s0,0
     15a:	8622                	mv	a2,s0
     15c:	853a                	mv	a0,a4
     15e:	c23e                	sw	a5,4(sp)
     160:	c01a                	sw	t1,0(sp)
     162:	661000ef          	jal	ra,fc2 <memset>
     166:	4302                	lw	t1,0(sp)
     168:	4792                	lw	a5,4(sp)
     16a:	872a                	mv	a4,a0
     16c:	008506b3          	add	a3,a0,s0
     170:	4601                	li	a2,0
	for(i = len; i > 0; i --) {
     172:	40c485b3          	sub	a1,s1,a2
     176:	04b04463          	bgtz	a1,1be <mini_pad+0x88>
     17a:	0004d363          	bgez	s1,180 <mini_pad+0x4a>
     17e:	4481                	li	s1,0
     180:	00968633          	add	a2,a3,s1
	len = pbuffer - buffer;
     184:	40e60533          	sub	a0,a2,a4
	if(overflow) {
     188:	02030463          	beqz	t1,1b0 <mini_pad+0x7a>
		for (i = 0; i < 3 && pbuffer > buffer; i ++) {
     18c:	02c77263          	bgeu	a4,a2,1b0 <mini_pad+0x7a>
			*(pbuffer-- - 1) = '*';
     190:	02a00793          	li	a5,42
     194:	fef60fa3          	sb	a5,-1(a2)
     198:	fff60693          	addi	a3,a2,-1
		for (i = 0; i < 3 && pbuffer > buffer; i ++) {
     19c:	00d77a63          	bgeu	a4,a3,1b0 <mini_pad+0x7a>
			*(pbuffer-- - 1) = '*';
     1a0:	fef60f23          	sb	a5,-2(a2)
     1a4:	ffe60693          	addi	a3,a2,-2
		for (i = 0; i < 3 && pbuffer > buffer; i ++) {
     1a8:	00d77463          	bgeu	a4,a3,1b0 <mini_pad+0x7a>
			*(pbuffer-- - 1) = '*';
     1ac:	fef60ea3          	sb	a5,-3(a2)
}
     1b0:	40c2                	lw	ra,16(sp)
     1b2:	4432                	lw	s0,12(sp)
     1b4:	44a2                	lw	s1,8(sp)
     1b6:	0151                	addi	sp,sp,20
     1b8:	8082                	ret
	if(pad_to == 0) pad_to = len;
     1ba:	86a6                	mv	a3,s1
     1bc:	bf51                	j	150 <mini_pad+0x1a>
		*(pbuffer++) = *(ptr++);
     1be:	00c785b3          	add	a1,a5,a2
     1c2:	0005c503          	lbu	a0,0(a1)
     1c6:	00c685b3          	add	a1,a3,a2
     1ca:	0605                	addi	a2,a2,1
     1cc:	00a58023          	sb	a0,0(a1)
	for(i = len; i > 0; i --) {
     1d0:	b74d                	j	172 <mini_pad+0x3c>

000001d2 <_puts>:
{
     1d2:	832a                	mv	t1,a0
     1d4:	852e                	mv	a0,a1
	if(!buf) return len;
     1d6:	ce01                	beqz	a2,1ee <_puts+0x1c>
	char * p0 = b->buffer;
     1d8:	00062283          	lw	t0,0(a2)
	for (i = 0; i < len; i++) {
     1dc:	4701                	li	a4,0
		if(b->pbuffer == b->buffer + b->buffer_len - 1) {
     1de:	425c                	lw	a5,4(a2)
	for (i = 0; i < len; i++) {
     1e0:	00a74863          	blt	a4,a0,1f0 <_puts+0x1e>
	*(b->pbuffer) = 0;
     1e4:	00078023          	sb	zero,0(a5)
	return b->pbuffer - p0;
     1e8:	4248                	lw	a0,4(a2)
     1ea:	40550533          	sub	a0,a0,t0
}
     1ee:	8082                	ret
		if(b->pbuffer == b->buffer + b->buffer_len - 1) {
     1f0:	4614                	lw	a3,8(a2)
     1f2:	fff68593          	addi	a1,a3,-1
     1f6:	4214                	lw	a3,0(a2)
     1f8:	96ae                	add	a3,a3,a1
     1fa:	fed785e3          	beq	a5,a3,1e4 <_puts+0x12>
		*(b->pbuffer ++) = s[i];
     1fe:	00178693          	addi	a3,a5,1
     202:	c254                	sw	a3,4(a2)
     204:	00e306b3          	add	a3,t1,a4
     208:	0006c683          	lbu	a3,0(a3)
	for (i = 0; i < len; i++) {
     20c:	0705                	addi	a4,a4,1
		*(b->pbuffer ++) = s[i];
     20e:	00d78023          	sb	a3,0(a5)
	for (i = 0; i < len; i++) {
     212:	b7f1                	j	1de <_puts+0xc>

00000214 <PrintHex>:
	while( (*DMDATA0) & 0x80 );
     214:	e0000737          	lui	a4,0xe0000
     218:	0f472783          	lw	a5,244(a4) # e00000f4 <_eusrstack+0xbffff8f4>
     21c:	0f470693          	addi	a3,a4,244
     220:	0807f793          	andi	a5,a5,128
     224:	fbf5                	bnez	a5,218 <PrintHex+0x4>
	*DMDATA0 = 0x78302088; //" 0x"
     226:	783027b7          	lui	a5,0x78302
     22a:	08878793          	addi	a5,a5,136 # 78302088 <_eusrstack+0x58301888>
     22e:	c29c                	sw	a5,0(a3)
	for( shift = 28; shift >= 0; shift -= 4 )
     230:	4771                	li	a4,28
		while( (*DMDATA0) & 0x80 );
     232:	e0000637          	lui	a2,0xe0000
		s += ( s < 10 ) ? '0' : ('a' - 10);
     236:	4325                	li	t1,9
	for( shift = 28; shift >= 0; shift -= 4 )
     238:	55f1                	li	a1,-4
		while( (*DMDATA0) & 0x80 );
     23a:	0f462783          	lw	a5,244(a2) # e00000f4 <_eusrstack+0xbffff8f4>
     23e:	0807f793          	andi	a5,a5,128
     242:	ffe5                	bnez	a5,23a <PrintHex+0x26>
		int s = (n>>shift) & 0xf;
     244:	00e557b3          	srl	a5,a0,a4
     248:	00f7f693          	andi	a3,a5,15
		s += ( s < 10 ) ? '0' : ('a' - 10);
     24c:	03000793          	li	a5,48
     250:	00d35463          	bge	t1,a3,258 <PrintHex+0x44>
     254:	05700793          	li	a5,87
     258:	97b6                	add	a5,a5,a3
		*DMDATA0 = 0x85 | (s<<8); //" 0x"
     25a:	07a2                	slli	a5,a5,0x8
     25c:	0857e793          	ori	a5,a5,133
     260:	0ef62a23          	sw	a5,244(a2)
	for( shift = 28; shift >= 0; shift -= 4 )
     264:	1771                	addi	a4,a4,-4
     266:	fcb71ae3          	bne	a4,a1,23a <PrintHex+0x26>
}
     26a:	8082                	ret

0000026c <DelaySysTick>:
#endif

void DelaySysTick( uint32_t n )
{
#if defined(CH32V003) || defined(CH32V00x)
	uint32_t targend = SysTick->CNT + n;
     26c:	e000f7b7          	lui	a5,0xe000f
     270:	479c                	lw	a5,8(a5)
	while( ((int32_t)( SysTick->CNT - targend )) < 0 );
     272:	e000f737          	lui	a4,0xe000f
	uint32_t targend = SysTick->CNT + n;
     276:	953e                	add	a0,a0,a5
	while( ((int32_t)( SysTick->CNT - targend )) < 0 );
     278:	471c                	lw	a5,8(a4)
     27a:	8f89                	sub	a5,a5,a0
     27c:	fe07cee3          	bltz	a5,278 <DelaySysTick+0xc>
	uint64_t targend = SysTick->CNT - n;
	while( ((int64_t)( SysTick->CNT - targend )) > 0 );
#else
	#error DelaySysTick not defined.
#endif
}
     280:	8082                	ret

00000282 <mini_itoa.part.0>:
int mini_itoa(long value, unsigned int radix, int uppercase, int unsig, char *buffer)
     282:	1101                	addi	sp,sp,-32
     284:	ce06                	sw	ra,28(sp)
     286:	cc22                	sw	s0,24(sp)
     288:	ca26                	sw	s1,20(sp)
	int	negative = 0;
     28a:	c002                	sw	zero,0(sp)
int mini_itoa(long value, unsigned int radix, int uppercase, int unsig, char *buffer)
     28c:	832a                	mv	t1,a0
	if (value < 0 && !unsig) {
     28e:	00055763          	bgez	a0,29c <mini_itoa.part.0+0x1a>
     292:	e689                	bnez	a3,29c <mini_itoa.part.0+0x1a>
		negative = 1;
     294:	4785                	li	a5,1
		value = -value;
     296:	40a00333          	neg	t1,a0
		negative = 1;
     29a:	c03e                	sw	a5,0(sp)
     29c:	06100413          	li	s0,97
     2a0:	c219                	beqz	a2,2a6 <mini_itoa.part.0+0x24>
     2a2:	04100413          	li	s0,65
	int	negative = 0;
     2a6:	84ba                	mv	s1,a4
		*(pbuffer++) = (digit < 10 ? '0' + digit : (uppercase ? 'A' : 'a') + digit - 10);
     2a8:	1459                	addi	s0,s0,-10
		int digit = value % radix;
     2aa:	851a                	mv	a0,t1
     2ac:	c83a                	sw	a4,16(sp)
     2ae:	c21a                	sw	t1,4(sp)
     2b0:	c62e                	sw	a1,12(sp)
     2b2:	c41a                	sw	t1,8(sp)
     2b4:	3d25                	jal	ec <__umodsi3>
		*(pbuffer++) = (digit < 10 ? '0' + digit : (uppercase ? 'A' : 'a') + digit - 10);
     2b6:	47a5                	li	a5,9
     2b8:	4322                	lw	t1,8(sp)
     2ba:	45b2                	lw	a1,12(sp)
     2bc:	4742                	lw	a4,16(sp)
     2be:	0ff57693          	andi	a3,a0,255
     2c2:	06a7e163          	bltu	a5,a0,324 <mini_itoa.part.0+0xa2>
     2c6:	03068693          	addi	a3,a3,48
     2ca:	0ff6f693          	andi	a3,a3,255
     2ce:	00148793          	addi	a5,s1,1
     2d2:	00d48023          	sb	a3,0(s1)
		value /= radix;
     2d6:	851a                	mv	a0,t1
     2d8:	c83a                	sw	a4,16(sp)
		*(pbuffer++) = (digit < 10 ? '0' + digit : (uppercase ? 'A' : 'a') + digit - 10);
     2da:	c63e                	sw	a5,12(sp)
		value /= radix;
     2dc:	c42e                	sw	a1,8(sp)
     2de:	33cd                	jal	c0 <__hidden___udivsi3>
	} while (value > 0);
     2e0:	4692                	lw	a3,4(sp)
     2e2:	45a2                	lw	a1,8(sp)
     2e4:	47b2                	lw	a5,12(sp)
     2e6:	4742                	lw	a4,16(sp)
		value /= radix;
     2e8:	832a                	mv	t1,a0
	} while (value > 0);
     2ea:	02b6fb63          	bgeu	a3,a1,320 <mini_itoa.part.0+0x9e>
	if (negative)
     2ee:	4682                	lw	a3,0(sp)
     2f0:	c699                	beqz	a3,2fe <mini_itoa.part.0+0x7c>
		*(pbuffer++) = '-';
     2f2:	02d00693          	li	a3,45
     2f6:	00d78023          	sb	a3,0(a5) # e000f000 <_eusrstack+0xc000e800>
     2fa:	00248793          	addi	a5,s1,2
	len = (pbuffer - buffer);
     2fe:	40e78533          	sub	a0,a5,a4
	for (i = 0; i < len / 2; i++) {
     302:	01f55693          	srli	a3,a0,0x1f
     306:	96aa                	add	a3,a3,a0
	*(pbuffer) = '\0';
     308:	00078023          	sb	zero,0(a5)
	for (i = 0; i < len / 2; i++) {
     30c:	8685                	srai	a3,a3,0x1
     30e:	4601                	li	a2,0
     310:	17fd                	addi	a5,a5,-1
     312:	00d64b63          	blt	a2,a3,328 <mini_itoa.part.0+0xa6>
}
     316:	40f2                	lw	ra,28(sp)
     318:	4462                	lw	s0,24(sp)
     31a:	44d2                	lw	s1,20(sp)
     31c:	6105                	addi	sp,sp,32
     31e:	8082                	ret
	} while (value > 0);
     320:	84be                	mv	s1,a5
     322:	b761                	j	2aa <mini_itoa.part.0+0x28>
		*(pbuffer++) = (digit < 10 ? '0' + digit : (uppercase ? 'A' : 'a') + digit - 10);
     324:	96a2                	add	a3,a3,s0
     326:	b755                	j	2ca <mini_itoa.part.0+0x48>
		char j = buffer[i];
     328:	00c705b3          	add	a1,a4,a2
		buffer[i] = buffer[len-i-1];
     32c:	0007c283          	lbu	t0,0(a5)
		char j = buffer[i];
     330:	0005c303          	lbu	t1,0(a1)
	for (i = 0; i < len / 2; i++) {
     334:	0605                	addi	a2,a2,1
		buffer[i] = buffer[len-i-1];
     336:	00558023          	sb	t0,0(a1)
		buffer[len-i-1] = j;
     33a:	00678023          	sb	t1,0(a5)
	for (i = 0; i < len / 2; i++) {
     33e:	bfc9                	j	310 <mini_itoa.part.0+0x8e>

00000340 <ld_dword>:
	DWORD rv;

	rv = ptr[3];
	rv = rv << 8 | ptr[2];
	rv = rv << 8 | ptr[1];
	rv = rv << 8 | ptr[0];
     340:	00154783          	lbu	a5,1(a0)
     344:	00054703          	lbu	a4,0(a0)
     348:	07a2                	slli	a5,a5,0x8
     34a:	8f5d                	or	a4,a4,a5
     34c:	00254783          	lbu	a5,2(a0)
     350:	00354503          	lbu	a0,3(a0)
     354:	07c2                	slli	a5,a5,0x10
     356:	8fd9                	or	a5,a5,a4
     358:	0562                	slli	a0,a0,0x18
	return rv;
}
     35a:	8d5d                	or	a0,a0,a5
     35c:	8082                	ret

0000035e <clust2sect>:
/*-----------------------------------------------------------------------*/

static DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	CLUST clst		/* Cluster# to be converted */
)
{
     35e:	1151                	addi	sp,sp,-12
     360:	c222                	sw	s0,4(sp)
	FATFS *fs = FatFs;
     362:	c941a403          	lw	s0,-876(gp) # 20000090 <FatFs>


	clst -= 2;
     366:	ffe50593          	addi	a1,a0,-2
{
     36a:	c406                	sw	ra,8(sp)
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
     36c:	441c                	lw	a5,8(s0)
     36e:	4501                	li	a0,0
     370:	17f9                	addi	a5,a5,-2
     372:	00f5f763          	bgeu	a1,a5,380 <clust2sect+0x22>
	return (DWORD)clst * fs->csize + fs->database;
     376:	00244503          	lbu	a0,2(s0)
     37a:	331d                	jal	a0 <__mulsi3>
     37c:	485c                	lw	a5,20(s0)
     37e:	953e                	add	a0,a0,a5
}
     380:	40a2                	lw	ra,8(sp)
     382:	4412                	lw	s0,4(sp)
     384:	0131                	addi	sp,sp,12
     386:	8082                	ret

00000388 <get_clust>:
{
	FATFS *fs = FatFs;
	CLUST clst = 0;


	if (_FS_32ONLY || (PF_FS_FAT32 && fs->fs_type == FS_FAT32)) {
     388:	c941a783          	lw	a5,-876(gp) # 20000090 <FatFs>
     38c:	0007c703          	lbu	a4,0(a5)
     390:	478d                	li	a5,3
     392:	02f71163          	bne	a4,a5,3b4 <get_clust+0x2c>
		clst = ld_word(dir+DIR_FstClusHI);
     396:	01554783          	lbu	a5,21(a0)
     39a:	01454703          	lbu	a4,20(a0)
     39e:	07a2                	slli	a5,a5,0x8
     3a0:	8fd9                	or	a5,a5,a4
		clst <<= 16;
     3a2:	07c2                	slli	a5,a5,0x10
	}
	clst |= ld_word(dir+DIR_FstClusLO);
     3a4:	01a54703          	lbu	a4,26(a0)
     3a8:	01b54503          	lbu	a0,27(a0)
     3ac:	0522                	slli	a0,a0,0x8
     3ae:	8d59                	or	a0,a0,a4

	return clst;
}
     3b0:	8d5d                	or	a0,a0,a5
     3b2:	8082                	ret
	CLUST clst = 0;
     3b4:	4781                	li	a5,0
     3b6:	b7fd                	j	3a4 <get_clust+0x1c>

000003b8 <dir_rewind>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_rewind (
	DIR *dj			/* Pointer to directory object */
)
{
     3b8:	1151                	addi	sp,sp,-12
     3ba:	c222                	sw	s0,4(sp)
     3bc:	c406                	sw	ra,8(sp)
     3be:	842a                	mv	s0,a0
	CLUST clst;
	FATFS *fs = FatFs;


	dj->index = 0;
     3c0:	00051023          	sh	zero,0(a0)
	clst = dj->sclust;
     3c4:	4508                	lw	a0,8(a0)
	if (clst == 1 || clst >= fs->n_fatent) {	/* Check start cluster range */
     3c6:	4705                	li	a4,1
	FATFS *fs = FatFs;
     3c8:	c941a783          	lw	a5,-876(gp) # 20000090 <FatFs>
	if (clst == 1 || clst >= fs->n_fatent) {	/* Check start cluster range */
     3cc:	02e50563          	beq	a0,a4,3f6 <dir_rewind+0x3e>
     3d0:	4798                	lw	a4,8(a5)
     3d2:	02e57663          	bgeu	a0,a4,3fe <dir_rewind+0x46>
		return FR_DISK_ERR;
	}
	if (PF_FS_FAT32 && !clst && (_FS_32ONLY || fs->fs_type == FS_FAT32)) {	/* Replace cluster# 0 with root cluster# if in FAT32 */
     3d6:	e919                	bnez	a0,3ec <dir_rewind+0x34>
     3d8:	0007c683          	lbu	a3,0(a5)
     3dc:	470d                	li	a4,3
		clst = (CLUST)fs->dirbase;
     3de:	4b88                	lw	a0,16(a5)
	if (PF_FS_FAT32 && !clst && (_FS_32ONLY || fs->fs_type == FS_FAT32)) {	/* Replace cluster# 0 with root cluster# if in FAT32 */
     3e0:	00e68663          	beq	a3,a4,3ec <dir_rewind+0x34>
	}
	dj->clust = clst;						/* Current cluster */
     3e4:	00042623          	sw	zero,12(s0)
	dj->sect = (_FS_32ONLY || clst) ? clust2sect(clst) : fs->dirbase;	/* Current sector */
     3e8:	4b88                	lw	a0,16(a5)
     3ea:	a021                	j	3f2 <dir_rewind+0x3a>
	dj->clust = clst;						/* Current cluster */
     3ec:	c448                	sw	a0,12(s0)
	dj->sect = (_FS_32ONLY || clst) ? clust2sect(clst) : fs->dirbase;	/* Current sector */
     3ee:	dd6d                	beqz	a0,3e8 <dir_rewind+0x30>
     3f0:	37bd                	jal	35e <clust2sect>
     3f2:	c808                	sw	a0,16(s0)

	return FR_OK;	/* Seek succeeded */
     3f4:	4501                	li	a0,0
}
     3f6:	40a2                	lw	ra,8(sp)
     3f8:	4412                	lw	s0,4(sp)
     3fa:	0131                	addi	sp,sp,12
     3fc:	8082                	ret
		return FR_DISK_ERR;
     3fe:	4505                	li	a0,1
     400:	bfdd                	j	3f6 <dir_rewind+0x3e>

00000402 <SPI_set_prescaler>:
static inline uint8_t SPI_is_RX_empty();
static inline void SPI_wait_RX_available();

void SPI_set_prescaler(uint8_t presc)
{
    SPI1->CTLR1 &= ~SPI_CTLR1_BR;
     402:	40013737          	lui	a4,0x40013
     406:	00075783          	lhu	a5,0(a4) # 40013000 <_eusrstack+0x20012800>
    SPI1->CTLR1 |= SPI_CTLR1_BR & (presc << 3);
     40a:	050e                	slli	a0,a0,0x3
    SPI1->CTLR1 &= ~SPI_CTLR1_BR;
     40c:	07c2                	slli	a5,a5,0x10
     40e:	83c1                	srli	a5,a5,0x10
     410:	fc77f793          	andi	a5,a5,-57
     414:	07c2                	slli	a5,a5,0x10
     416:	83c1                	srli	a5,a5,0x10
     418:	00f71023          	sh	a5,0(a4)
    SPI1->CTLR1 |= SPI_CTLR1_BR & (presc << 3);
     41c:	00075783          	lhu	a5,0(a4)
     420:	07c2                	slli	a5,a5,0x10
     422:	83c1                	srli	a5,a5,0x10
     424:	8d5d                	or	a0,a0,a5
     426:	00a71023          	sh	a0,0(a4)
}
     42a:	8082                	ret

0000042c <SPI_transfer_8>:
    return SPI1->DATAR;
}

static inline void SPI_write_8(uint8_t data)
{
    SPI1->DATAR = data;
     42c:	400137b7          	lui	a5,0x40013
     430:	00a79623          	sh	a0,12(a5) # 4001300c <_eusrstack+0x2001280c>
}

// ########  small internal function definitions, static inline
static inline void SPI_wait_TX_complete()
{
    while (!(SPI1->STATR & SPI_STATR_TXE))
     434:	40013737          	lui	a4,0x40013
     438:	00875783          	lhu	a5,8(a4) # 40013008 <_eusrstack+0x20012808>
     43c:	8b89                	andi	a5,a5,2
     43e:	dfed                	beqz	a5,438 <SPI_transfer_8+0xc>
    asm volatile("nop");
     440:	0001                	nop
{
    return SPI1->STATR & SPI_STATR_RXNE;
}
static inline void SPI_wait_RX_available()
{
    while (!(SPI1->STATR & SPI_STATR_RXNE))
     442:	40013737          	lui	a4,0x40013
     446:	00875783          	lhu	a5,8(a4) # 40013008 <_eusrstack+0x20012808>
     44a:	8b85                	andi	a5,a5,1
     44c:	dfed                	beqz	a5,446 <SPI_transfer_8+0x1a>
    return SPI1->DATAR;
     44e:	00c75503          	lhu	a0,12(a4)
}
     452:	0ff57513          	andi	a0,a0,255
     456:	8082                	ret

00000458 <rcvr_mmc>:
/*-----------------------------------------------------------------------*/

static
BYTE rcvr_mmc (void)
{
	BYTE r = SPI_transfer_8(0xFF);
     458:	0ff00513          	li	a0,255
     45c:	bfc1                	j	42c <SPI_transfer_8>

0000045e <skip_mmc>:

static
void skip_mmc (
	UINT n		/* Number of bytes to skip */
)
{
     45e:	1151                	addi	sp,sp,-12
     460:	c222                	sw	s0,4(sp)
     462:	c406                	sw	ra,8(sp)
     464:	842a                	mv	s0,a0
	do {
		SPI_transfer_8(0xFF);
     466:	0ff00513          	li	a0,255
	} while (--n);	
     46a:	147d                	addi	s0,s0,-1
		SPI_transfer_8(0xFF);
     46c:	37c1                	jal	42c <SPI_transfer_8>
	} while (--n);	
     46e:	fc65                	bnez	s0,466 <skip_mmc+0x8>
}
     470:	40a2                	lw	ra,8(sp)
     472:	4412                	lw	s0,4(sp)
     474:	0131                	addi	sp,sp,12
     476:	8082                	ret

00000478 <send_cmd>:
static
BYTE send_cmd (
	BYTE cmd,		/* Command byte */
	DWORD arg		/* Argument */
)
{
     478:	1151                	addi	sp,sp,-12
	BYTE n, res;

	if (cmd & 0x80) {	/* ACMD<n> is the command sequense of CMD55-CMD<n> */
     47a:	01851793          	slli	a5,a0,0x18
{
     47e:	c222                	sw	s0,4(sp)
     480:	c026                	sw	s1,0(sp)
     482:	c406                	sw	ra,8(sp)
	if (cmd & 0x80) {	/* ACMD<n> is the command sequense of CMD55-CMD<n> */
     484:	87e1                	srai	a5,a5,0x18
{
     486:	84aa                	mv	s1,a0
     488:	842e                	mv	s0,a1
	if (cmd & 0x80) {	/* ACMD<n> is the command sequense of CMD55-CMD<n> */
     48a:	0007db63          	bgez	a5,4a0 <send_cmd+0x28>
		cmd &= 0x7F;
		res = send_cmd(CMD55, 0);
     48e:	4581                	li	a1,0
     490:	07700513          	li	a0,119
     494:	37d5                	jal	478 <send_cmd>
		if (res > 1) return res;
     496:	4785                	li	a5,1
     498:	06a7e163          	bltu	a5,a0,4fa <send_cmd+0x82>
		cmd &= 0x7F;
     49c:	07f4f493          	andi	s1,s1,127
	}

	/* Select the card */
	INTF_MMC_CS_HIGH(); rcvr_mmc();
     4a0:	3f65                	jal	458 <rcvr_mmc>
	INTF_MMC_CS_LOW(); rcvr_mmc();
     4a2:	3f5d                	jal	458 <rcvr_mmc>
	SPI_transfer_8(d);
     4a4:	8526                	mv	a0,s1
     4a6:	3759                	jal	42c <SPI_transfer_8>
     4a8:	01845513          	srli	a0,s0,0x18
     4ac:	3741                	jal	42c <SPI_transfer_8>

	/* Send a command packet */
	xmit_mmc(cmd);					/* Start + Command index */
	xmit_mmc((BYTE)(arg >> 24));	/* Argument[31..24] */
	xmit_mmc((BYTE)(arg >> 16));	/* Argument[23..16] */
     4ae:	01045513          	srli	a0,s0,0x10
	SPI_transfer_8(d);
     4b2:	0ff57513          	andi	a0,a0,255
     4b6:	3f9d                	jal	42c <SPI_transfer_8>
	xmit_mmc((BYTE)(arg >> 8));		/* Argument[15..8] */
     4b8:	00845513          	srli	a0,s0,0x8
	SPI_transfer_8(d);
     4bc:	0ff57513          	andi	a0,a0,255
     4c0:	37b5                	jal	42c <SPI_transfer_8>
     4c2:	0ff47513          	andi	a0,s0,255
     4c6:	379d                	jal	42c <SPI_transfer_8>
	xmit_mmc((BYTE)arg);			/* Argument[7..0] */
	n = 0x01;						/* Dummy CRC + Stop */
	if (cmd == CMD0) n = 0x95;		/* Valid CRC for CMD0(0) */
     4c8:	04000793          	li	a5,64
     4cc:	09500513          	li	a0,149
     4d0:	00f48963          	beq	s1,a5,4e2 <send_cmd+0x6a>
	if (cmd == CMD8) n = 0x87;		/* Valid CRC for CMD8(0x1AA) */
     4d4:	04800793          	li	a5,72
	n = 0x01;						/* Dummy CRC + Stop */
     4d8:	4505                	li	a0,1
	if (cmd == CMD8) n = 0x87;		/* Valid CRC for CMD8(0x1AA) */
     4da:	00f49463          	bne	s1,a5,4e2 <send_cmd+0x6a>
     4de:	08700513          	li	a0,135
	SPI_transfer_8(d);
     4e2:	37a9                	jal	42c <SPI_transfer_8>
     4e4:	4429                	li	s0,10
	xmit_mmc(n);

	/* Receive a command response */
	n = 10;								/* Wait for a valid response in timeout of 10 attempts */
	do {
		res = rcvr_mmc();
     4e6:	3f8d                	jal	458 <rcvr_mmc>
	} while ((res & 0x80) && --n);
     4e8:	01851793          	slli	a5,a0,0x18
     4ec:	87e1                	srai	a5,a5,0x18
     4ee:	0007d663          	bgez	a5,4fa <send_cmd+0x82>
     4f2:	147d                	addi	s0,s0,-1
     4f4:	0ff47413          	andi	s0,s0,255
     4f8:	f47d                	bnez	s0,4e6 <send_cmd+0x6e>

	return res;			/* Return with the response value */
}
     4fa:	40a2                	lw	ra,8(sp)
     4fc:	4412                	lw	s0,4(sp)
     4fe:	4482                	lw	s1,0(sp)
     500:	0131                	addi	sp,sp,12
     502:	8082                	ret

00000504 <disk_readp>:
{
	DRESULT res;
	BYTE d;
	UINT bc, tmr;

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* Convert to byte address if needed */
     504:	c901c783          	lbu	a5,-880(gp) # 2000008c <CardType>
{
     508:	1131                	addi	sp,sp,-20
     50a:	c622                	sw	s0,12(sp)
     50c:	c426                	sw	s1,8(sp)
     50e:	c806                	sw	ra,16(sp)
	if (!(CardType & CT_BLOCK)) sector *= 512;	/* Convert to byte address if needed */
     510:	8ba1                	andi	a5,a5,8
{
     512:	84aa                	mv	s1,a0
     514:	8436                	mv	s0,a3
	if (!(CardType & CT_BLOCK)) sector *= 512;	/* Convert to byte address if needed */
     516:	e391                	bnez	a5,51a <disk_readp+0x16>
     518:	05a6                	slli	a1,a1,0x9

	res = RES_ERROR;
	if (send_cmd(CMD17, sector) == 0) {		/* READ_SINGLE_BLOCK */
     51a:	05100513          	li	a0,81
     51e:	c032                	sw	a2,0(sp)
     520:	3fa1                	jal	478 <send_cmd>
     522:	4602                	lw	a2,0(sp)
     524:	c909                	beqz	a0,536 <disk_readp+0x32>
	res = RES_ERROR;
     526:	4405                	li	s0,1
	rcvr_mmc();
     528:	3f05                	jal	458 <rcvr_mmc>
	}

	release_spi();

	return res;
}
     52a:	40c2                	lw	ra,16(sp)
     52c:	8522                	mv	a0,s0
     52e:	4432                	lw	s0,12(sp)
     530:	44a2                	lw	s1,8(sp)
     532:	0151                	addi	sp,sp,20
     534:	8082                	ret
			DLY_US(100);
     536:	6705                	lui	a4,0x1
	if (send_cmd(CMD17, sector) == 0) {		/* READ_SINGLE_BLOCK */
     538:	3e800793          	li	a5,1000
			DLY_US(100);
     53c:	2c070713          	addi	a4,a4,704 # 12c0 <main+0x62>
     540:	853a                	mv	a0,a4
     542:	c232                	sw	a2,4(sp)
     544:	c03e                	sw	a5,0(sp)
     546:	331d                	jal	26c <DelaySysTick>
			d = rcvr_mmc();
     548:	3f01                	jal	458 <rcvr_mmc>
		} while (d == 0xFF && --tmr);
     54a:	0ff00693          	li	a3,255
     54e:	4612                	lw	a2,4(sp)
     550:	00d51963          	bne	a0,a3,562 <disk_readp+0x5e>
     554:	4782                	lw	a5,0(sp)
     556:	6705                	lui	a4,0x1
     558:	2c070713          	addi	a4,a4,704 # 12c0 <main+0x62>
     55c:	17fd                	addi	a5,a5,-1
     55e:	f3ed                	bnez	a5,540 <disk_readp+0x3c>
     560:	b7d9                	j	526 <disk_readp+0x22>
		if (d == 0xFE) {				/* A data packet arrived */
     562:	0fe00793          	li	a5,254
     566:	fcf510e3          	bne	a0,a5,526 <disk_readp+0x22>
			bc = 514 - offset - count;
     56a:	20200793          	li	a5,514
     56e:	8f81                	sub	a5,a5,s0
     570:	8f91                	sub	a5,a5,a2
     572:	c03e                	sw	a5,0(sp)
			if (offset) skip_mmc(offset);
     574:	c219                	beqz	a2,57a <disk_readp+0x76>
     576:	8532                	mv	a0,a2
     578:	35dd                	jal	45e <skip_mmc>
			if (buff) {	/* Store data to the memory */
     57a:	cc81                	beqz	s1,592 <disk_readp+0x8e>
     57c:	9426                	add	s0,s0,s1
					*buff++ = rcvr_mmc();
     57e:	0485                	addi	s1,s1,1
     580:	3de1                	jal	458 <rcvr_mmc>
     582:	fea48fa3          	sb	a0,-1(s1)
				while (--count);
     586:	fe849ce3          	bne	s1,s0,57e <disk_readp+0x7a>
			skip_mmc(bc);
     58a:	4502                	lw	a0,0(sp)
			res = RES_OK;
     58c:	4401                	li	s0,0
			skip_mmc(bc);
     58e:	3dc1                	jal	45e <skip_mmc>
			res = RES_OK;
     590:	bf61                	j	528 <disk_readp+0x24>
				} while (--count);
     592:	147d                	addi	s0,s0,-1
					d = rcvr_mmc();
     594:	35d1                	jal	458 <rcvr_mmc>
				} while (--count);
     596:	fc75                	bnez	s0,592 <disk_readp+0x8e>
     598:	bfcd                	j	58a <disk_readp+0x86>

0000059a <get_fat>:
	if (clst < 2 || clst >= fs->n_fatent) return 1;	/* Range check */
     59a:	4785                	li	a5,1
     59c:	00a7e463          	bltu	a5,a0,5a4 <get_fat+0xa>
     5a0:	4505                	li	a0,1
}
     5a2:	8082                	ret
	FATFS *fs = FatFs;
     5a4:	c941a783          	lw	a5,-876(gp) # 20000090 <FatFs>
	if (clst < 2 || clst >= fs->n_fatent) return 1;	/* Range check */
     5a8:	4798                	lw	a4,8(a5)
     5aa:	fee57be3          	bgeu	a0,a4,5a0 <get_fat+0x6>
{
     5ae:	1141                	addi	sp,sp,-16
     5b0:	c606                	sw	ra,12(sp)
	switch (fs->fs_type) {
     5b2:	0007c703          	lbu	a4,0(a5)
     5b6:	4689                	li	a3,2
     5b8:	00d70963          	beq	a4,a3,5ca <get_fat+0x30>
     5bc:	468d                	li	a3,3
     5be:	02d70363          	beq	a4,a3,5e4 <get_fat+0x4a>
     5c2:	4505                	li	a0,1
}
     5c4:	40b2                	lw	ra,12(sp)
     5c6:	0141                	addi	sp,sp,16
     5c8:	8082                	ret
		if (disk_readp(buf, fs->fatbase + clst / 256, ((UINT)clst % 256) * 2, 2)) break;
     5ca:	47cc                	lw	a1,12(a5)
     5cc:	0ff57613          	andi	a2,a0,255
     5d0:	8121                	srli	a0,a0,0x8
     5d2:	95aa                	add	a1,a1,a0
     5d4:	4689                	li	a3,2
     5d6:	0606                	slli	a2,a2,0x1
     5d8:	850a                	mv	a0,sp
     5da:	372d                	jal	504 <disk_readp>
     5dc:	f17d                	bnez	a0,5c2 <get_fat+0x28>
		return ld_word(buf);
     5de:	00015503          	lhu	a0,0(sp)
     5e2:	b7cd                	j	5c4 <get_fat+0x2a>
		if (disk_readp(buf, fs->fatbase + clst / 128, ((UINT)clst % 128) * 4, 4)) break;
     5e4:	47cc                	lw	a1,12(a5)
     5e6:	07f57613          	andi	a2,a0,127
     5ea:	811d                	srli	a0,a0,0x7
     5ec:	95aa                	add	a1,a1,a0
     5ee:	4691                	li	a3,4
     5f0:	060a                	slli	a2,a2,0x2
     5f2:	850a                	mv	a0,sp
     5f4:	3f01                	jal	504 <disk_readp>
     5f6:	f571                	bnez	a0,5c2 <get_fat+0x28>
		return ld_dword(buf) & 0x0FFFFFFF;
     5f8:	850a                	mv	a0,sp
     5fa:	3399                	jal	340 <ld_dword>
     5fc:	0512                	slli	a0,a0,0x4
     5fe:	8111                	srli	a0,a0,0x4
     600:	b7d1                	j	5c4 <get_fat+0x2a>

00000602 <disk_writep.part.0>:
/*-----------------------------------------------------------------------*/
/* Write partial sector                                                  */
/*-----------------------------------------------------------------------*/
#if PF_USE_WRITE

DRESULT disk_writep (
     602:	1151                	addi	sp,sp,-12
     604:	c406                	sw	ra,8(sp)
     606:	c222                	sw	s0,4(sp)
			xmit_mmc(*buff++);
			wc--; bc--;
		}
		res = RES_OK;
	} else {
		if (sc) {	/* Initiate sector write transaction */
     608:	cd0d                	beqz	a0,642 <disk_writep.part.0+0x40>
			if (!(CardType & CT_BLOCK)) sc *= 512;	/* Convert to byte address if needed */
     60a:	c901c783          	lbu	a5,-880(gp) # 2000008c <CardType>
     60e:	85aa                	mv	a1,a0
     610:	8ba1                	andi	a5,a5,8
     612:	e399                	bnez	a5,618 <disk_writep.part.0+0x16>
     614:	00951593          	slli	a1,a0,0x9
			if (send_cmd(CMD24, sc) == 0) {			/* WRITE_SINGLE_BLOCK */
     618:	05800513          	li	a0,88
     61c:	3db1                	jal	478 <send_cmd>
	res = RES_ERROR;
     61e:	4405                	li	s0,1
			if (send_cmd(CMD24, sc) == 0) {			/* WRITE_SINGLE_BLOCK */
     620:	ed01                	bnez	a0,638 <disk_writep.part.0+0x36>
	SPI_transfer_8(d);
     622:	0ff00513          	li	a0,255
     626:	3519                	jal	42c <SPI_transfer_8>
     628:	0fe00513          	li	a0,254
     62c:	3501                	jal	42c <SPI_transfer_8>
				xmit_mmc(0xFF); xmit_mmc(0xFE);		/* Data block header */
				wc = 512;							/* Set byte counter */
     62e:	20000713          	li	a4,512
     632:	cae1ae23          	sw	a4,-836(gp) # 200000b8 <wc.1>
				res = RES_OK;
     636:	4401                	li	s0,0
			release_spi();
		}
	}

	return res;
}
     638:	40a2                	lw	ra,8(sp)
     63a:	8522                	mv	a0,s0
     63c:	4412                	lw	s0,4(sp)
     63e:	0131                	addi	sp,sp,12
     640:	8082                	ret
			bc = wc + 2;
     642:	cbc1a403          	lw	s0,-836(gp) # 200000b8 <wc.1>
     646:	0409                	addi	s0,s0,2
			while (bc--) xmit_mmc(0);	/* Fill left bytes and CRC with zeros */
     648:	e809                	bnez	s0,65a <disk_writep.part.0+0x58>
			if ((rcvr_mmc() & 0x1F) == 0x05) {	/* Receive data resp and wait for end of write process in timeout of 300ms */
     64a:	3539                	jal	458 <rcvr_mmc>
     64c:	897d                	andi	a0,a0,31
     64e:	4795                	li	a5,5
     650:	02f50563          	beq	a0,a5,67a <disk_writep.part.0+0x78>
	res = RES_ERROR;
     654:	4405                	li	s0,1
	rcvr_mmc();
     656:	3509                	jal	458 <rcvr_mmc>
     658:	b7c5                	j	638 <disk_writep.part.0+0x36>
	SPI_transfer_8(d);
     65a:	4501                	li	a0,0
     65c:	3bc1                	jal	42c <SPI_transfer_8>
     65e:	147d                	addi	s0,s0,-1
     660:	b7e5                	j	648 <disk_writep.part.0+0x46>
					DLY_US(100);
     662:	6505                	lui	a0,0x1
     664:	2c050513          	addi	a0,a0,704 # 12c0 <main+0x62>
     668:	3111                	jal	26c <DelaySysTick>
				for (tmr = 10000; rcvr_mmc() != 0xFF && tmr; tmr--)	/* Wait for ready (max 1000ms) */
     66a:	147d                	addi	s0,s0,-1
     66c:	33f5                	jal	458 <rcvr_mmc>
     66e:	0ff00793          	li	a5,255
     672:	00f50863          	beq	a0,a5,682 <disk_writep.part.0+0x80>
     676:	f475                	bnez	s0,662 <disk_writep.part.0+0x60>
     678:	bff1                	j	654 <disk_writep.part.0+0x52>
     67a:	6409                	lui	s0,0x2
     67c:	71040413          	addi	s0,s0,1808 # 2710 <I2C1_ER_IRQHandler+0x15e>
     680:	b7f5                	j	66c <disk_writep.part.0+0x6a>
				if (tmr) res = RES_OK;
     682:	00143413          	seqz	s0,s0
     686:	bfc1                	j	656 <disk_writep.part.0+0x54>

00000688 <i2c_error>:
/// the bit flags
/// @param none
/// @return i2c_err_t error value
static inline i2c_err_t i2c_error(void)
{
	if(I2C1->STAR1 & I2C_STAR1_BERR)  {I2C1->STAR1 &= ~I2C_STAR1_BERR;  return I2C_ERR_BERR;}
     688:	400057b7          	lui	a5,0x40005
     68c:	4147d703          	lhu	a4,1044(a5) # 40005414 <_eusrstack+0x20004c14>
     690:	40078793          	addi	a5,a5,1024
     694:	10077713          	andi	a4,a4,256
     698:	cf09                	beqz	a4,6b2 <i2c_error+0x2a>
     69a:	0147d703          	lhu	a4,20(a5)
     69e:	4505                	li	a0,1
     6a0:	0742                	slli	a4,a4,0x10
     6a2:	8341                	srli	a4,a4,0x10
     6a4:	eff77713          	andi	a4,a4,-257
     6a8:	0742                	slli	a4,a4,0x10
     6aa:	8341                	srli	a4,a4,0x10
     6ac:	00e79a23          	sh	a4,20(a5)
     6b0:	8082                	ret
	if(I2C1->STAR1 & I2C_STAR1_AF)    {I2C1->STAR1 &= ~I2C_STAR1_AF;    return I2C_ERR_NACK;}
     6b2:	0147d703          	lhu	a4,20(a5)
     6b6:	40077713          	andi	a4,a4,1024
     6ba:	cf09                	beqz	a4,6d4 <i2c_error+0x4c>
     6bc:	0147d703          	lhu	a4,20(a5)
     6c0:	4509                	li	a0,2
     6c2:	0742                	slli	a4,a4,0x10
     6c4:	8341                	srli	a4,a4,0x10
     6c6:	bff77713          	andi	a4,a4,-1025
     6ca:	0742                	slli	a4,a4,0x10
     6cc:	8341                	srli	a4,a4,0x10
     6ce:	00e79a23          	sh	a4,20(a5)
     6d2:	8082                	ret
	if(I2C1->STAR1 & I2C_STAR1_ARLO)  {I2C1->STAR1 &= ~I2C_STAR1_ARLO;  return I2C_ERR_ARLO;}
     6d4:	0147d703          	lhu	a4,20(a5)
     6d8:	20077713          	andi	a4,a4,512
     6dc:	cf09                	beqz	a4,6f6 <i2c_error+0x6e>
     6de:	0147d703          	lhu	a4,20(a5)
     6e2:	450d                	li	a0,3
     6e4:	0742                	slli	a4,a4,0x10
     6e6:	8341                	srli	a4,a4,0x10
     6e8:	dff77713          	andi	a4,a4,-513
     6ec:	0742                	slli	a4,a4,0x10
     6ee:	8341                	srli	a4,a4,0x10
     6f0:	00e79a23          	sh	a4,20(a5)
     6f4:	8082                	ret
	if(I2C1->STAR1 & I2C_STAR1_OVR)   {I2C1->STAR1 &= ~I2C_STAR1_OVR;   return I2C_ERR_OVR;}
     6f6:	0147d703          	lhu	a4,20(a5)

	return I2C_OK;
     6fa:	4501                	li	a0,0
	if(I2C1->STAR1 & I2C_STAR1_OVR)   {I2C1->STAR1 &= ~I2C_STAR1_OVR;   return I2C_ERR_OVR;}
     6fc:	832d                	srli	a4,a4,0xb
     6fe:	8b05                	andi	a4,a4,1
     700:	cf01                	beqz	a4,718 <i2c_error+0x90>
     702:	0147d703          	lhu	a4,20(a5)
     706:	76fd                	lui	a3,0xfffff
     708:	7ff68693          	addi	a3,a3,2047 # fffff7ff <_eusrstack+0xdfffefff>
     70c:	0742                	slli	a4,a4,0x10
     70e:	8341                	srli	a4,a4,0x10
     710:	8f75                	and	a4,a4,a3
     712:	00e79a23          	sh	a4,20(a5)
     716:	4511                	li	a0,4
}
     718:	8082                	ret

0000071a <i2c_send_addr_write>:
/// @return i2c_err_r error status. I2C_OK on success
static inline i2c_err_t i2c_send_addr_write(const i2c_device_t *dev)
{
	i2c_err_t i2c_ret = I2C_OK;
	
	if(dev->type == I2C_ADDR_7BIT)
     71a:	415c                	lw	a5,4(a0)
     71c:	e7b1                	bnez	a5,768 <i2c_send_addr_write+0x4e>
	{
		// Send the Address and wait for it to finish transmitting
		I2C1->DATAR = (dev->addr << 1) & 0xFE;
     71e:	00855783          	lhu	a5,8(a0)
     722:	40005737          	lui	a4,0x40005
     726:	0786                	slli	a5,a5,0x1
     728:	0fe7f793          	andi	a5,a5,254
     72c:	40f71823          	sh	a5,1040(a4) # 40005410 <_eusrstack+0x20004c10>
		I2C_TIMEOUT_WAIT_FOR(!i2c_status(I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED), i2c_ret);
     730:	6789                	lui	a5,0x2
     732:	71078793          	addi	a5,a5,1808 # 2710 <I2C1_ER_IRQHandler+0x15e>
	return (status & status_mask) == status_mask; 
     736:	00070637          	lui	a2,0x70
		I2C_TIMEOUT_WAIT_FOR(!i2c_status(I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED), i2c_ret);
     73a:	caf1a223          	sw	a5,-860(gp) # 200000a0 <_i2c_timeout>
     73e:	4501                	li	a0,0
     740:	ca418693          	addi	a3,gp,-860 # 200000a0 <_i2c_timeout>
	uint32_t status = (uint32_t)I2C1->STAR1 | (uint32_t)(I2C1->STAR2 << 16);
     744:	40005337          	lui	t1,0x40005
	return (status & status_mask) == status_mask; 
     748:	08260613          	addi	a2,a2,130 # 70082 <lib_i2c.c.d894f163+0x66226>
	uint32_t status = (uint32_t)I2C1->STAR1 | (uint32_t)(I2C1->STAR2 << 16);
     74c:	41435703          	lhu	a4,1044(t1) # 40005414 <_eusrstack+0x20004c14>
     750:	01071593          	slli	a1,a4,0x10
     754:	41835703          	lhu	a4,1048(t1)
     758:	81c1                	srli	a1,a1,0x10
     75a:	0742                	slli	a4,a4,0x10
     75c:	8f4d                	or	a4,a4,a1
	return (status & status_mask) == status_mask; 
     75e:	8f71                	and	a4,a4,a2
		I2C_TIMEOUT_WAIT_FOR(!i2c_status(I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED), i2c_ret);
     760:	00c71663          	bne	a4,a2,76c <i2c_send_addr_write+0x52>
     764:	c111                	beqz	a0,768 <i2c_send_addr_write+0x4e>
     766:	c29c                	sw	a5,0(a3)
	i2c_err_t i2c_ret = I2C_OK;
     768:	4501                	li	a0,0
		uint8_t upper = 0xF0 | ((dev->addr & 0x0300) >> 7);
		uint8_t lower = dev->addr & 0xFF;
	}
*/
	return i2c_ret;
}
     76a:	8082                	ret
		I2C_TIMEOUT_WAIT_FOR(!i2c_status(I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED), i2c_ret);
     76c:	17fd                	addi	a5,a5,-1
     76e:	4505                	li	a0,1
     770:	fff1                	bnez	a5,74c <i2c_send_addr_write+0x32>
{
     772:	1151                	addi	sp,sp,-12
     774:	c406                	sw	ra,8(sp)
     776:	0006a023          	sw	zero,0(a3)
	i2c_err_t i2c_err = i2c_error();
     77a:	3739                	jal	688 <i2c_error>
	if(i2c_err == I2C_OK) i2c_err = I2C_ERR_BUSY;
     77c:	e111                	bnez	a0,780 <i2c_send_addr_write+0x66>
     77e:	4515                	li	a0,5
}
     780:	40a2                	lw	ra,8(sp)
     782:	0131                	addi	sp,sp,12
     784:	8082                	ret

00000786 <i2c_ping>:
	return i2c_error();
}


i2c_err_t i2c_ping(const uint8_t addr)
{
     786:	1121                	addi	sp,sp,-24
	I2C_TIMEOUT_WAIT_FOR((I2C1->STAR2 & I2C_STAR2_BUSY), i2c_ret);
     788:	6789                	lui	a5,0x2
	// Create a temporary i2c device using passed addr
	i2c_device_t tmp_dev = {.type = I2C_ADDR_7BIT, .addr = addr};
     78a:	c402                	sw	zero,8(sp)
	I2C_TIMEOUT_WAIT_FOR((I2C1->STAR2 & I2C_STAR2_BUSY), i2c_ret);
     78c:	71078793          	addi	a5,a5,1808 # 2710 <I2C1_ER_IRQHandler+0x15e>
     790:	caf1a223          	sw	a5,-860(gp) # 200000a0 <_i2c_timeout>
{
     794:	ca06                	sw	ra,20(sp)
	i2c_device_t tmp_dev = {.type = I2C_ADDR_7BIT, .addr = addr};
     796:	c002                	sw	zero,0(sp)
     798:	c202                	sw	zero,4(sp)
     79a:	00a11423          	sh	a0,8(sp)
	I2C_TIMEOUT_WAIT_FOR((I2C1->STAR2 & I2C_STAR2_BUSY), i2c_ret);
     79e:	4601                	li	a2,0
     7a0:	ca418713          	addi	a4,gp,-860 # 200000a0 <_i2c_timeout>
     7a4:	400055b7          	lui	a1,0x40005
     7a8:	4185d683          	lhu	a3,1048(a1) # 40005418 <_eusrstack+0x20004c18>
     7ac:	8a89                	andi	a3,a3,2
     7ae:	e689                	bnez	a3,7b8 <i2c_ping+0x32>
     7b0:	c211                	beqz	a2,7b4 <i2c_ping+0x2e>
     7b2:	c31c                	sw	a5,0(a4)
	i2c_err_t i2c_ret = I2C_OK;
     7b4:	4501                	li	a0,0
     7b6:	a809                	j	7c8 <i2c_ping+0x42>
	I2C_TIMEOUT_WAIT_FOR((I2C1->STAR2 & I2C_STAR2_BUSY), i2c_ret);
     7b8:	17fd                	addi	a5,a5,-1
     7ba:	4605                	li	a2,1
     7bc:	f7f5                	bnez	a5,7a8 <i2c_ping+0x22>
     7be:	00072023          	sw	zero,0(a4)
	i2c_err_t i2c_err = i2c_error();
     7c2:	35d9                	jal	688 <i2c_error>
	if(i2c_err == I2C_OK) i2c_err = I2C_ERR_BUSY;
     7c4:	e111                	bnez	a0,7c8 <i2c_ping+0x42>
     7c6:	4515                	li	a0,5
	I2C1->CTLR1 |= I2C_CTLR1_START;
     7c8:	40005737          	lui	a4,0x40005
     7cc:	40075783          	lhu	a5,1024(a4) # 40005400 <_eusrstack+0x20004c00>
	uint32_t status = (uint32_t)I2C1->STAR1 | (uint32_t)(I2C1->STAR2 << 16);
     7d0:	400055b7          	lui	a1,0x40005
	I2C1->CTLR1 |= I2C_CTLR1_START;
     7d4:	07c2                	slli	a5,a5,0x10
     7d6:	83c1                	srli	a5,a5,0x10
     7d8:	1007e793          	ori	a5,a5,256
     7dc:	40f71023          	sh	a5,1024(a4)
	return (status & status_mask) == status_mask; 
     7e0:	00030737          	lui	a4,0x30
     7e4:	0705                	addi	a4,a4,1
	uint32_t status = (uint32_t)I2C1->STAR1 | (uint32_t)(I2C1->STAR2 << 16);
     7e6:	4145d783          	lhu	a5,1044(a1) # 40005414 <_eusrstack+0x20004c14>
     7ea:	01079693          	slli	a3,a5,0x10
     7ee:	4185d783          	lhu	a5,1048(a1)
     7f2:	82c1                	srli	a3,a3,0x10
     7f4:	07c2                	slli	a5,a5,0x10
     7f6:	8fd5                	or	a5,a5,a3
	return (status & status_mask) == status_mask; 
     7f8:	8ff9                	and	a5,a5,a4
	while(!i2c_status(I2C_EVENT_MASTER_MODE_SELECT));
     7fa:	fee796e3          	bne	a5,a4,7e6 <i2c_ping+0x60>
	// Wait for the bus to become free
	i2c_err_t i2c_ret = i2c_wait();

	// Send the address and get the status
	i2c_start();
	if(i2c_ret == I2C_OK) i2c_ret = i2c_send_addr_write(&tmp_dev);
     7fe:	e119                	bnez	a0,804 <i2c_ping+0x7e>
     800:	850a                	mv	a0,sp
     802:	3f21                	jal	71a <i2c_send_addr_write>
	I2C1->CTLR1 |= I2C_CTLR1_STOP;
     804:	40005737          	lui	a4,0x40005
     808:	40075783          	lhu	a5,1024(a4) # 40005400 <_eusrstack+0x20004c00>

	// Signal a STOP
	i2c_stop();

	return i2c_ret;
}
     80c:	40d2                	lw	ra,20(sp)
	I2C1->CTLR1 |= I2C_CTLR1_STOP;
     80e:	07c2                	slli	a5,a5,0x10
     810:	83c1                	srli	a5,a5,0x10
     812:	2007e793          	ori	a5,a5,512
     816:	40f71023          	sh	a5,1024(a4)
}
     81a:	0161                	addi	sp,sp,24
     81c:	8082                	ret

0000081e <pf_write.constprop.0>:
/*-----------------------------------------------------------------------*/
/* Write File                                                            */
/*-----------------------------------------------------------------------*/
#if PF_USE_WRITE

FRESULT pf_write (
     81e:	fdc10113          	addi	sp,sp,-36
     822:	cc26                	sw	s1,24(sp)
	CLUST clst;
	DWORD sect, remain;
	const BYTE *p = buff;
	BYTE cs;
	UINT wcnt;
	FATFS *fs = FatFs;
     824:	c941a483          	lw	s1,-876(gp) # 20000090 <FatFs>


	*bw = 0;
     828:	ca01a623          	sw	zero,-852(gp) # 200000a8 <br>
     82c:	cac18793          	addi	a5,gp,-852 # 200000a8 <br>
FRESULT pf_write (
     830:	ce22                	sw	s0,28(sp)
     832:	d006                	sw	ra,32(sp)
     834:	c02a                	sw	a0,0(sp)
     836:	c43e                	sw	a5,8(sp)
	if (!fs) return FR_NOT_ENABLED;		/* Check file system */
     838:	4415                	li	s0,5
     83a:	c88d                	beqz	s1,86c <pf_write.constprop.0+0x4e>
	if (!(fs->flag & FA_OPENED)) return FR_NOT_OPENED;	/* Check if opened */
     83c:	0014c703          	lbu	a4,1(s1)
     840:	4411                	li	s0,4
     842:	00177693          	andi	a3,a4,1
     846:	c29d                	beqz	a3,86c <pf_write.constprop.0+0x4e>
     848:	842e                	mv	s0,a1
     84a:	04077713          	andi	a4,a4,64

	if (!btw) {		/* Finalize request */
     84e:	e595                	bnez	a1,87a <pf_write.constprop.0+0x5c>
		if ((fs->flag & FA__WIP) && disk_writep(0, 0)) ABORT(FR_DISK_ERR);
     850:	cb01                	beqz	a4,860 <pf_write.constprop.0+0x42>
     852:	4501                	li	a0,0
     854:	337d                	jal	602 <disk_writep.part.0>
     856:	c509                	beqz	a0,860 <pf_write.constprop.0+0x42>
		if (wcnt > btw) wcnt = btw;
		if (disk_writep(p, wcnt)) ABORT(FR_DISK_ERR);	/* Send data to the sector */
		fs->fptr += wcnt; p += wcnt;				/* Update pointers and counters */
		btw -= wcnt; *bw += wcnt;
		if ((UINT)fs->fptr % 512 == 0) {
			if (disk_writep(0, 0)) ABORT(FR_DISK_ERR);	/* Finalize the currtent secter write operation */
     858:	000480a3          	sb	zero,1(s1)
     85c:	4405                	li	s0,1
     85e:	a039                	j	86c <pf_write.constprop.0+0x4e>
		fs->flag &= ~FA__WIP;
     860:	0014c703          	lbu	a4,1(s1)
     864:	fbf77713          	andi	a4,a4,-65
     868:	00e480a3          	sb	a4,1(s1)
			fs->flag &= ~FA__WIP;
		}
	}

	return FR_OK;
}
     86c:	5082                	lw	ra,32(sp)
     86e:	8522                	mv	a0,s0
     870:	4472                	lw	s0,28(sp)
     872:	44e2                	lw	s1,24(sp)
     874:	02410113          	addi	sp,sp,36
     878:	8082                	ret
		if (!(fs->flag & FA__WIP)) {	/* Round-down fptr to the sector boundary */
     87a:	e709                	bnez	a4,884 <pf_write.constprop.0+0x66>
			fs->fptr &= 0xFFFFFE00;
     87c:	4c98                	lw	a4,24(s1)
     87e:	e0077713          	andi	a4,a4,-512
     882:	cc98                	sw	a4,24(s1)
	remain = fs->fsize - fs->fptr;
     884:	4cd8                	lw	a4,28(s1)
     886:	4c94                	lw	a3,24(s1)
     888:	8f15                	sub	a4,a4,a3
     88a:	00877363          	bgeu	a4,s0,890 <pf_write.constprop.0+0x72>
     88e:	843a                	mv	s0,a4
	while (btw)	{									/* Repeat until all data transferred */
     890:	dc71                	beqz	s0,86c <pf_write.constprop.0+0x4e>
		if ((UINT)fs->fptr % 512 == 0) {			/* On the sector boundary? */
     892:	4c98                	lw	a4,24(s1)
     894:	1ff77693          	andi	a3,a4,511
     898:	ee9d                	bnez	a3,8d6 <pf_write.constprop.0+0xb8>
			cs = (BYTE)(fs->fptr / 512 & (fs->csize - 1));	/* Sector offset in the cluster */
     89a:	0024c503          	lbu	a0,2(s1)
     89e:	00975693          	srli	a3,a4,0x9
     8a2:	157d                	addi	a0,a0,-1
     8a4:	8d75                	and	a0,a0,a3
     8a6:	0ff57793          	andi	a5,a0,255
     8aa:	c23e                	sw	a5,4(sp)
			if (!cs) {								/* On the cluster boundary? */
     8ac:	e799                	bnez	a5,8ba <pf_write.constprop.0+0x9c>
				if (fs->fptr == 0) {				/* On the top of the file? */
     8ae:	e745                	bnez	a4,956 <pf_write.constprop.0+0x138>
					clst = fs->org_clust;
     8b0:	5088                	lw	a0,32(s1)
				if (clst <= 1) ABORT(FR_DISK_ERR);
     8b2:	4705                	li	a4,1
     8b4:	faa772e3          	bgeu	a4,a0,858 <pf_write.constprop.0+0x3a>
				fs->curr_clust = clst;				/* Update current cluster */
     8b8:	d0c8                	sw	a0,36(s1)
			sect = clust2sect(fs->curr_clust);		/* Get current sector */
     8ba:	50c8                	lw	a0,36(s1)
     8bc:	344d                	jal	35e <clust2sect>
			if (!sect) ABORT(FR_DISK_ERR);
     8be:	dd49                	beqz	a0,858 <pf_write.constprop.0+0x3a>
			fs->dsect = sect + cs;
     8c0:	4792                	lw	a5,4(sp)
     8c2:	953e                	add	a0,a0,a5
     8c4:	d488                	sw	a0,40(s1)
     8c6:	3b35                	jal	602 <disk_writep.part.0>
			if (disk_writep(0, fs->dsect)) ABORT(FR_DISK_ERR);	/* Initiate a sector write operation */
     8c8:	f941                	bnez	a0,858 <pf_write.constprop.0+0x3a>
			fs->flag |= FA__WIP;
     8ca:	0014c703          	lbu	a4,1(s1)
     8ce:	04076713          	ori	a4,a4,64
     8d2:	00e480a3          	sb	a4,1(s1)
		wcnt = 512 - (UINT)fs->fptr % 512;			/* Number of bytes to write to the sector */
     8d6:	4c98                	lw	a4,24(s1)
     8d8:	20000693          	li	a3,512
     8dc:	1ff77713          	andi	a4,a4,511
     8e0:	40e68733          	sub	a4,a3,a4
     8e4:	00e47363          	bgeu	s0,a4,8ea <pf_write.constprop.0+0xcc>
     8e8:	8722                	mv	a4,s0
	if (buff) {		/* Send data bytes */
     8ea:	4782                	lw	a5,0(sp)
     8ec:	cba5                	beqz	a5,95c <pf_write.constprop.0+0x13e>
     8ee:	00e782b3          	add	t0,a5,a4
     8f2:	863e                	mv	a2,a5
		while (bc && wc) {		/* Send data bytes to the card */
     8f4:	cbc18313          	addi	t1,gp,-836 # 200000b8 <wc.1>
     8f8:	00032683          	lw	a3,0(t1)
     8fc:	c685                	beqz	a3,924 <pf_write.constprop.0+0x106>
	SPI_transfer_8(d);
     8fe:	00064503          	lbu	a0,0(a2)
			xmit_mmc(*buff++);
     902:	0605                	addi	a2,a2,1
     904:	ca16                	sw	t0,20(sp)
     906:	c836                	sw	a3,16(sp)
     908:	c63a                	sw	a4,12(sp)
	SPI_transfer_8(d);
     90a:	c232                	sw	a2,4(sp)
     90c:	3605                	jal	42c <SPI_transfer_8>
			wc--; bc--;
     90e:	46c2                	lw	a3,16(sp)
		while (bc && wc) {		/* Send data bytes to the card */
     910:	4612                	lw	a2,4(sp)
     912:	42d2                	lw	t0,20(sp)
			wc--; bc--;
     914:	16fd                	addi	a3,a3,-1
     916:	cbc18313          	addi	t1,gp,-836 # 200000b8 <wc.1>
     91a:	00d32023          	sw	a3,0(t1)
		while (bc && wc) {		/* Send data bytes to the card */
     91e:	4732                	lw	a4,12(sp)
     920:	fc561ae3          	bne	a2,t0,8f4 <pf_write.constprop.0+0xd6>
		fs->fptr += wcnt; p += wcnt;				/* Update pointers and counters */
     924:	4782                	lw	a5,0(sp)
     926:	4c94                	lw	a3,24(s1)
		btw -= wcnt; *bw += wcnt;
     928:	8c19                	sub	s0,s0,a4
		fs->fptr += wcnt; p += wcnt;				/* Update pointers and counters */
     92a:	97ba                	add	a5,a5,a4
     92c:	c03e                	sw	a5,0(sp)
		btw -= wcnt; *bw += wcnt;
     92e:	47a2                	lw	a5,8(sp)
		fs->fptr += wcnt; p += wcnt;				/* Update pointers and counters */
     930:	96ba                	add	a3,a3,a4
     932:	cc94                	sw	a3,24(s1)
		btw -= wcnt; *bw += wcnt;
     934:	4390                	lw	a2,0(a5)
		if ((UINT)fs->fptr % 512 == 0) {
     936:	1ff6f693          	andi	a3,a3,511
		btw -= wcnt; *bw += wcnt;
     93a:	9732                	add	a4,a4,a2
     93c:	c398                	sw	a4,0(a5)
		if ((UINT)fs->fptr % 512 == 0) {
     93e:	faa9                	bnez	a3,890 <pf_write.constprop.0+0x72>
     940:	4501                	li	a0,0
     942:	31c1                	jal	602 <disk_writep.part.0>
			if (disk_writep(0, 0)) ABORT(FR_DISK_ERR);	/* Finalize the currtent secter write operation */
     944:	f0051ae3          	bnez	a0,858 <pf_write.constprop.0+0x3a>
			fs->flag &= ~FA__WIP;
     948:	0014c703          	lbu	a4,1(s1)
     94c:	fbf77713          	andi	a4,a4,-65
     950:	00e480a3          	sb	a4,1(s1)
     954:	bf35                	j	890 <pf_write.constprop.0+0x72>
					clst = get_fat(fs->curr_clust);
     956:	50c8                	lw	a0,36(s1)
     958:	3189                	jal	59a <get_fat>
     95a:	bfa1                	j	8b2 <pf_write.constprop.0+0x94>
     95c:	853a                	mv	a0,a4
     95e:	c23a                	sw	a4,4(sp)
     960:	314d                	jal	602 <disk_writep.part.0>
		if (disk_writep(p, wcnt)) ABORT(FR_DISK_ERR);	/* Send data to the sector */
     962:	4712                	lw	a4,4(sp)
     964:	d161                	beqz	a0,924 <pf_write.constprop.0+0x106>
     966:	bdcd                	j	858 <pf_write.constprop.0+0x3a>

00000968 <i2c_write_raw.constprop.0>:
	I2C_TIMEOUT_WAIT_FOR((I2C1->STAR2 & I2C_STAR2_BUSY), i2c_ret);
     968:	6789                	lui	a5,0x2

	return i2c_ret;
}


i2c_err_t i2c_write_raw(const i2c_device_t *dev,    const uint8_t *buf,
     96a:	1121                	addi	sp,sp,-24
	I2C_TIMEOUT_WAIT_FOR((I2C1->STAR2 & I2C_STAR2_BUSY), i2c_ret);
     96c:	71078793          	addi	a5,a5,1808 # 2710 <I2C1_ER_IRQHandler+0x15e>
i2c_err_t i2c_write_raw(const i2c_device_t *dev,    const uint8_t *buf,
     970:	c626                	sw	s1,12(sp)
     972:	c22e                	sw	a1,4(sp)
     974:	ca06                	sw	ra,20(sp)
     976:	c822                	sw	s0,16(sp)
     978:	c02a                	sw	a0,0(sp)
	I2C_TIMEOUT_WAIT_FOR((I2C1->STAR2 & I2C_STAR2_BUSY), i2c_ret);
     97a:	caf1a223          	sw	a5,-860(gp) # 200000a0 <_i2c_timeout>
     97e:	4601                	li	a2,0
     980:	ca418493          	addi	s1,gp,-860 # 200000a0 <_i2c_timeout>
     984:	400055b7          	lui	a1,0x40005
     988:	4185d683          	lhu	a3,1048(a1) # 40005418 <_eusrstack+0x20004c18>
     98c:	8a89                	andi	a3,a3,2
     98e:	e6bd                	bnez	a3,9fc <i2c_write_raw.constprop.0+0x94>
     990:	c211                	beqz	a2,994 <i2c_write_raw.constprop.0+0x2c>
     992:	c09c                	sw	a5,0(s1)
	I2C1->CTLR1 |= I2C_CTLR1_START;
     994:	400056b7          	lui	a3,0x40005
     998:	4006d783          	lhu	a5,1024(a3) # 40005400 <_eusrstack+0x20004c00>
	uint32_t status = (uint32_t)I2C1->STAR1 | (uint32_t)(I2C1->STAR2 << 16);
     99c:	400055b7          	lui	a1,0x40005
	I2C1->CTLR1 |= I2C_CTLR1_START;
     9a0:	07c2                	slli	a5,a5,0x10
     9a2:	83c1                	srli	a5,a5,0x10
     9a4:	1007e793          	ori	a5,a5,256
     9a8:	40f69023          	sh	a5,1024(a3)
	return (status & status_mask) == status_mask; 
     9ac:	000306b7          	lui	a3,0x30
     9b0:	0685                	addi	a3,a3,1
	uint32_t status = (uint32_t)I2C1->STAR1 | (uint32_t)(I2C1->STAR2 << 16);
     9b2:	4145d783          	lhu	a5,1044(a1) # 40005414 <_eusrstack+0x20004c14>
     9b6:	01079613          	slli	a2,a5,0x10
     9ba:	4185d783          	lhu	a5,1048(a1)
     9be:	8241                	srli	a2,a2,0x10
     9c0:	07c2                	slli	a5,a5,0x10
     9c2:	8fd1                	or	a5,a5,a2
	return (status & status_mask) == status_mask; 
     9c4:	8ff5                	and	a5,a5,a3
	while(!i2c_status(I2C_EVENT_MASTER_MODE_SELECT));
     9c6:	fed796e3          	bne	a5,a3,9b2 <i2c_write_raw.constprop.0+0x4a>
{
	// Wait for the I2C Bus the be Available
	i2c_err_t i2c_ret = i2c_wait();

	// Start the I2C Bus and send the Write Address byte
	if(i2c_ret == I2C_OK) { i2c_start(); i2c_ret = i2c_send_addr_write(dev); }
     9ca:	c1018513          	addi	a0,gp,-1008 # 2000000c <dev_ssd1306>
     9ce:	33b1                	jal	71a <i2c_send_addr_write>
     9d0:	842a                	mv	s0,a0

	// Write the data
	if(i2c_ret == I2C_OK)
	{
		uint8_t cbyte = 0;
     9d2:	4601                	li	a2,0
	if(i2c_ret == I2C_OK)
     9d4:	e91d                	bnez	a0,a0a <i2c_write_raw.constprop.0+0xa2>
		while(cbyte < len)
     9d6:	4792                	lw	a5,4(sp)
     9d8:	02f67963          	bgeu	a2,a5,a0a <i2c_write_raw.constprop.0+0xa2>
		{
			// Write the byte and wait for it to finish transmitting
			I2C_TIMEOUT_WAIT_FOR(!(I2C1->STAR1 & I2C_STAR1_TXE), i2c_ret);
     9dc:	6689                	lui	a3,0x2
     9de:	71068693          	addi	a3,a3,1808 # 2710 <I2C1_ER_IRQHandler+0x15e>
     9e2:	c094                	sw	a3,0(s1)
     9e4:	4501                	li	a0,0
     9e6:	40005337          	lui	t1,0x40005
     9ea:	41435583          	lhu	a1,1044(t1) # 40005414 <_eusrstack+0x20004c14>
     9ee:	0805f593          	andi	a1,a1,128
     9f2:	c5b9                	beqz	a1,a40 <i2c_write_raw.constprop.0+0xd8>
     9f4:	c111                	beqz	a0,9f8 <i2c_write_raw.constprop.0+0x90>
     9f6:	c094                	sw	a3,0(s1)
     9f8:	4501                	li	a0,0
     9fa:	a8a9                	j	a54 <i2c_write_raw.constprop.0+0xec>
	I2C_TIMEOUT_WAIT_FOR((I2C1->STAR2 & I2C_STAR2_BUSY), i2c_ret);
     9fc:	17fd                	addi	a5,a5,-1
     9fe:	4605                	li	a2,1
     a00:	f7c1                	bnez	a5,988 <i2c_write_raw.constprop.0+0x20>
	i2c_err_t i2c_err = i2c_error();
     a02:	3159                	jal	688 <i2c_error>
     a04:	842a                	mv	s0,a0
	if(i2c_err == I2C_OK) i2c_err = I2C_ERR_BUSY;
     a06:	e111                	bnez	a0,a0a <i2c_write_raw.constprop.0+0xa2>
     a08:	4415                	li	s0,5
			if(i2c_ret != I2C_OK || (i2c_ret = i2c_error()) != I2C_OK) break;
		}
	}

	// Wait for the bus to finish transmitting
	I2C_TIMEOUT_WAIT_FOR(!i2c_status(I2C_EVENT_MASTER_BYTE_TRANSMITTED), i2c_ret);
     a0a:	6689                	lui	a3,0x2
     a0c:	71068693          	addi	a3,a3,1808 # 2710 <I2C1_ER_IRQHandler+0x15e>
	return (status & status_mask) == status_mask; 
     a10:	000705b7          	lui	a1,0x70
	I2C_TIMEOUT_WAIT_FOR(!i2c_status(I2C_EVENT_MASTER_BYTE_TRANSMITTED), i2c_ret);
     a14:	c094                	sw	a3,0(s1)
     a16:	4301                	li	t1,0
	uint32_t status = (uint32_t)I2C1->STAR1 | (uint32_t)(I2C1->STAR2 << 16);
     a18:	400052b7          	lui	t0,0x40005
	return (status & status_mask) == status_mask; 
     a1c:	08458593          	addi	a1,a1,132 # 70084 <lib_i2c.c.d894f163+0x66228>
	uint32_t status = (uint32_t)I2C1->STAR1 | (uint32_t)(I2C1->STAR2 << 16);
     a20:	4142d603          	lhu	a2,1044(t0) # 40005414 <_eusrstack+0x20004c14>
     a24:	01061513          	slli	a0,a2,0x10
     a28:	4182d603          	lhu	a2,1048(t0)
     a2c:	8141                	srli	a0,a0,0x10
     a2e:	0642                	slli	a2,a2,0x10
     a30:	8e49                	or	a2,a2,a0
	return (status & status_mask) == status_mask; 
     a32:	8e6d                	and	a2,a2,a1
	I2C_TIMEOUT_WAIT_FOR(!i2c_status(I2C_EVENT_MASTER_BYTE_TRANSMITTED), i2c_ret);
     a34:	04b61363          	bne	a2,a1,a7a <i2c_write_raw.constprop.0+0x112>
     a38:	04030a63          	beqz	t1,a8c <i2c_write_raw.constprop.0+0x124>
     a3c:	c094                	sw	a3,0(s1)
     a3e:	a0b9                	j	a8c <i2c_write_raw.constprop.0+0x124>
			I2C_TIMEOUT_WAIT_FOR(!(I2C1->STAR1 & I2C_STAR1_TXE), i2c_ret);
     a40:	16fd                	addi	a3,a3,-1
     a42:	4505                	li	a0,1
     a44:	f2dd                	bnez	a3,9ea <i2c_write_raw.constprop.0+0x82>
     a46:	c432                	sw	a2,8(sp)
     a48:	0004a023          	sw	zero,0(s1)
	i2c_err_t i2c_err = i2c_error();
     a4c:	3935                	jal	688 <i2c_error>
	if(i2c_err == I2C_OK) i2c_err = I2C_ERR_BUSY;
     a4e:	4622                	lw	a2,8(sp)
     a50:	e111                	bnez	a0,a54 <i2c_write_raw.constprop.0+0xec>
     a52:	4515                	li	a0,5
			I2C1->DATAR = buf[cbyte];
     a54:	4782                	lw	a5,0(sp)
     a56:	00c786b3          	add	a3,a5,a2
     a5a:	0006c583          	lbu	a1,0(a3)
			++cbyte;
     a5e:	0605                	addi	a2,a2,1
			I2C1->DATAR = buf[cbyte];
     a60:	400056b7          	lui	a3,0x40005
     a64:	40b69823          	sh	a1,1040(a3) # 40005410 <_eusrstack+0x20004c10>
			++cbyte;
     a68:	0ff67613          	andi	a2,a2,255
     a6c:	c432                	sw	a2,8(sp)
			if(i2c_ret != I2C_OK || (i2c_ret = i2c_error()) != I2C_OK) break;
     a6e:	e501                	bnez	a0,a76 <i2c_write_raw.constprop.0+0x10e>
     a70:	3921                	jal	688 <i2c_error>
     a72:	4622                	lw	a2,8(sp)
     a74:	d12d                	beqz	a0,9d6 <i2c_write_raw.constprop.0+0x6e>
     a76:	842a                	mv	s0,a0
     a78:	bf49                	j	a0a <i2c_write_raw.constprop.0+0xa2>
	I2C_TIMEOUT_WAIT_FOR(!i2c_status(I2C_EVENT_MASTER_BYTE_TRANSMITTED), i2c_ret);
     a7a:	16fd                	addi	a3,a3,-1
     a7c:	4305                	li	t1,1
     a7e:	f2cd                	bnez	a3,a20 <i2c_write_raw.constprop.0+0xb8>
     a80:	0004a023          	sw	zero,0(s1)
	i2c_err_t i2c_err = i2c_error();
     a84:	3111                	jal	688 <i2c_error>
     a86:	842a                	mv	s0,a0
	if(i2c_err == I2C_OK) i2c_err = I2C_ERR_BUSY;
     a88:	e111                	bnez	a0,a8c <i2c_write_raw.constprop.0+0x124>
     a8a:	4415                	li	s0,5
	I2C1->CTLR1 |= I2C_CTLR1_STOP;
     a8c:	400056b7          	lui	a3,0x40005
     a90:	4006d703          	lhu	a4,1024(a3) # 40005400 <_eusrstack+0x20004c00>

	return i2c_ret;



}
     a94:	40d2                	lw	ra,20(sp)
     a96:	8522                	mv	a0,s0
	I2C1->CTLR1 |= I2C_CTLR1_STOP;
     a98:	0742                	slli	a4,a4,0x10
}
     a9a:	4442                	lw	s0,16(sp)
	I2C1->CTLR1 |= I2C_CTLR1_STOP;
     a9c:	8341                	srli	a4,a4,0x10
     a9e:	20076713          	ori	a4,a4,512
     aa2:	40e69023          	sh	a4,1024(a3)
}
     aa6:	44b2                	lw	s1,12(sp)
     aa8:	0161                	addi	sp,sp,24
     aaa:	8082                	ret

00000aac <ssd1306_cmd>:
	.addr = 0x3C,				// Default address for SSD1306
	.regb = 1,
};

/* send OLED command byte */
uint8_t ssd1306_cmd(uint8_t cmd) {
     aac:	1141                	addi	sp,sp,-16
	uint8_t pkt[2];
	pkt[0] = 0;
	pkt[1] = cmd;
     aae:	00a100a3          	sb	a0,1(sp)
	return i2c_write_raw(&dev_ssd1306, pkt, 2);
     ab2:	4589                	li	a1,2
     ab4:	850a                	mv	a0,sp
uint8_t ssd1306_cmd(uint8_t cmd) {
     ab6:	c606                	sw	ra,12(sp)
	pkt[0] = 0;
     ab8:	00010023          	sb	zero,0(sp)
	return i2c_write_raw(&dev_ssd1306, pkt, 2);
     abc:	3575                	jal	968 <i2c_write_raw.constprop.0>
}
     abe:	40b2                	lw	ra,12(sp)
     ac0:	0ff57513          	andi	a0,a0,255
     ac4:	0141                	addi	sp,sp,16
     ac6:	8082                	ret

00000ac8 <internal_handle_input.constprop.0>:
	uint32_t dmd0 = *dmdata0;
     ac8:	e00007b7          	lui	a5,0xe0000
     acc:	0f47a783          	lw	a5,244(a5) # e00000f4 <_eusrstack+0xbffff8f4>
}
     ad0:	8082                	ret

00000ad2 <_write.constprop.0>:
	if( ( *DMDATA0 & 0xc0 ) == 0xc0 ) return 0;
     ad2:	e0000737          	lui	a4,0xe0000
     ad6:	0f472783          	lw	a5,244(a4) # e00000f4 <_eusrstack+0xbffff8f4>
WEAK int _write(int fd, const char *buf, int size)
     ada:	1111                	addi	sp,sp,-28
     adc:	cc06                	sw	ra,24(sp)
     ade:	ca22                	sw	s0,20(sp)
     ae0:	c826                	sw	s1,16(sp)
     ae2:	c02a                	sw	a0,0(sp)
	if( ( *DMDATA0 & 0xc0 ) == 0xc0 ) return 0;
     ae4:	0c07f793          	andi	a5,a5,192
     ae8:	0c000693          	li	a3,192
     aec:	0cd78863          	beq	a5,a3,bbc <_write.constprop.0+0xea>
	char buffer[4] = { 0 };
     af0:	c602                	sw	zero,12(sp)
     af2:	842e                	mv	s0,a1
	if( size == 0 )
     af4:	e5f1                	bnez	a1,bc0 <_write.constprop.0+0xee>
		lastdmd = (*DMDATA0);
     af6:	0f472783          	lw	a5,244(a4)
		if( lastdmd && !(lastdmd&0x80) ) internal_handle_input( (uint32_t*)DMDATA0 );
     afa:	c789                	beqz	a5,b04 <_write.constprop.0+0x32>
     afc:	0807f793          	andi	a5,a5,128
     b00:	e391                	bnez	a5,b04 <_write.constprop.0+0x32>
     b02:	37d9                	jal	ac8 <internal_handle_input.constprop.0>
}
     b04:	40e2                	lw	ra,24(sp)
     b06:	8522                	mv	a0,s0
     b08:	4452                	lw	s0,20(sp)
     b0a:	44c2                	lw	s1,16(sp)
     b0c:	0171                	addi	sp,sp,28
     b0e:	8082                	ret
		int tosend = size - place;
     b10:	409405b3          	sub	a1,s0,s1
     b14:	469d                	li	a3,7
     b16:	872e                	mv	a4,a1
     b18:	00b6d363          	bge	a3,a1,b1e <_write.constprop.0+0x4c>
     b1c:	471d                	li	a4,7
     b1e:	001006b7          	lui	a3,0x100
     b22:	0685                	addi	a3,a3,1
		while( ( lastdmd = (*DMDATA0) ) & 0x80 )
     b24:	e0000537          	lui	a0,0xe0000
     b28:	0f452603          	lw	a2,244(a0) # e00000f4 <_eusrstack+0xbffff8f4>
     b2c:	0f450313          	addi	t1,a0,244
     b30:	08067293          	andi	t0,a2,128
     b34:	06029c63          	bnez	t0,bac <_write.constprop.0+0xda>
		if( lastdmd ) internal_handle_input( (uint32_t*)DMDATA0 );
     b38:	c611                	beqz	a2,b44 <_write.constprop.0+0x72>
     b3a:	c43a                	sw	a4,8(sp)
     b3c:	c22e                	sw	a1,4(sp)
     b3e:	3769                	jal	ac8 <internal_handle_input.constprop.0>
     b40:	4722                	lw	a4,8(sp)
     b42:	4592                	lw	a1,4(sp)
			buffer[t-3] = buf[t+place];
     b44:	4689                	li	a3,2
     b46:	4601                	li	a2,0
     b48:	00b6d463          	bge	a3,a1,b50 <_write.constprop.0+0x7e>
     b4c:	ffd70613          	addi	a2,a4,-3
     b50:	4782                	lw	a5,0(sp)
     b52:	00348593          	addi	a1,s1,3
     b56:	0068                	addi	a0,sp,12
     b58:	95be                	add	a1,a1,a5
     b5a:	c23a                	sw	a4,4(sp)
     b5c:	2171                	jal	fe8 <memcpy>
		*DMDATA1 = *(uint32_t*)&(buffer[0]);
     b5e:	4632                	lw	a2,12(sp)
     b60:	4782                	lw	a5,0(sp)
		while( t < tosend && t < 3 )
     b62:	4712                	lw	a4,4(sp)
		*DMDATA1 = *(uint32_t*)&(buffer[0]);
     b64:	e00006b7          	lui	a3,0xe0000
     b68:	0ec6ac23          	sw	a2,248(a3) # e00000f8 <_eusrstack+0xbffff8f8>
		while( t < tosend && t < 3 )
     b6c:	458d                	li	a1,3
     b6e:	00978633          	add	a2,a5,s1
		t = 0;
     b72:	4681                	li	a3,0
			buffer[t+1] = buf[t+place];
     b74:	00064303          	lbu	t1,0(a2)
     b78:	0685                	addi	a3,a3,1
     b7a:	007c                	addi	a5,sp,12
     b7c:	00d78533          	add	a0,a5,a3
     b80:	00650023          	sb	t1,0(a0)
		while( t < tosend && t < 3 )
     b84:	00d70563          	beq	a4,a3,b8e <_write.constprop.0+0xbc>
     b88:	0605                	addi	a2,a2,1
     b8a:	feb695e3          	bne	a3,a1,b74 <_write.constprop.0+0xa2>
		buffer[0] = 0x80 | (tosend + 4);
     b8e:	00470693          	addi	a3,a4,4
     b92:	f806e693          	ori	a3,a3,-128
     b96:	00d10623          	sb	a3,12(sp)
		*DMDATA0 = *(uint32_t*)&(buffer[0]);
     b9a:	4632                	lw	a2,12(sp)
     b9c:	e00006b7          	lui	a3,0xe0000
		place += tosend;
     ba0:	94ba                	add	s1,s1,a4
		*DMDATA0 = *(uint32_t*)&(buffer[0]);
     ba2:	0ec6aa23          	sw	a2,244(a3) # e00000f4 <_eusrstack+0xbffff8f4>
	while( place < size )
     ba6:	f684c5e3          	blt	s1,s0,b10 <_write.constprop.0+0x3e>
     baa:	bfa9                	j	b04 <_write.constprop.0+0x32>
			if( timeout-- == 0 )
     bac:	16fd                	addi	a3,a3,-1
     bae:	fead                	bnez	a3,b28 <_write.constprop.0+0x56>
				*DMDATA0 |= 0xc0;
     bb0:	00032783          	lw	a5,0(t1)
     bb4:	0c07e793          	ori	a5,a5,192
     bb8:	00f32023          	sw	a5,0(t1)
	if( ( *DMDATA0 & 0xc0 ) == 0xc0 ) return 0;
     bbc:	4401                	li	s0,0
     bbe:	b799                	j	b04 <_write.constprop.0+0x32>
	if( size == 0 )
     bc0:	4481                	li	s1,0
     bc2:	b7d5                	j	ba6 <_write.constprop.0+0xd4>

00000bc4 <__puts_uart>:
{
     bc4:	1151                	addi	sp,sp,-12
     bc6:	c222                	sw	s0,4(sp)
     bc8:	c406                	sw	ra,8(sp)
     bca:	842e                	mv	s0,a1
	_write( 0, s, len );
     bcc:	3719                	jal	ad2 <_write.constprop.0>
}
     bce:	40a2                	lw	ra,8(sp)
     bd0:	8522                	mv	a0,s0
     bd2:	4412                	lw	s0,4(sp)
     bd4:	0131                	addi	sp,sp,12
     bd6:	8082                	ret

00000bd8 <handle_reset>:
	asm volatile( "\n\
     bd8:	20000197          	auipc	gp,0x20000
     bdc:	82418193          	addi	gp,gp,-2012 # 200003fc <__global_pointer$>
     be0:	40418113          	addi	sp,gp,1028 # 20000800 <_eusrstack>
     be4:	6509                	lui	a0,0x2
     be6:	88050513          	addi	a0,a0,-1920 # 1880 <main+0x622>
     bea:	30051073          	csrw	mstatus,a0
     bee:	468d                	li	a3,3
     bf0:	fffff517          	auipc	a0,0xfffff
     bf4:	41050513          	addi	a0,a0,1040 # 0 <InterruptVector>
     bf8:	8d55                	or	a0,a0,a3
     bfa:	30551073          	csrw	mtvec,a0
asm volatile(
     bfe:	c9018513          	addi	a0,gp,-880 # 2000008c <CardType>
     c02:	18c18593          	addi	a1,gp,396 # 20000588 <_ebss>
     c06:	4601                	li	a2,0
     c08:	00b55663          	bge	a0,a1,c14 <handle_reset+0x3c>
     c0c:	c110                	sw	a2,0(a0)
     c0e:	0511                	addi	a0,a0,4
     c10:	feb54ee3          	blt	a0,a1,c0c <handle_reset+0x34>
     c14:	00002517          	auipc	a0,0x2
     c18:	ed450513          	addi	a0,a0,-300 # 2ae8 <_data_lma>
     c1c:	c0418593          	addi	a1,gp,-1020 # 20000000 <dev_aht21>
     c20:	1ffff617          	auipc	a2,0x1ffff
     c24:	46c60613          	addi	a2,a2,1132 # 2000008c <CardType>
     c28:	00c58863          	beq	a1,a2,c38 <handle_reset+0x60>
     c2c:	4114                	lw	a3,0(a0)
     c2e:	c194                	sw	a3,0(a1)
     c30:	0511                	addi	a0,a0,4
     c32:	0591                	addi	a1,a1,4
     c34:	fec59ae3          	bne	a1,a2,c28 <handle_reset+0x50>
	SysTick->CTLR = 5;
     c38:	e000f7b7          	lui	a5,0xe000f
     c3c:	4715                	li	a4,5
     c3e:	c398                	sw	a4,0(a5)
asm volatile(
     c40:	6785                	lui	a5,0x1
     c42:	25e78793          	addi	a5,a5,606 # 125e <main>
     c46:	34179073          	csrw	mepc,a5
     c4a:	30200073          	mret

00000c4e <ADC1_2_IRQHandler>:

// Return the Machine Exception Program Register (MEPC)
static inline uint32_t __get_MEPC(void)
{
	uint32_t result;
	__ASM volatile( ADD_ARCH_ZICSR "csrr %0," "mepc" : "=r"(result));
     c4e:	34102573          	csrr	a0,mepc
	PrintHex( __get_MEPC() ); // "addr2line -e debugprintfdemo.elf 0x000007e6" ---> debugprintfdemo.c:45
     c52:	dc2ff0ef          	jal	ra,214 <PrintHex>
	__ASM volatile( ADD_ARCH_ZICSR "csrr %0, mstatus": "=r"(result) );
     c56:	30002573          	csrr	a0,mstatus
	PrintHex( __get_MSTATUS() );
     c5a:	dbaff0ef          	jal	ra,214 <PrintHex>

// Return the Machine Trap Value Register (MTVAL)
static inline uint32_t __get_MTVAL(void)
{
	uint32_t result;
	__ASM volatile( ADD_ARCH_ZICSR "csrr %0," "mtval" : "=r" (result) );
     c5e:	34302573          	csrr	a0,mtval
	PrintHex( __get_MTVAL() );
     c62:	db2ff0ef          	jal	ra,214 <PrintHex>
	__ASM volatile( ADD_ARCH_ZICSR "csrr %0," "mcause": "=r"(result));
     c66:	34202573          	csrr	a0,mcause
	PrintHex( __get_MCAUSE() );
     c6a:	daaff0ef          	jal	ra,214 <PrintHex>
	while( (*DMDATA0) & 0x80 );
     c6e:	e0000737          	lui	a4,0xe0000
     c72:	0f472783          	lw	a5,244(a4) # e00000f4 <_eusrstack+0xbffff8f4>
     c76:	0f470693          	addi	a3,a4,244
     c7a:	0807f793          	andi	a5,a5,128
     c7e:	fbf5                	bnez	a5,c72 <ADC1_2_IRQHandler+0x24>
	*DMDATA0 = 0x0a85;
     c80:	6785                	lui	a5,0x1
     c82:	a8578793          	addi	a5,a5,-1403 # a85 <i2c_write_raw.constprop.0+0x11d>
     c86:	c29c                	sw	a5,0(a3)
	while( (*DMDATA0) & 0x80 );
     c88:	e0000737          	lui	a4,0xe0000
     c8c:	0f472783          	lw	a5,244(a4) # e00000f4 <_eusrstack+0xbffff8f4>
     c90:	0f470693          	addi	a3,a4,244
     c94:	0807f793          	andi	a5,a5,128
     c98:	fbf5                	bnez	a5,c8c <ADC1_2_IRQHandler+0x3e>
	*DMDATA0 = 0xaaaaaa83;
     c9a:	aaaab7b7          	lui	a5,0xaaaab
     c9e:	a8378793          	addi	a5,a5,-1405 # aaaaaa83 <_eusrstack+0x8aaaa283>
     ca2:	c29c                	sw	a5,0(a3)
	asm volatile( "1: j 1b" );
     ca4:	a001                	j	ca4 <ADC1_2_IRQHandler+0x56>

00000ca6 <NMI_Handler>:
	RCC->INTR |= RCC_CSSC;	// clear the clock security int flag
     ca6:	40021737          	lui	a4,0x40021
     caa:	471c                	lw	a5,8(a4)
     cac:	008006b7          	lui	a3,0x800
     cb0:	8fd5                	or	a5,a5,a3
     cb2:	c71c                	sw	a5,8(a4)

00000cb4 <strlen>:
{
     cb4:	87aa                	mv	a5,a0
	for (; *s; s++);
     cb6:	0007c703          	lbu	a4,0(a5)
     cba:	e701                	bnez	a4,cc2 <strlen+0xe>
}
     cbc:	40a78533          	sub	a0,a5,a0
     cc0:	8082                	ret
	for (; *s; s++);
     cc2:	0785                	addi	a5,a5,1
     cc4:	bfcd                	j	cb6 <strlen+0x2>

00000cc6 <mini_vpprintf>:
{
     cc6:	fa410113          	addi	sp,sp,-92
     cca:	c8a6                	sw	s1,80(sp)
     ccc:	cc86                	sw	ra,88(sp)
     cce:	caa2                	sw	s0,84(sp)
     cd0:	c02a                	sw	a0,0(sp)
     cd2:	c22e                	sw	a1,4(sp)
     cd4:	84b2                	mv	s1,a2
     cd6:	87b6                	mv	a5,a3
	int n = 0;
     cd8:	c802                	sw	zero,16(sp)
	while ((ch=*(fmt++))) {
     cda:	0004c703          	lbu	a4,0(s1)
     cde:	00148413          	addi	s0,s1,1
     ce2:	00e10fa3          	sb	a4,31(sp)
     ce6:	eb01                	bnez	a4,cf6 <mini_vpprintf+0x30>
}
     ce8:	40e6                	lw	ra,88(sp)
     cea:	4456                	lw	s0,84(sp)
     cec:	4542                	lw	a0,16(sp)
     cee:	44c6                	lw	s1,80(sp)
     cf0:	05c10113          	addi	sp,sp,92
     cf4:	8082                	ret
		if (ch!='%') {
     cf6:	02500693          	li	a3,37
     cfa:	00d70f63          	beq	a4,a3,d18 <mini_vpprintf+0x52>
     cfe:	c43e                	sw	a5,8(sp)
			len = puts(&ch, len, buf);
     d00:	4612                	lw	a2,4(sp)
     d02:	4782                	lw	a5,0(sp)
     d04:	4585                	li	a1,1
     d06:	01f10513          	addi	a0,sp,31
     d0a:	9782                	jalr	a5
	while ((ch=*(fmt++))) {
     d0c:	84a2                	mv	s1,s0
		n = n + len;
     d0e:	47c2                	lw	a5,16(sp)
     d10:	97aa                	add	a5,a5,a0
     d12:	c83e                	sw	a5,16(sp)
     d14:	47a2                	lw	a5,8(sp)
     d16:	b7d1                	j	cda <mini_vpprintf+0x14>
			ch=*(fmt++);
     d18:	0014c683          	lbu	a3,1(s1)
			if (ch == '0') pad_char = '0';
     d1c:	03000613          	li	a2,48
			ch=*(fmt++);
     d20:	00248713          	addi	a4,s1,2
     d24:	00d10fa3          	sb	a3,31(sp)
			if (ch == '0') pad_char = '0';
     d28:	03000413          	li	s0,48
     d2c:	08c69063          	bne	a3,a2,dac <mini_vpprintf+0xe6>
				ch=*(fmt++);
     d30:	84ba                	mv	s1,a4
     d32:	4601                	li	a2,0
     d34:	4701                	li	a4,0
			while (ch >= '0' && ch <= '9') {
     d36:	4525                	li	a0,9
     d38:	a811                	j	d4c <mini_vpprintf+0x86>
				pad_to = pad_to * 10 + (ch - '0');
     d3a:	00271693          	slli	a3,a4,0x2
				ch=*(fmt++);
     d3e:	0485                	addi	s1,s1,1
				pad_to = pad_to * 10 + (ch - '0');
     d40:	9736                	add	a4,a4,a3
				ch=*(fmt++);
     d42:	fff4c683          	lbu	a3,-1(s1)
				pad_to = pad_to * 10 + (ch - '0');
     d46:	0706                	slli	a4,a4,0x1
     d48:	972e                	add	a4,a4,a1
				ch=*(fmt++);
     d4a:	4605                	li	a2,1
			while (ch >= '0' && ch <= '9') {
     d4c:	fd068593          	addi	a1,a3,-48 # 7fffd0 <lib_i2c.c.d894f163+0x7f6174>
     d50:	0ff5f313          	andi	t1,a1,255
     d54:	fe6573e3          	bgeu	a0,t1,d3a <mini_vpprintf+0x74>
     d58:	c219                	beqz	a2,d5e <mini_vpprintf+0x98>
     d5a:	00d10fa3          	sb	a3,31(sp)
			if(pad_to > (signed int) sizeof(bf)) {
     d5e:	c63a                	sw	a4,12(sp)
     d60:	4661                	li	a2,24
     d62:	00e65363          	bge	a2,a4,d68 <mini_vpprintf+0xa2>
     d66:	c632                	sw	a2,12(sp)
			if (ch == 'l') {
     d68:	06c00593          	li	a1,108
			char l = 0;
     d6c:	4601                	li	a2,0
			if (ch == 'l') {
     d6e:	00b69863          	bne	a3,a1,d7e <mini_vpprintf+0xb8>
				ch=*(fmt++);
     d72:	0004c683          	lbu	a3,0(s1)
				l = 1;
     d76:	4605                	li	a2,1
				ch=*(fmt++);
     d78:	0485                	addi	s1,s1,1
     d7a:	00d10fa3          	sb	a3,31(sp)
			switch (ch) {
     d7e:	01f14683          	lbu	a3,31(sp)
     d82:	06400593          	li	a1,100
     d86:	06b68363          	beq	a3,a1,dec <mini_vpprintf+0x126>
     d8a:	02d5e463          	bltu	a1,a3,db2 <mini_vpprintf+0xec>
     d8e:	05800713          	li	a4,88
     d92:	0ae68263          	beq	a3,a4,e36 <mini_vpprintf+0x170>
     d96:	06300713          	li	a4,99
     d9a:	0ce68063          	beq	a3,a4,e5a <mini_vpprintf+0x194>
     d9e:	d6a9                	beqz	a3,ce8 <mini_vpprintf+0x22>
					len = puts(&ch, len, buf);
     da0:	4612                	lw	a2,4(sp)
     da2:	c43e                	sw	a5,8(sp)
     da4:	4585                	li	a1,1
     da6:	01f10513          	addi	a0,sp,31
     daa:	a88d                	j	e1c <mini_vpprintf+0x156>
			char pad_char = ' ';
     dac:	02000413          	li	s0,32
     db0:	b741                	j	d30 <mini_vpprintf+0x6a>
			switch (ch) {
     db2:	07500593          	li	a1,117
     db6:	02b68b63          	beq	a3,a1,dec <mini_vpprintf+0x126>
     dba:	07800613          	li	a2,120
     dbe:	06c68c63          	beq	a3,a2,e36 <mini_vpprintf+0x170>
     dc2:	07300613          	li	a2,115
     dc6:	fcc69de3          	bne	a3,a2,da0 <mini_vpprintf+0xda>
     dca:	cc3a                	sw	a4,24(sp)
					ptr = va_arg(va, char*);
     dcc:	00478713          	addi	a4,a5,4
     dd0:	439c                	lw	a5,0(a5)
     dd2:	c43a                	sw	a4,8(sp)
					len = mini_strlen(ptr);
     dd4:	853e                	mv	a0,a5
     dd6:	ca3e                	sw	a5,20(sp)
     dd8:	3df1                	jal	cb4 <strlen>
					if (pad_to > 0) {
     dda:	4762                	lw	a4,24(sp)
     ddc:	47d2                	lw	a5,20(sp)
					len = mini_strlen(ptr);
     dde:	85aa                	mv	a1,a0
					if (pad_to > 0) {
     de0:	cb51                	beqz	a4,e74 <mini_vpprintf+0x1ae>
						len = mini_pad(ptr, len, pad_char, pad_to, bf);
     de2:	46b2                	lw	a3,12(sp)
     de4:	1838                	addi	a4,sp,56
     de6:	8622                	mv	a2,s0
     de8:	853e                	mv	a0,a5
     dea:	a025                	j	e12 <mini_vpprintf+0x14c>
						len = mini_itoa(va_arg(va, unsigned long), 10, 0, (ch=='u'), bf2);
     dec:	00478713          	addi	a4,a5,4
     df0:	c43a                	sw	a4,8(sp)
					if(l) {
     df2:	ca05                	beqz	a2,e22 <mini_vpprintf+0x15c>
						len = mini_itoa(va_arg(va, unsigned long), 10, 0, (ch=='u'), bf2);
     df4:	f8b68693          	addi	a3,a3,-117
     df8:	1018                	addi	a4,sp,32
     dfa:	0016b693          	seqz	a3,a3
     dfe:	4388                	lw	a0,0(a5)
     e00:	4601                	li	a2,0
     e02:	45a9                	li	a1,10
     e04:	c7eff0ef          	jal	ra,282 <mini_itoa.part.0>
					len = mini_pad(bf2, len, pad_char, pad_to, bf);
     e08:	46b2                	lw	a3,12(sp)
     e0a:	1838                	addi	a4,sp,56
     e0c:	8622                	mv	a2,s0
     e0e:	85aa                	mv	a1,a0
					len = mini_pad(bf2, len, pad_char, pad_to, bf);
     e10:	1008                	addi	a0,sp,32
     e12:	b24ff0ef          	jal	ra,136 <mini_pad>
					len = puts(bf, len, buf);
     e16:	4612                	lw	a2,4(sp)
					len = mini_pad(bf2, len, pad_char, pad_to, bf);
     e18:	85aa                	mv	a1,a0
					len = puts(bf, len, buf);
     e1a:	1828                	addi	a0,sp,56
					len = puts(&ch, len, buf);
     e1c:	4782                	lw	a5,0(sp)
     e1e:	9782                	jalr	a5
					break;
     e20:	b5fd                	j	d0e <mini_vpprintf+0x48>
						if(ch == 'u') {
     e22:	07500713          	li	a4,117
     e26:	00e69563          	bne	a3,a4,e30 <mini_vpprintf+0x16a>
	if (radix > 16)
     e2a:	1018                	addi	a4,sp,32
     e2c:	4685                	li	a3,1
     e2e:	bfc1                	j	dfe <mini_vpprintf+0x138>
     e30:	1018                	addi	a4,sp,32
     e32:	4681                	li	a3,0
     e34:	b7e9                	j	dfe <mini_vpprintf+0x138>
					if(l) {
     e36:	4388                	lw	a0,0(a5)
						len = mini_itoa(va_arg(va, unsigned long), 10, 0, (ch=='u'), bf2);
     e38:	00478713          	addi	a4,a5,4
						len = mini_itoa(va_arg(va, unsigned long), 16, (ch=='X'), 1, bf2);
     e3c:	fa868613          	addi	a2,a3,-88
						len = mini_itoa(va_arg(va, unsigned long), 10, 0, (ch=='u'), bf2);
     e40:	c43a                	sw	a4,8(sp)
	if (radix > 16)
     e42:	4685                	li	a3,1
     e44:	1018                	addi	a4,sp,32
     e46:	00163613          	seqz	a2,a2
     e4a:	45c1                	li	a1,16
     e4c:	c36ff0ef          	jal	ra,282 <mini_itoa.part.0>
					len = mini_pad(bf2, len, pad_char, pad_to, bf);
     e50:	46b2                	lw	a3,12(sp)
     e52:	85aa                	mv	a1,a0
     e54:	1838                	addi	a4,sp,56
     e56:	8622                	mv	a2,s0
     e58:	bf65                	j	e10 <mini_vpprintf+0x14a>
					ch = (char)(va_arg(va, int));
     e5a:	00478713          	addi	a4,a5,4
     e5e:	439c                	lw	a5,0(a5)
     e60:	c43a                	sw	a4,8(sp)
					len = mini_pad(&ch, 1, pad_char, pad_to, bf);
     e62:	46b2                	lw	a3,12(sp)
					ch = (char)(va_arg(va, int));
     e64:	00f10fa3          	sb	a5,31(sp)
					len = mini_pad(&ch, 1, pad_char, pad_to, bf);
     e68:	1838                	addi	a4,sp,56
     e6a:	8622                	mv	a2,s0
     e6c:	4585                	li	a1,1
     e6e:	01f10513          	addi	a0,sp,31
     e72:	b745                	j	e12 <mini_vpprintf+0x14c>
						len = puts(ptr, len, buf);
     e74:	4612                	lw	a2,4(sp)
     e76:	853e                	mv	a0,a5
     e78:	b755                	j	e1c <mini_vpprintf+0x156>

00000e7a <printf>:
{
     e7a:	fdc10113          	addi	sp,sp,-36
     e7e:	ca32                	sw	a2,20(sp)
	int ret_status = mini_vpprintf(__puts_uart, 0, format, args);
     e80:	862a                	mv	a2,a0
     e82:	6505                	lui	a0,0x1
{
     e84:	c82e                	sw	a1,16(sp)
     e86:	cc36                	sw	a3,24(sp)
	int ret_status = mini_vpprintf(__puts_uart, 0, format, args);
     e88:	4581                	li	a1,0
	va_start( args, format );
     e8a:	0814                	addi	a3,sp,16
	int ret_status = mini_vpprintf(__puts_uart, 0, format, args);
     e8c:	bc450513          	addi	a0,a0,-1084 # bc4 <__puts_uart>
{
     e90:	c606                	sw	ra,12(sp)
     e92:	ce3a                	sw	a4,28(sp)
     e94:	d03e                	sw	a5,32(sp)
	va_start( args, format );
     e96:	c036                	sw	a3,0(sp)
	int ret_status = mini_vpprintf(__puts_uart, 0, format, args);
     e98:	353d                	jal	cc6 <mini_vpprintf>
}
     e9a:	40b2                	lw	ra,12(sp)
     e9c:	02410113          	addi	sp,sp,36
     ea0:	8082                	ret

00000ea2 <check_fs>:
{
     ea2:	1141                	addi	sp,sp,-16
     ea4:	c422                	sw	s0,8(sp)
     ea6:	c226                	sw	s1,4(sp)
     ea8:	c606                	sw	ra,12(sp)
     eaa:	842a                	mv	s0,a0
     eac:	c02e                	sw	a1,0(sp)
	for (BYTE i=1; i<=retries; i++) {
     eae:	4485                	li	s1,1
		if (disk_readp(buf, sect, 510, 2)) {	/* Read the boot record */
     eb0:	4582                	lw	a1,0(sp)
     eb2:	4689                	li	a3,2
     eb4:	1fe00613          	li	a2,510
     eb8:	8522                	mv	a0,s0
     eba:	e4aff0ef          	jal	ra,504 <disk_readp>
     ebe:	c501                	beqz	a0,ec6 <check_fs+0x24>
			if (i == retries) return 3;
     ec0:	470d                	li	a4,3
     ec2:	08e48763          	beq	s1,a4,f50 <check_fs+0xae>
		WORD sig = ld_dword(buf);
     ec6:	8522                	mv	a0,s0
     ec8:	c78ff0ef          	jal	ra,340 <ld_dword>
		if (sig == 0xAA55 || sig == 0xBA55) {
     ecc:	777d                	lui	a4,0xfffff
     ece:	177d                	addi	a4,a4,-1
     ed0:	8f69                	and	a4,a4,a0
     ed2:	0742                	slli	a4,a4,0x10
     ed4:	66ad                	lui	a3,0xb
     ed6:	8341                	srli	a4,a4,0x10
     ed8:	a5568693          	addi	a3,a3,-1451 # aa55 <lib_i2c.c.d894f163+0xbf9>
     edc:	02d70163          	beq	a4,a3,efe <check_fs+0x5c>
			printf("check_fs_err: bad signature %08X\n\r", sig);
     ee0:	01051593          	slli	a1,a0,0x10
     ee4:	6789                	lui	a5,0x2
     ee6:	81c1                	srli	a1,a1,0x10
     ee8:	63078513          	addi	a0,a5,1584 # 2630 <I2C1_ER_IRQHandler+0x7e>
     eec:	3779                	jal	e7a <printf>
			if (i == retries) return 2;
     eee:	470d                	li	a4,3
     ef0:	06e48663          	beq	s1,a4,f5c <check_fs+0xba>
	for (BYTE i=1; i<=retries; i++) {
     ef4:	00148793          	addi	a5,s1,1
     ef8:	0ff7f493          	andi	s1,a5,255
     efc:	bf55                	j	eb0 <check_fs+0xe>
	if (!_FS_32ONLY && !disk_readp(buf, sect, BS_FilSysType, 2) && ld_word(buf) == 0x4146) {	/* Check FAT12/16 */
     efe:	4582                	lw	a1,0(sp)
     f00:	4689                	li	a3,2
     f02:	03600613          	li	a2,54
     f06:	8522                	mv	a0,s0
     f08:	dfcff0ef          	jal	ra,504 <disk_readp>
     f0c:	ed09                	bnez	a0,f26 <check_fs+0x84>
     f0e:	00144703          	lbu	a4,1(s0)
     f12:	00044783          	lbu	a5,0(s0)
     f16:	6691                	lui	a3,0x4
     f18:	0722                	slli	a4,a4,0x8
     f1a:	8f5d                	or	a4,a4,a5
     f1c:	14668693          	addi	a3,a3,326 # 4146 <ch32fun.c.963ac852+0x98f>
		return 0;
     f20:	4481                	li	s1,0
	if (!_FS_32ONLY && !disk_readp(buf, sect, BS_FilSysType, 2) && ld_word(buf) == 0x4146) {	/* Check FAT12/16 */
     f22:	02d70763          	beq	a4,a3,f50 <check_fs+0xae>
	if (PF_FS_FAT32 && !disk_readp(buf, sect, BS_FilSysType32, 2) && ld_word(buf) == 0x4146) {	/* Check FAT32 */
     f26:	4582                	lw	a1,0(sp)
     f28:	4689                	li	a3,2
     f2a:	05200613          	li	a2,82
     f2e:	8522                	mv	a0,s0
     f30:	dd4ff0ef          	jal	ra,504 <disk_readp>
	return 1;
     f34:	4485                	li	s1,1
	if (PF_FS_FAT32 && !disk_readp(buf, sect, BS_FilSysType32, 2) && ld_word(buf) == 0x4146) {	/* Check FAT32 */
     f36:	ed09                	bnez	a0,f50 <check_fs+0xae>
     f38:	00144783          	lbu	a5,1(s0)
     f3c:	00044703          	lbu	a4,0(s0)
     f40:	07a2                	slli	a5,a5,0x8
     f42:	8fd9                	or	a5,a5,a4
     f44:	7771                	lui	a4,0xffffc
     f46:	eba70713          	addi	a4,a4,-326 # ffffbeba <_eusrstack+0xdfffb6ba>
     f4a:	97ba                	add	a5,a5,a4
			if (i == retries) return 3;
     f4c:	00f034b3          	snez	s1,a5
}
     f50:	40b2                	lw	ra,12(sp)
     f52:	4422                	lw	s0,8(sp)
     f54:	8526                	mv	a0,s1
     f56:	4492                	lw	s1,4(sp)
     f58:	0141                	addi	sp,sp,16
     f5a:	8082                	ret
			if (i == retries) return 2;
     f5c:	4489                	li	s1,2
     f5e:	bfcd                	j	f50 <check_fs+0xae>

00000f60 <onI2C_SlaveWrite>:
#include "../Mess-libs/sd_card/mod_sdCard.h"

#define BUTTON_PIN 		PC0

void onI2C_SlaveWrite(uint8_t reg, uint8_t length) {
	printf("IM WRITEEN TO\n\r");
     f60:	6509                	lui	a0,0x2
     f62:	65450513          	addi	a0,a0,1620 # 2654 <I2C1_ER_IRQHandler+0xa2>
     f66:	bf11                	j	e7a <printf>

00000f68 <onI2C_SlaveRead>:
}

void onI2C_SlaveRead(uint8_t reg) {
	printf("IM READEN FROM.\n\r");
     f68:	6509                	lui	a0,0x2
     f6a:	66450513          	addi	a0,a0,1636 # 2664 <I2C1_ER_IRQHandler+0xb2>
     f6e:	b731                	j	e7a <printf>

00000f70 <mini_vsnprintf>:
{
     f70:	1121                	addi	sp,sp,-24
     f72:	ca06                	sw	ra,20(sp)
     f74:	c822                	sw	s0,16(sp)
	b.buffer = buffer;
     f76:	c02a                	sw	a0,0(sp)
	b.pbuffer = buffer;
     f78:	c22a                	sw	a0,4(sp)
	b.buffer_len = buffer_len;
     f7a:	c42e                	sw	a1,8(sp)
	if(buffer_len == 0) buffer = (void*) 0;
     f7c:	c185                	beqz	a1,f9c <mini_vsnprintf+0x2c>
     f7e:	842a                	mv	s0,a0
	int n = mini_vpprintf(_puts, (buffer != (void*)0)?&b:(void*)0, fmt, va);
     f80:	858a                	mv	a1,sp
     f82:	e111                	bnez	a0,f86 <mini_vsnprintf+0x16>
     f84:	4581                	li	a1,0
     f86:	1d200513          	li	a0,466
     f8a:	3b35                	jal	cc6 <mini_vpprintf>
	if(buffer == (void*) 0) {
     f8c:	c401                	beqz	s0,f94 <mini_vsnprintf+0x24>
	return b.pbuffer - b.buffer;
     f8e:	4512                	lw	a0,4(sp)
     f90:	4782                	lw	a5,0(sp)
     f92:	8d1d                	sub	a0,a0,a5
}
     f94:	40d2                	lw	ra,20(sp)
     f96:	4442                	lw	s0,16(sp)
     f98:	0161                	addi	sp,sp,24
     f9a:	8082                	ret
	if(buffer_len == 0) buffer = (void*) 0;
     f9c:	4401                	li	s0,0
     f9e:	b7dd                	j	f84 <mini_vsnprintf+0x14>

00000fa0 <sprintf>:
{
     fa0:	1101                	addi	sp,sp,-32
     fa2:	c832                	sw	a2,16(sp)
	int ret = mini_vsnprintf( buffer, INT_MAX, format, args );
     fa4:	862e                	mv	a2,a1
     fa6:	800005b7          	lui	a1,0x80000
{
     faa:	ca36                	sw	a3,20(sp)
	int ret = mini_vsnprintf( buffer, INT_MAX, format, args );
     fac:	fff5c593          	not	a1,a1
	va_start( args, format );
     fb0:	0814                	addi	a3,sp,16
{
     fb2:	c606                	sw	ra,12(sp)
     fb4:	cc3a                	sw	a4,24(sp)
     fb6:	ce3e                	sw	a5,28(sp)
	va_start( args, format );
     fb8:	c036                	sw	a3,0(sp)
	int ret = mini_vsnprintf( buffer, INT_MAX, format, args );
     fba:	3f5d                	jal	f70 <mini_vsnprintf>
}
     fbc:	40b2                	lw	ra,12(sp)
     fbe:	6105                	addi	sp,sp,32
     fc0:	8082                	ret

00000fc2 <memset>:
WEAK void *memset(void *dest, int c, size_t n) { unsigned char *s = dest; for (; n; n--, s++) *s = c; return dest; }
     fc2:	962a                	add	a2,a2,a0
     fc4:	87aa                	mv	a5,a0
     fc6:	00c79363          	bne	a5,a2,fcc <memset+0xa>
     fca:	8082                	ret
     fcc:	00b78023          	sb	a1,0(a5)
     fd0:	0785                	addi	a5,a5,1
     fd2:	bfd5                	j	fc6 <memset+0x4>

00000fd4 <strcpy>:
{
     fd4:	87aa                	mv	a5,a0
	for (; (*d=*s); s++, d++);
     fd6:	0005c703          	lbu	a4,0(a1) # 80000000 <_eusrstack+0x5ffff800>
     fda:	00e78023          	sb	a4,0(a5)
     fde:	e311                	bnez	a4,fe2 <strcpy+0xe>
}
     fe0:	8082                	ret
	for (; (*d=*s); s++, d++);
     fe2:	0585                	addi	a1,a1,1
     fe4:	0785                	addi	a5,a5,1
     fe6:	bfc5                	j	fd6 <strcpy+0x2>

00000fe8 <memcpy>:
{
     fe8:	4781                	li	a5,0
	for (; n; n--) *d++ = *s++;
     fea:	00f61363          	bne	a2,a5,ff0 <memcpy+0x8>
}
     fee:	8082                	ret
	for (; n; n--) *d++ = *s++;
     ff0:	00f58733          	add	a4,a1,a5
     ff4:	00074683          	lbu	a3,0(a4)
     ff8:	00f50733          	add	a4,a0,a5
     ffc:	0785                	addi	a5,a5,1
     ffe:	00d70023          	sb	a3,0(a4)
    1002:	b7e5                	j	fea <memcpy+0x2>

00001004 <ssd1306_data.isra.0>:

/* send OLED data packet (up to 32 bytes) */
uint8_t ssd1306_data(uint8_t *data, int sz) {
    1004:	7179                	addi	sp,sp,-48
    1006:	d422                	sw	s0,40(sp)
	uint8_t pkt[33];
	pkt[0] = 0x40;
    1008:	04000793          	li	a5,64
uint8_t ssd1306_data(uint8_t *data, int sz) {
    100c:	842e                	mv	s0,a1
	memcpy(&pkt[1], data, sz);
    100e:	862e                	mv	a2,a1
    1010:	85aa                	mv	a1,a0
    1012:	00110513          	addi	a0,sp,1
uint8_t ssd1306_data(uint8_t *data, int sz) {
    1016:	d606                	sw	ra,44(sp)
	pkt[0] = 0x40;
    1018:	00f10023          	sb	a5,0(sp)
	memcpy(&pkt[1], data, sz);
    101c:	37f1                	jal	fe8 <memcpy>
	return i2c_write_raw(&dev_ssd1306, pkt, sz+1);
    101e:	00140593          	addi	a1,s0,1
    1022:	850a                	mv	a0,sp
    1024:	945ff0ef          	jal	ra,968 <i2c_write_raw.constprop.0>
}
    1028:	50b2                	lw	ra,44(sp)
    102a:	5422                	lw	s0,40(sp)
    102c:	6145                	addi	sp,sp,48
    102e:	8082                	ret

00001030 <ssd1306_print_str_at.constprop.0>:

void ssd1306_setWindow_pages(uint8_t start_page, uint8_t end_page) {
	ssd1306_setwindow(start_page, end_page, 0, SSD1306_W_LIMIT); // Set the window to the current page
}

void ssd1306_print_str_at(
    1030:	1151                	addi	sp,sp,-12
    1032:	c222                	sw	s0,4(sp)
    1034:	842a                	mv	s0,a0
	ssd1306_cmd(SSD1306_COLUMNADDR);
    1036:	02100513          	li	a0,33
void ssd1306_print_str_at(
    103a:	c406                	sw	ra,8(sp)
    103c:	c026                	sw	s1,0(sp)
	ssd1306_cmd(SSD1306_COLUMNADDR);
    103e:	34bd                	jal	aac <ssd1306_cmd>
	ssd1306_cmd(start_column);   				// Column start address (0 = reset)
    1040:	4501                	li	a0,0
    1042:	34ad                	jal	aac <ssd1306_cmd>
	ssd1306_cmd(end_column); 	// Column end address (127 = reset)
    1044:	07f00513          	li	a0,127
    1048:	3495                	jal	aac <ssd1306_cmd>
	ssd1306_cmd(SSD1306_PAGEADDR);
    104a:	02200513          	li	a0,34
    104e:	3cb9                	jal	aac <ssd1306_cmd>
	ssd1306_cmd(start_page); 	// Page start address (0 = reset)
    1050:	8522                	mv	a0,s0
    1052:	3ca9                	jal	aac <ssd1306_cmd>
	ssd1306_cmd(end_page); 		// Page end address
    1054:	8522                	mv	a0,s0
    1056:	3c99                	jal	aac <ssd1306_cmd>
    1058:	4465                	li	s0,25
    105a:	17818493          	addi	s1,gp,376 # 20000574 <str_output>
  const char *str, uint8_t page, uint8_t column
) {
	ssd1306_setWindow_pages(page, page); // Set the window to the current page

	for (int i=0; i<25; i++) {
		if (*str) {
    105e:	0004c783          	lbu	a5,0(s1)
    1062:	c78d                	beqz	a5,108c <ssd1306_print_str_at.constprop.0+0x5c>
			uint8_t char_index = *str - 32; // Adjust for ASCII offset
    1064:	1781                	addi	a5,a5,-32
			ssd1306_data((uint8_t *)FONT_7x5[char_index], 5); // Send font data
    1066:	0ff7f793          	andi	a5,a5,255
    106a:	670d                	lui	a4,0x3
    106c:	00279693          	slli	a3,a5,0x2
    1070:	84070513          	addi	a0,a4,-1984 # 2840 <FONT_7x5>
    1074:	97b6                	add	a5,a5,a3
    1076:	4595                	li	a1,5
    1078:	953e                	add	a0,a0,a5
    107a:	3769                	jal	1004 <ssd1306_data.isra.0>
			str++;
    107c:	0485                	addi	s1,s1,1
	for (int i=0; i<25; i++) {
    107e:	147d                	addi	s0,s0,-1
    1080:	fc79                	bnez	s0,105e <ssd1306_print_str_at.constprop.0+0x2e>
		} else {
			ssd1306_data((uint8_t *)FONT_7x5[0], 5); // Send space character if no more characters
		}
	}
}
    1082:	40a2                	lw	ra,8(sp)
    1084:	4412                	lw	s0,4(sp)
    1086:	4482                	lw	s1,0(sp)
    1088:	0131                	addi	sp,sp,12
    108a:	8082                	ret
			ssd1306_data((uint8_t *)FONT_7x5[0], 5); // Send space character if no more characters
    108c:	678d                	lui	a5,0x3
    108e:	4595                	li	a1,5
    1090:	84078513          	addi	a0,a5,-1984 # 2840 <FONT_7x5>
    1094:	3f85                	jal	1004 <ssd1306_data.isra.0>
    1096:	b7e5                	j	107e <ssd1306_print_str_at.constprop.0+0x4e>

00001098 <modI2C_task>:
        case '/':	strcpy(loading_char, "-"); break;
        case '-':	strcpy(loading_char, "\\"); break;
    }
}

void modI2C_task(uint32_t counter) {
    1098:	1151                	addi	sp,sp,-12
    109a:	c222                	sw	s0,4(sp)
    109c:	86aa                	mv	a3,a0
	sprintf(str_output, "%s cycle/sec %lu", loading_char, counter);
    109e:	6589                	lui	a1,0x2
    10a0:	c4018613          	addi	a2,gp,-960 # 2000003c <loading_char>
    10a4:	67858593          	addi	a1,a1,1656 # 2678 <I2C1_ER_IRQHandler+0xc6>
    10a8:	17818513          	addi	a0,gp,376 # 20000574 <str_output>
void modI2C_task(uint32_t counter) {
    10ac:	c406                	sw	ra,8(sp)
	sprintf(str_output, "%s cycle/sec %lu", loading_char, counter);
    10ae:	3dcd                	jal	fa0 <sprintf>
	if (i2c_ping(0x3C) != I2C_OK) return;
    10b0:	03c00513          	li	a0,60
    10b4:	ed2ff0ef          	jal	ra,786 <i2c_ping>
    10b8:	e119                	bnez	a0,10be <modI2C_task+0x26>
	ssd1306_print_str_at(str, line, 0);
    10ba:	451d                	li	a0,7
    10bc:	3f95                	jal	1030 <ssd1306_print_str_at.constprop.0>
    switch(loading_char[0]) {
    10be:	c401c783          	lbu	a5,-960(gp) # 2000003c <loading_char>
    10c2:	05c00713          	li	a4,92
    10c6:	02e78863          	beq	a5,a4,10f6 <modI2C_task+0x5e>
    10ca:	00f76e63          	bltu	a4,a5,10e6 <modI2C_task+0x4e>
    10ce:	02d00713          	li	a4,45
    10d2:	02e78f63          	beq	a5,a4,1110 <modI2C_task+0x78>
    10d6:	02f00713          	li	a4,47
    10da:	02e78763          	beq	a5,a4,1108 <modI2C_task+0x70>
	// sprintf(str_output, "cycle/sec %lu", counter);
	modI2C_display(str_output, 7);
	cycle_loading_char();
    10de:	40a2                	lw	ra,8(sp)
    10e0:	4412                	lw	s0,4(sp)
    10e2:	0131                	addi	sp,sp,12
    10e4:	8082                	ret
    switch(loading_char[0]) {
    10e6:	07c00713          	li	a4,124
    10ea:	fee79ae3          	bne	a5,a4,10de <modI2C_task+0x46>
        case '|':	strcpy(loading_char, "/"); break;
    10ee:	6589                	lui	a1,0x2
    10f0:	69058593          	addi	a1,a1,1680 # 2690 <I2C1_ER_IRQHandler+0xde>
    10f4:	a021                	j	10fc <modI2C_task+0x64>
        case '\\':	strcpy(loading_char, "|"); break;
    10f6:	6589                	lui	a1,0x2
    10f8:	68c58593          	addi	a1,a1,1676 # 268c <I2C1_ER_IRQHandler+0xda>
        case '-':	strcpy(loading_char, "\\"); break;
    10fc:	c4018513          	addi	a0,gp,-960 # 2000003c <loading_char>
    1100:	4412                	lw	s0,4(sp)
    1102:	40a2                	lw	ra,8(sp)
    1104:	0131                	addi	sp,sp,12
        case '-':	strcpy(loading_char, "\\"); break;
    1106:	b5f9                	j	fd4 <strcpy>
        case '/':	strcpy(loading_char, "-"); break;
    1108:	6589                	lui	a1,0x2
    110a:	69458593          	addi	a1,a1,1684 # 2694 <I2C1_ER_IRQHandler+0xe2>
    110e:	b7fd                	j	10fc <modI2C_task+0x64>
        case '-':	strcpy(loading_char, "\\"); break;
    1110:	6589                	lui	a1,0x2
    1112:	69858593          	addi	a1,a1,1688 # 2698 <I2C1_ER_IRQHandler+0xe6>
    1116:	b7dd                	j	10fc <modI2C_task+0x64>

00001118 <puts>:
{
    1118:	1151                	addi	sp,sp,-12
    111a:	c406                	sw	ra,8(sp)
    111c:	c222                	sw	s0,4(sp)
    111e:	c026                	sw	s1,0(sp)
    1120:	84aa                	mv	s1,a0
	int sl = strlen( s );
    1122:	3e49                	jal	cb4 <strlen>
    1124:	842a                	mv	s0,a0
	_write(0, s, sl );
    1126:	85aa                	mv	a1,a0
    1128:	8526                	mv	a0,s1
    112a:	9a9ff0ef          	jal	ra,ad2 <_write.constprop.0>
	_write(0, "\n", 1 );
    112e:	650d                	lui	a0,0x3
    1130:	4585                	li	a1,1
    1132:	83c50513          	addi	a0,a0,-1988 # 283c <I2C1_ER_IRQHandler+0x28a>
    1136:	99dff0ef          	jal	ra,ad2 <_write.constprop.0>
}
    113a:	40a2                	lw	ra,8(sp)
    113c:	00140513          	addi	a0,s0,1
    1140:	4412                	lw	s0,4(sp)
    1142:	4482                	lw	s1,0(sp)
    1144:	0131                	addi	sp,sp,12
    1146:	8082                	ret

00001148 <i2c_scan_callback>:
	if (addr == 0x00 || addr == 0x7F) return; // Skip reserved addresses
    1148:	c539                	beqz	a0,1196 <i2c_scan_callback+0x4e>
    114a:	07f00793          	li	a5,127
    114e:	862a                	mv	a2,a0
    1150:	04f50363          	beq	a0,a5,1196 <i2c_scan_callback+0x4e>
void i2c_scan_callback(const uint8_t addr) {
    1154:	1151                	addi	sp,sp,-12
    1156:	c222                	sw	s0,4(sp)
	sprintf(str_output, "I2C: 0x%02X", addr);
    1158:	6589                	lui	a1,0x2
    115a:	69c58593          	addi	a1,a1,1692 # 269c <I2C1_ER_IRQHandler+0xea>
    115e:	17818513          	addi	a0,gp,376 # 20000574 <str_output>
void i2c_scan_callback(const uint8_t addr) {
    1162:	c406                	sw	ra,8(sp)
	sprintf(str_output, "I2C: 0x%02X", addr);
    1164:	3d35                	jal	fa0 <sprintf>
	printf("%s\n", str_output);
    1166:	17818513          	addi	a0,gp,376 # 20000574 <str_output>
    116a:	377d                	jal	1118 <puts>
	modI2C_display(str_output, line++);
    116c:	c3c18793          	addi	a5,gp,-964 # 20000038 <line.7>
    1170:	4380                	lw	s0,0(a5)
	if (i2c_ping(0x3C) != I2C_OK) return;
    1172:	03c00513          	li	a0,60
	modI2C_display(str_output, line++);
    1176:	00140713          	addi	a4,s0,1
    117a:	c398                	sw	a4,0(a5)
	if (i2c_ping(0x3C) != I2C_OK) return;
    117c:	e0aff0ef          	jal	ra,786 <i2c_ping>
    1180:	e519                	bnez	a0,118e <i2c_scan_callback+0x46>
	ssd1306_print_str_at(str, line, 0);
    1182:	0ff47513          	andi	a0,s0,255
}
    1186:	4412                	lw	s0,4(sp)
    1188:	40a2                	lw	ra,8(sp)
    118a:	0131                	addi	sp,sp,12
	ssd1306_print_str_at(str, line, 0);
    118c:	b555                	j	1030 <ssd1306_print_str_at.constprop.0>
}
    118e:	40a2                	lw	ra,8(sp)
    1190:	4412                	lw	s0,4(sp)
    1192:	0131                	addi	sp,sp,12
    1194:	8082                	ret
    1196:	8082                	ret

00001198 <putchar>:
	if( ( *DMDATA0 & 0xc0 ) == 0xc0 ) return 0;
    1198:	e00007b7          	lui	a5,0xe0000
    119c:	0f47a783          	lw	a5,244(a5) # e00000f4 <_eusrstack+0xbffff8f4>
    11a0:	0c000713          	li	a4,192
    11a4:	0c07f793          	andi	a5,a5,192
    11a8:	04e78d63          	beq	a5,a4,1202 <putchar+0x6a>
{
    11ac:	1151                	addi	sp,sp,-12
	if( ( *DMDATA0 & 0xc0 ) == 0xc0 ) return 0;
    11ae:	001007b7          	lui	a5,0x100
{
    11b2:	c222                	sw	s0,4(sp)
    11b4:	c406                	sw	ra,8(sp)
    11b6:	842a                	mv	s0,a0
	if( ( *DMDATA0 & 0xc0 ) == 0xc0 ) return 0;
    11b8:	0785                	addi	a5,a5,1
	while( ( lastdmd = (*DMDATA0) ) & 0x80 )
    11ba:	e00006b7          	lui	a3,0xe0000
    11be:	0f46a703          	lw	a4,244(a3) # e00000f4 <_eusrstack+0xbffff8f4>
    11c2:	0f468613          	addi	a2,a3,244
    11c6:	08077593          	andi	a1,a4,128
    11ca:	e18d                	bnez	a1,11ec <putchar+0x54>
	if( lastdmd ) internal_handle_input( (uint32_t*)DMDATA0 );
    11cc:	c319                	beqz	a4,11d2 <putchar+0x3a>
    11ce:	8fbff0ef          	jal	ra,ac8 <internal_handle_input.constprop.0>
	*DMDATA0 = 0x85 | ((const char)c<<8);
    11d2:	6541                	lui	a0,0x10
    11d4:	157d                	addi	a0,a0,-1
    11d6:	00841793          	slli	a5,s0,0x8
    11da:	8fe9                	and	a5,a5,a0
    11dc:	0857e793          	ori	a5,a5,133
    11e0:	e0000737          	lui	a4,0xe0000
    11e4:	0ef72a23          	sw	a5,244(a4) # e00000f4 <_eusrstack+0xbffff8f4>
	return 1;
    11e8:	4505                	li	a0,1
    11ea:	a801                	j	11fa <putchar+0x62>
		if( timeout-- == 0 )
    11ec:	17fd                	addi	a5,a5,-1
    11ee:	fbe1                	bnez	a5,11be <putchar+0x26>
			*DMDATA0 |= 0xc0;
    11f0:	421c                	lw	a5,0(a2)
    11f2:	4501                	li	a0,0
    11f4:	0c07e793          	ori	a5,a5,192
    11f8:	c21c                	sw	a5,0(a2)
}
    11fa:	40a2                	lw	ra,8(sp)
    11fc:	4412                	lw	s0,4(sp)
    11fe:	0131                	addi	sp,sp,12
    1200:	8082                	ret
	if( ( *DMDATA0 & 0xc0 ) == 0xc0 ) return 0;
    1202:	4501                	li	a0,0
}
    1204:	8082                	ret

00001206 <SystemInit>:
	#endif
#elif defined(CH32X03x)
	FLASH->ACTLR = FLASH_ACTLR_LATENCY_2;                   // +2 Cycle Latency (Recommended per TRM)
#elif defined(CH32V003)
	#if FUNCONF_SYSTEM_CORE_CLOCK > 25000000
		FLASH->ACTLR = FLASH_ACTLR_LATENCY_1;               // +1 Cycle Latency
    1206:	400227b7          	lui	a5,0x40022
    120a:	4705                	li	a4,1
    120c:	c398                	sw	a4,0(a5)
#elif defined(FUNCONF_USE_HSI) && FUNCONF_USE_HSI
	#if defined(CH32V30x) || defined(CH32V20x) || defined(CH32V10x)
		EXTEN->EXTEN_CTR |= EXTEN_PLL_HSI_PRE;
	#endif
	#if defined(FUNCONF_USE_PLL) && FUNCONF_USE_PLL
		RCC->CFGR0 = BASE_CFGR0;
    120e:	400217b7          	lui	a5,0x40021
		RCC->CTLR  = BASE_CTLR | RCC_HSION | RCC_PLLON; 			// Use HSI, enable PLL.
    1212:	01080737          	lui	a4,0x1080
		RCC->CFGR0 = BASE_CFGR0;
    1216:	0007a223          	sw	zero,4(a5) # 40021004 <_eusrstack+0x20020804>
		RCC->CTLR  = BASE_CTLR | RCC_HSION | RCC_PLLON; 			// Use HSI, enable PLL.
    121a:	08170713          	addi	a4,a4,129 # 1080081 <lib_i2c.c.d894f163+0x1076225>
    121e:	c398                	sw	a4,0(a5)
		FLASH->ACTLR = FLASH_ACTLR_LATENCY_1;       		// +1 Cycle Latency
	#endif
#endif

#if !defined(CH57x) && !defined(CH58x) && !defined(CH59x)
	RCC->INTR  = 0x009F0000;                               // Clear PLL, CSSC, HSE, HSI and LSI ready flags.
    1220:	009f0737          	lui	a4,0x9f0
    1224:	c798                	sw	a4,8(a5)
#endif

#if defined(FUNCONF_USE_PLL) && FUNCONF_USE_PLL && !defined(CH57x) && !defined(CH58x) && !defined(CH59x)
	while((RCC->CTLR & RCC_PLLRDY) == 0);                       	// Wait till PLL is ready
    1226:	020006b7          	lui	a3,0x2000
    122a:	40021737          	lui	a4,0x40021
    122e:	431c                	lw	a5,0(a4)
    1230:	8ff5                	and	a5,a5,a3
    1232:	dff5                	beqz	a5,122e <SystemInit+0x28>
	uint32_t tmp32 = RCC->CFGR0 & ~(0x03);							// clr the SW
    1234:	435c                	lw	a5,4(a4)
	RCC->CFGR0 = tmp32 | RCC_SW_PLL;                       			// Select PLL as system clock source
	while ((RCC->CFGR0 & (uint32_t)RCC_SWS) != (uint32_t)0x08); 	// Wait till PLL is used as system clock source
    1236:	400216b7          	lui	a3,0x40021
	uint32_t tmp32 = RCC->CFGR0 & ~(0x03);							// clr the SW
    123a:	9bf1                	andi	a5,a5,-4
	RCC->CFGR0 = tmp32 | RCC_SW_PLL;                       			// Select PLL as system clock source
    123c:	0027e793          	ori	a5,a5,2
    1240:	c35c                	sw	a5,4(a4)
	while ((RCC->CFGR0 & (uint32_t)RCC_SWS) != (uint32_t)0x08); 	// Wait till PLL is used as system clock source
    1242:	4721                	li	a4,8
    1244:	42dc                	lw	a5,4(a3)
    1246:	8bb1                	andi	a5,a5,12
    1248:	fee79ee3          	bne	a5,a4,1244 <SystemInit+0x3e>
	*DMDATA1 = 0x00;
    124c:	e00007b7          	lui	a5,0xe0000
    1250:	0e07ac23          	sw	zero,248(a5) # e00000f8 <_eusrstack+0xbffff8f8>
	*DMDATA0 = 0x80;
    1254:	08000713          	li	a4,128
    1258:	0ee7aa23          	sw	a4,244(a5)
	SetupUART( UART_BRR );
#endif
#if defined( FUNCONF_USE_DEBUGPRINTF ) && FUNCONF_USE_DEBUGPRINTF
	SetupDebugPrintf();
#endif
}
    125c:	8082                	ret

0000125e <main>:
//# 				PD0 - [ 				] - PC3
//# 		x		GND - [ 				] - PC2		*SCL*
//# 	*BTN*		PC0 - [ 				] - PC1		*SDA*


int main() {
    125e:	f5810113          	addi	sp,sp,-168
    1262:	d306                	sw	ra,164(sp)
    1264:	d122                	sw	s0,160(sp)
    1266:	cf26                	sw	s1,156(sp)
	SystemInit();
    1268:	3f79                	jal	1206 <SystemInit>
	return;
}


uint16_t fun_optionByte_getValue() {
    uint8_t data0 = OB->Data0;
    126a:	200006b7          	lui	a3,0x20000
    126e:	8046d583          	lhu	a1,-2044(a3) # 1ffff804 <lib_i2c.c.d894f163+0x1fff59a8>
    uint8_t data1 = OB->Data1;
    1272:	8066d783          	lhu	a5,-2042(a3)
    uint8_t data0 = OB->Data0;
    1276:	80068713          	addi	a4,a3,-2048
    return data0 + (data1 << 8);
    127a:	0ff5f593          	andi	a1,a1,255
    uint8_t data1 = OB->Data1;
    127e:	07c2                	slli	a5,a5,0x10
    1280:	83c1                	srli	a5,a5,0x10
    return data0 + (data1 << 8);
    1282:	07a2                	slli	a5,a5,0x8
    1284:	8ddd                	or	a1,a1,a5

	uint16_t bootCnt = fun_optionByte_getValue();
	bootCnt++;
    1286:	0585                	addi	a1,a1,1
	hold32p[0]=ob32p[0]; 			// Copy RDPR and USER
    1288:	8006a783          	lw	a5,-2048(a3)
    128c:	05c2                	slli	a1,a1,0x10
    128e:	81c1                	srli	a1,a1,0x10
    1290:	d83e                	sw	a5,48(sp)
	hold32p[1]=(uint32_t)data;	    // Copy in the two Data values to be written
    1292:	da2e                	sw	a1,52(sp)
	hold32p[2]=ob32p[2];			// Copy WRPR0 and WEPR1
    1294:	471c                	lw	a5,8(a4)
	FLASH->KEYR = FLASH_KEY1;
    1296:	456706b7          	lui	a3,0x45670
    129a:	12368693          	addi	a3,a3,291 # 45670123 <_eusrstack+0x2566f923>
	hold32p[2]=ob32p[2];			// Copy WRPR0 and WEPR1
    129e:	dc3e                	sw	a5,56(sp)
	FLASH->KEYR = FLASH_KEY2;
    12a0:	cdef9737          	lui	a4,0xcdef9
	FLASH->KEYR = FLASH_KEY1;
    12a4:	400227b7          	lui	a5,0x40022
    12a8:	c3d4                	sw	a3,4(a5)
	FLASH->KEYR = FLASH_KEY2;
    12aa:	9ab70713          	addi	a4,a4,-1621 # cdef89ab <_eusrstack+0xadef81ab>
    12ae:	c3d8                	sw	a4,4(a5)
	FLASH->OBKEYR = FLASH_KEY1;
    12b0:	c794                	sw	a3,8(a5)
	FLASH->OBKEYR = FLASH_KEY2;
    12b2:	c798                	sw	a4,8(a5)
	FLASH->CTLR |= CR_OPTER_Set;			// OBER RW Perform user-selected word erasure	
    12b4:	4b98                	lw	a4,16(a5)
    12b6:	02076713          	ori	a4,a4,32
    12ba:	cb98                	sw	a4,16(a5)
	FLASH->CTLR |= CR_STRT_Set;    			// STRT RW1 Start. Set 1 to start an erase action,hw automatically clears to 0
    12bc:	4b98                	lw	a4,16(a5)
    12be:	04076713          	ori	a4,a4,64
    12c2:	cb98                	sw	a4,16(a5)
	while (FLASH->STATR & FLASH_BUSY);		// Wait for flash operation to be done
    12c4:	47d8                	lw	a4,12(a5)
    12c6:	8b05                	andi	a4,a4,1
    12c8:	ff75                	bnez	a4,12c4 <main+0x66>
	FLASH->CTLR &= CR_OPTER_Reset; 			// Disable erasure mode	
    12ca:	4b98                	lw	a4,16(a5)
		ob16p[i]=hold[i];
    12cc:	20000337          	lui	t1,0x20000
	for (int i=0;i<sizeof(hold)/sizeof(hold[0]); i++) {
    12d0:	4619                	li	a2,6
	FLASH->CTLR &= CR_OPTER_Reset; 			// Disable erasure mode	
    12d2:	fdf77713          	andi	a4,a4,-33
    12d6:	cb98                	sw	a4,16(a5)
	FLASH->CTLR |= CR_OPTPG_Set;   			// OBG  RW Perform user-selected word programming
    12d8:	4b98                	lw	a4,16(a5)
    12da:	01076713          	ori	a4,a4,16
    12de:	cb98                	sw	a4,16(a5)
	for (int i=0;i<sizeof(hold)/sizeof(hold[0]); i++) {
    12e0:	4701                	li	a4,0
		while (FLASH->STATR & FLASH_BUSY);	// Wait for flash operation to be done
    12e2:	400227b7          	lui	a5,0x40022
		ob16p[i]=hold[i];
    12e6:	00171693          	slli	a3,a4,0x1
    12ea:	0968                	addi	a0,sp,156
    12ec:	9536                	add	a0,a0,a3
    12ee:	f9455503          	lhu	a0,-108(a0) # ff94 <lib_i2c.c.d894f163+0x6138>
    12f2:	969a                	add	a3,a3,t1
    12f4:	80a69023          	sh	a0,-2048(a3)
		while (FLASH->STATR & FLASH_BUSY);	// Wait for flash operation to be done
    12f8:	47c0                	lw	s0,12(a5)
    12fa:	8805                	andi	s0,s0,1
    12fc:	fc75                	bnez	s0,12f8 <main+0x9a>
	for (int i=0;i<sizeof(hold)/sizeof(hold[0]); i++) {
    12fe:	0705                	addi	a4,a4,1
    1300:	fec713e3          	bne	a4,a2,12e6 <main+0x88>
	FLASH->CTLR &= CR_OPTPG_Reset;			// Disable programming mode
    1304:	4b98                	lw	a4,16(a5)
	fun_optionByte_store(bootCnt);
	printf("Boot Count: %d\n", bootCnt);
    1306:	6509                	lui	a0,0x2
    1308:	6b850513          	addi	a0,a0,1720 # 26b8 <I2C1_ER_IRQHandler+0x106>
    130c:	9b3d                	andi	a4,a4,-17
    130e:	cb98                	sw	a4,16(a5)
	FLASH->CTLR|=CR_LOCK_Set;				// Lock flash memories again
    1310:	4b98                	lw	a4,16(a5)
    1312:	08076713          	ori	a4,a4,128
    1316:	cb98                	sw	a4,16(a5)
    1318:	368d                	jal	e7a <printf>
* its clock source
*/
void systick_init(void)
{
	// Reset any pre-existing configuration
	SysTick->CTLR = 0x0000;
    131a:	e000f7b7          	lui	a5,0xe000f
	
	// Set the compare register to trigger once per millisecond
	SysTick->CMP = SYSTICK_ONE_MILLISECOND - 1;
    131e:	6731                	lui	a4,0xc
	SysTick->CTLR = 0x0000;
    1320:	0007a023          	sw	zero,0(a5) # e000f000 <_eusrstack+0xc000e800>
	SysTick->CMP = SYSTICK_ONE_MILLISECOND - 1;
    1324:	b7f70713          	addi	a4,a4,-1153 # bb7f <lib_i2c.c.d894f163+0x1d23>
    1328:	cb98                	sw	a4,16(a5)

	// Reset the Count Register, and the global millis counter to 0
	SysTick->CNT = 0x00000000;
    132a:	0007a423          	sw	zero,8(a5)
	systick_millis = 0x00000000;
    132e:	cb818493          	addi	s1,gp,-840 # 200000b4 <systick_millis>
    1332:	0004a023          	sw	zero,0(s1)
	
	// Set the SysTick Configuration
	// NOTE: By not setting SYSTICK_CTLR_STRE, we maintain compatibility with
	// busywait delay funtions used by ch32v003_fun.
	SysTick->CTLR |= SYSTICK_CTLR_STE   |  // Enable Counter
    1336:	4398                	lw	a4,0(a5)

	systick_init();			//! required for millis()
	funGpioInitAll();
	Delay_Ms(10);
    1338:	00075537          	lui	a0,0x75
    133c:	30050513          	addi	a0,a0,768 # 75300 <lib_i2c.c.d894f163+0x6b4a4>
    1340:	00776713          	ori	a4,a4,7
    1344:	c398                	sw	a4,0(a5)
	NVIC->IENR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
    1346:	e000e7b7          	lui	a5,0xe000e
    134a:	6705                	lui	a4,0x1
    134c:	10e7a023          	sw	a4,256(a5) # e000e100 <_eusrstack+0xc000d900>
	funGpioInitAll();
    1350:	40021737          	lui	a4,0x40021
    1354:	4f1c                	lw	a5,24(a4)
    1356:	0357e793          	ori	a5,a5,53
    135a:	cf1c                	sw	a5,24(a4)
	Delay_Ms(10);
    135c:	f11fe0ef          	jal	ra,26c <DelaySysTick>
    model->btn_state = BUTTON_IDLE;
    model->debounce_time = 0;
    model->release_time = 0;
    model->press_time = 0;

    funPinMode(model->pin, GPIO_CFGLR_IN_PUPD);
    1360:	40011737          	lui	a4,0x40011
    1364:	431c                	lw	a5,0(a4)
    1366:	9bc1                	andi	a5,a5,-16
    1368:	0087e793          	ori	a5,a5,8
    136c:	c31c                	sw	a5,0(a4)
    funDigitalWrite(model->pin, 1);
    136e:	4785                	li	a5,1
    1370:	cb1c                	sw	a5,16(a4)
    model->debounce_time = millis();
    1372:	4098                	lw	a4,0(s1)
    1374:	cb818613          	addi	a2,gp,-840 # 200000b4 <systick_millis>
    1378:	c232                	sw	a2,4(sp)
    137a:	c03a                	sw	a4,0(sp)
    model->release_time = millis();
    137c:	4098                	lw	a4,0(s1)
    137e:	c63a                	sw	a4,12(sp)
	if(dev->regb == 0) dev->regb = 1;
    1380:	c0418713          	addi	a4,gp,-1020 # 20000000 <dev_aht21>
    1384:	00a74703          	lbu	a4,10(a4) # 4001100a <_eusrstack+0x2001080a>
    1388:	c0418693          	addi	a3,gp,-1020 # 20000000 <dev_aht21>
    138c:	e701                	bnez	a4,1394 <main+0x136>
	if(dev->regb  > 4) dev->regb = 4;
    138e:	00f68523          	sb	a5,10(a3)
    1392:	a021                	j	139a <main+0x13c>
    1394:	4791                	li	a5,4
    1396:	fee7ece3          	bltu	a5,a4,138e <main+0x130>
	RCC->APB1PRSTR |=  RCC_APB1Periph_I2C1;
    139a:	400217b7          	lui	a5,0x40021
    139e:	4b90                	lw	a2,16(a5)
    13a0:	00200537          	lui	a0,0x200
	RCC->APB1PRSTR &= ~RCC_APB1Periph_I2C1;
    13a4:	ffe005b7          	lui	a1,0xffe00
	RCC->APB1PRSTR |=  RCC_APB1Periph_I2C1;
    13a8:	8e49                	or	a2,a2,a0
    13aa:	cb90                	sw	a2,16(a5)
	RCC->APB1PRSTR &= ~RCC_APB1Periph_I2C1;
    13ac:	4b90                	lw	a2,16(a5)
    13ae:	15fd                	addi	a1,a1,-1
	I2C_PORT->CFGLR |= (GPIO_Speed_10MHz | GPIO_CNF_OUT_OD_AF) << (4 * I2C_PIN_SCL);
    13b0:	6485                	lui	s1,0x1
	RCC->APB1PRSTR &= ~RCC_APB1Periph_I2C1;
    13b2:	8e6d                	and	a2,a2,a1
    13b4:	cb90                	sw	a2,16(a5)
	RCC->APB1PCENR |= RCC_APB1Periph_I2C1;
    13b6:	4fd8                	lw	a4,28(a5)
	AFIO->PCFR1 &= ~(0x04400002);
    13b8:	fbc00637          	lui	a2,0xfbc00
    13bc:	1675                	addi	a2,a2,-3
	RCC->APB1PCENR |= RCC_APB1Periph_I2C1;
    13be:	8f49                	or	a4,a4,a0
    13c0:	cfd8                	sw	a4,28(a5)
	RCC->APB2PCENR |= I2C_PORT_RCC | RCC_APB2Periph_AFIO;
    13c2:	4f98                	lw	a4,24(a5)
    13c4:	01176713          	ori	a4,a4,17
    13c8:	cf98                	sw	a4,24(a5)
	AFIO->PCFR1 &= ~(0x04400002);
    13ca:	400107b7          	lui	a5,0x40010
    13ce:	43d8                	lw	a4,4(a5)
    13d0:	8f71                	and	a4,a4,a2
    13d2:	c3d8                	sw	a4,4(a5)
	AFIO->PCFR1 |= I2C_AFIO_REG;
    13d4:	43d8                	lw	a4,4(a5)
	I2C_PORT->CFGLR &= ~(0x0F << (4 * I2C_PIN_SCL));
    13d6:	767d                	lui	a2,0xfffff
    13d8:	0ff60613          	addi	a2,a2,255 # fffff0ff <_eusrstack+0xdfffe8ff>
	AFIO->PCFR1 |= I2C_AFIO_REG;
    13dc:	c3d8                	sw	a4,4(a5)
	I2C_PORT->CFGLR &= ~(0x0F << (4 * I2C_PIN_SDA));
    13de:	400117b7          	lui	a5,0x40011
    13e2:	4398                	lw	a4,0(a5)
    13e4:	f0f77713          	andi	a4,a4,-241
    13e8:	c398                	sw	a4,0(a5)
	I2C_PORT->CFGLR |= (GPIO_Speed_10MHz | GPIO_CNF_OUT_OD_AF) << (4 * I2C_PIN_SDA);	
    13ea:	4398                	lw	a4,0(a5)
    13ec:	0d076713          	ori	a4,a4,208
    13f0:	c398                	sw	a4,0(a5)
	I2C_PORT->CFGLR &= ~(0x0F << (4 * I2C_PIN_SCL));
    13f2:	4398                	lw	a4,0(a5)
    13f4:	8f71                	and	a4,a4,a2
    13f6:	c398                	sw	a4,0(a5)
	I2C_PORT->CFGLR |= (GPIO_Speed_10MHz | GPIO_CNF_OUT_OD_AF) << (4 * I2C_PIN_SCL);
    13f8:	4398                	lw	a4,0(a5)
    13fa:	d0048613          	addi	a2,s1,-768 # d00 <mini_vpprintf+0x3a>
    13fe:	8f51                	or	a4,a4,a2
    1400:	c398                	sw	a4,0(a5)
	uint16_t i2c_conf = I2C1->CTLR2 & ~I2C_CTLR2_FREQ;
    1402:	40005737          	lui	a4,0x40005
    1406:	40475783          	lhu	a5,1028(a4) # 40005404 <_eusrstack+0x20004c04>
    140a:	07c2                	slli	a5,a5,0x10
    140c:	83c1                	srli	a5,a5,0x10
    140e:	fc07f793          	andi	a5,a5,-64
	i2c_conf |= (FUNCONF_SYSTEM_CORE_CLOCK / I2C_PRERATE) & I2C_CTLR2_FREQ;
    1412:	0187e793          	ori	a5,a5,24
	I2C1->CTLR2 = i2c_conf;
    1416:	40f71223          	sh	a5,1028(a4)
	if(dev->clkr <= 100000)
    141a:	429c                	lw	a5,0(a3)
    141c:	6761                	lui	a4,0x18
    141e:	6a070713          	addi	a4,a4,1696 # 186a0 <lib_i2c.c.d894f163+0xe844>
    1422:	00179593          	slli	a1,a5,0x1
    1426:	2cf76963          	bltu	a4,a5,16f8 <main+0x49a>
		i2c_conf = (FUNCONF_SYSTEM_CORE_CLOCK / (2 * dev->clkr)) & I2C_CKCFGR_CCR;
    142a:	02dc7537          	lui	a0,0x2dc7
    142e:	c0050513          	addi	a0,a0,-1024 # 2dc6c00 <lib_i2c.c.d894f163+0x2dbcda4>
    1432:	c8ffe0ef          	jal	ra,c0 <__hidden___udivsi3>
    1436:	14fd                	addi	s1,s1,-1
    1438:	8d65                	and	a0,a0,s1
    143a:	0542                	slli	a0,a0,0x10
    143c:	8141                	srli	a0,a0,0x10
	I2C1->CKCFGR = i2c_conf;
    143e:	40005737          	lui	a4,0x40005
    1442:	40a71e23          	sh	a0,1052(a4) # 4000541c <_eusrstack+0x20004c1c>
	I2C1->CTLR1 |= I2C_CTLR1_PE;
    1446:	40075783          	lhu	a5,1024(a4)
    144a:	07c2                	slli	a5,a5,0x10
    144c:	83c1                	srli	a5,a5,0x10
    144e:	0017e793          	ori	a5,a5,1
    1452:	40f71023          	sh	a5,1024(a4)
	return i2c_error();
    1456:	a32ff0ef          	jal	ra,688 <i2c_error>
	if(i2c_init(&dev_aht21) != I2C_OK) {
    145a:	2a050d63          	beqz	a0,1714 <main+0x4b6>
		printf("Failed to init I2C\n");
    145e:	6509                	lui	a0,0x2
    1460:	6c850513          	addi	a0,a0,1736 # 26c8 <I2C1_ER_IRQHandler+0x116>
    1464:	3955                	jal	1118 <puts>

	//# I2C1: uses PC1 & PC2
	modI2C_setup();

	//# Hold BUTTON_PIN low to enter slave mode
	uint8_t slave_mode = funDigitalRead(BUTTON_PIN);
    1466:	400117b7          	lui	a5,0x40011
    146a:	479c                	lw	a5,8(a5)
    146c:	8b85                	andi	a5,a5,1
    146e:	ce3e                	sw	a5,28(sp)

	if (slave_mode == 0) {
    1470:	10079063          	bnez	a5,1570 <main+0x312>
		printf("I2C Slave mode\n");
    1474:	6509                	lui	a0,0x2
    1476:	72450513          	addi	a0,a0,1828 # 2724 <I2C1_ER_IRQHandler+0x172>
    147a:	3979                	jal	1118 <puts>
} i2c_slave_state;

void SetupI2CSlave(uint8_t address, volatile uint8_t* registers, uint8_t size,
    i2c_write_callback_t write_callback, i2c_read_callback_t read_callback, bool read_only
) {
    i2c_slave_state.first_write = 1;
    147c:	14c18793          	addi	a5,gp,332 # 20000548 <i2c_slave_state>
    1480:	4705                	li	a4,1
    1482:	00e79023          	sh	a4,0(a5) # 40011000 <_eusrstack+0x20010800>
    i2c_slave_state.offset = 0;
    i2c_slave_state.position = 0;
    i2c_slave_state.registers1 = registers;
    1486:	c1c18713          	addi	a4,gp,-996 # 20000018 <i2c_registers>
    148a:	c3d8                	sw	a4,4(a5)
    i2c_slave_state.size1 = size;
    i2c_slave_state.registers2 = NULL;
    i2c_slave_state.size2 = 0;
    i2c_slave_state.write_callback1 = write_callback;
    148c:	6705                	lui	a4,0x1
    148e:	f6070713          	addi	a4,a4,-160 # f60 <onI2C_SlaveWrite>
    1492:	cbd8                	sw	a4,20(a5)
    i2c_slave_state.read_callback1 = read_callback;
    1494:	6705                	lui	a4,0x1
    i2c_slave_state.size1 = size;
    1496:	02000613          	li	a2,32
    i2c_slave_state.read_callback1 = read_callback;
    149a:	f6870713          	addi	a4,a4,-152 # f68 <onI2C_SlaveRead>
    i2c_slave_state.registers2 = NULL;
    149e:	0007a623          	sw	zero,12(a5)
    i2c_slave_state.size2 = 0;
    14a2:	00078823          	sb	zero,16(a5)
    i2c_slave_state.read_only1 = read_only;
    14a6:	00078e23          	sb	zero,28(a5)
    i2c_slave_state.read_callback1 = read_callback;
    14aa:	cf98                	sw	a4,24(a5)
    i2c_slave_state.position = 0;
    14ac:	00078123          	sb	zero,2(a5)
    i2c_slave_state.size1 = size;
    14b0:	00c78423          	sb	a2,8(a5)
    i2c_slave_state.write_callback2 = NULL;
    14b4:	0207a023          	sw	zero,32(a5)
    i2c_slave_state.read_callback2 = NULL;
    14b8:	0207a223          	sw	zero,36(a5)
    i2c_slave_state.read_only2 = false;
    14bc:	02078423          	sb	zero,40(a5)

    // Enable I2C1
    RCC->APB1PCENR |= RCC_APB1Periph_I2C1;
    14c0:	400217b7          	lui	a5,0x40021
    14c4:	4fd4                	lw	a3,28(a5)
    14c6:	002005b7          	lui	a1,0x200
    14ca:	8ecd                	or	a3,a3,a1
    14cc:	cfd4                	sw	a3,28(a5)

    // Reset I2C1 to init all regs
    RCC->APB1PRSTR |= RCC_APB1Periph_I2C1;
    14ce:	4b98                	lw	a4,16(a5)
    RCC->APB1PRSTR &= ~RCC_APB1Periph_I2C1;
    14d0:	ffe006b7          	lui	a3,0xffe00
    14d4:	16fd                	addi	a3,a3,-1
    RCC->APB1PRSTR |= RCC_APB1Periph_I2C1;
    14d6:	8f4d                	or	a4,a4,a1
    14d8:	cb98                	sw	a4,16(a5)
    RCC->APB1PRSTR &= ~RCC_APB1Periph_I2C1;
    14da:	4b98                	lw	a4,16(a5)

    I2C1->CTLR1 |= I2C_CTLR1_SWRST;
    14dc:	65a1                	lui	a1,0x8
    RCC->APB1PRSTR &= ~RCC_APB1Periph_I2C1;
    14de:	8f75                	and	a4,a4,a3
    14e0:	cb98                	sw	a4,16(a5)
    I2C1->CTLR1 |= I2C_CTLR1_SWRST;
    14e2:	400057b7          	lui	a5,0x40005
    14e6:	4007d683          	lhu	a3,1024(a5) # 40005400 <_eusrstack+0x20004c00>
    14ea:	06c2                	slli	a3,a3,0x10
    14ec:	82c1                	srli	a3,a3,0x10
    14ee:	8ecd                	or	a3,a3,a1
    14f0:	40d79023          	sh	a3,1024(a5)
    I2C1->CTLR1 &= ~I2C_CTLR1_SWRST;
    14f4:	4007d683          	lhu	a3,1024(a5)
    14f8:	400005b7          	lui	a1,0x40000
    14fc:	06c6                	slli	a3,a3,0x11
    14fe:	82c5                	srli	a3,a3,0x11
    1500:	40d79023          	sh	a3,1024(a5)

    // Set module clock frequency
    uint32_t prerate = 2000000; // I2C Logic clock rate, must be higher than the bus clock rate
    I2C1->CTLR2 |= (FUNCONF_SYSTEM_CORE_CLOCK/prerate) & I2C_CTLR2_FREQ;
    1504:	4047d683          	lhu	a3,1028(a5)
    1508:	06c2                	slli	a3,a3,0x10
    150a:	82c1                	srli	a3,a3,0x10
    150c:	0186e693          	ori	a3,a3,24
    1510:	40d79223          	sh	a3,1028(a5)

    // Enable interrupts
    I2C1->CTLR2 |= I2C_CTLR2_ITBUFEN | I2C_CTLR2_ITEVTEN | I2C_CTLR2_ITERREN;
    1514:	4047d683          	lhu	a3,1028(a5)
    1518:	06c2                	slli	a3,a3,0x10
    151a:	82c1                	srli	a3,a3,0x10
    151c:	7006e693          	ori	a3,a3,1792
    1520:	40d79223          	sh	a3,1028(a5)
    1524:	e000e6b7          	lui	a3,0xe000e
    1528:	10b6a023          	sw	a1,256(a3) # e000e100 <_eusrstack+0xc000d900>
	NVIC->IPRIOR[(uint32_t)(IRQn)] = priority;
    152c:	40c68f23          	sb	a2,1054(a3)
	NVIC->IENR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
    1530:	800005b7          	lui	a1,0x80000
    1534:	10b6a023          	sw	a1,256(a3)
	NVIC->IPRIOR[(uint32_t)(IRQn)] = priority;
    1538:	40c68fa3          	sb	a2,1055(a3)
    NVIC_EnableIRQ(I2C1_ER_IRQn); // Error interrupt
    NVIC_SetPriority(I2C1_ER_IRQn, 2 << 4);

    // Set clock configuration
    uint32_t clockrate = 1000000; // I2C Bus clock rate, must be lower than the logic clock rate
    I2C1->CKCFGR = ((FUNCONF_SYSTEM_CORE_CLOCK/(3*clockrate))&I2C_CKCFGR_CCR) | I2C_CKCFGR_FS; // Fast mode 33% duty cycle
    153c:	76e1                	lui	a3,0xffff8
    153e:	06c1                	addi	a3,a3,16
    1540:	40d79e23          	sh	a3,1052(a5)
    //I2C1->CKCFGR = ((FUNCONF_SYSTEM_CORE_CLOCK/(25*clockrate))&I2C_CKCFGR_CCR) | I2C_CKCFGR_DUTY | I2C_CKCFGR_FS; // Fast mode 36% duty cycle
    //I2C1->CKCFGR = (FUNCONF_SYSTEM_CORE_CLOCK/(2*clockrate))&I2C_CKCFGR_CCR; // Standard mode good to 100kHz

    // Set I2C address
    I2C1->OADDR1 = address << 1;
    1544:	0ee00693          	li	a3,238
    1548:	40d79423          	sh	a3,1032(a5)
    I2C1->OADDR2 = 0;
    154c:	40079623          	sh	zero,1036(a5)

    // Enable I2C
    I2C1->CTLR1 |= I2C_CTLR1_PE;
    1550:	4007d703          	lhu	a4,1024(a5)
    1554:	0742                	slli	a4,a4,0x10
    1556:	8341                	srli	a4,a4,0x10
    1558:	00176713          	ori	a4,a4,1
    155c:	40e79023          	sh	a4,1024(a5)

    // Acknowledge bytes when they are received
    I2C1->CTLR1 |= I2C_CTLR1_ACK;
    1560:	4007d703          	lhu	a4,1024(a5)
    1564:	0742                	slli	a4,a4,0x10
    1566:	8341                	srli	a4,a4,0x10
    1568:	40076713          	ori	a4,a4,1024
    156c:	40e79023          	sh	a4,1024(a5)
}

static void uart_setup(void)
{
	// Enable UART and GPIOD
	RCC->APB2PCENR |= RCC_APB2Periph_GPIOD | RCC_APB2Periph_USART1;
    1570:	40021637          	lui	a2,0x40021
    1574:	4e1c                	lw	a5,24(a2)
    1576:	6711                	lui	a4,0x4
    1578:	02070713          	addi	a4,a4,32 # 4020 <ch32fun.c.963ac852+0x869>
    157c:	8fd9                	or	a5,a5,a4
    157e:	ce1c                	sw	a5,24(a2)

	// Push-Pull, 10MHz Output on D5, with AutoFunction
	GPIOD->CFGLR = (GPIOD->CFGLR & ~(0xF<<(4*5))) |
    1580:	400114b7          	lui	s1,0x40011
    1584:	4004a783          	lw	a5,1024(s1) # 40011400 <_eusrstack+0x20010c00>
    1588:	ff1006b7          	lui	a3,0xff100
    158c:	16fd                	addi	a3,a3,-1
    158e:	8ff5                	and	a5,a5,a3
    1590:	00900737          	lui	a4,0x900
    1594:	8fd9                	or	a5,a5,a4
			((GPIO_Speed_10MHz | GPIO_CNF_OUT_PP_AF)<<(4*5));

	// Setup UART for Tx 8n1
	USART1->CTLR1 = USART_WordLength_8b | USART_Parity_No | USART_Mode_Tx;
    1596:	40014737          	lui	a4,0x40014
	GPIOD->CFGLR = (GPIOD->CFGLR & ~(0xF<<(4*5))) |
    159a:	40f4a023          	sw	a5,1024(s1)
	USART1->CTLR1 = USART_WordLength_8b | USART_Parity_No | USART_Mode_Tx;
    159e:	45a1                	li	a1,8
    15a0:	80070793          	addi	a5,a4,-2048 # 40013800 <_eusrstack+0x20013000>
    15a4:	c7cc                	sw	a1,12(a5)
	USART1->CTLR2 = USART_StopBits_1;
    15a6:	0007a823          	sw	zero,16(a5)
	// Enable Tx DMA event
	USART1->CTLR3 = USART_DMAReq_Tx;
    15aa:	08000593          	li	a1,128
    15ae:	cbcc                	sw	a1,20(a5)

	// Set baud rate and enable UART
	USART1->BRR = ((FUNCONF_SYSTEM_CORE_CLOCK) + (UART_BR)/2) / (UART_BR);
    15b0:	1a100593          	li	a1,417
    15b4:	c78c                	sw	a1,8(a5)
	USART1->CTLR1 |= CTLR1_UE_Set;
    15b6:	47cc                	lw	a1,12(a5)
    15b8:	6509                	lui	a0,0x2

	// Disable channel just in case there is a transfer in progress
	DMA1_Channel4->CFGR &= ~DMA_CFGR1_EN;

	// USART1 TX uses DMA channel 4
	DMA1_Channel4->PADDR = (uint32_t)&USART1->DATAR;
    15ba:	80470713          	addi	a4,a4,-2044
	USART1->CTLR1 |= CTLR1_UE_Set;
    15be:	8dc9                	or	a1,a1,a0
    15c0:	c7cc                	sw	a1,12(a5)
	RCC->AHBPCENR = RCC_AHBPeriph_SRAM | RCC_AHBPeriph_DMA1;
    15c2:	4795                	li	a5,5
    15c4:	ca5c                	sw	a5,20(a2)
	DMA1_Channel4->CFGR &= ~DMA_CFGR1_EN;
    15c6:	400207b7          	lui	a5,0x40020
    15ca:	43ec                	lw	a1,68(a5)
    SPI_set_prescaler(0);
    15cc:	4501                	li	a0,0
    15ce:	99f9                	andi	a1,a1,-2
    15d0:	c3ec                	sw	a1,68(a5)
	DMA1_Channel4->PADDR = (uint32_t)&USART1->DATAR;
    15d2:	c7f8                	sw	a4,76(a5)
	// DIR: 1 (read from memory)
	// TEIE: 0 (no tx error interrupt)
	// HTIE: 0 (no half tx interrupt)
	// TCIE: 1 (transmission complete interrupt enable)
	// EN: 0 (do not enable DMA yet)
	DMA1_Channel4->CFGR = DMA_CFGR1_MINC | DMA_CFGR1_DIR | DMA_CFGR1_TCIE;
    15d4:	09200713          	li	a4,146
    15d8:	c3f8                	sw	a4,68(a5)
	NVIC->IENR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
    15da:	e000e7b7          	lui	a5,0xe000e
    15de:	02000737          	lui	a4,0x2000
    15e2:	10e7a023          	sw	a4,256(a5) # e000e100 <_eusrstack+0xc000d900>
	RCC->APB2PCENR |= RCC_APB2Periph_GPIOC | RCC_APB2Periph_SPI1;
    15e6:	4e1c                	lw	a5,24(a2)
    15e8:	6705                	lui	a4,0x1
    15ea:	0741                	addi	a4,a4,16
    15ec:	8fd9                	or	a5,a5,a4
    15ee:	ce1c                	sw	a5,24(a2)
    SPI1->CTLR1 = 0;
    15f0:	400137b7          	lui	a5,0x40013
    15f4:	00079023          	sh	zero,0(a5) # 40013000 <_eusrstack+0x20012800>
    SPI_set_prescaler(0);
    15f8:	e0bfe0ef          	jal	ra,402 <SPI_set_prescaler>
    SPI1->CTLR1 |= (SPI_CPOL_Low | SPI_CPHA_1Edge);
    15fc:	400137b7          	lui	a5,0x40013
    1600:	0007d703          	lhu	a4,0(a5) # 40013000 <_eusrstack+0x20012800>
    GPIOC->CFGLR &= ~(0xf << (4 * 5));
    1604:	ff1006b7          	lui	a3,0xff100
    1608:	16fd                	addi	a3,a3,-1
    SPI1->CTLR1 |= (SPI_CPOL_Low | SPI_CPHA_1Edge);
    160a:	0742                	slli	a4,a4,0x10
    160c:	8341                	srli	a4,a4,0x10
    160e:	00e79023          	sh	a4,0(a5)
    SPI1->CTLR1 |= SPI_NSS_Soft; // SSM NSS software control mode
    1612:	0007d703          	lhu	a4,0(a5)
FATFS fatfs; /* File system object */
UINT br;
FRESULT rc;

FRESULT mod_sdCard_write(const char filename[], const char data[]) {
	printf("\nMounting volume.\n\r");
    1616:	6509                	lui	a0,0x2
    1618:	73450513          	addi	a0,a0,1844 # 2734 <I2C1_ER_IRQHandler+0x182>
    161c:	0742                	slli	a4,a4,0x10
    161e:	8341                	srli	a4,a4,0x10
    1620:	20076713          	ori	a4,a4,512
    1624:	00e79023          	sh	a4,0(a5)
    GPIOC->CFGLR &= ~(0xf << (4 * 5));
    1628:	4098                	lw	a4,0(s1)
    162a:	8ef9                	and	a3,a3,a4
    162c:	c094                	sw	a3,0(s1)
    GPIOC->CFGLR |= (GPIO_Speed_50MHz | GPIO_CNF_OUT_PP_AF) << (4 * 5);
    162e:	4098                	lw	a4,0(s1)
    1630:	00b006b7          	lui	a3,0xb00
    1634:	8f55                	or	a4,a4,a3
    1636:	c098                	sw	a4,0(s1)
    SPI1->CTLR1 |= SPI_Mode_Master;
    1638:	0007d703          	lhu	a4,0(a5)
    GPIOC->CFGLR &= ~(0xf << (4 * 6));
    163c:	f10006b7          	lui	a3,0xf1000
    1640:	16fd                	addi	a3,a3,-1
    SPI1->CTLR1 |= SPI_Mode_Master;
    1642:	0742                	slli	a4,a4,0x10
    1644:	8341                	srli	a4,a4,0x10
    1646:	10476713          	ori	a4,a4,260
    164a:	00e79023          	sh	a4,0(a5)
    SPI1->CTLR1 |= SPI_Direction_2Lines_FullDuplex;
    164e:	0007d703          	lhu	a4,0(a5)
    1652:	0742                	slli	a4,a4,0x10
    1654:	8341                	srli	a4,a4,0x10
    1656:	00e79023          	sh	a4,0(a5)
    GPIOC->CFGLR &= ~(0xf << (4 * 6));
    165a:	4098                	lw	a4,0(s1)
    165c:	8f75                	and	a4,a4,a3
    165e:	c098                	sw	a4,0(s1)
    GPIOC->CFGLR |= (GPIO_Speed_50MHz | GPIO_CNF_OUT_PP_AF) << (4 * 6);
    1660:	4098                	lw	a4,0(s1)
    1662:	0b0006b7          	lui	a3,0xb000
    1666:	8f55                	or	a4,a4,a3
    1668:	c098                	sw	a4,0(s1)
    GPIOC->CFGLR &= ~(0xf << (4 * 7));
    166a:	4098                	lw	a4,0(s1)
    GPIOC->CFGLR |= GPIO_CNF_IN_FLOATING << (4 * 7);
    166c:	400006b7          	lui	a3,0x40000
    GPIOC->CFGLR &= ~(0xf << (4 * 7));
    1670:	0712                	slli	a4,a4,0x4
    1672:	8311                	srli	a4,a4,0x4
    1674:	c098                	sw	a4,0(s1)
    GPIOC->CFGLR |= GPIO_CNF_IN_FLOATING << (4 * 7);
    1676:	4098                	lw	a4,0(s1)
    1678:	8f55                	or	a4,a4,a3
    167a:	c098                	sw	a4,0(s1)
	SPI1->CTLR1 &= ~(SPI_CTLR1_DFF); // DFF 16bit data-length enable, writable only when SPE is 0
    167c:	0007d703          	lhu	a4,0(a5)
    1680:	76fd                	lui	a3,0xfffff
    1682:	7ff68693          	addi	a3,a3,2047 # fffff7ff <_eusrstack+0xdfffefff>
    1686:	0742                	slli	a4,a4,0x10
    1688:	8341                	srli	a4,a4,0x10
    168a:	8f75                	and	a4,a4,a3
    168c:	00e79023          	sh	a4,0(a5)
    SPI1->CTLR1 |= SPI_CTLR1_SPE;
    1690:	0007d703          	lhu	a4,0(a5)
    1694:	0742                	slli	a4,a4,0x10
    1696:	8341                	srli	a4,a4,0x10
    1698:	04076713          	ori	a4,a4,64
    169c:	00e79023          	sh	a4,0(a5)
    16a0:	fdaff0ef          	jal	ra,e7a <printf>
	SPI_set_prescaler(7);
    16a4:	451d                	li	a0,7
	FatFs = 0;
    16a6:	c801aa23          	sw	zero,-876(gp) # 20000090 <FatFs>
    16aa:	d59fe0ef          	jal	ra,402 <SPI_set_prescaler>
	skip_mmc(10);			/* Dummy clocks */
    16ae:	4529                	li	a0,10
    16b0:	daffe0ef          	jal	ra,45e <skip_mmc>
	if (send_cmd(CMD0, 0) == 1) {			/* Enter Idle state */
    16b4:	4581                	li	a1,0
    16b6:	04000513          	li	a0,64
    16ba:	dbffe0ef          	jal	ra,478 <send_cmd>
    16be:	c9418793          	addi	a5,gp,-876 # 20000090 <FatFs>
    16c2:	4705                	li	a4,1
    16c4:	c83e                	sw	a5,16(sp)
    16c6:	84aa                	mv	s1,a0
    16c8:	16e50863          	beq	a0,a4,1838 <main+0x5da>
	ty = 0;
    16cc:	4481                	li	s1,0
	CardType = ty;
    16ce:	c8918823          	sb	s1,-880(gp) # 2000008c <CardType>
	rcvr_mmc();
    16d2:	d87fe0ef          	jal	ra,458 <rcvr_mmc>
	SPI_set_prescaler(0);
    16d6:	4501                	li	a0,0
    16d8:	d2bfe0ef          	jal	ra,402 <SPI_set_prescaler>
	return ty ? 0 : STA_NOINIT;
    16dc:	cb018793          	addi	a5,gp,-848 # 200000ac <rc>
    16e0:	c43e                	sw	a5,8(sp)
	if (disk_initialize() & STA_NOINIT) {	/* Check if the drive is ready or not */
    16e2:	1e049a63          	bnez	s1,18d6 <main+0x678>
	rc = pf_mount(&fatfs);
    16e6:	4722                	lw	a4,8(sp)
    16e8:	4789                	li	a5,2
		return FR_NOT_READY;
    16ea:	4489                	li	s1,2
    16ec:	c31c                	sw	a5,0(a4)
	if (rc == 0) {
		Delay_Ms(200);
		rc = mod_sdCard_loadFile("testfile.txt",0);
		printf("read result: %u\n\r", rc);
	} else {
		printf("write error: %u\n\r", rc);
    16ee:	6509                	lui	a0,0x2
    16f0:	85a6                	mv	a1,s1
    16f2:	7ec50513          	addi	a0,a0,2028 # 27ec <I2C1_ER_IRQHandler+0x23a>
    16f6:	ab15                	j	1c2a <main+0x9cc>
		i2c_conf = (FUNCONF_SYSTEM_CORE_CLOCK / (3 * dev->clkr)) & I2C_CKCFGR_CCR;
    16f8:	02dc7537          	lui	a0,0x2dc7
    16fc:	95be                	add	a1,a1,a5
    16fe:	c0050513          	addi	a0,a0,-1024 # 2dc6c00 <lib_i2c.c.d894f163+0x2dbcda4>
    1702:	9bffe0ef          	jal	ra,c0 <__hidden___udivsi3>
    1706:	14fd                	addi	s1,s1,-1
    1708:	8d65                	and	a0,a0,s1
    170a:	0542                	slli	a0,a0,0x10
    170c:	8141                	srli	a0,a0,0x10
		i2c_conf |= I2C_CKCFGR_FS;
    170e:	67a1                	lui	a5,0x8
    1710:	8d5d                	or	a0,a0,a5
    1712:	b335                	j	143e <main+0x1e0>
		if (i2c_ping(0x3C) == I2C_OK) {
    1714:	03c00513          	li	a0,60
    1718:	86eff0ef          	jal	ra,786 <i2c_ping>
    171c:	0e051263          	bnez	a0,1800 <main+0x5a2>
	// ssd1306_rst();
	ssd1306_setbuf(0);
	
	// initialize OLED
	#if !defined(SSD1306_CUSTOM_INIT_ARRAY) || !SSD1306_CUSTOM_INIT_ARRAY
		uint8_t *cmd_list = (uint8_t *)ssd1306_init_array;
    1720:	678d                	lui	a5,0x3
    1722:	ca018a23          	sb	zero,-844(gp) # 200000b0 <ssd1306_buffer>
    1726:	acc78793          	addi	a5,a5,-1332 # 2acc <ssd1306_init_array>

		while(*cmd_list != SSD1306_TERMINATE_CMDS) {
    172a:	0007c503          	lbu	a0,0(a5)
    172e:	0ff00713          	li	a4,255
    1732:	02e51e63          	bne	a0,a4,176e <main+0x510>
		ssd1306_cmd(SSD1306_COLUMNADDR);
    1736:	02100513          	li	a0,33
    173a:	b72ff0ef          	jal	ra,aac <ssd1306_cmd>
		ssd1306_cmd(SSD1306_OFFSET);   // Column start address (0 = reset)
    173e:	4501                	li	a0,0
    1740:	b6cff0ef          	jal	ra,aac <ssd1306_cmd>
		ssd1306_cmd(SSD1306_OFFSET+SSD1306_W-1); // Column end address (127 = reset)
    1744:	07f00513          	li	a0,127
    1748:	b64ff0ef          	jal	ra,aac <ssd1306_cmd>
		ssd1306_cmd(SSD1306_PAGEADDR);
    174c:	02200513          	li	a0,34
    1750:	b5cff0ef          	jal	ra,aac <ssd1306_cmd>
		ssd1306_cmd(0); // Page start address (0 = reset)
    1754:	4501                	li	a0,0
    1756:	b56ff0ef          	jal	ra,aac <ssd1306_cmd>
		ssd1306_cmd(7); // Page end address
    175a:	451d                	li	a0,7
    175c:	b50ff0ef          	jal	ra,aac <ssd1306_cmd>
				ssd1306_data(&ssd1306_buffer[i], SSD1306_PSZ);
    1760:	02000593          	li	a1,32
    1764:	cb418513          	addi	a0,gp,-844 # 200000b0 <ssd1306_buffer>
    1768:	89dff0ef          	jal	ra,1004 <ssd1306_data.isra.0>
			for(i=0;i<sizeof(ssd1306_buffer);i+=SSD1306_PSZ) {
    176c:	a039                	j	177a <main+0x51c>
			if(ssd1306_cmd(*cmd_list++)) return 1;
    176e:	0785                	addi	a5,a5,1
    1770:	c43e                	sw	a5,8(sp)
    1772:	b3aff0ef          	jal	ra,aac <ssd1306_cmd>
    1776:	47a2                	lw	a5,8(sp)
    1778:	d94d                	beqz	a0,172a <main+0x4cc>
	// 	ssd1306_init();
	// 	printf("SSD1306 init.\n\r");
	// }
	
	//# Clear the frame buffer
	memset(frame_buffer, 0, sizeof(frame_buffer));
    177a:	d4c18513          	addi	a0,gp,-692 # 20000148 <frame_buffer>
    177e:	40000613          	li	a2,1024
    1782:	4581                	li	a1,0
    1784:	83fff0ef          	jal	ra,fc2 <memset>
	ssd1306_cmd(SSD1306_COLUMNADDR);
    1788:	02100513          	li	a0,33
    178c:	b20ff0ef          	jal	ra,aac <ssd1306_cmd>
	ssd1306_cmd(start_column);   				// Column start address (0 = reset)
    1790:	4501                	li	a0,0
    1792:	b1aff0ef          	jal	ra,aac <ssd1306_cmd>
	ssd1306_cmd(end_column); 	// Column end address (127 = reset)
    1796:	07f00513          	li	a0,127
    179a:	b12ff0ef          	jal	ra,aac <ssd1306_cmd>
	ssd1306_cmd(SSD1306_PAGEADDR);
    179e:	02200513          	li	a0,34
    17a2:	b0aff0ef          	jal	ra,aac <ssd1306_cmd>
	ssd1306_cmd(start_page); 	// Page start address (0 = reset)
    17a6:	4501                	li	a0,0
    17a8:	b04ff0ef          	jal	ra,aac <ssd1306_cmd>
	ssd1306_cmd(end_page); 		// Page end address
    17ac:	451d                	li	a0,7
    17ae:	afeff0ef          	jal	ra,aac <ssd1306_cmd>
    17b2:	4481                	li	s1,0
            ssd1306_data(&frame_buffer[page][chunk], chunk_end - chunk);
    17b4:	d4c18793          	addi	a5,gp,-692 # 20000148 <frame_buffer>
		uint8_t *cmd_list = (uint8_t *)ssd1306_init_array;
    17b8:	4501                	li	a0,0
    17ba:	97a6                	add	a5,a5,s1
    17bc:	02050713          	addi	a4,a0,32
    17c0:	01071593          	slli	a1,a4,0x10
    17c4:	81c1                	srli	a1,a1,0x10
    17c6:	8d89                	sub	a1,a1,a0
    17c8:	953e                	add	a0,a0,a5
    17ca:	c83a                	sw	a4,16(sp)
    17cc:	c43e                	sw	a5,8(sp)
    17ce:	837ff0ef          	jal	ra,1004 <ssd1306_data.isra.0>
        for (uint16_t chunk = 0; chunk < col_end; chunk += CHUNK_SIZE) {
    17d2:	4742                	lw	a4,16(sp)
    17d4:	47a2                	lw	a5,8(sp)
    17d6:	853a                	mv	a0,a4
    17d8:	08000713          	li	a4,128
    17dc:	fee510e3          	bne	a0,a4,17bc <main+0x55e>
    for (uint8_t page = 0; page < SSD1306_PAGES; page++) {
    17e0:	08048493          	addi	s1,s1,128
    17e4:	40000793          	li	a5,1024
    17e8:	fcf496e3          	bne	s1,a5,17b4 <main+0x556>
			sprintf(str_output, "Hello Bee!");
    17ec:	6589                	lui	a1,0x2
    17ee:	6dc58593          	addi	a1,a1,1756 # 26dc <I2C1_ER_IRQHandler+0x12a>
    17f2:	17818513          	addi	a0,gp,376 # 20000574 <str_output>
    17f6:	fdeff0ef          	jal	ra,fd4 <strcpy>
			ssd1306_print_str_at(str_output, 0, 0);
    17fa:	4501                	li	a0,0
    17fc:	835ff0ef          	jal	ra,1030 <ssd1306_print_str_at.constprop.0>
		printf("----Scanning I2C Bus for Devices---\n");
    1800:	6509                	lui	a0,0x2
    1802:	6e850513          	addi	a0,a0,1768 # 26e8 <I2C1_ER_IRQHandler+0x136>
    1806:	913ff0ef          	jal	ra,1118 <puts>
	for(uint8_t addr = 0x00; addr < 0x7F; addr++)
    180a:	4481                	li	s1,0
		if(i2c_ping(addr) == I2C_OK) callback(addr);
    180c:	8526                	mv	a0,s1
    180e:	f79fe0ef          	jal	ra,786 <i2c_ping>
    1812:	e501                	bnez	a0,181a <main+0x5bc>
    1814:	8526                	mv	a0,s1
    1816:	933ff0ef          	jal	ra,1148 <i2c_scan_callback>
	for(uint8_t addr = 0x00; addr < 0x7F; addr++)
    181a:	0485                	addi	s1,s1,1
    181c:	0ff4f493          	andi	s1,s1,255
    1820:	07f00793          	li	a5,127
    1824:	fef494e3          	bne	s1,a5,180c <main+0x5ae>
		printf("----Done Scanning----\n\n");
    1828:	6509                	lui	a0,0x2
    182a:	70c50513          	addi	a0,a0,1804 # 270c <I2C1_ER_IRQHandler+0x15a>
    182e:	8ebff0ef          	jal	ra,1118 <puts>
		modI2C_task();
    1832:	867ff0ef          	jal	ra,1098 <modI2C_task>
    1836:	b905                	j	1466 <main+0x208>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2 */
    1838:	1aa00593          	li	a1,426
    183c:	04800513          	li	a0,72
    1840:	c39fe0ef          	jal	ra,478 <send_cmd>
    1844:	04951a63          	bne	a0,s1,1898 <main+0x63a>
    1848:	4481                	li	s1,0
			for (n = 0; n < 4; n++) buf[n] = rcvr_mmc();	/* Get trailing return value of R7 resp */
    184a:	c0ffe0ef          	jal	ra,458 <rcvr_mmc>
    184e:	08fc                	addi	a5,sp,92
    1850:	97a6                	add	a5,a5,s1
    1852:	00a78023          	sb	a0,0(a5)
    1856:	0485                	addi	s1,s1,1
    1858:	4791                	li	a5,4
    185a:	fef498e3          	bne	s1,a5,184a <main+0x5ec>
			if (buf[2] == 0x01 && buf[3] == 0xAA) {			/* The card can work at vdd range of 2.7-3.6V */
    185e:	05e14703          	lbu	a4,94(sp)
    1862:	4785                	li	a5,1
    1864:	e6f714e3          	bne	a4,a5,16cc <main+0x46e>
    1868:	05f14703          	lbu	a4,95(sp)
    186c:	0aa00793          	li	a5,170
    1870:	e4f71ee3          	bne	a4,a5,16cc <main+0x46e>
    1874:	3e800493          	li	s1,1000
					if (send_cmd(ACMD41, 1UL << 30) == 0) break;
    1878:	400005b7          	lui	a1,0x40000
    187c:	0e900513          	li	a0,233
    1880:	bf9fe0ef          	jal	ra,478 <send_cmd>
    1884:	080508e3          	beqz	a0,2114 <main+0xeb6>
					DLY_US(1000);
    1888:	6531                	lui	a0,0xc
    188a:	b8050513          	addi	a0,a0,-1152 # bb80 <lib_i2c.c.d894f163+0x1d24>
				for (tmr = 1000; tmr; tmr--) {				/* Wait for leaving idle state (ACMD41 with HCS bit) */
    188e:	14fd                	addi	s1,s1,-1
					DLY_US(1000);
    1890:	9ddfe0ef          	jal	ra,26c <DelaySysTick>
				for (tmr = 1000; tmr; tmr--) {				/* Wait for leaving idle state (ACMD41 with HCS bit) */
    1894:	f0f5                	bnez	s1,1878 <main+0x61a>
    1896:	bd1d                	j	16cc <main+0x46e>
			if (send_cmd(ACMD41, 0) <= 1) 	{
    1898:	4581                	li	a1,0
    189a:	0e900513          	li	a0,233
    189e:	bdbfe0ef          	jal	ra,478 <send_cmd>
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 */
    18a2:	04100793          	li	a5,65
			if (send_cmd(ACMD41, 0) <= 1) 	{
    18a6:	00a4e563          	bltu	s1,a0,18b0 <main+0x652>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 */
    18aa:	4489                	li	s1,2
    18ac:	0e900793          	li	a5,233
    18b0:	c43e                	sw	a5,8(sp)
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 */
    18b2:	3e800793          	li	a5,1000
				if (send_cmd(cmd, 0) == 0) break;
    18b6:	4522                	lw	a0,8(sp)
    18b8:	4581                	li	a1,0
    18ba:	ca3e                	sw	a5,20(sp)
    18bc:	bbdfe0ef          	jal	ra,478 <send_cmd>
    18c0:	080506e3          	beqz	a0,214c <main+0xeee>
				DLY_US(1000);
    18c4:	6531                	lui	a0,0xc
    18c6:	b8050513          	addi	a0,a0,-1152 # bb80 <lib_i2c.c.d894f163+0x1d24>
    18ca:	9a3fe0ef          	jal	ra,26c <DelaySysTick>
			for (tmr = 1000; tmr; tmr--) {			/* Wait for leaving idle state */
    18ce:	47d2                	lw	a5,20(sp)
    18d0:	17fd                	addi	a5,a5,-1
    18d2:	f3f5                	bnez	a5,18b6 <main+0x658>
    18d4:	bbe5                	j	16cc <main+0x46e>
	fmt = check_fs(buf, bsect);			/* Check sector 0 as an SFD format */
    18d6:	4581                	li	a1,0
    18d8:	08e8                	addi	a0,sp,92
    18da:	dc8ff0ef          	jal	ra,ea2 <check_fs>
	if (fmt == 1) {						/* Not an FAT boot record, it may be FDISK format */
    18de:	4785                	li	a5,1
    18e0:	02f51f63          	bne	a0,a5,191e <main+0x6c0>
		if (disk_readp(buf, bsect, MBR_Table, 16)) {	/* 1st partition entry */
    18e4:	46c1                	li	a3,16
    18e6:	1be00613          	li	a2,446
    18ea:	4581                	li	a1,0
    18ec:	08e8                	addi	a0,sp,92
    18ee:	c17fe0ef          	jal	ra,504 <disk_readp>
    18f2:	c511                	beqz	a0,18fe <main+0x6a0>
    18f4:	4722                	lw	a4,8(sp)
    18f6:	4785                	li	a5,1
	if (fmt == 3) return FR_DISK_ERR;
    18f8:	4485                	li	s1,1
    18fa:	c31c                	sw	a5,0(a4)
    18fc:	bbcd                	j	16ee <main+0x490>
			if (buf[4]) {					/* Is the partition existing? */
    18fe:	06014783          	lbu	a5,96(sp)
    1902:	e791                	bnez	a5,190e <main+0x6b0>
    1904:	4722                	lw	a4,8(sp)
    1906:	4799                	li	a5,6
	if (fmt) return FR_NO_FILESYSTEM;	/* No valid FAT patition is found */
    1908:	4499                	li	s1,6
    190a:	c31c                	sw	a5,0(a4)
    190c:	b3cd                	j	16ee <main+0x490>
				bsect = ld_dword(&buf[8]);	/* Partition offset in LBA */
    190e:	10c8                	addi	a0,sp,100
    1910:	a31fe0ef          	jal	ra,340 <ld_dword>
    1914:	842a                	mv	s0,a0
				fmt = check_fs(buf, bsect);	/* Check the partition */
    1916:	85aa                	mv	a1,a0
    1918:	08e8                	addi	a0,sp,92
    191a:	d88ff0ef          	jal	ra,ea2 <check_fs>
	if (fmt == 3) return FR_DISK_ERR;
    191e:	478d                	li	a5,3
    1920:	fcf50ae3          	beq	a0,a5,18f4 <main+0x696>
	if (fmt) return FR_NO_FILESYSTEM;	/* No valid FAT patition is found */
    1924:	f165                	bnez	a0,1904 <main+0x6a6>
	if (disk_readp(buf, bsect, 13, sizeof (buf))) return FR_DISK_ERR;
    1926:	02400693          	li	a3,36
    192a:	4635                	li	a2,13
    192c:	85a2                	mv	a1,s0
    192e:	08e8                	addi	a0,sp,92
    1930:	bd5fe0ef          	jal	ra,504 <disk_readp>
    1934:	f161                	bnez	a0,18f4 <main+0x696>
	fsize = ld_word(buf+BPB_FATSz16-13);				/* Number of sectors per FAT */
    1936:	06614583          	lbu	a1,102(sp)
    193a:	06514503          	lbu	a0,101(sp)
    193e:	05a2                	slli	a1,a1,0x8
    1940:	8dc9                	or	a1,a1,a0
	if (!fsize) fsize = ld_dword(buf+BPB_FATSz32-13);
    1942:	e591                	bnez	a1,194e <main+0x6f0>
    1944:	07310513          	addi	a0,sp,115
    1948:	9f9fe0ef          	jal	ra,340 <ld_dword>
    194c:	85aa                	mv	a1,a0
	fsize *= buf[BPB_NumFATs-13];						/* Number of sectors in FAT area */
    194e:	05f14503          	lbu	a0,95(sp)
    1952:	f4efe0ef          	jal	ra,a0 <__mulsi3>
	fs->fatbase = bsect + ld_word(buf+BPB_RsvdSecCnt-13); /* FAT start sector (lba) */
    1956:	05e14703          	lbu	a4,94(sp)
	fsize *= buf[BPB_NumFATs-13];						/* Number of sectors in FAT area */
    195a:	ca2a                	sw	a0,20(sp)
	fs->fatbase = bsect + ld_word(buf+BPB_RsvdSecCnt-13); /* FAT start sector (lba) */
    195c:	05d14503          	lbu	a0,93(sp)
	fs->csize = buf[BPB_SecPerClus-13];					/* Number of sectors per cluster */
    1960:	05c14583          	lbu	a1,92(sp)
    1964:	06015483          	lhu	s1,96(sp)
	fs->fatbase = bsect + ld_word(buf+BPB_RsvdSecCnt-13); /* FAT start sector (lba) */
    1968:	0722                	slli	a4,a4,0x8
    196a:	8f49                	or	a4,a4,a0
	tsect = ld_word(buf+BPB_TotSec16-13);				/* Number of sectors on the file system */
    196c:	06215503          	lhu	a0,98(sp)
	fs->fatbase = bsect + ld_word(buf+BPB_RsvdSecCnt-13); /* FAT start sector (lba) */
    1970:	d2018693          	addi	a3,gp,-736 # 2000011c <fatfs>
    1974:	943a                	add	s0,s0,a4
    1976:	c6c0                	sw	s0,12(a3)
	fs->csize = buf[BPB_SecPerClus-13];					/* Number of sectors per cluster */
    1978:	00b68123          	sb	a1,2(a3)
	fs->n_rootdir = ld_word(buf+BPB_RootEntCnt-13);		/* Nmuber of root directory entries */
    197c:	00969223          	sh	s1,4(a3)
	if (!tsect) tsect = ld_dword(buf+BPB_TotSec32-13);
    1980:	e909                	bnez	a0,1992 <main+0x734>
    1982:	06f10513          	addi	a0,sp,111
    1986:	d02e                	sw	a1,32(sp)
    1988:	cc3a                	sw	a4,24(sp)
    198a:	9b7fe0ef          	jal	ra,340 <ld_dword>
    198e:	5582                	lw	a1,32(sp)
    1990:	4762                	lw	a4,24(sp)
		- ld_word(buf+BPB_RsvdSecCnt-13) - fsize - fs->n_rootdir / 16
    1992:	47d2                	lw	a5,20(sp)
    1994:	8091                	srli	s1,s1,0x4
    1996:	9726                	add	a4,a4,s1
    1998:	973e                	add	a4,a4,a5
		) / fs->csize + 2;
    199a:	8d19                	sub	a0,a0,a4
    199c:	f24fe0ef          	jal	ra,c0 <__hidden___udivsi3>
	if (PF_FS_FAT16 && mclst >= 0xFF8 && mclst < 0xFFF7) fmt = FS_FAT16;
    19a0:	777d                	lui	a4,0xfffff
	mclst = (tsect						/* Last cluster# + 1 */
    19a2:	00250693          	addi	a3,a0,2
	if (PF_FS_FAT16 && mclst >= 0xFF8 && mclst < 0xFFF7) fmt = FS_FAT16;
    19a6:	0729                	addi	a4,a4,10
	fs->n_fatent = (CLUST)mclst;
    19a8:	d2018793          	addi	a5,gp,-736 # 2000011c <fatfs>
	if (PF_FS_FAT16 && mclst >= 0xFF8 && mclst < 0xFFF7) fmt = FS_FAT16;
    19ac:	663d                	lui	a2,0xf
    19ae:	953a                	add	a0,a0,a4
	fs->n_fatent = (CLUST)mclst;
    19b0:	c794                	sw	a3,8(a5)
    19b2:	6741                	lui	a4,0x10
	if (PF_FS_FAT16 && mclst >= 0xFF8 && mclst < 0xFFF7) fmt = FS_FAT16;
    19b4:	1679                	addi	a2,a2,-2
    19b6:	1759                	addi	a4,a4,-10
    19b8:	74a67563          	bgeu	a2,a0,2102 <main+0xea4>
	if (PF_FS_FAT32 && mclst >= 0xFFF7) fmt = FS_FAT32;
    19bc:	f4d774e3          	bgeu	a4,a3,1904 <main+0x6a6>
	fs->fs_type = fmt;
    19c0:	470d                	li	a4,3
		fs->dirbase = ld_dword(buf+(BPB_RootClus-13));	/* Root directory start cluster */
    19c2:	07b10513          	addi	a0,sp,123
	fs->fs_type = fmt;
    19c6:	00e78023          	sb	a4,0(a5)
		fs->dirbase = ld_dword(buf+(BPB_RootClus-13));	/* Root directory start cluster */
    19ca:	977fe0ef          	jal	ra,340 <ld_dword>
    19ce:	d2018793          	addi	a5,gp,-736 # 2000011c <fatfs>
    19d2:	cb88                	sw	a0,16(a5)
	fs->database = fs->fatbase + fsize + fs->n_rootdir / 16;	/* Data start sector (lba) */
    19d4:	4752                	lw	a4,20(sp)
    19d6:	9426                	add	s0,s0,s1
	fs->flag = 0;
    19d8:	000780a3          	sb	zero,1(a5)
	fs->database = fs->fatbase + fsize + fs->n_rootdir / 16;	/* Data start sector (lba) */
    19dc:	943a                	add	s0,s0,a4
	FatFs = fs;
    19de:	4742                	lw	a4,16(sp)
	fs->database = fs->fatbase + fsize + fs->n_rootdir / 16;	/* Data start sector (lba) */
    19e0:	cbc0                	sw	s0,20(a5)
	if (rc) return rc;

	printf("Opening file \"%s\"\n\r", filename);
    19e2:	6489                	lui	s1,0x2
	FatFs = fs;
    19e4:	c31c                	sw	a5,0(a4)
	rc = pf_mount(&fatfs);
    19e6:	47a2                	lw	a5,8(sp)
	printf("Opening file \"%s\"\n\r", filename);
    19e8:	6509                	lui	a0,0x2
    19ea:	6a848593          	addi	a1,s1,1704 # 26a8 <I2C1_ER_IRQHandler+0xf6>
    19ee:	74850513          	addi	a0,a0,1864 # 2748 <I2C1_ER_IRQHandler+0x196>
	rc = pf_mount(&fatfs);
    19f2:	0007a023          	sw	zero,0(a5)
	printf("Opening file \"%s\"\n\r", filename);
    19f6:	c84ff0ef          	jal	ra,e7a <printf>
	FATFS *fs = FatFs;
    19fa:	47c2                	lw	a5,16(sp)
    19fc:	4380                	lw	s0,0(a5)
	if (!fs) return FR_NOT_ENABLED;		/* Check file system */
    19fe:	4a040b63          	beqz	s0,1eb4 <main+0xc56>
	fs->flag = 0;
    1a02:	000400a3          	sb	zero,1(s0)
	dj.fn = sp;
    1a06:	187c                	addi	a5,sp,60
    1a08:	c6be                	sw	a5,76(sp)
	dj->sclust = 0;						/* Set start directory (always root dir) */
    1a0a:	6a848793          	addi	a5,s1,1704
    1a0e:	c882                	sw	zero,80(sp)
    1a10:	ca3e                	sw	a5,20(sp)
    1a12:	4336                	lw	t1,76(sp)
	while (cnt--) *d++ = (char)val;
    1a14:	02000593          	li	a1,32
    1a18:	462d                	li	a2,11
    1a1a:	851a                	mv	a0,t1
    1a1c:	da6ff0ef          	jal	ra,fc2 <memset>
		if (c >= 0x80) c = cvt[c - 0x80];	/* To upper extended char (SBCS) */
    1a20:	678d                	lui	a5,0x3
	while (cnt--) *d++ = (char)val;
    1a22:	832a                	mv	t1,a0
	si = i = 0; ni = 8;
    1a24:	4681                	li	a3,0
    1a26:	4581                	li	a1,0
    1a28:	4721                	li	a4,8
		if (c == '.' || i >= ni) {
    1a2a:	02e00513          	li	a0,46
			if (ni != 8 || c != '.') break;
    1a2e:	42a1                	li	t0,8
		if (c >= 0x80) c = cvt[c - 0x80];	/* To upper extended char (SBCS) */
    1a30:	a3c78393          	addi	t2,a5,-1476 # 2a3c <cvt.2>
		c = p[si++];
    1a34:	47d2                	lw	a5,20(sp)
    1a36:	00158613          	addi	a2,a1,1 # 40000001 <_eusrstack+0x1ffff801>
    1a3a:	0ff67613          	andi	a2,a2,255
    1a3e:	95be                	add	a1,a1,a5
    1a40:	0005c783          	lbu	a5,0(a1)
		if (c <= ' ' || c == '/') break;	/* Break on end of segment */
    1a44:	02000593          	li	a1,32
    1a48:	04f5f863          	bgeu	a1,a5,1a98 <main+0x83a>
    1a4c:	02f00593          	li	a1,47
    1a50:	04b78463          	beq	a5,a1,1a98 <main+0x83a>
		if (c == '.' || i >= ni) {
    1a54:	70a78663          	beq	a5,a0,2160 <main+0xf02>
    1a58:	04e6f063          	bgeu	a3,a4,1a98 <main+0x83a>
		if (c >= 0x80) c = cvt[c - 0x80];	/* To upper extended char (SBCS) */
    1a5c:	01879593          	slli	a1,a5,0x18
    1a60:	85e1                	srai	a1,a1,0x18
    1a62:	0005d563          	bgez	a1,1a6c <main+0x80e>
    1a66:	979e                	add	a5,a5,t2
    1a68:	f807c783          	lbu	a5,-128(a5)
			if (PF_USE_LCC && IsLower(c)) c -= 0x20;	/* toupper */
    1a6c:	f9f78593          	addi	a1,a5,-97
    1a70:	0ff5f593          	andi	a1,a1,255
    1a74:	40e5                	li	ra,25
    1a76:	00b0e563          	bltu	ra,a1,1a80 <main+0x822>
    1a7a:	1781                	addi	a5,a5,-32
    1a7c:	0ff7f793          	andi	a5,a5,255
			sfn[i++] = c;
    1a80:	00168593          	addi	a1,a3,1
    1a84:	969a                	add	a3,a3,t1
    1a86:	00f68023          	sb	a5,0(a3)
    1a8a:	87ba                	mv	a5,a4
    1a8c:	0ff5f713          	andi	a4,a1,255
			i = 8; ni = 11;
    1a90:	86ba                	mv	a3,a4
		c = p[si++];
    1a92:	85b2                	mv	a1,a2
    1a94:	873e                	mv	a4,a5
    1a96:	bf79                	j	1a34 <main+0x7d6>
	*path = &p[si];						/* Rerurn pointer to the next segment */
    1a98:	4752                	lw	a4,20(sp)
	sfn[11] = (c <= ' ') ? 1 : 0;		/* Set last segment flag if end of path */
    1a9a:	0217b793          	sltiu	a5,a5,33
    1a9e:	00f305a3          	sb	a5,11(t1) # 2000000b <dev_aht21+0xb>
	*path = &p[si];						/* Rerurn pointer to the next segment */
    1aa2:	9732                	add	a4,a4,a2
	res = dir_rewind(dj);			/* Rewind directory object */
    1aa4:	00a8                	addi	a0,sp,72
	*path = &p[si];						/* Rerurn pointer to the next segment */
    1aa6:	ca3a                	sw	a4,20(sp)
	res = dir_rewind(dj);			/* Rewind directory object */
    1aa8:	911fe0ef          	jal	ra,3b8 <dir_rewind>
    1aac:	84aa                	mv	s1,a0
	if (res != FR_OK) return res;
    1aae:	ed09                	bnez	a0,1ac8 <main+0x86a>
		res = disk_readp(dir, dj->sect, (dj->index % 16) * 32, 32)	/* Read an entry */
    1ab0:	04815603          	lhu	a2,72(sp)
    1ab4:	45e6                	lw	a1,88(sp)
    1ab6:	02000693          	li	a3,32
    1aba:	8a3d                	andi	a2,a2,15
    1abc:	0616                	slli	a2,a2,0x5
    1abe:	08e8                	addi	a0,sp,92
    1ac0:	a45fe0ef          	jal	ra,504 <disk_readp>
		if (res != FR_OK) break;
    1ac4:	c509                	beqz	a0,1ace <main+0x870>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
    1ac6:	4485                	li	s1,1
	rc = pf_open(filename);
    1ac8:	47a2                	lw	a5,8(sp)
    1aca:	c384                	sw	s1,0(a5)
    1acc:	b10d                	j	16ee <main+0x490>
    1ace:	05c14783          	lbu	a5,92(sp)
    1ad2:	e399                	bnez	a5,1ad8 <main+0x87a>
    1ad4:	448d                	li	s1,3
    1ad6:	bfcd                	j	1ac8 <main+0x86a>
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dj->fn, 11)) break;	/* Is it a valid entry? */
    1ad8:	06714783          	lbu	a5,103(sp)
    1adc:	0087f713          	andi	a4,a5,8
    1ae0:	ef11                	bnez	a4,1afc <main+0x89e>
    1ae2:	4736                	lw	a4,76(sp)
	while (cnt-- && (r = *d++ - *s++) == 0) ;
    1ae4:	45ad                	li	a1,11
    1ae6:	08f4                	addi	a3,sp,92
    1ae8:	96aa                	add	a3,a3,a0
    1aea:	0505                	addi	a0,a0,1
    1aec:	00a70633          	add	a2,a4,a0
    1af0:	0006c683          	lbu	a3,0(a3)
    1af4:	fff64603          	lbu	a2,-1(a2) # efff <lib_i2c.c.d894f163+0x51a3>
    1af8:	02d60963          	beq	a2,a3,1b2a <main+0x8cc>
	i = dj->index + 1;
    1afc:	04815783          	lhu	a5,72(sp)
    1b00:	0785                	addi	a5,a5,1
    1b02:	01079493          	slli	s1,a5,0x10
    1b06:	80c1                	srli	s1,s1,0x10
	if (!i || !dj->sect) return FR_NO_FILE;	/* Report EOT when index has reached 65535 */
    1b08:	d4f1                	beqz	s1,1ad4 <main+0x876>
    1b0a:	4766                	lw	a4,88(sp)
    1b0c:	d761                	beqz	a4,1ad4 <main+0x876>
	if (!(i % 16)) {		/* Sector changed? */
    1b0e:	00f4f693          	andi	a3,s1,15
    1b12:	ea89                	bnez	a3,1b24 <main+0x8c6>
		if (dj->clust == 0) {	/* Static table */
    1b14:	4556                	lw	a0,84(sp)
		dj->sect++;			/* Next sector */
    1b16:	0705                	addi	a4,a4,1
    1b18:	ccba                	sw	a4,88(sp)
		if (dj->clust == 0) {	/* Static table */
    1b1a:	e505                	bnez	a0,1b42 <main+0x8e4>
			if (i >= fs->n_rootdir) return FR_NO_FILE;	/* Report EOT when end of table */
    1b1c:	00445703          	lhu	a4,4(s0)
    1b20:	fae4fae3          	bgeu	s1,a4,1ad4 <main+0x876>
	dj->index = i;
    1b24:	04911423          	sh	s1,72(sp)
	} while (res == FR_OK);
    1b28:	b761                	j	1ab0 <main+0x852>
	while (cnt-- && (r = *d++ - *s++) == 0) ;
    1b2a:	fab51ee3          	bne	a0,a1,1ae6 <main+0x888>
			if (dj->fn[11]) break;			/* Last segment match. Function completed. */
    1b2e:	00b74703          	lbu	a4,11(a4) # 1000b <lib_i2c.c.d894f163+0x61af>
    1b32:	8bc1                	andi	a5,a5,16
    1b34:	eb1d                	bnez	a4,1b6a <main+0x90c>
			if (!(dir[DIR_Attr] & AM_DIR)) { /* Cannot follow path because it is a file */
    1b36:	dfd9                	beqz	a5,1ad4 <main+0x876>
			dj->sclust = get_clust(dir);	/* Follow next */
    1b38:	08e8                	addi	a0,sp,92
    1b3a:	84ffe0ef          	jal	ra,388 <get_clust>
    1b3e:	c8aa                	sw	a0,80(sp)
    1b40:	bdc9                	j	1a12 <main+0x7b4>
			if (((i / 16) & (fs->csize - 1)) == 0) {	/* Cluster changed? */
    1b42:	00244703          	lbu	a4,2(s0)
    1b46:	0044d693          	srli	a3,s1,0x4
    1b4a:	177d                	addi	a4,a4,-1
    1b4c:	8f75                	and	a4,a4,a3
    1b4e:	fb79                	bnez	a4,1b24 <main+0x8c6>
				clst = get_fat(dj->clust);		/* Get next cluster */
    1b50:	a4bfe0ef          	jal	ra,59a <get_fat>
				if (clst <= 1) return FR_DISK_ERR;
    1b54:	4685                	li	a3,1
    1b56:	f6a6f8e3          	bgeu	a3,a0,1ac6 <main+0x868>
				if (clst >= fs->n_fatent) return FR_NO_FILE;	/* Report EOT when it reached end of dynamic table */
    1b5a:	4414                	lw	a3,8(s0)
    1b5c:	f6d57ce3          	bgeu	a0,a3,1ad4 <main+0x876>
				dj->clust = clst;				/* Initialize data for new cluster */
    1b60:	caaa                	sw	a0,84(sp)
				dj->sect = clust2sect(clst);
    1b62:	ffcfe0ef          	jal	ra,35e <clust2sect>
    1b66:	ccaa                	sw	a0,88(sp)
    1b68:	bf75                	j	1b24 <main+0x8c6>
    1b6a:	0ff7f713          	andi	a4,a5,255
    1b6e:	ca3a                	sw	a4,20(sp)
	if (!dir[0] || (dir[DIR_Attr] & AM_DIR)) return FR_NO_FILE;	/* It is a directory */
    1b70:	32079c63          	bnez	a5,1ea8 <main+0xc4a>
	fs->org_clust = get_clust(dir);		/* File start cluster */
    1b74:	08e8                	addi	a0,sp,92
    1b76:	813fe0ef          	jal	ra,388 <get_clust>
    1b7a:	d008                	sw	a0,32(s0)
	fs->fsize = ld_dword(dir+DIR_FileSize);	/* File size */
    1b7c:	18a8                	addi	a0,sp,120
    1b7e:	fc2fe0ef          	jal	ra,340 <ld_dword>
	fs->flag = FA_OPENED;
    1b82:	4785                	li	a5,1
	fs->fsize = ld_dword(dir+DIR_FileSize);	/* File size */
    1b84:	cc48                	sw	a0,28(s0)
	if (rc) return rc;

	rc = pf_write(data, strlen(data), &br);
    1b86:	6509                	lui	a0,0x2
	fs->flag = FA_OPENED;
    1b88:	00f400a3          	sb	a5,1(s0)
	fs->fptr = 0;						/* File pointer */
    1b8c:	00042c23          	sw	zero,24(s0)
    1b90:	45cd                	li	a1,19
    1b92:	75c50513          	addi	a0,a0,1884 # 275c <I2C1_ER_IRQHandler+0x1aa>
    1b96:	c89fe0ef          	jal	ra,81e <pf_write.constprop.0>
    1b9a:	47a2                	lw	a5,8(sp)
    1b9c:	84aa                	mv	s1,a0
    1b9e:	c388                	sw	a0,0(a5)
	if (rc) return rc;
    1ba0:	b40517e3          	bnez	a0,16ee <main+0x490>

	rc = pf_write(0, 0, &br);
    1ba4:	4581                	li	a1,0
    1ba6:	c79fe0ef          	jal	ra,81e <pf_write.constprop.0>
    1baa:	47a2                	lw	a5,8(sp)
    1bac:	84aa                	mv	s1,a0
    1bae:	c388                	sw	a0,0(a5)
	if (rc == 0) {
    1bb0:	b2051fe3          	bnez	a0,16ee <main+0x490>
		Delay_Ms(200);
    1bb4:	00928537          	lui	a0,0x928
    1bb8:	c0050513          	addi	a0,a0,-1024 # 927c00 <lib_i2c.c.d894f163+0x91dda4>
    1bbc:	eb0fe0ef          	jal	ra,26c <DelaySysTick>
}

FRESULT mod_sdCard_loadFile(const char filename[], uint32_t addr) {
	BYTE buff[64];

	printf("\nlseek to %u\n\r", addr);
    1bc0:	6509                	lui	a0,0x2
    1bc2:	4581                	li	a1,0
    1bc4:	77050513          	addi	a0,a0,1904 # 2770 <I2C1_ER_IRQHandler+0x1be>
    1bc8:	ab2ff0ef          	jal	ra,e7a <printf>
	DWORD ofs		/* File pointer from top of file */
)
{
	CLUST clst;
	DWORD bcs, sect, ifptr;
	FATFS *fs = FatFs;
    1bcc:	47c2                	lw	a5,16(sp)


	if (!fs) return FR_NOT_ENABLED;		/* Check file system */
    1bce:	4595                	li	a1,5
	FATFS *fs = FatFs;
    1bd0:	4398                	lw	a4,0(a5)
	if (!fs) return FR_NOT_ENABLED;		/* Check file system */
    1bd2:	cb09                	beqz	a4,1be4 <main+0x986>
	if (!(fs->flag & FA_OPENED)) return FR_NOT_OPENED;	/* Check if opened */
    1bd4:	00174683          	lbu	a3,1(a4)
    1bd8:	4591                	li	a1,4
    1bda:	8a85                	andi	a3,a3,1
    1bdc:	c681                	beqz	a3,1be4 <main+0x986>

	if (ofs > fs->fsize) ofs = fs->fsize;	/* Clip offset with the file size */
	ifptr = fs->fptr;
	fs->fptr = 0;
    1bde:	00072c23          	sw	zero,24(a4)
		sect = clust2sect(clst);		/* Current sector */
		if (!sect) ABORT(FR_DISK_ERR);
		fs->dsect = sect + (fs->fptr / 512 & (fs->csize - 1));
	}

	return FR_OK;
    1be2:	4581                	li	a1,0
	rc = pf_lseek(addr);
    1be4:	47a2                	lw	a5,8(sp)
	printf("rc=%u\n\r", rc);
    1be6:	6509                	lui	a0,0x2
    1be8:	78050513          	addi	a0,a0,1920 # 2780 <I2C1_ER_IRQHandler+0x1ce>
	rc = pf_lseek(addr);
    1bec:	c38c                	sw	a1,0(a5)
	printf("rc=%u\n\r", rc);
    1bee:	a8cff0ef          	jal	ra,e7a <printf>
	// printf("rc=%u\n\r", rc);
	// if (rc) return;

	uint32_t total_bytes = 0;
	uint8_t cnt = 0;
	const char spinner[] = "/-\\|";
    1bf2:	7c5c3737          	lui	a4,0x7c5c3
    1bf6:	d2f70713          	addi	a4,a4,-721 # 7c5c2d2f <_eusrstack+0x5c5c252f>
    1bfa:	c4ba                	sw	a4,72(sp)
    1bfc:	04010623          	sb	zero,76(sp)
	FATFS *fs = FatFs;
    1c00:	47c2                	lw	a5,16(sp)
    1c02:	4398                	lw	a4,0(a5)
	*br = 0;
    1c04:	ca01a623          	sw	zero,-852(gp) # 200000a8 <br>
	if (!fs) return FR_NOT_ENABLED;		/* Check file system */
    1c08:	2a071c63          	bnez	a4,1ec0 <main+0xc62>

	for (;;) {
		rc = pf_read(buff, sizeof(buff), &br); /* Read a chunk of file */
    1c0c:	4715                	li	a4,5
    1c0e:	47a2                	lw	a5,8(sp)
    1c10:	c398                	sw	a4,0(a5)
			putchar(spinner[cnt%4]);
			putchar('\r');
		}
	}

	printf("\n\rLoaded %d kilobytes.\n\r", total_bytes/1024);
    1c12:	6509                	lui	a0,0x2
    1c14:	00a4d593          	srli	a1,s1,0xa
    1c18:	7bc50513          	addi	a0,a0,1980 # 27bc <I2C1_ER_IRQHandler+0x20a>
    1c1c:	a5eff0ef          	jal	ra,e7a <printf>
		printf("read result: %u\n\r", rc);
    1c20:	47a2                	lw	a5,8(sp)
    1c22:	6509                	lui	a0,0x2
    1c24:	7d850513          	addi	a0,a0,2008 # 27d8 <I2C1_ER_IRQHandler+0x226>
    1c28:	438c                	lw	a1,0(a5)
		printf("write error: %u\n\r", rc);
    1c2a:	a50ff0ef          	jal	ra,e7a <printf>
} TIM_PWM_t;

//! Expected funGpioInitAll() before init
void fun_timPWM_init(TIM_PWM_t* model) {	
	//! TIM2 remap mode
	AFIO->PCFR1 |= AFIO_PCFR1_TIM1_REMAP_NOREMAP;
    1c2e:	40010537          	lui	a0,0x40010
    1c32:	415c                	lw	a5,4(a0)
	
	TIM_TypeDef* timer = model->TIM;
	
	if (timer == TIM1) {
		RCC->APB2PCENR |= RCC_APB2Periph_TIM1;
    1c34:	6705                	lui	a4,0x1
    1c36:	80070713          	addi	a4,a4,-2048 # 800 <i2c_ping+0x7a>
	AFIO->PCFR1 |= AFIO_PCFR1_TIM1_REMAP_NOREMAP;
    1c3a:	c15c                	sw	a5,4(a0)
		RCC->APB2PCENR |= RCC_APB2Periph_TIM1;
    1c3c:	400217b7          	lui	a5,0x40021
    1c40:	4f94                	lw	a3,24(a5)

		// Reset TIM1 to init all regs
		RCC->APB2PRSTR |= RCC_APB2Periph_TIM1;
		RCC->APB2PRSTR &= ~RCC_APB2Periph_TIM1;
		
		timer->BDTR |= TIM_MOE;			// Enable TIM1 outputs
    1c42:	40013637          	lui	a2,0x40013
    1c46:	65a1                	lui	a1,0x8
		RCC->APB2PCENR |= RCC_APB2Periph_TIM1;
    1c48:	8ed9                	or	a3,a3,a4
    1c4a:	cf94                	sw	a3,24(a5)
		RCC->APB2PRSTR |= RCC_APB2Periph_TIM1;
    1c4c:	47d4                	lw	a3,12(a5)
    1c4e:	8f55                	or	a4,a4,a3
    1c50:	c7d8                	sw	a4,12(a5)
		RCC->APB2PRSTR &= ~RCC_APB2Periph_TIM1;
    1c52:	47d8                	lw	a4,12(a5)
    1c54:	76fd                	lui	a3,0xfffff
    1c56:	7ff68693          	addi	a3,a3,2047 # fffff7ff <_eusrstack+0xdfffefff>
    1c5a:	8f75                	and	a4,a4,a3
    1c5c:	c7d8                	sw	a4,12(a5)
		timer->BDTR |= TIM_MOE;			// Enable TIM1 outputs
    1c5e:	c4465683          	lhu	a3,-956(a2) # 40012c44 <_eusrstack+0x20012444>
    1c62:	c0060713          	addi	a4,a2,-1024
    1c66:	06c2                	slli	a3,a3,0x10
    1c68:	82c1                	srli	a3,a3,0x10
    1c6a:	8ecd                	or	a3,a3,a1
    1c6c:	c4d61223          	sh	a3,-956(a2)
		RCC->APB1PRSTR &= ~RCC_APB1Periph_TIM2;
	}

	// CTLR1: default is up, events generated, edge align
	// SMCFGR: default clk input is CK_INT
	timer->PSC = 0x0000;			// Prescaler 
    1c70:	c2061423          	sh	zero,-984(a2)
	timer->ATRLR = 255;				// Auto Reload - sets period
    1c74:	0ff00593          	li	a1,255
    1c78:	c2b61623          	sh	a1,-980(a2)

	timer->SWEVGR |= TIM_UG;		// Reload immediately
    1c7c:	c1465683          	lhu	a3,-1004(a2)
    1c80:	06c2                	slli	a3,a3,0x10
    1c82:	82c1                	srli	a3,a3,0x10
    1c84:	0016e693          	ori	a3,a3,1
    1c88:	c0d61a23          	sh	a3,-1004(a2)
	timer->CTLR1 |= TIM_CEN;		// Enable timer
    1c8c:	c0065683          	lhu	a3,-1024(a2)
    1c90:	06c2                	slli	a3,a3,0x10
    1c92:	82c1                	srli	a3,a3,0x10
    1c94:	0016e693          	ori	a3,a3,1
    1c98:	c0d61023          	sh	a3,-1024(a2)
}

void fun_timPWM_reload(TIM_PWM_t* model) {
	model->counter = 0;
	model->timeRef = 0;
	funPinMode(model->pin, GPIO_Speed_10MHz | GPIO_CNF_OUT_PP_AF);
    1c9c:	40011637          	lui	a2,0x40011
    1ca0:	40060693          	addi	a3,a2,1024 # 40011400 <_eusrstack+0x20010c00>
    1ca4:	0006a303          	lw	t1,0(a3)
    1ca8:	ff037313          	andi	t1,t1,-16
    1cac:	00936313          	ori	t1,t1,9
    1cb0:	0066a023          	sw	t1,0(a3)
	TIM_TypeDef* timer = model->TIM;

	// default value
	timer->CH1CVR = 255;
    1cb4:	db4c                	sw	a1,52(a4)
	timer->CH2CVR = 255;
    1cb6:	df0c                	sw	a1,56(a4)
	timer->CH3CVR = 255;
    1cb8:	df4c                	sw	a1,60(a4)
	timer->CH4CVR = 255;
    1cba:	c32c                	sw	a1,64(a4)
			timer->CHCTLR1 |= TIM_OC1M_2 | TIM_OC1M_1 | TIM_OC1PE;		// TIM_OC1PE is used by TIM2 only
			timer->CCER |= TIM_CC1E | TIM_CC1P;
			model->channel = 1;
			break;
		case TIM_CC1NE:
			timer->CHCTLR1 |= TIM_OC1M_2 | TIM_OC1M_1;
    1cbc:	01875583          	lhu	a1,24(a4)
    1cc0:	05c2                	slli	a1,a1,0x10
    1cc2:	81c1                	srli	a1,a1,0x10
    1cc4:	0605e593          	ori	a1,a1,96
    1cc8:	00b71c23          	sh	a1,24(a4)
			timer->CCER |= TIM_CC1NE | TIM_CC1NP;
    1ccc:	02075583          	lhu	a1,32(a4)
    1cd0:	05c2                	slli	a1,a1,0x10
    1cd2:	81c1                	srli	a1,a1,0x10
    1cd4:	00c5e593          	ori	a1,a1,12
    1cd8:	02b71023          	sh	a1,32(a4)
		D5		T2CH4_		//! UART_RX
*/

//! Expected funGpioInitAll() before init
void fun_encoder_setup(Encoder_t *model) {
	RCC->APB1PCENR |= RCC_APB1Periph_TIM2;
    1cdc:	4fd8                	lw	a4,28(a5)

	//! TIM2 remap mode
	AFIO->PCFR1 |= AFIO_PCFR1_TIM2_REMAP_NOREMAP;

	funPinMode(PD3, GPIO_CFGLR_IN_PUPD);
    1cde:	75c5                	lui	a1,0xffff1
    1ce0:	15fd                	addi	a1,a1,-1
	RCC->APB1PCENR |= RCC_APB1Periph_TIM2;
    1ce2:	00176713          	ori	a4,a4,1
    1ce6:	cfd8                	sw	a4,28(a5)
	AFIO->PCFR1 |= AFIO_PCFR1_TIM2_REMAP_NOREMAP;
    1ce8:	4158                	lw	a4,4(a0)
    1cea:	c158                	sw	a4,4(a0)
	funPinMode(PD3, GPIO_CFGLR_IN_PUPD);
    1cec:	4298                	lw	a4,0(a3)
    1cee:	8f6d                	and	a4,a4,a1
    1cf0:	65a1                	lui	a1,0x8
    1cf2:	8f4d                	or	a4,a4,a1
    1cf4:	c298                	sw	a4,0(a3)
	funPinMode(PD4, GPIO_CFGLR_IN_PUPD);
    1cf6:	4298                	lw	a4,0(a3)
    1cf8:	fff105b7          	lui	a1,0xfff10
    1cfc:	15fd                	addi	a1,a1,-1
    1cfe:	8f6d                	and	a4,a4,a1
    1d00:	000805b7          	lui	a1,0x80
    1d04:	8f4d                	or	a4,a4,a1
    1d06:	c298                	sw	a4,0(a3)
	funDigitalWrite(PD3, 1);
    1d08:	4721                	li	a4,8
    1d0a:	ca98                	sw	a4,16(a3)
	funDigitalWrite(PD4, 1);
    1d0c:	4741                	li	a4,16
    1d0e:	ca98                	sw	a4,16(a3)

	//! Reset TIM2 to init all regs
	RCC->APB1PRSTR |= RCC_APB1Periph_TIM2;
    1d10:	4b98                	lw	a4,16(a5)
	// //# added
	// #define TIM2_DEFAULT 0xff
	// TIM2->CHCTLR2 |= TIM_OC3M_2 | TIM_OC3M_1 | TIM_OC3PE;	// CH3

	// SMCFGR: set encoder mode SMS=011b
	TIM2->SMCFGR |= TIM_EncoderMode_TI12;
    1d12:	400006b7          	lui	a3,0x40000
#define ADC_NUMCHLS 2
volatile uint16_t adc_buffer[ADC_NUMCHLS];

void fun_joystick_setup() {
	// ADCCLK = 24 MHz => RCC_ADCPRE = 0: divide by 2
	RCC->CFGR0 &= ~(0x1F<<11);
    1d16:	75c1                	lui	a1,0xffff0
	RCC->APB1PRSTR |= RCC_APB1Periph_TIM2;
    1d18:	00176713          	ori	a4,a4,1
    1d1c:	cb98                	sw	a4,16(a5)
	RCC->APB1PRSTR &= ~RCC_APB1Periph_TIM2;
    1d1e:	4b98                	lw	a4,16(a5)
    1d20:	7ff58593          	addi	a1,a1,2047 # ffff07ff <_eusrstack+0xdffeffff>
    1d24:	9b79                	andi	a4,a4,-2
    1d26:	cb98                	sw	a4,16(a5)
	TIM2->SMCFGR |= TIM_EncoderMode_TI12;
    1d28:	0086d703          	lhu	a4,8(a3) # 40000008 <_eusrstack+0x1ffff808>
    1d2c:	0742                	slli	a4,a4,0x10
    1d2e:	8341                	srli	a4,a4,0x10
    1d30:	00376713          	ori	a4,a4,3
    1d34:	00e69423          	sh	a4,8(a3)

	// set count to about mid-scale to avoid wrap-around
	TIM2->CNT = 0x8fff;
    1d38:	7765                	lui	a4,0xffff9
    1d3a:	177d                	addi	a4,a4,-1
    1d3c:	02e69223          	sh	a4,36(a3)

	// //# added
	// TIM2->CTLR1 |= TIM_ARPE;								// enable auto-reload of preload
	// TIM2->CCER |= TIM_CC3E | (TIM_CC3P & TIM2_DEFAULT);		// CH3

	TIM2->SWEVGR |= TIM_UG;			// initialize timer
    1d40:	0146d703          	lhu	a4,20(a3)
    1d44:	0742                	slli	a4,a4,0x10
    1d46:	8341                	srli	a4,a4,0x10
    1d48:	00176713          	ori	a4,a4,1
    1d4c:	00e69a23          	sh	a4,20(a3)
	TIM2->CTLR1 |= TIM_CEN;			// TIM2 Counter Enable
    1d50:	0006d703          	lhu	a4,0(a3)
    1d54:	0742                	slli	a4,a4,0x10
    1d56:	8341                	srli	a4,a4,0x10
    1d58:	00176713          	ori	a4,a4,1
    1d5c:	00e69023          	sh	a4,0(a3)

	model->initial_count = TIM2->CNT;
    1d60:	0246d703          	lhu	a4,36(a3)
	model->last_count = TIM2->CNT;
    1d64:	0246d683          	lhu	a3,36(a3)
	model->initial_count = TIM2->CNT;
    1d68:	0742                	slli	a4,a4,0x10
    1d6a:	8341                	srli	a4,a4,0x10
    1d6c:	d43a                	sw	a4,40(sp)
    1d6e:	43d8                	lw	a4,4(a5)
	model->last_count = TIM2->CNT;
    1d70:	06c2                	slli	a3,a3,0x10
    1d72:	82c1                	srli	a3,a3,0x10
    1d74:	8f6d                	and	a4,a4,a1
    1d76:	c3d8                	sw	a4,4(a5)
	
	// Enable GPIOD and ADC
	RCC->APB2PCENR |= RCC_APB2Periph_GPIOA | RCC_APB2Periph_ADC1;
    1d78:	4f98                	lw	a4,24(a5)
    1d7a:	20476713          	ori	a4,a4,516
    1d7e:	cf98                	sw	a4,24(a5)
	// GPIOA->CFGLR &= ~(0xf<<(4*0));	// PA1 Analog input Chan1
	// GPIOA->CFGLR &= ~(0xf<<(4*1));	// PA2 Analog input Chan0

    int chanA = 0;
    int chanB = 1;
    GPIOA->CFGLR &= ~(0xf<<(4*0));
    1d80:	80060713          	addi	a4,a2,-2048
    1d84:	4310                	lw	a2,0(a4)
    1d86:	9a41                	andi	a2,a2,-16
    1d88:	c310                	sw	a2,0(a4)
    GPIOA->CFGLR &= ~(0xf<<(4*1));
    1d8a:	4310                	lw	a2,0(a4)
    1d8c:	f0f67613          	andi	a2,a2,-241
    1d90:	c310                	sw	a2,0(a4)
	
	// Reset the ADC to init all regs
	RCC->APB2PRSTR |= RCC_APB2Periph_ADC1;
    1d92:	47d8                	lw	a4,12(a5)
    // turn on ADC
	ADC1->CTLR2 |= ADC_ADON;
	
	// Reset and calibrate
	ADC1->CTLR2 |= ADC_RSTCAL;
	while(ADC1->CTLR2 & ADC_RSTCAL);
    1d94:	40012637          	lui	a2,0x40012
	RCC->APB2PRSTR |= RCC_APB2Periph_ADC1;
    1d98:	20076713          	ori	a4,a4,512
    1d9c:	c7d8                	sw	a4,12(a5)
	RCC->APB2PRSTR &= ~RCC_APB2Periph_ADC1;
    1d9e:	47d8                	lw	a4,12(a5)
    1da0:	dff77713          	andi	a4,a4,-513
    1da4:	c7d8                	sw	a4,12(a5)
	ADC1->RSQR1 = (ADC_NUMCHLS-1) << 20;	// four chls in the sequence
    1da6:	400127b7          	lui	a5,0x40012
    1daa:	40078793          	addi	a5,a5,1024 # 40012400 <_eusrstack+0x20011c00>
    1dae:	00100737          	lui	a4,0x100
    1db2:	d7d8                	sw	a4,44(a5)
	ADC1->RSQR2 = 0;
    1db4:	0207a823          	sw	zero,48(a5)
    ADC1->RSQR3 = (chanA<<(5*0)) | (chanB<<(5*1));
    1db8:	02000713          	li	a4,32
    1dbc:	dbd8                	sw	a4,52(a5)
    ADC1->SAMPTR2 = (7<<(3*chanA)) | (7<<(3*chanB));
    1dbe:	03f00713          	li	a4,63
    1dc2:	cb98                	sw	a4,16(a5)
	ADC1->CTLR2 |= ADC_ADON;
    1dc4:	4798                	lw	a4,8(a5)
    1dc6:	00176713          	ori	a4,a4,1
    1dca:	c798                	sw	a4,8(a5)
	ADC1->CTLR2 |= ADC_RSTCAL;
    1dcc:	4798                	lw	a4,8(a5)
    1dce:	00876713          	ori	a4,a4,8
    1dd2:	c798                	sw	a4,8(a5)
	while(ADC1->CTLR2 & ADC_RSTCAL);
    1dd4:	40060793          	addi	a5,a2,1024 # 40012400 <_eusrstack+0x20011c00>
    1dd8:	4798                	lw	a4,8(a5)
    1dda:	8b21                	andi	a4,a4,8
    1ddc:	ff65                	bnez	a4,1dd4 <main+0xb76>
	ADC1->CTLR2 |= ADC_CAL;
    1dde:	4798                	lw	a4,8(a5)
	while(ADC1->CTLR2 & ADC_CAL);
    1de0:	40012637          	lui	a2,0x40012
	ADC1->CTLR2 |= ADC_CAL;
    1de4:	00476713          	ori	a4,a4,4
    1de8:	c798                	sw	a4,8(a5)
	while(ADC1->CTLR2 & ADC_CAL);
    1dea:	40060793          	addi	a5,a2,1024 # 40012400 <_eusrstack+0x20011c00>
    1dee:	4798                	lw	a4,8(a5)
    1df0:	8b11                	andi	a4,a4,4
    1df2:	ff65                	bnez	a4,1dea <main+0xb8c>
	
	// Turn on DMA
	RCC->AHBPCENR |= RCC_AHBPeriph_DMA1;
    1df4:	400215b7          	lui	a1,0x40021
    1df8:	49d8                	lw	a4,20(a1)
	
	//DMA1_Channel1 is for ADC
	DMA1_Channel1->PADDR = (uint32_t)&ADC1->RDATAR;
    1dfa:	44c60613          	addi	a2,a2,1100
    model->btn_state = newState;
    1dfe:	440d                	li	s0,3
	RCC->AHBPCENR |= RCC_AHBPeriph_DMA1;
    1e00:	00176713          	ori	a4,a4,1
    1e04:	c9d8                	sw	a4,20(a1)
	DMA1_Channel1->PADDR = (uint32_t)&ADC1->RDATAR;
    1e06:	40020737          	lui	a4,0x40020
    1e0a:	cb10                	sw	a2,16(a4)
	DMA1_Channel1->MADDR = (uint32_t)adc_buffer;
    1e0c:	ca818613          	addi	a2,gp,-856 # 200000a4 <adc_buffer>
    1e10:	cb50                	sw	a2,20(a4)
	DMA1_Channel1->CNTR  = ADC_NUMCHLS;
    1e12:	4609                	li	a2,2
    1e14:	c750                	sw	a2,12(a4)
	DMA1_Channel1->CFGR  =
    1e16:	660d                	lui	a2,0x3
    1e18:	5a060613          	addi	a2,a2,1440 # 35a0 <_data_lma+0xab8>
    1e1c:	c710                	sw	a2,8(a4)
		DMA_PeripheralDataSize_HalfWord |
		DMA_MemoryInc_Enable |
		DMA_Mode_Circular |
		DMA_DIR_PeripheralSRC;
	
	DMA1_Channel1->CFGR |= DMA_CFGR1_EN;    // Turn on DMA channel 1
    1e1e:	4710                	lw	a2,8(a4)
    1e20:	00166613          	ori	a2,a2,1
    1e24:	c710                	sw	a2,8(a4)
	ADC1->CTLR1 |= ADC_SCAN;                // enable scanning
    1e26:	43d8                	lw	a4,4(a5)
	
	// Enable continuous conversion and DMA
	ADC1->CTLR2 |= ADC_CONT | ADC_DMA | ADC_EXTSEL;
    1e28:	000e0637          	lui	a2,0xe0
    1e2c:	10260613          	addi	a2,a2,258 # e0102 <lib_i2c.c.d894f163+0xd62a6>
	ADC1->CTLR1 |= ADC_SCAN;                // enable scanning
    1e30:	10076713          	ori	a4,a4,256
    1e34:	c3d8                	sw	a4,4(a5)
	ADC1->CTLR2 |= ADC_CONT | ADC_DMA | ADC_EXTSEL;
    1e36:	4798                	lw	a4,8(a5)
    1e38:	8f51                	or	a4,a4,a2
    1e3a:	c798                	sw	a4,8(a5)
	ADC1->CTLR2 |= ADC_SWSTART;             // start conversion
    1e3c:	4798                	lw	a4,8(a5)
    1e3e:	00400637          	lui	a2,0x400
    1e42:	8f51                	or	a4,a4,a2
    1e44:	c798                	sw	a4,8(a5)
	fun_encoder_setup(&encoder_a);

	//# ADC - DMA1_CH1: use PA2(CH0) and PA1(CH1)
	fun_joystick_setup();

	Session_t session = { 0, 0, millis() };
    1e46:	4792                	lw	a5,4(sp)
	Button_t button1 = { .pin = BUTTON_PIN };
    1e48:	d202                	sw	zero,36(sp)
	model->timeRef = 0;
    1e4a:	cc02                	sw	zero,24(sp)
	Session_t session = { 0, 0, millis() };
    1e4c:	439c                	lw	a5,0(a5)
	model->counter = 0;
    1e4e:	c802                	sw	zero,16(sp)
    1e50:	ca3e                	sw	a5,20(sp)
{
	// Disable DMA channel (just in case a transfer is pending)
	DMA1_Channel4->CFGR &= ~DMA_CFGR1_EN;
	// Set transfer length and source address
	DMA1_Channel4->CNTR = len;
	DMA1_Channel4->MADDR = (uint32_t)data;
    1e52:	678d                	lui	a5,0x3
    1e54:	abc78793          	addi	a5,a5,-1348 # 2abc <message.0>
    1e58:	d63e                	sw	a5,44(sp)

	while(1) {
		uint32_t now = millis();
    1e5a:	4602                	lw	a2,0(sp)
    1e5c:	d036                	sw	a3,32(sp)
    1e5e:	c402                	sw	zero,8(sp)
    1e60:	4792                	lw	a5,4(sp)
    
    uint32_t now = millis();
    uint8_t read = funDigitalRead(model->pin);

    // Debounce check
    if (now - model->debounce_time < TICK_DEBOUNCE_DUR) return;
    1e62:	46cd                	li	a3,19
    1e64:	4384                	lw	s1,0(a5)
		session.cycle_count++;
    1e66:	47a2                	lw	a5,8(sp)
    1e68:	0785                	addi	a5,a5,1
    1e6a:	c43e                	sw	a5,8(sp)
    uint32_t now = millis();
    1e6c:	4792                	lw	a5,4(sp)
    1e6e:	439c                	lw	a5,0(a5)
    1e70:	c03e                	sw	a5,0(sp)
    if (now - model->debounce_time < TICK_DEBOUNCE_DUR) return;
    1e72:	4702                	lw	a4,0(sp)
    uint8_t read = funDigitalRead(model->pin);
    1e74:	400117b7          	lui	a5,0x40011
    1e78:	479c                	lw	a5,8(a5)
    if (now - model->debounce_time < TICK_DEBOUNCE_DUR) return;
    1e7a:	40c705b3          	sub	a1,a4,a2
    1e7e:	28b6f063          	bgeu	a3,a1,20fe <main+0xea0>
    model->debounce_time = now;

    switch (model->btn_state) {
    1e82:	4689                	li	a3,2
    uint8_t read = funDigitalRead(model->pin);
    1e84:	8b85                	andi	a5,a5,1
    switch (model->btn_state) {
    1e86:	26d40763          	beq	s0,a3,20f4 <main+0xe96>
    1e8a:	468d                	li	a3,3
    1e8c:	16d40663          	beq	s0,a3,1ff8 <main+0xd9a>
    1e90:	20041f63          	bnez	s0,20ae <main+0xe50>
            _reset_timers(BTN_DOWN, model);      // First Press  
        }
        break;

    case BTN_DOWN:
        if (read > 0) {
    1e94:	1e078e63          	beqz	a5,2090 <main+0xe32>
    model->debounce_time = millis();
    1e98:	4712                	lw	a4,4(sp)
    model->btn_state = newState;
    1e9a:	843e                	mv	s0,a5
    model->debounce_time = millis();
    1e9c:	4318                	lw	a4,0(a4)
    1e9e:	c03a                	sw	a4,0(sp)
    model->release_time = millis();
    1ea0:	4712                	lw	a4,4(sp)
    1ea2:	4318                	lw	a4,0(a4)
    1ea4:	c63a                	sw	a4,12(sp)
    1ea6:	a29d                	j	200c <main+0xdae>
	rc = pf_open(filename);
    1ea8:	4722                	lw	a4,8(sp)
    1eaa:	478d                	li	a5,3
	if (!dir[0] || (dir[DIR_Attr] & AM_DIR)) return FR_NO_FILE;	/* It is a directory */
    1eac:	448d                	li	s1,3
    1eae:	c31c                	sw	a5,0(a4)
    1eb0:	83fff06f          	j	16ee <main+0x490>
    1eb4:	4722                	lw	a4,8(sp)
    1eb6:	4795                	li	a5,5
	if (!fs) return FR_NOT_ENABLED;		/* Check file system */
    1eb8:	4495                	li	s1,5
    1eba:	c31c                	sw	a5,0(a4)
    1ebc:	833ff06f          	j	16ee <main+0x490>
	if (!(fs->flag & FA_OPENED)) return FR_NOT_OPENED;	/* Check if opened */
    1ec0:	00174683          	lbu	a3,1(a4) # 40020001 <_eusrstack+0x2001f801>
    1ec4:	8a85                	andi	a3,a3,1
    1ec6:	e299                	bnez	a3,1ecc <main+0xc6e>
		rc = pf_read(buff, sizeof(buff), &br); /* Read a chunk of file */
    1ec8:	4711                	li	a4,4
    1eca:	b391                	j	1c0e <main+0x9b0>
	remain = fs->fsize - fs->fptr;
    1ecc:	4f14                	lw	a3,24(a4)
    1ece:	01c72303          	lw	t1,28(a4)
    1ed2:	40d30333          	sub	t1,t1,a3
    1ed6:	04000693          	li	a3,64
    1eda:	0066f463          	bgeu	a3,t1,1ee2 <main+0xc84>
    1ede:	04000313          	li	t1,64
    1ee2:	08fc                	addi	a5,sp,92
		if (rbuff) rbuff += rcnt;					/* Advances the data pointer if destination is memory */
    1ee4:	cc3e                	sw	a5,24(sp)
	while (btr)	{									/* Repeat until all data transferred */
    1ee6:	06031663          	bnez	t1,1f52 <main+0xcf4>
		if (rc || !br) break; /* Error or end of file */
    1eea:	cac18793          	addi	a5,gp,-852 # 200000a8 <br>
    1eee:	438c                	lw	a1,0(a5)
		rc = pf_read(buff, sizeof(buff), &br); /* Read a chunk of file */
    1ef0:	ca01a823          	sw	zero,-848(gp) # 200000ac <rc>
		if (rc || !br) break; /* Error or end of file */
    1ef4:	d0058fe3          	beqz	a1,1c12 <main+0x9b4>
		printf("Read %u bytes\n\r", br);
    1ef8:	6509                	lui	a0,0x2
    1efa:	78850513          	addi	a0,a0,1928 # 2788 <I2C1_ER_IRQHandler+0x1d6>
    1efe:	f7dfe0ef          	jal	ra,e7a <printf>
		printf("string: %s\n\r", buff);
    1f02:	6509                	lui	a0,0x2
    1f04:	08ec                	addi	a1,sp,92
    1f06:	79850513          	addi	a0,a0,1944 # 2798 <I2C1_ER_IRQHandler+0x1e6>
    1f0a:	f71fe0ef          	jal	ra,e7a <printf>
		total_bytes += br;
    1f0e:	cac18793          	addi	a5,gp,-852 # 200000a8 <br>
    1f12:	4398                	lw	a4,0(a5)
    1f14:	94ba                	add	s1,s1,a4
		if(total_bytes % (16*1024) == 0){
    1f16:	01249713          	slli	a4,s1,0x12
    1f1a:	ce0713e3          	bnez	a4,1c00 <main+0x9a2>
			cnt++;
    1f1e:	47d2                	lw	a5,20(sp)
			printf("%d kb so far...  ", total_bytes/1024);
    1f20:	6509                	lui	a0,0x2
    1f22:	00a4d593          	srli	a1,s1,0xa
			cnt++;
    1f26:	00178713          	addi	a4,a5,1 # 40011001 <_eusrstack+0x20010801>
    1f2a:	0ff77793          	andi	a5,a4,255
			printf("%d kb so far...  ", total_bytes/1024);
    1f2e:	7a850513          	addi	a0,a0,1960 # 27a8 <I2C1_ER_IRQHandler+0x1f6>
			cnt++;
    1f32:	ca3e                	sw	a5,20(sp)
			printf("%d kb so far...  ", total_bytes/1024);
    1f34:	f47fe0ef          	jal	ra,e7a <printf>
			putchar(spinner[cnt%4]);
    1f38:	47d2                	lw	a5,20(sp)
    1f3a:	0037f713          	andi	a4,a5,3
    1f3e:	097c                	addi	a5,sp,156
    1f40:	973e                	add	a4,a4,a5
    1f42:	fac74503          	lbu	a0,-84(a4)
    1f46:	a52ff0ef          	jal	ra,1198 <putchar>
			putchar('\r');
    1f4a:	4535                	li	a0,13
    1f4c:	a4cff0ef          	jal	ra,1198 <putchar>
    1f50:	b945                	j	1c00 <main+0x9a2>
		if ((fs->fptr % 512) == 0) {				/* On the sector boundary? */
    1f52:	4f14                	lw	a3,24(a4)
    1f54:	1ff6f613          	andi	a2,a3,511
    1f58:	ea39                	bnez	a2,1fae <main+0xd50>
			cs = (BYTE)(fs->fptr / 512 & (fs->csize - 1));	/* Sector offset in the cluster */
    1f5a:	00274403          	lbu	s0,2(a4)
    1f5e:	0096d613          	srli	a2,a3,0x9
    1f62:	147d                	addi	s0,s0,-1
    1f64:	8c71                	and	s0,s0,a2
    1f66:	0ff47413          	andi	s0,s0,255
			if (!cs) {								/* On the cluster boundary? */
    1f6a:	e405                	bnez	s0,1f92 <main+0xd34>
				if (fs->fptr == 0) {				/* On the top of the file? */
    1f6c:	ea91                	bnez	a3,1f80 <main+0xd22>
					clst = fs->org_clust;
    1f6e:	5308                	lw	a0,32(a4)
				if (clst <= 1) ABORT(FR_DISK_ERR);
    1f70:	4685                	li	a3,1
    1f72:	00a6ef63          	bltu	a3,a0,1f90 <main+0xd32>
    1f76:	000700a3          	sb	zero,1(a4)
		rc = pf_read(buff, sizeof(buff), &br); /* Read a chunk of file */
    1f7a:	cad1a823          	sw	a3,-848(gp) # 200000ac <rc>
    1f7e:	b951                	j	1c12 <main+0x9b4>
					clst = get_fat(fs->curr_clust);
    1f80:	5348                	lw	a0,36(a4)
    1f82:	d21a                	sw	t1,36(sp)
    1f84:	d03a                	sw	a4,32(sp)
    1f86:	e14fe0ef          	jal	ra,59a <get_fat>
    1f8a:	5312                	lw	t1,36(sp)
    1f8c:	5702                	lw	a4,32(sp)
    1f8e:	b7cd                	j	1f70 <main+0xd12>
				fs->curr_clust = clst;				/* Update current cluster */
    1f90:	d348                	sw	a0,36(a4)
			sect = clust2sect(fs->curr_clust);		/* Get current sector */
    1f92:	5348                	lw	a0,36(a4)
    1f94:	d21a                	sw	t1,36(sp)
    1f96:	d03a                	sw	a4,32(sp)
    1f98:	bc6fe0ef          	jal	ra,35e <clust2sect>
			if (!sect) ABORT(FR_DISK_ERR);
    1f9c:	5702                	lw	a4,32(sp)
    1f9e:	5312                	lw	t1,36(sp)
    1fa0:	e509                	bnez	a0,1faa <main+0xd4c>
		if (dr) ABORT(FR_DISK_ERR);
    1fa2:	000700a3          	sb	zero,1(a4)
    1fa6:	4685                	li	a3,1
    1fa8:	bfc9                	j	1f7a <main+0xd1c>
			fs->dsect = sect + cs;
    1faa:	942a                	add	s0,s0,a0
    1fac:	d700                	sw	s0,40(a4)
		rcnt = 512 - (UINT)fs->fptr % 512;			/* Get partial sector data from sector buffer */
    1fae:	4f10                	lw	a2,24(a4)
    1fb0:	20000413          	li	s0,512
    1fb4:	1ff67613          	andi	a2,a2,511
    1fb8:	8c11                	sub	s0,s0,a2
    1fba:	00837363          	bgeu	t1,s0,1fc0 <main+0xd62>
    1fbe:	841a                	mv	s0,t1
		dr = disk_readp(rbuff, fs->dsect, (UINT)fs->fptr % 512, rcnt);
    1fc0:	570c                	lw	a1,40(a4)
    1fc2:	4562                	lw	a0,24(sp)
    1fc4:	86a2                	mv	a3,s0
    1fc6:	d21a                	sw	t1,36(sp)
    1fc8:	d03a                	sw	a4,32(sp)
    1fca:	d3afe0ef          	jal	ra,504 <disk_readp>
		if (dr) ABORT(FR_DISK_ERR);
    1fce:	5702                	lw	a4,32(sp)
    1fd0:	5312                	lw	t1,36(sp)
    1fd2:	f961                	bnez	a0,1fa2 <main+0xd44>
		fs->fptr += rcnt;							/* Advances file read pointer */
    1fd4:	4f14                	lw	a3,24(a4)
		btr -= rcnt; *br += rcnt;					/* Update read counter */
    1fd6:	40830333          	sub	t1,t1,s0
		fs->fptr += rcnt;							/* Advances file read pointer */
    1fda:	96a2                	add	a3,a3,s0
    1fdc:	cf14                	sw	a3,24(a4)
		btr -= rcnt; *br += rcnt;					/* Update read counter */
    1fde:	cac18693          	addi	a3,gp,-852 # 200000a8 <br>
    1fe2:	4294                	lw	a3,0(a3)
    1fe4:	cac18793          	addi	a5,gp,-852 # 200000a8 <br>
    1fe8:	96a2                	add	a3,a3,s0
    1fea:	c394                	sw	a3,0(a5)
		if (rbuff) rbuff += rcnt;					/* Advances the data pointer if destination is memory */
    1fec:	47e2                	lw	a5,24(sp)
    1fee:	97a2                	add	a5,a5,s0
    1ff0:	bdd5                	j	1ee4 <main+0xc86>

		button_run(&button1, button_onChanged);
		fun_timPWM_task(now, &pwm_CH1c);
		fun_encoder_task(now, &encoder_a, encoder_onChanged);

		if (now - session.timeRef > 1000) {
    1ff2:	4602                	lw	a2,0(sp)

void fun_encoder_task(uint32_t time, Encoder_t *model, void (*handler)(Encoder_t *model)) {
	// if (time - encoder_debounceTime < 50) return;
	// encoder_debounceTime = time;

	uint16_t count = TIM2->CNT;
    1ff4:	d036                	sw	a3,32(sp)
    1ff6:	b5ad                	j	1e60 <main+0xc02>
        if (read == 0) {
    1ff8:	eb91                	bnez	a5,200c <main+0xdae>
    model->debounce_time = millis();
    1ffa:	4792                	lw	a5,4(sp)
    model->release_time = millis();
    1ffc:	4712                	lw	a4,4(sp)
    model->btn_state = newState;
    1ffe:	4401                	li	s0,0
    model->debounce_time = millis();
    2000:	439c                	lw	a5,0(a5)
    model->release_time = millis();
    2002:	4318                	lw	a4,0(a4)
    2004:	c63a                	sw	a4,12(sp)
            model->press_time = now;
    2006:	4702                	lw	a4,0(sp)
    model->debounce_time = millis();
    2008:	c03e                	sw	a5,0(sp)
            model->press_time = now;
    200a:	d23a                	sw	a4,36(sp)
	}
}


void fun_timPWM_task(uint32_t time, TIM_PWM_t* model) {
	if (time - model->timeRef < 5) { return; }
    200c:	47e2                	lw	a5,24(sp)
    200e:	4691                	li	a3,4
    2010:	40f487b3          	sub	a5,s1,a5
    2014:	00f6fe63          	bgeu	a3,a5,2030 <main+0xdd2>
		case 1: timer->CH1CVR = width; break;
    2018:	4742                	lw	a4,16(sp)
    201a:	400137b7          	lui	a5,0x40013
    201e:	c0078793          	addi	a5,a5,-1024 # 40012c00 <_eusrstack+0x20012400>
    2022:	dbd8                	sw	a4,52(a5)
	model->timeRef = time;

	fun_timPWM_setpw(model, model->counter);
	model->counter++;
    2024:	47c2                	lw	a5,16(sp)
		uint32_t now = millis();
    2026:	cc26                	sw	s1,24(sp)
    2028:	0785                	addi	a5,a5,1
	model->counter &= 255;
    202a:	0ff7f793          	andi	a5,a5,255
    202e:	c83e                	sw	a5,16(sp)
    2030:	400007b7          	lui	a5,0x40000
    2034:	0247d683          	lhu	a3,36(a5) # 40000024 <_eusrstack+0x1ffff824>

	if (count != model->last_count) {
    2038:	5782                	lw	a5,32(sp)
	uint16_t count = TIM2->CNT;
    203a:	06c2                	slli	a3,a3,0x10
    203c:	82c1                	srli	a3,a3,0x10
	if (count != model->last_count) {
    203e:	00d78c63          	beq	a5,a3,2056 <main+0xdf8>
	printf("pos relative: %d\n", model->relative_pos);
    2042:	57a2                	lw	a5,40(sp)
    2044:	650d                	lui	a0,0x3
    2046:	82c50513          	addi	a0,a0,-2004 # 282c <I2C1_ER_IRQHandler+0x27a>
    204a:	40f685b3          	sub	a1,a3,a5
    204e:	d036                	sw	a3,32(sp)
    2050:	e2bfe0ef          	jal	ra,e7a <printf>
    2054:	5682                	lw	a3,32(sp)
		if (now - session.timeRef > 1000) {
    2056:	47d2                	lw	a5,20(sp)
    2058:	3e800613          	li	a2,1000
    205c:	40f487b3          	sub	a5,s1,a5
    2060:	f8f679e3          	bgeu	a2,a5,1ff2 <main+0xd94>
			session.timeRef = now;

			if (slave_mode != 0) {
    2064:	47f2                	lw	a5,28(sp)
    2066:	c791                	beqz	a5,2072 <main+0xe14>
				modI2C_task(session.cycle_count);
    2068:	4522                	lw	a0,8(sp)
    206a:	ca36                	sw	a3,20(sp)
    206c:	82cff0ef          	jal	ra,1098 <modI2C_task>
    2070:	46d2                	lw	a3,20(sp)
	DMA1_Channel4->CFGR &= ~DMA_CFGR1_EN;
    2072:	400207b7          	lui	a5,0x40020
    2076:	43f0                	lw	a2,68(a5)
	DMA1_Channel4->MADDR = (uint32_t)data;
    2078:	5732                	lw	a4,44(sp)
	DMA1_Channel4->CFGR &= ~DMA_CFGR1_EN;
    207a:	9a79                	andi	a2,a2,-2
    207c:	c3f0                	sw	a2,68(a5)
	DMA1_Channel4->CNTR = len;
    207e:	4639                	li	a2,14
    2080:	c7b0                	sw	a2,72(a5)
	DMA1_Channel4->MADDR = (uint32_t)data;
    2082:	cbb8                	sw	a4,80(a5)
	// Enable DMA channel to start the transfer
	DMA1_Channel4->CFGR |= DMA_CFGR1_EN;
    2084:	43f0                	lw	a2,68(a5)
    2086:	00166613          	ori	a2,a2,1
    208a:	c3f0                	sw	a2,68(a5)
		uint32_t now = millis();
    208c:	ca26                	sw	s1,20(sp)
    208e:	b3f1                	j	1e5a <main+0xbfc>
            _reset_timers(BTN_UP, model);        // First Release

        } else {
            // Long press detection
            uint32_t press_duration = now - model->press_time;
    2090:	4782                	lw	a5,0(sp)
    2092:	5712                	lw	a4,36(sp)
    2094:	40e786b3          	sub	a3,a5,a4
            if (press_duration > TICK_LONG_PRESS_DUR) {
    2098:	6785                	lui	a5,0x1
    209a:	fa078793          	addi	a5,a5,-96 # fa0 <sprintf>
    209e:	f6d7f7e3          	bgeu	a5,a3,200c <main+0xdae>
			printf("Long Press\n"); break;
    20a2:	650d                	lui	a0,0x3
    20a4:	80050513          	addi	a0,a0,-2048 # 2800 <I2C1_ER_IRQHandler+0x24e>
    20a8:	870ff0ef          	jal	ra,1118 <puts>
    20ac:	b785                	j	200c <main+0xdae>
            }
        }
        break;

    case BTN_UP: {
        uint32_t release_duration = now - model->release_time;
    20ae:	4702                	lw	a4,0(sp)
    20b0:	46b2                	lw	a3,12(sp)
    20b2:	40d706b3          	sub	a3,a4,a3

        if (read == 0 && release_duration < TICK_CLICK_DUR) {
    20b6:	ef89                	bnez	a5,20d0 <main+0xe72>
    20b8:	09f00793          	li	a5,159
    20bc:	00d7ea63          	bltu	a5,a3,20d0 <main+0xe72>
    model->debounce_time = millis();
    20c0:	4792                	lw	a5,4(sp)
    model->btn_state = newState;
    20c2:	4409                	li	s0,2
    model->debounce_time = millis();
    20c4:	439c                	lw	a5,0(a5)
    20c6:	c03e                	sw	a5,0(sp)
    model->release_time = millis();
    20c8:	4792                	lw	a5,4(sp)
    20ca:	439c                	lw	a5,0(a5)
    20cc:	c63e                	sw	a5,12(sp)
    20ce:	bf3d                	j	200c <main+0xdae>
            // Second Press in less than TICK_CLICK_DUR
            _reset_timers(BTN_DOWN2, model);

        } else if (release_duration > TICK_CLICK_DUR) {
    20d0:	0a000793          	li	a5,160
    20d4:	4405                	li	s0,1
    20d6:	f2d7fbe3          	bgeu	a5,a3,200c <main+0xdae>
			printf("Single Click\n");
    20da:	650d                	lui	a0,0x3
    20dc:	80c50513          	addi	a0,a0,-2036 # 280c <I2C1_ER_IRQHandler+0x25a>
			printf("Double Click\n");
    20e0:	838ff0ef          	jal	ra,1118 <puts>
    model->debounce_time = millis();
    20e4:	4792                	lw	a5,4(sp)
    model->btn_state = newState;
    20e6:	440d                	li	s0,3
    model->debounce_time = millis();
    20e8:	439c                	lw	a5,0(a5)
    20ea:	c03e                	sw	a5,0(sp)
    model->release_time = millis();
    20ec:	4792                	lw	a5,4(sp)
    20ee:	439c                	lw	a5,0(a5)
    20f0:	c63e                	sw	a5,12(sp)
    20f2:	bf29                	j	200c <main+0xdae>
        break;
    }

    case BTN_DOWN2:
        // Second release
        if (read > 0) {
    20f4:	df81                	beqz	a5,200c <main+0xdae>
    20f6:	678d                	lui	a5,0x3
    20f8:	81c78513          	addi	a0,a5,-2020 # 281c <I2C1_ER_IRQHandler+0x26a>
    20fc:	b7d5                	j	20e0 <main+0xe82>
    if (now - model->debounce_time < TICK_DEBOUNCE_DUR) return;
    20fe:	c032                	sw	a2,0(sp)
    2100:	b731                	j	200c <main+0xdae>
	if (PF_FS_FAT32 && mclst >= 0xFFF7) fmt = FS_FAT32;
    2102:	8ad76fe3          	bltu	a4,a3,19c0 <main+0x762>
	fs->fs_type = fmt;
    2106:	4709                	li	a4,2
    2108:	00e78023          	sb	a4,0(a5)
		fs->dirbase = fs->fatbase + fsize;				/* Root directory start sector (lba) */
    210c:	4752                	lw	a4,20(sp)
    210e:	9722                	add	a4,a4,s0
    2110:	cb98                	sw	a4,16(a5)
    2112:	b0c9                	j	19d4 <main+0x776>
				if (tmr && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
    2114:	4581                	li	a1,0
    2116:	07a00513          	li	a0,122
    211a:	b5efe0ef          	jal	ra,478 <send_cmd>
    211e:	da051763          	bnez	a0,16cc <main+0x46e>
    2122:	4481                	li	s1,0
					for (n = 0; n < 4; n++) buf[n] = rcvr_mmc();
    2124:	b34fe0ef          	jal	ra,458 <rcvr_mmc>
    2128:	08fc                	addi	a5,sp,92
    212a:	97a6                	add	a5,a5,s1
    212c:	00a78023          	sb	a0,0(a5)
    2130:	0485                	addi	s1,s1,1
    2132:	4791                	li	a5,4
    2134:	fef498e3          	bne	s1,a5,2124 <main+0xec6>
					ty = (buf[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* SDv2 (HC or SC) */
    2138:	05c14783          	lbu	a5,92(sp)
    213c:	44b1                	li	s1,12
    213e:	0407f793          	andi	a5,a5,64
    2142:	d8079663          	bnez	a5,16ce <main+0x470>
    2146:	4491                	li	s1,4
    2148:	d86ff06f          	j	16ce <main+0x470>
			if (!tmr || send_cmd(CMD16, 512) != 0)			/* Set R/W block length to 512 */
    214c:	20000593          	li	a1,512
    2150:	05000513          	li	a0,80
    2154:	b24fe0ef          	jal	ra,478 <send_cmd>
    2158:	d6051a63          	bnez	a0,16cc <main+0x46e>
    215c:	d72ff06f          	j	16ce <main+0x470>
			if (ni != 8 || c != '.') break;
    2160:	92571ce3          	bne	a4,t0,1a98 <main+0x83a>
			i = 8; ni = 11;
    2164:	47ad                	li	a5,11
    2166:	b22d                	j	1a90 <main+0x832>

00002168 <TweenHexColors>:
	return ret;
*/
}

static uint32_t TweenHexColors( uint32_t hexa, uint32_t hexb, int tween )
{
    2168:	fdc10113          	addi	sp,sp,-36
    216c:	ce22                	sw	s0,28(sp)
    216e:	d006                	sw	ra,32(sp)
    2170:	cc26                	sw	s1,24(sp)
    2172:	842a                	mv	s0,a0
	if( tween <= 0 ) return hexa;
    2174:	0ac05f63          	blez	a2,2232 <TweenHexColors+0xca>
	if( tween >= 255 ) return hexb;
    2178:	0fe00793          	li	a5,254
    217c:	84ae                	mv	s1,a1
    217e:	0cc7c163          	blt	a5,a2,2240 <TweenHexColors+0xd8>
	int32_t aamt = 255-tween;
    2182:	0ff00293          	li	t0,255
    2186:	40c282b3          	sub	t0,t0,a2
	int32_t har = (hexa>>8) & 0xff;
	int32_t hag = (hexa>>16) & 0xff;
	int32_t hbb = hexb & 0xff;
	int32_t hbr = (hexb>>8) & 0xff;
	int32_t hbg = (hexb>>16) & 0xff;
	int32_t b = (FastMultiply( hab, aamt ) + FastMultiply( hbb, bamt ) + 128) >> 8;
    218a:	8596                	mv	a1,t0
    218c:	0ff57513          	andi	a0,a0,255
    2190:	c216                	sw	t0,4(sp)
	int32_t aamt = 255-tween;
    2192:	c032                	sw	a2,0(sp)
	int32_t b = (FastMultiply( hab, aamt ) + FastMultiply( hbb, bamt ) + 128) >> 8;
    2194:	1fffe097          	auipc	ra,0x1fffe
    2198:	eb4080e7          	jalr	-332(ra) # 20000048 <FastMultiply>
    219c:	4602                	lw	a2,0(sp)
    219e:	ca2a                	sw	a0,20(sp)
    21a0:	0ff4f513          	andi	a0,s1,255
    21a4:	85b2                	mv	a1,a2
    21a6:	1fffe097          	auipc	ra,0x1fffe
    21aa:	ea2080e7          	jalr	-350(ra) # 20000048 <FastMultiply>
	int32_t r = (FastMultiply( har, aamt ) + FastMultiply( hbr, bamt ) + 128) >> 8;
    21ae:	4292                	lw	t0,4(sp)
	int32_t b = (FastMultiply( hab, aamt ) + FastMultiply( hbb, bamt ) + 128) >> 8;
    21b0:	c82a                	sw	a0,16(sp)
	int32_t har = (hexa>>8) & 0xff;
    21b2:	00845513          	srli	a0,s0,0x8
	int32_t r = (FastMultiply( har, aamt ) + FastMultiply( hbr, bamt ) + 128) >> 8;
    21b6:	8596                	mv	a1,t0
    21b8:	0ff57513          	andi	a0,a0,255
    21bc:	c616                	sw	t0,12(sp)
    21be:	1fffe097          	auipc	ra,0x1fffe
    21c2:	e8a080e7          	jalr	-374(ra) # 20000048 <FastMultiply>
    21c6:	4602                	lw	a2,0(sp)
    21c8:	c42a                	sw	a0,8(sp)
	int32_t hbr = (hexb>>8) & 0xff;
    21ca:	0084d513          	srli	a0,s1,0x8
	int32_t r = (FastMultiply( har, aamt ) + FastMultiply( hbr, bamt ) + 128) >> 8;
    21ce:	85b2                	mv	a1,a2
    21d0:	0ff57513          	andi	a0,a0,255
    21d4:	c232                	sw	a2,4(sp)
    21d6:	1fffe097          	auipc	ra,0x1fffe
    21da:	e72080e7          	jalr	-398(ra) # 20000048 <FastMultiply>
	int32_t g = (FastMultiply( hag, aamt ) + FastMultiply( hbg, bamt ) + 128) >> 8;
    21de:	42b2                	lw	t0,12(sp)
	int32_t r = (FastMultiply( har, aamt ) + FastMultiply( hbr, bamt ) + 128) >> 8;
    21e0:	c02a                	sw	a0,0(sp)
	int32_t hag = (hexa>>16) & 0xff;
    21e2:	01045513          	srli	a0,s0,0x10
	int32_t g = (FastMultiply( hag, aamt ) + FastMultiply( hbg, bamt ) + 128) >> 8;
    21e6:	8596                	mv	a1,t0
    21e8:	0ff57513          	andi	a0,a0,255
    21ec:	1fffe097          	auipc	ra,0x1fffe
    21f0:	e5c080e7          	jalr	-420(ra) # 20000048 <FastMultiply>
    21f4:	4612                	lw	a2,4(sp)
    21f6:	842a                	mv	s0,a0
	int32_t hbg = (hexb>>16) & 0xff;
    21f8:	0104d513          	srli	a0,s1,0x10
	int32_t g = (FastMultiply( hag, aamt ) + FastMultiply( hbg, bamt ) + 128) >> 8;
    21fc:	85b2                	mv	a1,a2
    21fe:	0ff57513          	andi	a0,a0,255
    2202:	1fffe097          	auipc	ra,0x1fffe
    2206:	e46080e7          	jalr	-442(ra) # 20000048 <FastMultiply>
	int32_t b = (FastMultiply( hab, aamt ) + FastMultiply( hbb, bamt ) + 128) >> 8;
    220a:	4342                	lw	t1,16(sp)
    220c:	47d2                	lw	a5,20(sp)
	int32_t r = (FastMultiply( har, aamt ) + FastMultiply( hbr, bamt ) + 128) >> 8;
    220e:	4682                	lw	a3,0(sp)
    2210:	4722                	lw	a4,8(sp)
	int32_t b = (FastMultiply( hab, aamt ) + FastMultiply( hbb, bamt ) + 128) >> 8;
    2212:	979a                	add	a5,a5,t1
	int32_t g = (FastMultiply( hag, aamt ) + FastMultiply( hbg, bamt ) + 128) >> 8;
    2214:	942a                	add	s0,s0,a0
	int32_t r = (FastMultiply( har, aamt ) + FastMultiply( hbr, bamt ) + 128) >> 8;
    2216:	9736                	add	a4,a4,a3
	int32_t b = (FastMultiply( hab, aamt ) + FastMultiply( hbb, bamt ) + 128) >> 8;
    2218:	08078793          	addi	a5,a5,128
	int32_t r = (FastMultiply( har, aamt ) + FastMultiply( hbr, bamt ) + 128) >> 8;
    221c:	08070713          	addi	a4,a4,128
	int32_t g = (FastMultiply( hag, aamt ) + FastMultiply( hbg, bamt ) + 128) >> 8;
    2220:	08040413          	addi	s0,s0,128
	int32_t b = (FastMultiply( hab, aamt ) + FastMultiply( hbb, bamt ) + 128) >> 8;
    2224:	83a1                	srli	a5,a5,0x8
	return b | (r<<8) | (g<<16);
    2226:	f0077713          	andi	a4,a4,-256
	int32_t g = (FastMultiply( hag, aamt ) + FastMultiply( hbg, bamt ) + 128) >> 8;
    222a:	8021                	srli	s0,s0,0x8
	return b | (r<<8) | (g<<16);
    222c:	8fd9                	or	a5,a5,a4
    222e:	0442                	slli	s0,s0,0x10
    2230:	8c5d                	or	s0,s0,a5
}
    2232:	5082                	lw	ra,32(sp)
    2234:	8522                	mv	a0,s0
    2236:	4472                	lw	s0,28(sp)
    2238:	44e2                	lw	s1,24(sp)
    223a:	02410113          	addi	sp,sp,36
    223e:	8082                	ret
	if( tween >= 255 ) return hexb;
    2240:	842e                	mv	s0,a1
    2242:	bfc5                	j	2232 <TweenHexColors+0xca>

00002244 <WS2812FillBuffSec.constprop.0>:
static volatile int WS2812LEDs;
static volatile int WS2812LEDPlace;
static volatile int WS2812BLEDInUse;
// This is the code that updates a portion of the WS2812dmabuff with new data.
// This effectively creates the bitstream that outputs to the LEDs.
static void WS2812FillBuffSec( uint16_t * ptr, int numhalfwords, int tce )
    2244:	1111                	addi	sp,sp,-28
    2246:	c826                	sw	s1,16(sp)
		0b1110100010001000, 0b1110100010001110, 0b1110100011101000, 0b1110100011101110,
		0b1110111010001000, 0b1110111010001110, 0b1110111011101000, 0b1110111011101110, };

	int i;
	uint16_t * end = ptr + numhalfwords;
	int ledcount = WS2812LEDs;
    2248:	ca01a483          	lw	s1,-864(gp) # 2000009c <WS2812LEDs>
	int place = WS2812LEDPlace;
    224c:	c9c18713          	addi	a4,gp,-868 # 20000098 <WS2812LEDPlace>
    2250:	4318                	lw	a4,0(a4)
    2252:	c9c18613          	addi	a2,gp,-868 # 20000098 <WS2812LEDPlace>
static void WS2812FillBuffSec( uint16_t * ptr, int numhalfwords, int tce )
    2256:	ca22                	sw	s0,20(sp)
    2258:	cc06                	sw	ra,24(sp)
    225a:	87aa                	mv	a5,a0
    225c:	842e                	mv	s0,a1
	uint16_t * end = ptr + numhalfwords;
    225e:	03050693          	addi	a3,a0,48
    2262:	c032                	sw	a2,0(sp)
		ptr += 8;
		place++;
	}

#else
	while( place < 0 && ptr != end )
    2264:	04074a63          	bltz	a4,22b8 <WS2812FillBuffSec.constprop.0+0x74>
		(*ptr++) = 0;
		place++;
	}
#endif

	while( ptr != end )
    2268:	04f68a63          	beq	a3,a5,22bc <WS2812FillBuffSec.constprop.0+0x78>
	{
		if( place >= ledcount )
    226c:	04974f63          	blt	a4,s1,22ca <WS2812FillBuffSec.constprop.0+0x86>
		{
			// Optionally, leave line high.
			while( ptr != end )
				(*ptr++) = 0;//0xffff;
    2270:	40f68633          	sub	a2,a3,a5
    2274:	4581                	li	a1,0
    2276:	853e                	mv	a0,a5
    2278:	c23a                	sw	a4,4(sp)
    227a:	d49fe0ef          	jal	ra,fc2 <memset>

			// Only safe to do this when we're on the second leg.
			if( tce )
    227e:	4712                	lw	a4,4(sp)
    2280:	cc15                	beqz	s0,22bc <WS2812FillBuffSec.constprop.0+0x78>
			{
				if( place == ledcount )
    2282:	00e49a63          	bne	s1,a4,2296 <WS2812FillBuffSec.constprop.0+0x52>
				{
					// Take the DMA out of circular mode and let it expire.
					DMA1_Channel3->CFGR &= ~DMA_Mode_Circular;
    2286:	400206b7          	lui	a3,0x40020
    228a:	5a9c                	lw	a5,48(a3)
    228c:	fdf7f793          	andi	a5,a5,-33
    2290:	da9c                	sw	a5,48(a3)
					WS2812BLEDInUse = 0;
    2292:	c801ac23          	sw	zero,-872(gp) # 20000094 <WS2812BLEDInUse>
				}
				place++;
    2296:	0705                	addi	a4,a4,1
    2298:	a015                	j	22bc <WS2812FillBuffSec.constprop.0+0x78>
		(*ptr++) = 0;
    229a:	00079023          	sh	zero,0(a5)
		(*ptr++) = 0;
    229e:	00079123          	sh	zero,2(a5)
		(*ptr++) = 0;
    22a2:	00079223          	sh	zero,4(a5)
		(*ptr++) = 0;
    22a6:	00079323          	sh	zero,6(a5)
		(*ptr++) = 0;
    22aa:	00079423          	sh	zero,8(a5)
		place++;
    22ae:	0705                	addi	a4,a4,1
    22b0:	07b1                	addi	a5,a5,12
		(*ptr++) = 0;
    22b2:	fe079f23          	sh	zero,-2(a5)
    22b6:	b77d                	j	2264 <WS2812FillBuffSec.constprop.0+0x20>
	while( place < 0 && ptr != end )
    22b8:	fef691e3          	bne	a3,a5,229a <WS2812FillBuffSec.constprop.0+0x56>
		ptr += 6;
		i += 6;
#endif

	}
	WS2812LEDPlace = place;
    22bc:	4782                	lw	a5,0(sp)
}
    22be:	40e2                	lw	ra,24(sp)
    22c0:	4452                	lw	s0,20(sp)
	WS2812LEDPlace = place;
    22c2:	c398                	sw	a4,0(a5)
}
    22c4:	44c2                	lw	s1,16(sp)
    22c6:	0171                	addi	sp,sp,28
    22c8:	8082                	ret
	uint8_t rs = rsbase>>3;
	uint32_t fire = ((huetable[(rs+190)&0xff]>>1)<<16) | (huetable[(rs+30)&0xff]) | ((huetable[(rs+0)]>>1)<<8);
	uint32_t ice  = 0x7f0000 | ((rsbase>>1)<<8) | ((rsbase>>1));

	// Because this chip doesn't natively support multiplies, we are going to avoid tweening of 1..254.
	return TweenHexColors( fire, ice, ((tween + ledno)>0)?255:0 ); // Where "tween" is a value from 0 ... 255
    22ca:	c4418613          	addi	a2,gp,-956 # 20000040 <tween>
    22ce:	4210                	lw	a2,0(a2)
		uint32_t ledval24bit = WS2812BLEDCallback( place++ );
    22d0:	00170293          	addi	t0,a4,1
    22d4:	9732                	add	a4,a4,a2
    22d6:	0ff00613          	li	a2,255
    22da:	00e04363          	bgtz	a4,22e0 <WS2812FillBuffSec.constprop.0+0x9c>
    22de:	4601                	li	a2,0
    22e0:	007f45b7          	lui	a1,0x7f4
    22e4:	650d                	lui	a0,0x3
    22e6:	04058593          	addi	a1,a1,64 # 7f4040 <lib_i2c.c.d894f163+0x7ea1e4>
    22ea:	0ff50513          	addi	a0,a0,255 # 30ff <_data_lma+0x617>
    22ee:	c616                	sw	t0,12(sp)
    22f0:	c43e                	sw	a5,8(sp)
    22f2:	c236                	sw	a3,4(sp)
    22f4:	3d95                	jal	2168 <TweenHexColors>
		ptr[0] = bitquartets[(ledval24bit>>12)&0xf];
    22f6:	00b55613          	srli	a2,a0,0xb
    22fa:	670d                	lui	a4,0x3
    22fc:	a1c70713          	addi	a4,a4,-1508 # 2a1c <bitquartets.10>
    2300:	8a79                	andi	a2,a2,30
    2302:	963a                	add	a2,a2,a4
    2304:	47a2                	lw	a5,8(sp)
    2306:	00065603          	lhu	a2,0(a2) # 400000 <lib_i2c.c.d894f163+0x3f61a4>
		uint32_t ledval24bit = WS2812BLEDCallback( place++ );
    230a:	42b2                	lw	t0,12(sp)
    230c:	4692                	lw	a3,4(sp)
		ptr[0] = bitquartets[(ledval24bit>>12)&0xf];
    230e:	00c79023          	sh	a2,0(a5)
		ptr[1] = bitquartets[(ledval24bit>>8)&0xf];
    2312:	00755613          	srli	a2,a0,0x7
    2316:	8a79                	andi	a2,a2,30
    2318:	963a                	add	a2,a2,a4
    231a:	00065603          	lhu	a2,0(a2)
		ptr += 6;
    231e:	07b1                	addi	a5,a5,12
		ptr[1] = bitquartets[(ledval24bit>>8)&0xf];
    2320:	fec79b23          	sh	a2,-10(a5)
		ptr[2] = bitquartets[(ledval24bit>>4)&0xf];
    2324:	00355613          	srli	a2,a0,0x3
    2328:	8a79                	andi	a2,a2,30
    232a:	963a                	add	a2,a2,a4
    232c:	00065603          	lhu	a2,0(a2)
    2330:	fec79c23          	sh	a2,-8(a5)
		ptr[3] = bitquartets[(ledval24bit>>0)&0xf];
    2334:	00f57613          	andi	a2,a0,15
    2338:	0606                	slli	a2,a2,0x1
    233a:	963a                	add	a2,a2,a4
    233c:	00065603          	lhu	a2,0(a2)
    2340:	fec79d23          	sh	a2,-6(a5)
		ptr[4] = bitquartets[(ledval24bit>>20)&0xf];
    2344:	01355613          	srli	a2,a0,0x13
		ptr[5] = bitquartets[(ledval24bit>>16)&0xf];
    2348:	813d                	srli	a0,a0,0xf
		ptr[4] = bitquartets[(ledval24bit>>20)&0xf];
    234a:	8a79                	andi	a2,a2,30
		ptr[5] = bitquartets[(ledval24bit>>16)&0xf];
    234c:	8979                	andi	a0,a0,30
		ptr[4] = bitquartets[(ledval24bit>>20)&0xf];
    234e:	963a                	add	a2,a2,a4
		ptr[5] = bitquartets[(ledval24bit>>16)&0xf];
    2350:	953a                	add	a0,a0,a4
    2352:	00055703          	lhu	a4,0(a0)
		ptr[4] = bitquartets[(ledval24bit>>20)&0xf];
    2356:	00065603          	lhu	a2,0(a2)
		ptr[5] = bitquartets[(ledval24bit>>16)&0xf];
    235a:	fee79f23          	sh	a4,-2(a5)
		ptr[4] = bitquartets[(ledval24bit>>20)&0xf];
    235e:	fec79e23          	sh	a2,-4(a5)
		uint32_t ledval24bit = WS2812BLEDCallback( place++ );
    2362:	8716                	mv	a4,t0
    2364:	b711                	j	2268 <WS2812FillBuffSec.constprop.0+0x24>

00002366 <DMA1_Channel3_IRQHandler>:

void DMA1_Channel3_IRQHandler( void ) __attribute__((interrupt));
void DMA1_Channel3_IRQHandler( void ) 
{
    2366:	fcc10113          	addi	sp,sp,-52
    236a:	c23e                	sw	a5,4(sp)
	//GPIOD->BSHR = 1;	 // Turn on GPIOD0 for profiling

	// Backup flags.
	volatile int intfr = DMA1->INTFR;
    236c:	400207b7          	lui	a5,0x40020
    2370:	439c                	lw	a5,0(a5)
{
    2372:	d022                	sw	s0,32(sp)
    2374:	ce26                	sw	s1,28(sp)
    2376:	d806                	sw	ra,48(sp)
    2378:	d616                	sw	t0,44(sp)
    237a:	d41a                	sw	t1,40(sp)
    237c:	d21e                	sw	t2,36(sp)
    237e:	cc2a                	sw	a0,24(sp)
    2380:	ca2e                	sw	a1,20(sp)
    2382:	c832                	sw	a2,16(sp)
    2384:	c636                	sw	a3,12(sp)
    2386:	c43a                	sw	a4,8(sp)
	volatile int intfr = DMA1->INTFR;
    2388:	c03e                	sw	a5,0(sp)
	do
	{
		// Clear all possible flags.
		DMA1->INTFCR = DMA1_IT_GL3;
    238a:	40020437          	lui	s0,0x40020
    238e:	10000493          	li	s1,256
    2392:	c044                	sw	s1,4(s0)

		// Strange note: These are backwards.  DMA1_IT_HT3 should be HALF and
		// DMA1_IT_TC3 should be COMPLETE.  But for some reason, doing this causes
		// LED jitter.  I am henseforth flipping the order.

		if( intfr & DMA1_IT_HT3 )
    2394:	4782                	lw	a5,0(sp)
    2396:	4007f793          	andi	a5,a5,1024
    239a:	c789                	beqz	a5,23a4 <DMA1_Channel3_IRQHandler+0x3e>
		{
			// Halfwaay (Fill in first part)
			WS2812FillBuffSec( WS2812dmabuff, DMA_BUFFER_LEN / 2, 1 );
    239c:	4585                	li	a1,1
    239e:	cc018513          	addi	a0,gp,-832 # 200000bc <WS2812dmabuff>
    23a2:	354d                	jal	2244 <WS2812FillBuffSec.constprop.0>
		}
		if( intfr & DMA1_IT_TC3 )
    23a4:	4782                	lw	a5,0(sp)
    23a6:	2007f793          	andi	a5,a5,512
    23aa:	c789                	beqz	a5,23b4 <DMA1_Channel3_IRQHandler+0x4e>
		{
			// Complete (Fill in second part)
			WS2812FillBuffSec( WS2812dmabuff + DMA_BUFFER_LEN / 2, DMA_BUFFER_LEN / 2, 0 );
    23ac:	4581                	li	a1,0
    23ae:	cf018513          	addi	a0,gp,-784 # 200000ec <WS2812dmabuff+0x30>
    23b2:	3d49                	jal	2244 <WS2812FillBuffSec.constprop.0>
		}
		intfr = DMA1->INTFR;
    23b4:	401c                	lw	a5,0(s0)
    23b6:	c03e                	sw	a5,0(sp)
	} while( intfr & DMA1_IT_GL3 );
    23b8:	4782                	lw	a5,0(sp)
    23ba:	1007f793          	andi	a5,a5,256
    23be:	fbf1                	bnez	a5,2392 <DMA1_Channel3_IRQHandler+0x2c>

	//GPIOD->BSHR = 1<<16; // Turn off GPIOD0 for profiling
}
    23c0:	5402                	lw	s0,32(sp)
    23c2:	50c2                	lw	ra,48(sp)
    23c4:	52b2                	lw	t0,44(sp)
    23c6:	5322                	lw	t1,40(sp)
    23c8:	5392                	lw	t2,36(sp)
    23ca:	44f2                	lw	s1,28(sp)
    23cc:	4562                	lw	a0,24(sp)
    23ce:	45d2                	lw	a1,20(sp)
    23d0:	4642                	lw	a2,16(sp)
    23d2:	46b2                	lw	a3,12(sp)
    23d4:	4722                	lw	a4,8(sp)
    23d6:	4792                	lw	a5,4(sp)
    23d8:	03410113          	addi	sp,sp,52
    23dc:	30200073          	mret

000023e0 <SysTick_Handler>:
* Increments Compare Register and systick_millis when triggered (every 1ms)
* NOTE: the `__attribute__((interrupt))` attribute is very important
*/
void SysTick_Handler(void) __attribute__((interrupt));
void SysTick_Handler(void)
{
    23e0:	1151                	addi	sp,sp,-12
    23e2:	c03e                	sw	a5,0(sp)
	// Increment the Compare Register for the next trigger
	// If more than this number of ticks elapse before the trigger is reset,
	// you may miss your next interrupt trigger
	// (Make sure the IQR is lightweight and CMP value is reasonable)
	SysTick->CMP += SYSTICK_ONE_MILLISECOND;
    23e4:	e000f7b7          	lui	a5,0xe000f
{
    23e8:	c23a                	sw	a4,4(sp)
	SysTick->CMP += SYSTICK_ONE_MILLISECOND;
    23ea:	4b98                	lw	a4,16(a5)
{
    23ec:	c436                	sw	a3,8(sp)
	SysTick->CMP += SYSTICK_ONE_MILLISECOND;
    23ee:	66b1                	lui	a3,0xc
    23f0:	b8068693          	addi	a3,a3,-1152 # bb80 <lib_i2c.c.d894f163+0x1d24>
    23f4:	9736                	add	a4,a4,a3
    23f6:	cb98                	sw	a4,16(a5)

	// Clear the trigger state for the next IRQ
	SysTick->SR = 0x00000000;
    23f8:	0007a223          	sw	zero,4(a5) # e000f004 <_eusrstack+0xc000e804>

	// Increment the milliseconds count
	systick_millis++;
    23fc:	cb818793          	addi	a5,gp,-840 # 200000b4 <systick_millis>
    2400:	4398                	lw	a4,0(a5)
}
    2402:	46a2                	lw	a3,8(sp)
	systick_millis++;
    2404:	0705                	addi	a4,a4,1
    2406:	c398                	sw	a4,0(a5)
}
    2408:	4712                	lw	a4,4(sp)
    240a:	4782                	lw	a5,0(sp)
    240c:	0131                	addi	sp,sp,12
    240e:	30200073          	mret

00002412 <I2C1_EV_IRQHandler>:
void SetSecondaryI2CSlaveReadOnly(bool read_only) {
    i2c_slave_state.read_only2 = read_only;
}

void I2C1_EV_IRQHandler(void) __attribute__((interrupt));
void I2C1_EV_IRQHandler(void) {
    2412:	7179                	addi	sp,sp,-48
    2414:	c03e                	sw	a5,0(sp)
    uint16_t STAR1, STAR2 __attribute__((unused));
    STAR1 = I2C1->STAR1;
    2416:	400057b7          	lui	a5,0x40005
void I2C1_EV_IRQHandler(void) {
    241a:	c23a                	sw	a4,4(sp)
    STAR1 = I2C1->STAR1;
    241c:	4147d703          	lhu	a4,1044(a5) # 40005414 <_eusrstack+0x20004c14>
    2420:	40078793          	addi	a5,a5,1024
    STAR2 = I2C1->STAR2;
    2424:	0187d783          	lhu	a5,24(a5)
void I2C1_EV_IRQHandler(void) {
    2428:	cc26                	sw	s1,24(sp)
    242a:	d606                	sw	ra,44(sp)
    STAR1 = I2C1->STAR1;
    242c:	01071493          	slli	s1,a4,0x10
void I2C1_EV_IRQHandler(void) {
    2430:	d416                	sw	t0,40(sp)
    2432:	d21a                	sw	t1,36(sp)
    2434:	d01e                	sw	t2,32(sp)
    2436:	ce22                	sw	s0,28(sp)
    2438:	ca2a                	sw	a0,20(sp)
    243a:	c82e                	sw	a1,16(sp)
    243c:	c632                	sw	a2,12(sp)
    243e:	c436                	sw	a3,8(sp)

    if (STAR1 & I2C_STAR1_ADDR) { // Start event
    2440:	8b09                	andi	a4,a4,2
    STAR1 = I2C1->STAR1;
    2442:	80c1                	srli	s1,s1,0x10
    if (STAR1 & I2C_STAR1_ADDR) { // Start event
    2444:	c305                	beqz	a4,2464 <I2C1_EV_IRQHandler+0x52>
        i2c_slave_state.first_write = 1; // Next write will be the offset
    2446:	14c18713          	addi	a4,gp,332 # 20000548 <i2c_slave_state>
    244a:	4685                	li	a3,1
    244c:	07c2                	slli	a5,a5,0x10
    244e:	83c1                	srli	a5,a5,0x10
    2450:	00d70023          	sb	a3,0(a4)
        i2c_slave_state.position = i2c_slave_state.offset; // Reset position
    2454:	00174683          	lbu	a3,1(a4)
        i2c_slave_state.address2matched = !!(STAR2 & I2C_STAR2_DUALF);
    2458:	839d                	srli	a5,a5,0x7
    245a:	8b85                	andi	a5,a5,1
        i2c_slave_state.position = i2c_slave_state.offset; // Reset position
    245c:	00d70123          	sb	a3,2(a4)
        i2c_slave_state.address2matched = !!(STAR2 & I2C_STAR2_DUALF);
    2460:	02f70523          	sb	a5,42(a4)
    }

    if (STAR1 & I2C_STAR1_RXNE) { // Write event
    2464:	0404f793          	andi	a5,s1,64
    2468:	c795                	beqz	a5,2494 <I2C1_EV_IRQHandler+0x82>
        if (i2c_slave_state.first_write) { // First byte written, set the offset
    246a:	14c18793          	addi	a5,gp,332 # 20000548 <i2c_slave_state>
    246e:	0007c703          	lbu	a4,0(a5)
    2472:	c379                	beqz	a4,2538 <I2C1_EV_IRQHandler+0x126>
            i2c_slave_state.offset = I2C1->DATAR;
    2474:	40005737          	lui	a4,0x40005
    2478:	40070713          	addi	a4,a4,1024 # 40005400 <_eusrstack+0x20004c00>
    247c:	01075703          	lhu	a4,16(a4)
            i2c_slave_state.position = i2c_slave_state.offset;
            i2c_slave_state.first_write = 0;
    2480:	00078023          	sb	zero,0(a5)
            i2c_slave_state.writing = false;
    2484:	020784a3          	sb	zero,41(a5)
            i2c_slave_state.offset = I2C1->DATAR;
    2488:	0ff77713          	andi	a4,a4,255
    248c:	00e780a3          	sb	a4,1(a5)
            i2c_slave_state.position = i2c_slave_state.offset;
    2490:	00e78123          	sb	a4,2(a5)
                }
            }
        }
    }

    if (STAR1 & I2C_STAR1_TXE) { // Read event
    2494:	0804f793          	andi	a5,s1,128
    2498:	c7a1                	beqz	a5,24e0 <I2C1_EV_IRQHandler+0xce>
        i2c_slave_state.writing = false;
    249a:	14c18793          	addi	a5,gp,332 # 20000548 <i2c_slave_state>
        if (i2c_slave_state.address2matched) {
    249e:	02a7c703          	lbu	a4,42(a5)
            if (i2c_slave_state.position < i2c_slave_state.size2) {
    24a2:	0027c503          	lbu	a0,2(a5)
        i2c_slave_state.writing = false;
    24a6:	020784a3          	sb	zero,41(a5)
        if (i2c_slave_state.address2matched) {
    24aa:	400057b7          	lui	a5,0x40005
    24ae:	40078793          	addi	a5,a5,1024 # 40005400 <_eusrstack+0x20004c00>
    24b2:	14c18413          	addi	s0,gp,332 # 20000548 <i2c_slave_state>
    24b6:	cb79                	beqz	a4,258c <I2C1_EV_IRQHandler+0x17a>
            if (i2c_slave_state.position < i2c_slave_state.size2) {
    24b8:	01044703          	lbu	a4,16(s0) # 40020010 <_eusrstack+0x2001f810>
    24bc:	0ee57663          	bgeu	a0,a4,25a8 <I2C1_EV_IRQHandler+0x196>
                I2C1->DATAR = i2c_slave_state.registers2[i2c_slave_state.position];
    24c0:	4458                	lw	a4,12(s0)
    24c2:	972a                	add	a4,a4,a0
    24c4:	00074703          	lbu	a4,0(a4)
    24c8:	0ff77713          	andi	a4,a4,255
    24cc:	00e79823          	sh	a4,16(a5)
                if (i2c_slave_state.read_callback2 != NULL) {
    24d0:	505c                	lw	a5,36(s0)
                I2C1->DATAR = 0x00;
            }
        } else {
            if (i2c_slave_state.position < i2c_slave_state.size1) {
                I2C1->DATAR = i2c_slave_state.registers1[i2c_slave_state.position];
                if (i2c_slave_state.read_callback1 != NULL) {
    24d2:	c391                	beqz	a5,24d6 <I2C1_EV_IRQHandler+0xc4>
                    i2c_slave_state.read_callback1(i2c_slave_state.position);
    24d4:	9782                	jalr	a5
                }
                i2c_slave_state.position++;
    24d6:	00244783          	lbu	a5,2(s0)
    24da:	0785                	addi	a5,a5,1
    24dc:	00f40123          	sb	a5,2(s0)
                I2C1->DATAR = 0x00;
            }
        }
    }

    if (STAR1 & I2C_STAR1_STOPF) { // Stop event
    24e0:	88c1                	andi	s1,s1,16
    24e2:	cc85                	beqz	s1,251a <I2C1_EV_IRQHandler+0x108>
        I2C1->CTLR1 &= ~(I2C_CTLR1_STOP); // Clear stop
    24e4:	40005737          	lui	a4,0x40005
    24e8:	40075783          	lhu	a5,1024(a4) # 40005400 <_eusrstack+0x20004c00>
    24ec:	07c2                	slli	a5,a5,0x10
    24ee:	83c1                	srli	a5,a5,0x10
    24f0:	dff7f793          	andi	a5,a5,-513
    24f4:	07c2                	slli	a5,a5,0x10
    24f6:	83c1                	srli	a5,a5,0x10
    24f8:	40f71023          	sh	a5,1024(a4)
        if (i2c_slave_state.address2matched) {
    24fc:	14c18793          	addi	a5,gp,332 # 20000548 <i2c_slave_state>
    2500:	02a7c703          	lbu	a4,42(a5)
    2504:	c74d                	beqz	a4,25ae <I2C1_EV_IRQHandler+0x19c>
            if (i2c_slave_state.write_callback2 != NULL) {
    2506:	5398                	lw	a4,32(a5)
                i2c_slave_state.write_callback2(i2c_slave_state.offset, i2c_slave_state.position - i2c_slave_state.offset);
            }
        } else {
            if (i2c_slave_state.write_callback1 != NULL) {
    2508:	cb09                	beqz	a4,251a <I2C1_EV_IRQHandler+0x108>
                i2c_slave_state.write_callback1(i2c_slave_state.offset, i2c_slave_state.position - i2c_slave_state.offset);
    250a:	0017c503          	lbu	a0,1(a5)
    250e:	0027c583          	lbu	a1,2(a5)
    2512:	8d89                	sub	a1,a1,a0
    2514:	0ff5f593          	andi	a1,a1,255
    2518:	9702                	jalr	a4
            }
        }
    }
}
    251a:	4472                	lw	s0,28(sp)
    251c:	50b2                	lw	ra,44(sp)
    251e:	52a2                	lw	t0,40(sp)
    2520:	5312                	lw	t1,36(sp)
    2522:	5382                	lw	t2,32(sp)
    2524:	44e2                	lw	s1,24(sp)
    2526:	4552                	lw	a0,20(sp)
    2528:	45c2                	lw	a1,16(sp)
    252a:	4632                	lw	a2,12(sp)
    252c:	46a2                	lw	a3,8(sp)
    252e:	4712                	lw	a4,4(sp)
    2530:	4782                	lw	a5,0(sp)
    2532:	6145                	addi	sp,sp,48
    2534:	30200073          	mret
            if (i2c_slave_state.address2matched) {
    2538:	02a7c683          	lbu	a3,42(a5)
            i2c_slave_state.writing = true;
    253c:	4705                	li	a4,1
    253e:	02e784a3          	sb	a4,41(a5)
                if (i2c_slave_state.position < i2c_slave_state.size2 && !i2c_slave_state.read_only2) {
    2542:	0027c703          	lbu	a4,2(a5)
            if (i2c_slave_state.address2matched) {
    2546:	c695                	beqz	a3,2572 <I2C1_EV_IRQHandler+0x160>
                if (i2c_slave_state.position < i2c_slave_state.size2 && !i2c_slave_state.read_only2) {
    2548:	0107c683          	lbu	a3,16(a5)
    254c:	f4d774e3          	bgeu	a4,a3,2494 <I2C1_EV_IRQHandler+0x82>
    2550:	0287c683          	lbu	a3,40(a5)
    2554:	f2a1                	bnez	a3,2494 <I2C1_EV_IRQHandler+0x82>
                    i2c_slave_state.registers2[i2c_slave_state.position] = I2C1->DATAR;
    2556:	400056b7          	lui	a3,0x40005
    255a:	4106d603          	lhu	a2,1040(a3) # 40005410 <_eusrstack+0x20004c10>
    255e:	47d4                	lw	a3,12(a5)
                    i2c_slave_state.registers1[i2c_slave_state.position] = I2C1->DATAR;
    2560:	96ba                	add	a3,a3,a4
    2562:	0ff67613          	andi	a2,a2,255
    2566:	00c68023          	sb	a2,0(a3)
                    i2c_slave_state.position++;
    256a:	0705                	addi	a4,a4,1
    256c:	00e78123          	sb	a4,2(a5)
    2570:	b715                	j	2494 <I2C1_EV_IRQHandler+0x82>
                if (i2c_slave_state.position < i2c_slave_state.size1 && !i2c_slave_state.read_only1) {
    2572:	0087c683          	lbu	a3,8(a5)
    2576:	f0d77fe3          	bgeu	a4,a3,2494 <I2C1_EV_IRQHandler+0x82>
    257a:	01c7c683          	lbu	a3,28(a5)
    257e:	fa99                	bnez	a3,2494 <I2C1_EV_IRQHandler+0x82>
                    i2c_slave_state.registers1[i2c_slave_state.position] = I2C1->DATAR;
    2580:	400056b7          	lui	a3,0x40005
    2584:	4106d603          	lhu	a2,1040(a3) # 40005410 <_eusrstack+0x20004c10>
    2588:	43d4                	lw	a3,4(a5)
    258a:	bfd9                	j	2560 <I2C1_EV_IRQHandler+0x14e>
            if (i2c_slave_state.position < i2c_slave_state.size1) {
    258c:	00844703          	lbu	a4,8(s0)
    2590:	00e57c63          	bgeu	a0,a4,25a8 <I2C1_EV_IRQHandler+0x196>
                I2C1->DATAR = i2c_slave_state.registers1[i2c_slave_state.position];
    2594:	4058                	lw	a4,4(s0)
    2596:	972a                	add	a4,a4,a0
    2598:	00074703          	lbu	a4,0(a4)
    259c:	0ff77713          	andi	a4,a4,255
    25a0:	00e79823          	sh	a4,16(a5)
                if (i2c_slave_state.read_callback1 != NULL) {
    25a4:	4c1c                	lw	a5,24(s0)
    25a6:	b735                	j	24d2 <I2C1_EV_IRQHandler+0xc0>
                I2C1->DATAR = 0x00;
    25a8:	00079823          	sh	zero,16(a5)
    25ac:	bf15                	j	24e0 <I2C1_EV_IRQHandler+0xce>
            if (i2c_slave_state.write_callback1 != NULL) {
    25ae:	4bd8                	lw	a4,20(a5)
    25b0:	bfa1                	j	2508 <I2C1_EV_IRQHandler+0xf6>

000025b2 <I2C1_ER_IRQHandler>:

void I2C1_ER_IRQHandler(void) __attribute__((interrupt));
void I2C1_ER_IRQHandler(void) {
    25b2:	1151                	addi	sp,sp,-12
    25b4:	c23a                	sw	a4,4(sp)
    uint16_t STAR1 = I2C1->STAR1;
    25b6:	40005737          	lui	a4,0x40005
void I2C1_ER_IRQHandler(void) {
    25ba:	c03e                	sw	a5,0(sp)
    uint16_t STAR1 = I2C1->STAR1;
    25bc:	41475783          	lhu	a5,1044(a4) # 40005414 <_eusrstack+0x20004c14>
void I2C1_ER_IRQHandler(void) {
    25c0:	c436                	sw	a3,8(sp)
    uint16_t STAR1 = I2C1->STAR1;
    25c2:	01079693          	slli	a3,a5,0x10

    if (STAR1 & I2C_STAR1_BERR) { // Bus error
    25c6:	1007f793          	andi	a5,a5,256
    uint16_t STAR1 = I2C1->STAR1;
    25ca:	82c1                	srli	a3,a3,0x10
    if (STAR1 & I2C_STAR1_BERR) { // Bus error
    25cc:	cf89                	beqz	a5,25e6 <I2C1_ER_IRQHandler+0x34>
        I2C1->STAR1 &= ~(I2C_STAR1_BERR); // Clear error
    25ce:	41475783          	lhu	a5,1044(a4)
    25d2:	40070713          	addi	a4,a4,1024
    25d6:	07c2                	slli	a5,a5,0x10
    25d8:	83c1                	srli	a5,a5,0x10
    25da:	eff7f793          	andi	a5,a5,-257
    25de:	07c2                	slli	a5,a5,0x10
    25e0:	83c1                	srli	a5,a5,0x10
    25e2:	00f71a23          	sh	a5,20(a4)
    }

    if (STAR1 & I2C_STAR1_ARLO) { // Arbitration lost error
    25e6:	2006f793          	andi	a5,a3,512
    25ea:	cf89                	beqz	a5,2604 <I2C1_ER_IRQHandler+0x52>
        I2C1->STAR1 &= ~(I2C_STAR1_ARLO); // Clear error
    25ec:	40005737          	lui	a4,0x40005
    25f0:	41475783          	lhu	a5,1044(a4) # 40005414 <_eusrstack+0x20004c14>
    25f4:	07c2                	slli	a5,a5,0x10
    25f6:	83c1                	srli	a5,a5,0x10
    25f8:	dff7f793          	andi	a5,a5,-513
    25fc:	07c2                	slli	a5,a5,0x10
    25fe:	83c1                	srli	a5,a5,0x10
    2600:	40f71a23          	sh	a5,1044(a4)
    }

    if (STAR1 & I2C_STAR1_AF) { // Acknowledge failure
    2604:	4006f693          	andi	a3,a3,1024
    2608:	ce89                	beqz	a3,2622 <I2C1_ER_IRQHandler+0x70>
        I2C1->STAR1 &= ~(I2C_STAR1_AF); // Clear error
    260a:	40005737          	lui	a4,0x40005
    260e:	41475783          	lhu	a5,1044(a4) # 40005414 <_eusrstack+0x20004c14>
    2612:	07c2                	slli	a5,a5,0x10
    2614:	83c1                	srli	a5,a5,0x10
    2616:	bff7f793          	andi	a5,a5,-1025
    261a:	07c2                	slli	a5,a5,0x10
    261c:	83c1                	srli	a5,a5,0x10
    261e:	40f71a23          	sh	a5,1044(a4)
    }
}
    2622:	46a2                	lw	a3,8(sp)
    2624:	4712                	lw	a4,4(sp)
    2626:	4782                	lw	a5,0(sp)
    2628:	0131                	addi	sp,sp,12
    262a:	30200073          	mret
    262e:	0000                	unimp
    2630:	63656863          	bltu	a0,s6,2c60 <_data_lma+0x178>
    2634:	73665f6b          	0x73665f6b
    2638:	655f 7272 203a      	0x203a7272655f
    263e:	6162                	flw	ft2,24(sp)
    2640:	2064                	fld	fs1,192(s0)
    2642:	6e676973          	csrrsi	s2,0x6e6,14
    2646:	7461                	lui	s0,0xffff8
    2648:	7275                	lui	tp,0xffffd
    264a:	2065                	jal	26f2 <I2C1_ER_IRQHandler+0x140>
    264c:	3025                	jal	1e74 <main+0xc16>
    264e:	5838                	lw	a4,112(s0)
    2650:	0d0a                	slli	s10,s10,0x2
    2652:	0000                	unimp
    2654:	4d49                	li	s10,18
    2656:	5720                	lw	s0,104(a4)
    2658:	4952                	lw	s2,20(sp)
    265a:	4554                	lw	a3,12(a0)
    265c:	4e45                	li	t3,17
    265e:	5420                	lw	s0,104(s0)
    2660:	000d0a4f          	fnmadd.s	fs4,fs10,ft0,ft0,rne
    2664:	4d49                	li	s10,18
    2666:	5220                	lw	s0,96(a2)
    2668:	4145                	li	sp,17
    266a:	4544                	lw	s1,12(a0)
    266c:	204e                	fld	ft0,208(sp)
    266e:	5246                	lw	tp,112(sp)
    2670:	0a2e4d4f          	fnmadd.d	fs10,ft8,ft2,ft1,rmm
    2674:	000d                	c.nop	3
    2676:	0000                	unimp
    2678:	7325                	lui	t1,0xfffe9
    267a:	6320                	flw	fs0,64(a4)
    267c:	6379                	lui	t1,0x1e
    267e:	656c                	flw	fa1,76(a0)
    2680:	6365732f          	0x6365732f
    2684:	2520                	fld	fs0,72(a0)
    2686:	756c                	flw	fa1,108(a0)
    2688:	0000                	unimp
    268a:	0000                	unimp
    268c:	007c                	addi	a5,sp,12
    268e:	0000                	unimp
    2690:	0000002f          	0x2f
    2694:	002d                	c.nop	11
    2696:	0000                	unimp
    2698:	005c                	addi	a5,sp,4
    269a:	0000                	unimp
    269c:	3249                	jal	201e <main+0xdc0>
    269e:	30203a43          	fmadd.s	fs4,ft0,ft2,ft6,rup
    26a2:	2578                	fld	fa4,200(a0)
    26a4:	3230                	fld	fa2,96(a2)
    26a6:	0058                	addi	a4,sp,4
    26a8:	6574                	flw	fa3,76(a0)
    26aa:	69667473          	csrrci	s0,0x696,12
    26ae:	656c                	flw	fa1,76(a0)
    26b0:	742e                	flw	fs0,232(sp)
    26b2:	7478                	flw	fa4,108(s0)
    26b4:	0000                	unimp
    26b6:	0000                	unimp
    26b8:	6f42                	flw	ft10,16(sp)
    26ba:	4320746f          	jal	s0,9aec <nrf24l01_low_level.c.429e1874+0x10c>
    26be:	746e756f          	jal	a0,e9e04 <lib_i2c.c.d894f163+0xdffa8>
    26c2:	203a                	fld	ft0,392(sp)
    26c4:	6425                	lui	s0,0x9
    26c6:	000a                	c.slli	zero,0x2
    26c8:	6146                	flw	ft2,80(sp)
    26ca:	6c69                	lui	s8,0x1a
    26cc:	6465                	lui	s0,0x19
    26ce:	7420                	flw	fs0,104(s0)
    26d0:	6e69206f          	j	94db6 <lib_i2c.c.d894f163+0x8af5a>
    26d4:	7469                	lui	s0,0xffffa
    26d6:	4920                	lw	s0,80(a0)
    26d8:	4332                	lw	t1,12(sp)
    26da:	0000                	unimp
    26dc:	6548                	flw	fa0,12(a0)
    26de:	6c6c                	flw	fa1,92(s0)
    26e0:	6542206f          	j	24d34 <lib_i2c.c.d894f163+0x1aed8>
    26e4:	2165                	jal	2b8c <_data_lma+0xa4>
    26e6:	0000                	unimp
    26e8:	2d2d                	jal	2d22 <_data_lma+0x23a>
    26ea:	2d2d                	jal	2d24 <_data_lma+0x23c>
    26ec:	6e616353          	0x6e616353
    26f0:	696e                	flw	fs2,216(sp)
    26f2:	676e                	flw	fa4,216(sp)
    26f4:	4920                	lw	s0,80(a0)
    26f6:	4332                	lw	t1,12(sp)
    26f8:	4220                	lw	s0,64(a2)
    26fa:	7375                	lui	t1,0xffffd
    26fc:	6620                	flw	fs0,72(a2)
    26fe:	4420726f          	jal	tp,9b40 <nrf24l01_low_level.c.429e1874+0x160>
    2702:	7665                	lui	a2,0xffff9
    2704:	6369                	lui	t1,0x1a
    2706:	7365                	lui	t1,0xffff9
    2708:	2d2d                	jal	2d42 <_data_lma+0x25a>
    270a:	002d                	c.nop	11
    270c:	2d2d                	jal	2d46 <_data_lma+0x25e>
    270e:	2d2d                	jal	2d48 <_data_lma+0x260>
    2710:	6f44                	flw	fs1,28(a4)
    2712:	656e                	flw	fa0,216(sp)
    2714:	5320                	lw	s0,96(a4)
    2716:	6e6e6163          	bltu	t3,t1,2df8 <_data_lma+0x310>
    271a:	6e69                	lui	t3,0x1a
    271c:	2d2d2d67          	0x2d2d2d67
    2720:	0a2d                	addi	s4,s4,11
    2722:	0000                	unimp
    2724:	3249                	jal	20a6 <main+0xe48>
    2726:	6c532043          	0x6c532043
    272a:	7661                	lui	a2,0xffff8
    272c:	2065                	jal	27d4 <I2C1_ER_IRQHandler+0x222>
    272e:	6f6d                	lui	t5,0x1b
    2730:	6564                	flw	fs1,76(a0)
    2732:	0000                	unimp
    2734:	4d0a                	lw	s10,128(sp)
    2736:	746e756f          	jal	a0,e9e7c <lib_i2c.c.d894f163+0xe0020>
    273a:	6e69                	lui	t3,0x1a
    273c:	6f762067          	0x6f762067
    2740:	756c                	flw	fa1,108(a0)
    2742:	656d                	lui	a0,0x1b
    2744:	0a2e                	slli	s4,s4,0xb
    2746:	000d                	c.nop	3
    2748:	6e65704f          	fnmadd.q	ft0,fa0,ft6,fa3
    274c:	6e69                	lui	t3,0x1a
    274e:	69662067          	0x69662067
    2752:	656c                	flw	fa1,76(a0)
    2754:	2220                	fld	fs0,64(a2)
    2756:	7325                	lui	t1,0xfffe9
    2758:	0a22                	slli	s4,s4,0x8
    275a:	000d                	c.nop	3
    275c:	6568                	flw	fa0,76(a0)
    275e:	6c6c                	flw	fa1,92(s0)
    2760:	6f77206f          	j	75656 <lib_i2c.c.d894f163+0x6b7fa>
    2764:	6c72                	flw	fs8,28(sp)
    2766:	2064                	fld	fs1,192(s0)
    2768:	3131                	jal	2374 <DMA1_Channel3_IRQHandler+0xe>
    276a:	3131                	jal	2376 <DMA1_Channel3_IRQHandler+0x10>
    276c:	0a21                	addi	s4,s4,8
    276e:	000d                	c.nop	3
    2770:	6c0a                	flw	fs8,128(sp)
    2772:	6b656573          	csrrsi	a0,0x6b6,10
    2776:	7420                	flw	fs0,104(s0)
    2778:	7525206f          	j	54eca <lib_i2c.c.d894f163+0x4b06e>
    277c:	0d0a                	slli	s10,s10,0x2
    277e:	0000                	unimp
    2780:	6372                	flw	ft6,28(sp)
    2782:	253d                	jal	2db0 <_data_lma+0x2c8>
    2784:	0a75                	addi	s4,s4,29
    2786:	000d                	c.nop	3
    2788:	6552                	flw	fa0,20(sp)
    278a:	6461                	lui	s0,0x18
    278c:	2520                	fld	fs0,72(a0)
    278e:	2075                	jal	283a <I2C1_ER_IRQHandler+0x288>
    2790:	7962                	flw	fs2,56(sp)
    2792:	6574                	flw	fa3,76(a0)
    2794:	000d0a73          	0xd0a73
    2798:	69727473          	csrrci	s0,0x697,4
    279c:	676e                	flw	fa4,216(sp)
    279e:	203a                	fld	ft0,392(sp)
    27a0:	7325                	lui	t1,0xfffe9
    27a2:	0d0a                	slli	s10,s10,0x2
    27a4:	0000                	unimp
    27a6:	0000                	unimp
    27a8:	6425                	lui	s0,0x9
    27aa:	6b20                	flw	fs0,80(a4)
    27ac:	2062                	fld	ft0,24(sp)
    27ae:	66206f73          	csrrsi	t5,0x662,0
    27b2:	7261                	lui	tp,0xffff8
    27b4:	2e2e                	fld	ft8,200(sp)
    27b6:	202e                	fld	ft0,200(sp)
    27b8:	0020                	addi	s0,sp,8
    27ba:	0000                	unimp
    27bc:	0d0a                	slli	s10,s10,0x2
    27be:	6f4c                	flw	fa1,28(a4)
    27c0:	6461                	lui	s0,0x18
    27c2:	6465                	lui	s0,0x19
    27c4:	2520                	fld	fs0,72(a0)
    27c6:	2064                	fld	fs1,192(s0)
    27c8:	6f6c696b          	0x6f6c696b
    27cc:	7962                	flw	fs2,56(sp)
    27ce:	6574                	flw	fa3,76(a0)
    27d0:	0d0a2e73          	csrrs	t3,0xd0,s4
    27d4:	0000                	unimp
    27d6:	0000                	unimp
    27d8:	6572                	flw	fa0,28(sp)
    27da:	6461                	lui	s0,0x18
    27dc:	7220                	flw	fs0,96(a2)
    27de:	7365                	lui	t1,0xffff9
    27e0:	6c75                	lui	s8,0x1d
    27e2:	3a74                	fld	fa3,240(a2)
    27e4:	2520                	fld	fs0,72(a0)
    27e6:	0a75                	addi	s4,s4,29
    27e8:	000d                	c.nop	3
    27ea:	0000                	unimp
    27ec:	74697277          	0x74697277
    27f0:	2065                	jal	2898 <FONT_7x5+0x58>
    27f2:	7265                	lui	tp,0xffff9
    27f4:	6f72                	flw	ft10,28(sp)
    27f6:	3a72                	fld	fs4,312(sp)
    27f8:	2520                	fld	fs0,72(a0)
    27fa:	0a75                	addi	s4,s4,29
    27fc:	000d                	c.nop	3
    27fe:	0000                	unimp
    2800:	6f4c                	flw	fa1,28(a4)
    2802:	676e                	flw	fa4,216(sp)
    2804:	5020                	lw	s0,96(s0)
    2806:	6572                	flw	fa0,28(sp)
    2808:	00007373          	csrrci	t1,ustatus,0
    280c:	676e6953          	0x676e6953
    2810:	656c                	flw	fa1,76(a0)
    2812:	4320                	lw	s0,64(a4)
    2814:	696c                	flw	fa1,84(a0)
    2816:	00006b63          	bltu	zero,zero,282c <I2C1_ER_IRQHandler+0x27a>
    281a:	0000                	unimp
    281c:	6f44                	flw	fs1,28(a4)
    281e:	6275                	lui	tp,0x1d
    2820:	656c                	flw	fa1,76(a0)
    2822:	4320                	lw	s0,64(a4)
    2824:	696c                	flw	fa1,84(a0)
    2826:	00006b63          	bltu	zero,zero,283c <I2C1_ER_IRQHandler+0x28a>
    282a:	0000                	unimp
    282c:	6f70                	flw	fa2,92(a4)
    282e:	65722073          	csrs	0x657,tp
    2832:	616c                	flw	fa1,68(a0)
    2834:	6974                	flw	fa3,84(a0)
    2836:	6576                	flw	fa0,92(sp)
    2838:	203a                	fld	ft0,392(sp)
    283a:	6425                	lui	s0,0x9
    283c:	000a                	c.slli	zero,0x2
	...

00002840 <FONT_7x5>:
    2840:	0000 0000 0000 5f00 0000 0700 0700 1400     ......._........
    2850:	147f 147f 2a24 2a7f 2312 0813 6264 4936     ....$*.*.#..db6I
    2860:	2255 0050 0305 0000 1c00 4122 0000 2241     U"P......."A..A"
    2870:	001c 2a08 2a1c 0808 3e08 0808 5000 0030     ...*.*...>...P0.
    2880:	0800 0808 0808 6000 0060 2000 0810 0204     .......``.. ....
    2890:	513e 4549 003e 7f42 0040 6142 4951 2146     >QIE>.B.@.BaQIF!
    28a0:	4541 314b 1418 7f12 2710 4545 3945 4a3c     AEK1.....'EEE9<J
    28b0:	4949 0130 0971 0305 4936 4949 0636 4949     II0.q...6III6.II
    28c0:	1e29 3600 0036 0000 3656 0000 0800 2214     )..66...V6....."
    28d0:	1441 1414 1414 2241 0814 0200 5101 0609     A.....A".....Q..
    28e0:	4932 4179 7e3e 1111 7e11 497f 4949 3e36     2IyA>~...~.III6>
    28f0:	4141 2241 417f 2241 7f1c 4949 4149 097f     AAA".AA"..IIIA..
    2900:	0109 3e01 4141 3251 087f 0808 007f 7f41     ...>AAQ2......A.
    2910:	0041 4020 3f41 7f01 1408 4122 407f 4040     A. @A?...."A.@@@
    2920:	7f40 0402 7f02 047f 1008 3e7f 4141 3e41     @..........>AAA>
    2930:	097f 0909 3e06 5141 5e21 097f 2919 4646     .....>AQ!^...)FF
    2940:	4949 3149 0101 017f 3f01 4040 3f40 201f     III1.....?@@@?. 
    2950:	2040 7f1f 1820 7f20 1463 1408 0363 7804     @ .. . .c...c..x
    2960:	0304 5161 4549 0043 7f00 4141 0402 1008     ..aQIEC...AA....
    2970:	4120 7f41 0000 0204 0201 4004 4040 4040      AA........@@@@@
    2980:	0100 0402 2000 5454 7854 487f 4444 3838     ..... TTTx.HDD88
    2990:	4444 2044 4438 4844 387f 5454 1854 7e08     DDD 8DDH.8TTT..~
    29a0:	0109 0802 5414 3c54 087f 0404 0078 7d44     .....TT<....x.D}
    29b0:	0040 4020 3d44 0000 107f 4428 4100 407f     @. @D=....(D.A.@
    29c0:	7c00 1804 7804 087c 0404 3878 4444 3844     .|...x|...x8DDD8
    29d0:	147c 1414 0808 1414 7c18 087c 0404 4808     |........||....H
    29e0:	5454 2054 3f04 4044 3c20 4040 7c20 201c     TTT .?D@ <@@ |. 
    29f0:	2040 3c1c 3040 3c40 2844 2810 0c44 5050     @ .<@0@<D(.(D.PP
    2a00:	3c50 6444 4c54 0044 3608 0041 0000 007f     P<DdTLD..6A.....
    2a10:	0000 3641 0008 0808 1c2a 0008               ..A6....*...

00002a1c <bitquartets.10>:
    2a1c:	8888 888e 88e8 88ee 8e88 8e8e 8ee8 8eee     ................
    2a2c:	e888 e88e e8e8 e8ee ee88 ee8e eee8 eeee     ................

00002a3c <cvt.2>:
    2a3c:	9a80 4145 418e 808f 4545 4945 4949 8f8e     ..EA.A..EEEIII..
    2a4c:	9290 4f92 4f99 5555 9959 9b9a 9d9c 9f9e     ...O.OUUY.......
    2a5c:	4941 554f a5a5 a7a6 a9a8 abaa adac afae     AIOU............
    2a6c:	b1b0 b3b2 b5b4 b7b6 b9b8 bbba bdbc bfbe     ................
    2a7c:	c1c0 c3c2 c5c4 c7c6 c9c8 cbca cdcc cfce     ................
    2a8c:	d1d0 d3d2 d5d4 d7d6 d9d8 dbda dddc dfde     ................
    2a9c:	e1e0 e3e2 e5e4 e7e6 e9e8 ebea edec efee     ................
    2aac:	f1f0 f3f2 f5f4 f7f6 f9f8 fbfa fdfc fffe     ................

00002abc <message.0>:
    2abc:	6548 6c6c 206f 6f57 6c72 2164 0a0d 0000     Hello World!....

00002acc <ssd1306_init_array>:
    2acc:	d5ae a880 d33f 4000 148d 0020 c8a1 12da     ....?..@.. .....
    2adc:	8f81 f1d9 40db a6a4 ffaf 0000               .....@......

Disassembly of section .data:

20000000 <dev_aht21>:
20000000:	1a80 0006 0000 0000 0038 0001               ........8...

2000000c <dev_ssd1306>:
2000000c:	86a0 0001 0000 0000 003c 0001               ........<...

20000018 <i2c_registers>:
20000018:	00aa 0000 0000 0000 0000 0000 0000 0000     ................
	...

20000038 <line.7>:
20000038:	0001 0000                                   ....

2000003c <loading_char>:
2000003c:	005c 0000                                   \...

20000040 <tween>:
20000040:	ff42 ffff 0000 0000                         B.......

20000048 <FastMultiply>:
{
20000048:	87aa                	mv	a5,a0
	uint32_t ret = 0;
2000004a:	4501                	li	a0,0
		if( multiplicand & 1 )
2000004c:	0015f713          	andi	a4,a1,1
20000050:	c311                	beqz	a4,20000054 <FastMultiply+0xc>
			ret += mutliplicant;
20000052:	953e                	add	a0,a0,a5
		multiplicand>>=1;
20000054:	8185                	srli	a1,a1,0x1
		mutliplicant<<=1;
20000056:	0786                	slli	a5,a5,0x1
	} while( multiplicand );
20000058:	f9f5                	bnez	a1,2000004c <FastMultiply+0x4>
}
2000005a:	8082                	ret

2000005c <DMA1_Channel4_IRQHandler>:
{
2000005c:	1151                	addi	sp,sp,-12
2000005e:	c23a                	sw	a4,4(sp)
	DMA1->INTFCR |= DMA_CTCIF4;
20000060:	40020737          	lui	a4,0x40020
{
20000064:	c03e                	sw	a5,0(sp)
	DMA1->INTFCR |= DMA_CTCIF4;
20000066:	435c                	lw	a5,4(a4)
{
20000068:	c436                	sw	a3,8(sp)
	DMA1->INTFCR |= DMA_CTCIF4;
2000006a:	6689                	lui	a3,0x2
2000006c:	8fd5                	or	a5,a5,a3
2000006e:	c35c                	sw	a5,4(a4)
	GPIOD->OUTDR ^= 1<<LED_PIN;
20000070:	400117b7          	lui	a5,0x40011
20000074:	40078793          	addi	a5,a5,1024 # 40011400 <_eusrstack+0x20010c00>
20000078:	47d8                	lw	a4,12(a5)
}
2000007a:	46a2                	lw	a3,8(sp)
	GPIOD->OUTDR ^= 1<<LED_PIN;
2000007c:	04074713          	xori	a4,a4,64
20000080:	c7d8                	sw	a4,12(a5)
}
20000082:	4712                	lw	a4,4(sp)
20000084:	4782                	lw	a5,0(sp)
20000086:	0131                	addi	sp,sp,12
20000088:	30200073          	mret
