<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wdb" id="1">
         <top_modules>
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0"></ZoomStartTime>
      <ZoomEndTime time="1,613"></ZoomEndTime>
      <Cursor1Time time="1,024"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="521"></NameColumnWidth>
      <ValueColumnWidth column_width="128"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="3" />
   <wave_markers>
   </wave_markers>
   <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe0_1">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">adc_dma_bd_i/system_ila_1/U0/probe0_1</obj_property>
      <obj_property name="ObjectShortName">probe0_1</obj_property>
      <obj_property name="label">AXI_TAR_0_Introut</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
      <obj_property name="WaveformStyle">STYLE_DIGITAL</obj_property>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus107">
      <obj_property name="label">CAD1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      <obj_property name="WaveformStyle">STYLE_ANALOG</obj_property>
      <obj_property name="CellHeight">100</obj_property>
      <obj_property name="AnalogYRangeMin">20</obj_property>
      <obj_property name="AnalogYRRangeMax">22</obj_property>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe1_1[15]">
         <obj_property name="ElementShortName">[15]</obj_property>
         <obj_property name="ObjectShortName">[15]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe1_1[14]">
         <obj_property name="ElementShortName">[14]</obj_property>
         <obj_property name="ObjectShortName">[14]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe1_1[13]">
         <obj_property name="ElementShortName">[13]</obj_property>
         <obj_property name="ObjectShortName">[13]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe1_1[12]">
         <obj_property name="ElementShortName">[12]</obj_property>
         <obj_property name="ObjectShortName">[12]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe1_1[11]">
         <obj_property name="ElementShortName">[11]</obj_property>
         <obj_property name="ObjectShortName">[11]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe1_1[10]">
         <obj_property name="ElementShortName">[10]</obj_property>
         <obj_property name="ObjectShortName">[10]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe1_1[9]">
         <obj_property name="ElementShortName">[9]</obj_property>
         <obj_property name="ObjectShortName">[9]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe1_1[8]">
         <obj_property name="ElementShortName">[8]</obj_property>
         <obj_property name="ObjectShortName">[8]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe1_1[7]">
         <obj_property name="ElementShortName">[7]</obj_property>
         <obj_property name="ObjectShortName">[7]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe1_1[6]">
         <obj_property name="ElementShortName">[6]</obj_property>
         <obj_property name="ObjectShortName">[6]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe1_1[5]">
         <obj_property name="ElementShortName">[5]</obj_property>
         <obj_property name="ObjectShortName">[5]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe1_1[4]">
         <obj_property name="ElementShortName">[4]</obj_property>
         <obj_property name="ObjectShortName">[4]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe1_1[3]">
         <obj_property name="ElementShortName">[3]</obj_property>
         <obj_property name="ObjectShortName">[3]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe1_1[2]">
         <obj_property name="ElementShortName">[2]</obj_property>
         <obj_property name="ObjectShortName">[2]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="vbus" fp_name="vbus138">
      <obj_property name="label">CAD2</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      <obj_property name="WaveformStyle">STYLE_ANALOG</obj_property>
      <obj_property name="CellHeight">100</obj_property>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe2_1[15]">
         <obj_property name="ElementShortName">[15]</obj_property>
         <obj_property name="ObjectShortName">[15]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe2_1[14]">
         <obj_property name="ElementShortName">[14]</obj_property>
         <obj_property name="ObjectShortName">[14]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe2_1[13]">
         <obj_property name="ElementShortName">[13]</obj_property>
         <obj_property name="ObjectShortName">[13]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe2_1[12]">
         <obj_property name="ElementShortName">[12]</obj_property>
         <obj_property name="ObjectShortName">[12]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe2_1[11]">
         <obj_property name="ElementShortName">[11]</obj_property>
         <obj_property name="ObjectShortName">[11]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe2_1[10]">
         <obj_property name="ElementShortName">[10]</obj_property>
         <obj_property name="ObjectShortName">[10]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe2_1[9]">
         <obj_property name="ElementShortName">[9]</obj_property>
         <obj_property name="ObjectShortName">[9]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe2_1[8]">
         <obj_property name="ElementShortName">[8]</obj_property>
         <obj_property name="ObjectShortName">[8]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe2_1[7]">
         <obj_property name="ElementShortName">[7]</obj_property>
         <obj_property name="ObjectShortName">[7]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe2_1[6]">
         <obj_property name="ElementShortName">[6]</obj_property>
         <obj_property name="ObjectShortName">[6]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe2_1[5]">
         <obj_property name="ElementShortName">[5]</obj_property>
         <obj_property name="ObjectShortName">[5]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe2_1[4]">
         <obj_property name="ElementShortName">[4]</obj_property>
         <obj_property name="ObjectShortName">[4]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe2_1[3]">
         <obj_property name="ElementShortName">[3]</obj_property>
         <obj_property name="ObjectShortName">[3]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="adc_dma_bd_i/system_ila_1/U0/probe2_1[2]">
         <obj_property name="ElementShortName">[2]</obj_property>
         <obj_property name="ObjectShortName">[2]</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
