{"recent": {"/Users/nitinjindal/NITIN/Programming/virtual_env/Dashboard/Files/da_report_HS.xlsx#True#Details1#0#None#": {"Path": "/Users/nitinjindal/NITIN/Programming/virtual_env/Dashboard/Files/da_report_HS.xlsx", "isXlsx": true, "Sheet": "Details1", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/Users/nitinjindal/NITIN/Programming/virtual_env/Dashboard/Files/da_report_HS.xlsx.dashjsondata"}, "/arm/scratch/nitjin01/TEMP/df#False#<tab>#0#None#": {"Path": "/arm/scratch/nitjin01/TEMP/df", "isXlsx": false, "Sheet": "<tab>", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/arm/scratch/nitjin01/TEMP/df.dashjsondata"}, "/arm/scratch/nitjin01/TEMP/temp/df#False#<tab>#0#None#": {"Path": "/arm/scratch/nitjin01/TEMP/temp/df", "isXlsx": false, "Sheet": "<tab>", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/arm/scratch/nitjin01/TEMP/temp/df.dashjsondata"}, "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/tsmc/cln05fb41001/rf_sp_hse_svt_mvt/mccg/2022-06-02/tag2/data1/MCCG_status_report_2022_06_02_00_00.xlsx#True#All Corners#0#None#": {"Path": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/tsmc/cln05fb41001/rf_sp_hse_svt_mvt/mccg/2022-06-02/tag2/data1/MCCG_status_report_2022_06_02_00_00.xlsx", "isXlsx": true, "Sheet": "All Corners", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/tsmc/cln05fb41001/rf_sp_hse_svt_mvt/mccg/2022-06-02/tag2/data1/MCCG_status_report_2022_06_02_00_00.xlsx.dashjsondata"}, "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/tsmc/cln05fb41001/rf_sp_hse_svt_mvt/mccg/2022-06-02/tag3/data1/MCCG_status_report_2022_06_02_00_00.xlsx#True#All Corners#0#None#": {"Path": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/tsmc/cln05fb41001/rf_sp_hse_svt_mvt/mccg/2022-06-02/tag3/data1/MCCG_status_report_2022_06_02_00_00.xlsx", "isXlsx": true, "Sheet": "All Corners", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/tsmc/cln05fb41001/rf_sp_hse_svt_mvt/mccg/2022-06-02/tag3/data1/MCCG_status_report_2022_06_02_00_00.xlsx.dashjsondata"}, "/arm/projectscratch/pipd/tsmc/cln05fb41001/mem_Phase2/sram_2p_uhde_svt_mvt/workspace/CHAR/CHAR_25thMAY_ipc_rel_002_status_test_de/data/eos/da/status/sram_2p_uhde_svt_mvt_2022_06_02_09_07.xlsx#True#Sim_Availability#0#None#": {"Path": "/arm/projectscratch/pipd/tsmc/cln05fb41001/mem_Phase2/sram_2p_uhde_svt_mvt/workspace/CHAR/CHAR_25thMAY_ipc_rel_002_status_test_de/data/eos/da/status/sram_2p_uhde_svt_mvt_2022_06_02_09_07.xlsx", "isXlsx": true, "Sheet": "Sim_Availability", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/arm/projectscratch/pipd/tsmc/cln05fb41001/mem_Phase2/sram_2p_uhde_svt_mvt/workspace/CHAR/CHAR_25thMAY_ipc_rel_002_status_test_de/data/eos/da/status/sram_2p_uhde_svt_mvt_2022_06_02_09_07.xlsx.dashjsondata"}, "/arm/scratch/nitjin01/TEMP/da_report_HS.xlsx#True#Summary_per_corner1#0#None#": {"Path": "/arm/scratch/nitjin01/TEMP/da_report_HS.xlsx", "isXlsx": true, "Sheet": "Summary_per_corner1", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/arm/scratch/nitjin01/TEMP/da_report_HS.xlsx.dashjsondata"}, "/arm/scratch/nitjin01/TEMP/da_report_HS.xlsx#True#Details1#0#None#": {"Path": "/arm/scratch/nitjin01/TEMP/da_report_HS.xlsx", "isXlsx": true, "Sheet": "Details1", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/arm/scratch/nitjin01/TEMP/da_report_HS.xlsx.dashjsondata"}, "/arm/scratch/nitjin01/TEMP/da_report_HS.xlsx#True#Details2#0#None#": {"Path": "/arm/scratch/nitjin01/TEMP/da_report_HS.xlsx", "isXlsx": true, "Sheet": "Details2", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/arm/scratch/nitjin01/TEMP/da_report_HS.xlsx.dashjsondata"}, "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/tsmc/cln22ull/sram_sp_uhde_shvt_mvt/eos_char/2022-06-23/tag2/data1/sram_sp_uhde_shvt_mvt_2022_06_23_13_16.xlsx#True#Sim_Availability#0#None#": {"Path": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/tsmc/cln22ull/sram_sp_uhde_shvt_mvt/eos_char/2022-06-23/tag2/data1/sram_sp_uhde_shvt_mvt_2022_06_23_13_16.xlsx", "isXlsx": true, "Sheet": "Sim_Availability", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/tsmc/cln22ull/sram_sp_uhde_shvt_mvt/eos_char/2022-06-23/tag2/data1/sram_sp_uhde_shvt_mvt_2022_06_23_13_16.xlsx.dashjsondata"}, "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/tsmc/cln22ull/sram_sp_uhde_shvt_mvt/eos_char/2022-06-23/tag2/data1/sram_sp_uhde_shvt_mvt_2022_06_23_13_16.xlsx#True#Sim_Summary#0#None#": {"Path": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/tsmc/cln22ull/sram_sp_uhde_shvt_mvt/eos_char/2022-06-23/tag2/data1/sram_sp_uhde_shvt_mvt_2022_06_23_13_16.xlsx", "isXlsx": true, "Sheet": "Sim_Summary", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/tsmc/cln22ull/sram_sp_uhde_shvt_mvt/eos_char/2022-06-23/tag2/data1/sram_sp_uhde_shvt_mvt_2022_06_23_13_16.xlsx.dashjsondata"}, "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/tsmc/cln05fb41001/sram_sp_hde_svt_mvt/eos_dv/2022-06-23/tag1/data1/sram_sp_hde_svt_mvt_2022_06_23_13_21.xlsx#True#Sim_Availability#0#None#": {"Path": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/tsmc/cln05fb41001/sram_sp_hde_svt_mvt/eos_dv/2022-06-23/tag1/data1/sram_sp_hde_svt_mvt_2022_06_23_13_21.xlsx", "isXlsx": true, "Sheet": "Sim_Availability", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/tsmc/cln05fb41001/sram_sp_hde_svt_mvt/eos_dv/2022-06-23/tag1/data1/sram_sp_hde_svt_mvt_2022_06_23_13_21.xlsx.dashjsondata"}, "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/tsmc/cln05fb41001/sram_sp_hde_svt_mvt/eos_dv/2022-06-23/tag1/data1/sram_sp_hde_svt_mvt_2022_06_23_13_21.xlsx#True#Sim_Summary#0#None#": {"Path": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/tsmc/cln05fb41001/sram_sp_hde_svt_mvt/eos_dv/2022-06-23/tag1/data1/sram_sp_hde_svt_mvt_2022_06_23_13_21.xlsx", "isXlsx": true, "Sheet": "Sim_Summary", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/tsmc/cln05fb41001/sram_sp_hde_svt_mvt/eos_dv/2022-06-23/tag1/data1/sram_sp_hde_svt_mvt_2022_06_23_13_21.xlsx.dashjsondata"}, "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/samsung/ln18fds/sram_sp_ullf_mvt_sga1_w3/eos_char/2022-06-23/tag1/data1/sram_sp_ullf_mvt_sga1_w3_2022_06_23_13_40.xlsx#True#Sim_Summary#0#None#": {"Path": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/samsung/ln18fds/sram_sp_ullf_mvt_sga1_w3/eos_char/2022-06-23/tag1/data1/sram_sp_ullf_mvt_sga1_w3_2022_06_23_13_40.xlsx", "isXlsx": true, "Sheet": "Sim_Summary", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/samsung/ln18fds/sram_sp_ullf_mvt_sga1_w3/eos_char/2022-06-23/tag1/data1/sram_sp_ullf_mvt_sga1_w3_2022_06_23_13_40.xlsx.dashjsondata"}, "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/samsung/ln18fds/sram_sp_ullf_mvt_sga1_w3/eos_char/2022-06-23/tag1/data1/sram_sp_ullf_mvt_sga1_w3_2022_06_23_13_40.xlsx#True#Sim_Availability#0#None#": {"Path": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/samsung/ln18fds/sram_sp_ullf_mvt_sga1_w3/eos_char/2022-06-23/tag1/data1/sram_sp_ullf_mvt_sga1_w3_2022_06_23_13_40.xlsx", "isXlsx": true, "Sheet": "Sim_Availability", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/samsung/ln18fds/sram_sp_ullf_mvt_sga1_w3/eos_char/2022-06-23/tag1/data1/sram_sp_ullf_mvt_sga1_w3_2022_06_23_13_40.xlsx.dashjsondata"}, "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/samsung/ln18fds/sram_sp_ullf_mvt_sga1_w3/eos_char/2022-06-23/tag1/data1/sram_sp_ullf_mvt_sga1_w3_2022_06_23_13_40.xlsx#True#All Corners#0#None#": {"Path": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/samsung/ln18fds/sram_sp_ullf_mvt_sga1_w3/eos_char/2022-06-23/tag1/data1/sram_sp_ullf_mvt_sga1_w3_2022_06_23_13_40.xlsx", "isXlsx": true, "Sheet": "All Corners", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/projects/pipd/sw/work/nitjin01/scratch/nitjin01/ProjectStatus2/outputs/samsung/ln18fds/sram_sp_ullf_mvt_sga1_w3/eos_char/2022-06-23/tag1/data1/sram_sp_ullf_mvt_sga1_w3_2022_06_23_13_40.xlsx.dashjsondata"}, "/arm/scratch/nitjin01/TEMP/cutlist/verify_ext.rdb#False#<tab>#0#None#": {"Path": "/arm/scratch/nitjin01/TEMP/cutlist/verify_ext.rdb", "isXlsx": false, "Sheet": "<tab>", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/arm/scratch/nitjin01/TEMP/cutlist/verify_ext.rdb.dashjsondata"}, "/arm/scratch/nitjin01/EosJobsUserData/PJ33000271/SimData.csv#False#<tab>#0#None#": {"Path": "/arm/scratch/nitjin01/EosJobsUserData/PJ33000271/SimData.csv", "isXlsx": false, "Sheet": "<tab>", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/arm/scratch/nitjin01/EosJobsUserData/PJ33000271/SimData.csv.dashjsondata"}, "/projects/pipd/tsmc/cln04fe41001/mem/supercompiler/src/ipcv_hs/latest/verify/verify.rdb#False#rdb#0#None#": {"Path": "/projects/pipd/tsmc/cln04fe41001/mem/supercompiler/src/ipcv_hs/latest/verify/verify.rdb", "isXlsx": false, "Sheet": "rdb", "SkipRows": 0, "ReplaceWithNan": "None", "LastModified": 0, "MetadataFile": "/projects/pipd/tsmc/cln04fe41001/mem/supercompiler/src/ipcv_hs/latest/verify/verify.rdb.dashjsondata"}}, "LastLoadedFile": {"1": "/projects/pipd/tsmc/cln04fe41001/mem/supercompiler/src/ipcv_hs/latest/verify/verify.rdb#False#rdb#0#None#"}}