Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Wed Apr  9 21:24:32 2025
| Host         : MIoT running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file transceriver_impl_control_sets_placed.rpt
| Design       : transceriver_impl
| Device       : xc7z010
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      4 |            1 |
|      5 |            1 |
|      6 |            1 |
|     10 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           22 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------------------------------------------+----------------------------------------------------+------------------+----------------+
|       Clock Signal      |                      Enable Signal                      |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+-------------------------+---------------------------------------------------------+----------------------------------------------------+------------------+----------------+
|  clk_internal_IBUF_BUFG | transmitter_impl_inst/genEna_inst/E[0]                  | transmitter_impl_inst/meta_rst_inst/serial_o_reg   |                1 |              1 |
|  clk_internal_IBUF_BUFG |                                                         |                                                    |                1 |              2 |
|  clk_internal_IBUF_BUFG | transmitter_impl_inst/genEna_inst/E[0]                  | transmitter_impl_inst/meta_rst_inst/SR[0]          |                1 |              4 |
|  clk_internal_IBUF_BUFG | receiver_impl_inst/receiver_inst/data_o[3]_i_1_n_0      | transmitter_impl_inst/meta_rst_inst/SR[0]          |                1 |              5 |
|  clk_internal_IBUF_BUFG | receiver_impl_inst/receiver_inst/payload_reg[5]_i_1_n_0 | transmitter_impl_inst/meta_rst_inst/SR[0]          |                3 |              6 |
|  clk_internal_IBUF_BUFG | transmitter_impl_inst/meta_ena_inst/shift_reg_reg[9]_0  | transmitter_impl_inst/meta_rst_inst/SR[0]          |                4 |             10 |
|  clk_internal_IBUF_BUFG |                                                         | transmitter_impl_inst/genEna_inst/count[0]_i_1_n_0 |                6 |             21 |
|  clk_internal_IBUF_BUFG |                                                         | receiver_impl_inst/genEna_inst/count[0]_i_1__0_n_0 |                6 |             21 |
|  clk_internal_IBUF_BUFG |                                                         | transmitter_impl_inst/meta_rst_inst/SR[0]          |               10 |             22 |
+-------------------------+---------------------------------------------------------+----------------------------------------------------+------------------+----------------+


