Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sun Jul  8 08:52:42 2018
| Host         : Vivado-dev running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file lab4_top_timing_summary_routed.rpt -pb lab4_top_timing_summary_routed.pb -rpx lab4_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: SW (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: btnDebounce_D/btnDB_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: btnDebounce_L/btnDB_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: btnDebounce_R/btnDB_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: btnDebounce_U/btnDB_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ypos_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ypos_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ypos_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ypos_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.264        0.000                      0                  316        0.227        0.000                      0                  316        4.500        0.000                       0                   168  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.264        0.000                      0                  316        0.227        0.000                      0                  316        4.500        0.000                       0                   168  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_VS_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.513ns (28.830%)  route 3.735ns (71.170%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.696     5.298    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.419     5.717 f  v_count_reg[1]/Q
                         net (fo=7, routed)           1.051     6.769    v_count[1]
    SLICE_X3Y128         LUT5 (Prop_lut5_I1_O)        0.290     7.059 r  v_count[7]_i_2/O
                         net (fo=6, routed)           0.421     7.480    v_count[7]_i_2_n_0
    SLICE_X2Y128         LUT4 (Prop_lut4_I1_O)        0.326     7.806 r  v_count[9]_i_3/O
                         net (fo=2, routed)           0.680     8.486    v_count[9]_i_3_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I0_O)        0.150     8.636 r  v_count[9]_i_2/O
                         net (fo=3, routed)           0.969     9.605    pulse_generator_small_0/D[1]
    SLICE_X2Y128         LUT6 (Prop_lut6_I1_O)        0.328     9.933 r  pulse_generator_small_0/VGA_VS_i_1/O
                         net (fo=1, routed)           0.613    10.546    pulse_generator_small_0_n_2
    SLICE_X3Y128         FDRE                                         r  VGA_VS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.577    14.999    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y128         FDRE                                         r  VGA_VS_reg/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X3Y128         FDRE (Setup_fdre_C_R)       -0.429    14.810    VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -10.546    
  -------------------------------------------------------------------
                         slack                                  4.264    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ypix_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.856ns (19.430%)  route 3.550ns (80.570%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.696     5.298    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.456     5.754 f  v_count_reg[5]/Q
                         net (fo=9, routed)           1.133     6.887    v_count[5]
    SLICE_X3Y128         LUT6 (Prop_lut6_I1_O)        0.124     7.011 r  v_count[9]_i_6/O
                         net (fo=2, routed)           0.829     7.841    v_count[9]_i_6_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I1_O)        0.124     7.965 r  v_count[9]_i_4/O
                         net (fo=9, routed)           0.811     8.775    pulse_generator_small_0/v_count_reg[9]
    SLICE_X0Y127         LUT4 (Prop_lut4_I2_O)        0.152     8.927 r  pulse_generator_small_0/ypix_counter[4]_i_1/O
                         net (fo=5, routed)           0.776     9.704    pulse_generator_small_0_n_8
    SLICE_X1Y127         FDRE                                         r  ypix_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.575    14.997    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  ypix_counter_reg[0]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.631    14.606    ypix_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ypix_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.856ns (19.430%)  route 3.550ns (80.570%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.696     5.298    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.456     5.754 f  v_count_reg[5]/Q
                         net (fo=9, routed)           1.133     6.887    v_count[5]
    SLICE_X3Y128         LUT6 (Prop_lut6_I1_O)        0.124     7.011 r  v_count[9]_i_6/O
                         net (fo=2, routed)           0.829     7.841    v_count[9]_i_6_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I1_O)        0.124     7.965 r  v_count[9]_i_4/O
                         net (fo=9, routed)           0.811     8.775    pulse_generator_small_0/v_count_reg[9]
    SLICE_X0Y127         LUT4 (Prop_lut4_I2_O)        0.152     8.927 r  pulse_generator_small_0/ypix_counter[4]_i_1/O
                         net (fo=5, routed)           0.776     9.704    pulse_generator_small_0_n_8
    SLICE_X1Y127         FDRE                                         r  ypix_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.575    14.997    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  ypix_counter_reg[1]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.631    14.606    ypix_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ypix_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.856ns (19.430%)  route 3.550ns (80.570%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.696     5.298    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.456     5.754 f  v_count_reg[5]/Q
                         net (fo=9, routed)           1.133     6.887    v_count[5]
    SLICE_X3Y128         LUT6 (Prop_lut6_I1_O)        0.124     7.011 r  v_count[9]_i_6/O
                         net (fo=2, routed)           0.829     7.841    v_count[9]_i_6_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I1_O)        0.124     7.965 r  v_count[9]_i_4/O
                         net (fo=9, routed)           0.811     8.775    pulse_generator_small_0/v_count_reg[9]
    SLICE_X0Y127         LUT4 (Prop_lut4_I2_O)        0.152     8.927 r  pulse_generator_small_0/ypix_counter[4]_i_1/O
                         net (fo=5, routed)           0.776     9.704    pulse_generator_small_0_n_8
    SLICE_X1Y127         FDRE                                         r  ypix_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.575    14.997    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  ypix_counter_reg[2]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.631    14.606    ypix_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ypix_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.856ns (19.430%)  route 3.550ns (80.570%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.696     5.298    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.456     5.754 f  v_count_reg[5]/Q
                         net (fo=9, routed)           1.133     6.887    v_count[5]
    SLICE_X3Y128         LUT6 (Prop_lut6_I1_O)        0.124     7.011 r  v_count[9]_i_6/O
                         net (fo=2, routed)           0.829     7.841    v_count[9]_i_6_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I1_O)        0.124     7.965 r  v_count[9]_i_4/O
                         net (fo=9, routed)           0.811     8.775    pulse_generator_small_0/v_count_reg[9]
    SLICE_X0Y127         LUT4 (Prop_lut4_I2_O)        0.152     8.927 r  pulse_generator_small_0/ypix_counter[4]_i_1/O
                         net (fo=5, routed)           0.776     9.704    pulse_generator_small_0_n_8
    SLICE_X1Y127         FDRE                                         r  ypix_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.575    14.997    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  ypix_counter_reg[3]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.631    14.606    ypix_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ypix_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.856ns (19.430%)  route 3.550ns (80.570%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.696     5.298    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.456     5.754 f  v_count_reg[5]/Q
                         net (fo=9, routed)           1.133     6.887    v_count[5]
    SLICE_X3Y128         LUT6 (Prop_lut6_I1_O)        0.124     7.011 r  v_count[9]_i_6/O
                         net (fo=2, routed)           0.829     7.841    v_count[9]_i_6_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I1_O)        0.124     7.965 r  v_count[9]_i_4/O
                         net (fo=9, routed)           0.811     8.775    pulse_generator_small_0/v_count_reg[9]
    SLICE_X0Y127         LUT4 (Prop_lut4_I2_O)        0.152     8.927 r  pulse_generator_small_0/ypix_counter[4]_i_1/O
                         net (fo=5, routed)           0.776     9.704    pulse_generator_small_0_n_8
    SLICE_X1Y127         FDRE                                         r  ypix_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.575    14.997    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  ypix_counter_reg[4]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y127         FDRE (Setup_fdre_C_R)       -0.631    14.606    ypix_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 2.388ns (49.370%)  route 2.449ns (50.630%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.725     5.328    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  seg7_controller_0/pulse_generator_0/pulseCnt_reg[3]/Q
                         net (fo=2, routed)           1.105     6.888    seg7_controller_0/pulse_generator_0/pulseCnt_reg[3]
    SLICE_X1Y97          LUT4 (Prop_lut4_I2_O)        0.124     7.012 f  seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_7/O
                         net (fo=1, routed)           0.433     7.445    seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_7_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I4_O)        0.124     7.569 f  seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_4/O
                         net (fo=1, routed)           0.401     7.971    seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_4_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I4_O)        0.124     8.095 r  seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_2/O
                         net (fo=10, routed)          0.510     8.605    seg7_controller_0/pulse_generator_0/load
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.729 r  seg7_controller_0/pulse_generator_0/pulseCnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.729    seg7_controller_0/pulse_generator_0/pulseCnt[0]_i_2_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.261 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.261    seg7_controller_0/pulse_generator_0/pulseCnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.375 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.375    seg7_controller_0/pulse_generator_0/pulseCnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.489 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.489    seg7_controller_0/pulse_generator_0/pulseCnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.603 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.603    seg7_controller_0/pulse_generator_0/pulseCnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.717 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.717    seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.831 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.831    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.165 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.165    seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]_i_1_n_6
    SLICE_X0Y99          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.606    15.029    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[25]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y99          FDCE (Setup_fdce_C_D)        0.062    15.330    seg7_controller_0/pulse_generator_0/pulseCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 2.293ns (48.356%)  route 2.449ns (51.644%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.725     5.328    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  seg7_controller_0/pulse_generator_0/pulseCnt_reg[3]/Q
                         net (fo=2, routed)           1.105     6.888    seg7_controller_0/pulse_generator_0/pulseCnt_reg[3]
    SLICE_X1Y97          LUT4 (Prop_lut4_I2_O)        0.124     7.012 f  seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_7/O
                         net (fo=1, routed)           0.433     7.445    seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_7_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I4_O)        0.124     7.569 f  seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_4/O
                         net (fo=1, routed)           0.401     7.971    seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_4_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I4_O)        0.124     8.095 r  seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_2/O
                         net (fo=10, routed)          0.510     8.605    seg7_controller_0/pulse_generator_0/load
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.729 r  seg7_controller_0/pulse_generator_0/pulseCnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.729    seg7_controller_0/pulse_generator_0/pulseCnt[0]_i_2_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.261 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.261    seg7_controller_0/pulse_generator_0/pulseCnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.375 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.375    seg7_controller_0/pulse_generator_0/pulseCnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.489 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.489    seg7_controller_0/pulse_generator_0/pulseCnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.603 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.603    seg7_controller_0/pulse_generator_0/pulseCnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.717 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.717    seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.831 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.831    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.070 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.070    seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]_i_1_n_5
    SLICE_X0Y99          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.606    15.029    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[26]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y99          FDCE (Setup_fdce_C_D)        0.062    15.330    seg7_controller_0/pulse_generator_0/pulseCnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 2.277ns (48.181%)  route 2.449ns (51.819%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.725     5.328    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  seg7_controller_0/pulse_generator_0/pulseCnt_reg[3]/Q
                         net (fo=2, routed)           1.105     6.888    seg7_controller_0/pulse_generator_0/pulseCnt_reg[3]
    SLICE_X1Y97          LUT4 (Prop_lut4_I2_O)        0.124     7.012 f  seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_7/O
                         net (fo=1, routed)           0.433     7.445    seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_7_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I4_O)        0.124     7.569 f  seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_4/O
                         net (fo=1, routed)           0.401     7.971    seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_4_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I4_O)        0.124     8.095 r  seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_2/O
                         net (fo=10, routed)          0.510     8.605    seg7_controller_0/pulse_generator_0/load
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.729 r  seg7_controller_0/pulse_generator_0/pulseCnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.729    seg7_controller_0/pulse_generator_0/pulseCnt[0]_i_2_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.261 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.261    seg7_controller_0/pulse_generator_0/pulseCnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.375 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.375    seg7_controller_0/pulse_generator_0/pulseCnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.489 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.489    seg7_controller_0/pulse_generator_0/pulseCnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.603 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.603    seg7_controller_0/pulse_generator_0/pulseCnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.717 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.717    seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.831 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.831    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.054 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.054    seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]_i_1_n_7
    SLICE_X0Y99          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.606    15.029    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y99          FDCE (Setup_fdce_C_D)        0.062    15.330    seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 2.274ns (48.148%)  route 2.449ns (51.852%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.725     5.328    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  seg7_controller_0/pulse_generator_0/pulseCnt_reg[3]/Q
                         net (fo=2, routed)           1.105     6.888    seg7_controller_0/pulse_generator_0/pulseCnt_reg[3]
    SLICE_X1Y97          LUT4 (Prop_lut4_I2_O)        0.124     7.012 f  seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_7/O
                         net (fo=1, routed)           0.433     7.445    seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_7_n_0
    SLICE_X1Y97          LUT5 (Prop_lut5_I4_O)        0.124     7.569 f  seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_4/O
                         net (fo=1, routed)           0.401     7.971    seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_4_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I4_O)        0.124     8.095 r  seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_2/O
                         net (fo=10, routed)          0.510     8.605    seg7_controller_0/pulse_generator_0/load
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.729 r  seg7_controller_0/pulse_generator_0/pulseCnt[0]_i_2/O
                         net (fo=1, routed)           0.000     8.729    seg7_controller_0/pulse_generator_0/pulseCnt[0]_i_2_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.261 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.261    seg7_controller_0/pulse_generator_0/pulseCnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.375 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.375    seg7_controller_0/pulse_generator_0/pulseCnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.489 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.489    seg7_controller_0/pulse_generator_0/pulseCnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.603 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.603    seg7_controller_0/pulse_generator_0/pulseCnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.717 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.717    seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.051 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.051    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1_n_6
    SLICE_X0Y98          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.606    15.029    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y98          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[21]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)        0.062    15.330    seg7_controller_0/pulse_generator_0/pulseCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  5.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.190ns (51.621%)  route 0.178ns (48.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.587     1.506    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  h_count_reg[1]/Q
                         net (fo=7, routed)           0.178     1.825    h_count_reg__0[1]
    SLICE_X3Y127         LUT5 (Prop_lut5_I3_O)        0.049     1.874 r  h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.874    h_count[4]_i_1_n_0
    SLICE_X3Y127         FDRE                                         r  h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.858     2.023    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  h_count_reg[4]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X3Y127         FDRE (Hold_fdre_C_D)         0.104     1.647    h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ypix_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ypix_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.588     1.507    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  ypix_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  ypix_counter_reg[3]/Q
                         net (fo=3, routed)           0.100     1.736    ypix_counter_reg__0[3]
    SLICE_X1Y127         LUT5 (Prop_lut5_I4_O)        0.098     1.834 r  ypix_counter[4]_i_3/O
                         net (fo=1, routed)           0.000     1.834    ypix_counter[4]_i_3_n_0
    SLICE_X1Y127         FDRE                                         r  ypix_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.858     2.023    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  ypix_counter_reg[4]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.092     1.599    ypix_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.190%)  route 0.185ns (49.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.588     1.507    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  h_count_reg[5]/Q
                         net (fo=11, routed)          0.185     1.833    h_count_reg__0[5]
    SLICE_X2Y126         LUT6 (Prop_lut6_I2_O)        0.045     1.878 r  h_count[9]_i_2/O
                         net (fo=1, routed)           0.000     1.878    h_count[9]_i_2_n_0
    SLICE_X2Y126         FDRE                                         r  h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.855     2.021    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y126         FDRE                                         r  h_count_reg[9]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X2Y126         FDRE (Hold_fdre_C_D)         0.120     1.638    h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.227ns (60.658%)  route 0.147ns (39.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.587     1.506    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  h_count_reg[2]/Q
                         net (fo=6, routed)           0.147     1.782    h_count_reg__0[2]
    SLICE_X3Y127         LUT6 (Prop_lut6_I1_O)        0.099     1.881 r  h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.881    h_count[5]_i_1_n_0
    SLICE_X3Y127         FDRE                                         r  h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.858     2.023    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  h_count_reg[5]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X3Y127         FDRE (Hold_fdre_C_D)         0.092     1.635    h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.936%)  route 0.089ns (25.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.604     1.523    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[0]/Q
                         net (fo=3, routed)           0.089     1.753    seg7_controller_0/pulse_generator_0/pulseCnt_reg[0]
    SLICE_X0Y93          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.877 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.877    seg7_controller_0/pulse_generator_0/pulseCnt_reg[0]_i_1_n_6
    SLICE_X0Y93          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.877     2.042    seg7_controller_0/pulse_generator_0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[1]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.105     1.628    seg7_controller_0/pulse_generator_0/pulseCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 btnDebounce_R/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_R/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.603     1.522    btnDebounce_R/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  btnDebounce_R/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  btnDebounce_R/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.772    btnDebounce_R/counter_reg_n_0_[3]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  btnDebounce_R/counter_reg[0]_i_3__2/O[3]
                         net (fo=1, routed)           0.000     1.880    btnDebounce_R/counter_reg[0]_i_3__2_n_4
    SLICE_X1Y90          FDRE                                         r  btnDebounce_R/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.876     2.041    btnDebounce_R/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  btnDebounce_R/counter_reg[3]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    btnDebounce_R/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 btnDebounce_U/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_U/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.602     1.521    btnDebounce_U/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  btnDebounce_U/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  btnDebounce_U/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.771    btnDebounce_U/counter_reg_n_0_[3]
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  btnDebounce_U/counter_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.879    btnDebounce_U/counter_reg[0]_i_3_n_4
    SLICE_X7Y92          FDRE                                         r  btnDebounce_U/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.873     2.038    btnDebounce_U/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  btnDebounce_U/counter_reg[3]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.105     1.626    btnDebounce_U/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 btnDebounce_D/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_D/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.573     1.492    btnDebounce_D/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  btnDebounce_D/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  btnDebounce_D/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.771    btnDebounce_D/counter_reg_n_0_[2]
    SLICE_X8Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.881 r  btnDebounce_D/counter_reg[0]_i_3__1/O[2]
                         net (fo=1, routed)           0.000     1.881    btnDebounce_D/counter_reg[0]_i_3__1_n_5
    SLICE_X8Y88          FDRE                                         r  btnDebounce_D/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.844     2.009    btnDebounce_D/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  btnDebounce_D/counter_reg[2]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.134     1.626    btnDebounce_D/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 btnDebounce_D/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_D/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.573     1.492    btnDebounce_D/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  btnDebounce_D/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  btnDebounce_D/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.771    btnDebounce_D/counter_reg_n_0_[6]
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.881 r  btnDebounce_D/counter_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.881    btnDebounce_D/counter_reg[4]_i_1__1_n_5
    SLICE_X8Y89          FDRE                                         r  btnDebounce_D/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.844     2.009    btnDebounce_D/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  btnDebounce_D/counter_reg[6]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.134     1.626    btnDebounce_D/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 btnDebounce_L/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnDebounce_L/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.602     1.521    btnDebounce_L/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  btnDebounce_L/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  btnDebounce_L/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.800    btnDebounce_L/counter_reg_n_0_[2]
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.910 r  btnDebounce_L/counter_reg[0]_i_3__0/O[2]
                         net (fo=1, routed)           0.000     1.910    btnDebounce_L/counter_reg[0]_i_3__0_n_5
    SLICE_X6Y92          FDRE                                         r  btnDebounce_L/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.873     2.038    btnDebounce_L/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  btnDebounce_L/counter_reg[2]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.134     1.655    btnDebounce_L/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y91     btnDebounce_D/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y91     btnDebounce_D/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y91     btnDebounce_D/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y92     btnDebounce_D/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y92     btnDebounce_D/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y92     btnDebounce_D/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y92     btnDebounce_D/counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y88     btnDebounce_D/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y93     btnDebounce_D/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     btnDebounce_D/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     btnDebounce_D/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     btnDebounce_D/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     btnDebounce_D/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     btnDebounce_D/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     btnDebounce_D/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     btnDebounce_D/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     btnDebounce_D/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     btnDebounce_L/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     btnDebounce_L/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y128    v_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128    ycheckerboard_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y128    VGA_VS_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y128    v_count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y128    v_count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y128    v_count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y128    v_count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y128    vga_A_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y128    xcheckerboard_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     btnDebounce_D/counter_reg[13]/C



