<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>The ADeLe Language on VArchC</title>
    <link>/docs/adele/</link>
    <description>Recent content in The ADeLe Language on VArchC</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en-us</language>
    <lastBuildDate>Fri, 14 Sep 2018 10:09:00 -0300</lastBuildDate>
    
	<atom:link href="/docs/adele/index.xml" rel="self" type="application/rss+xml" />
    
    
    <item>
      <title>ADeLe Design Overview</title>
      <link>/docs/adele/overview/</link>
      <pubDate>Thu, 20 Sep 2018 11:07:00 -0300</pubDate>
      
      <guid>/docs/adele/overview/</guid>
      <description>An ADeLe use case Our example targets a designer who wants to evaluate the impact of a new register bank design, powered by an adjustable supply voltage. In the typical hardware development flow, the designer would model the hardware using a Hardware Description Language (HDL), evaluate it in a Register Transfer Level (RTL) simulator and synthesize it to obtain power and timing data, back annotating this information to the netlist for further simulation.</description>
    </item>
    
    <item>
      <title>The ADeLe Description File</title>
      <link>/docs/adele/adf/</link>
      <pubDate>Thu, 20 Sep 2018 11:07:00 -0300</pubDate>
      
      <guid>/docs/adele/adf/</guid>
      <description></description>
    </item>
    
  </channel>
</rss>