{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 13:51:44 2019 " "Info: Processing started: Fri Oct 18 13:51:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InfraHard -c InfraHard " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off InfraHard -c InfraHard" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend16_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend16_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend16_32 " "Info: Found entity 1: SignExtend16_32" {  } { { "SignExtend16_32.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/SignExtend16_32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 control.v(22) " "Warning (10229): Verilog HDL Expression warning at control.v(22): truncated literal to match 7 bits" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Info: Found entity 1: Control" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1 " "Info: Found entity 1: MUX1" {  } { { "MUX1.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Info: Found entity 1: MUX2" {  } { { "MUX2.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3 " "Info: Found entity 1: MUX3" {  } { { "MUX3.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4 " "Info: Found entity 1: MUX4" {  } { { "MUX4.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MUX5.v(10) " "Warning (10268): Verilog HDL information at MUX5.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "MUX5.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX5.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5 " "Info: Found entity 1: MUX5" {  } { { "MUX5.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX6 " "Info: Found entity 1: MUX6" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux7.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX7 " "Info: Found entity 1: MUX7" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8 " "Info: Found entity 1: MUX8" {  } { { "MUX8.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux9.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX9 " "Info: Found entity 1: MUX9" {  } { { "MUX9.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX9.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux10.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX10 " "Info: Found entity 1: MUX10" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux11.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux11.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX11 " "Info: Found entity 1: MUX11" {  } { { "MUX11.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX11.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux12.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux12.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX12 " "Info: Found entity 1: MUX12" {  } { { "MUX12.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX12.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Info: Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/ShiftLeft2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft26_28.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft26_28.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft26_28 " "Info: Found entity 1: ShiftLeft26_28" {  } { { "ShiftLeft26_28.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/ShiftLeft26_28.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft16 " "Info: Found entity 1: ShiftLeft16" {  } { { "ShiftLeft16.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/ShiftLeft16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_regAOut cpu.sv(115) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(115): created implicit net for \"w_regAOut\"" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_ulaAIn cpu.sv(168) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(168): created implicit net for \"w_ulaAIn\"" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_ulaBIn cpu.sv(169) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(169): created implicit net for \"w_ulaBIn\"" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_signExtend132eOut cpu.sv(201) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(201): created implicit net for \"w_signExtend132eOut\"" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 201 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_shiftleft2pc cpu.sv(242) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(242): created implicit net for \"w_shiftleft2pc\"" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 242 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_signExtend132dOut cpu.sv(243) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(243): created implicit net for \"w_signExtend132dOut\"" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 243 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_epcOut cpu.sv(244) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(244): created implicit net for \"w_epcOut\"" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_ShiftLeft2OUt cpu.sv(279) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.sv(279): created implicit net for \"w_ShiftLeft2OUt\"" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 279 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_inst15_11rd cpu.sv(48) " "Warning (10036): Verilog HDL or VHDL warning at cpu.sv(48): object \"w_inst15_11rd\" assigned a value but never read" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:controle " "Info: Elaborating entity \"Control\" for hierarchy \"Control:controle\"" {  } { { "cpu.sv" "controle" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(52) " "Warning (10230): Verilog HDL assignment warning at control.v(52): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(59) " "Warning (10230): Verilog HDL assignment warning at control.v(59): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(175) " "Warning (10230): Verilog HDL assignment warning at control.v(175): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(207) " "Warning (10270): Verilog HDL Case Statement warning at control.v(207): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 207 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(204) " "Warning (10270): Verilog HDL Case Statement warning at control.v(204): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 204 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(263) " "Warning (10230): Verilog HDL assignment warning at control.v(263): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(296) " "Warning (10230): Verilog HDL assignment warning at control.v(296): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(423) " "Warning (10270): Verilog HDL Case Statement warning at control.v(423): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 423 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(456) " "Warning (10230): Verilog HDL assignment warning at control.v(456): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(489) " "Warning (10230): Verilog HDL assignment warning at control.v(489): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(522) " "Warning (10230): Verilog HDL assignment warning at control.v(522): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(543) " "Warning (10230): Verilog HDL assignment warning at control.v(543): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(568) " "Warning (10230): Verilog HDL assignment warning at control.v(568): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(36) " "Warning (10270): Verilog HDL Case Statement warning at control.v(36): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagALUOut control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagALUOut\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagALUCtrl control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagALUCtrl\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagALUSrcA control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagALUSrcA\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagALUSrcB control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagALUSrcB\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagDivMult control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagDivMult\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagDivStart control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagDivStart\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagEPC control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagEPC\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagExcpCtrl control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagExcpCtrl\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagIorD control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagIorD\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagIrWrite control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagIrWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagLSCtrl control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagLSCtrl\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagMDR control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagMDR\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagMemCtrl control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagMemCtrl\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagMemReg control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagMemReg\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagMultS control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagMultS\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagMultStart control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagMultStart\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagPCSrc control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagPCSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagPcWrite control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagPcWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagRegA control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagRegA\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagRegB control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagRegB\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagRegDist control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagRegDist\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagRegHighW control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagRegHighW\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagRegLowW control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagRegLowW\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagRegWrite control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagRegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagShiftAmt control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagShiftAmt\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagShiftCtrl control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagShiftCtrl\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagShiftSrc control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagShiftSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagSSCtrl control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"flagSSCtrl\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Reset control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"Reset\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state control.v(36) " "Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] control.v(36) " "Info (10041): Inferred latch for \"state\[0\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] control.v(36) " "Info (10041): Inferred latch for \"state\[1\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2\] control.v(36) " "Info (10041): Inferred latch for \"state\[2\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3\] control.v(36) " "Info (10041): Inferred latch for \"state\[3\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[4\] control.v(36) " "Info (10041): Inferred latch for \"state\[4\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[5\] control.v(36) " "Info (10041): Inferred latch for \"state\[5\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[6\] control.v(36) " "Info (10041): Inferred latch for \"state\[6\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reset control.v(36) " "Info (10041): Inferred latch for \"Reset\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagSSCtrl\[0\] control.v(36) " "Info (10041): Inferred latch for \"flagSSCtrl\[0\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagSSCtrl\[1\] control.v(36) " "Info (10041): Inferred latch for \"flagSSCtrl\[1\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagShiftSrc\[0\] control.v(36) " "Info (10041): Inferred latch for \"flagShiftSrc\[0\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagShiftSrc\[1\] control.v(36) " "Info (10041): Inferred latch for \"flagShiftSrc\[1\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagShiftCtrl\[0\] control.v(36) " "Info (10041): Inferred latch for \"flagShiftCtrl\[0\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagShiftCtrl\[1\] control.v(36) " "Info (10041): Inferred latch for \"flagShiftCtrl\[1\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagShiftCtrl\[2\] control.v(36) " "Info (10041): Inferred latch for \"flagShiftCtrl\[2\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagShiftAmt\[0\] control.v(36) " "Info (10041): Inferred latch for \"flagShiftAmt\[0\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagShiftAmt\[1\] control.v(36) " "Info (10041): Inferred latch for \"flagShiftAmt\[1\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagRegWrite control.v(36) " "Info (10041): Inferred latch for \"flagRegWrite\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagRegLowW control.v(36) " "Info (10041): Inferred latch for \"flagRegLowW\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagRegHighW control.v(36) " "Info (10041): Inferred latch for \"flagRegHighW\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagRegDist\[0\] control.v(36) " "Info (10041): Inferred latch for \"flagRegDist\[0\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagRegDist\[1\] control.v(36) " "Info (10041): Inferred latch for \"flagRegDist\[1\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagRegDist\[2\] control.v(36) " "Info (10041): Inferred latch for \"flagRegDist\[2\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagRegB control.v(36) " "Info (10041): Inferred latch for \"flagRegB\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagRegA control.v(36) " "Info (10041): Inferred latch for \"flagRegA\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagPcWrite control.v(36) " "Info (10041): Inferred latch for \"flagPcWrite\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagPCSrc\[0\] control.v(36) " "Info (10041): Inferred latch for \"flagPCSrc\[0\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagPCSrc\[1\] control.v(36) " "Info (10041): Inferred latch for \"flagPCSrc\[1\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagPCSrc\[2\] control.v(36) " "Info (10041): Inferred latch for \"flagPCSrc\[2\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagMultStart control.v(36) " "Info (10041): Inferred latch for \"flagMultStart\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagMultS control.v(36) " "Info (10041): Inferred latch for \"flagMultS\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagMemReg\[0\] control.v(36) " "Info (10041): Inferred latch for \"flagMemReg\[0\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagMemReg\[1\] control.v(36) " "Info (10041): Inferred latch for \"flagMemReg\[1\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagMemReg\[2\] control.v(36) " "Info (10041): Inferred latch for \"flagMemReg\[2\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagMemCtrl control.v(36) " "Info (10041): Inferred latch for \"flagMemCtrl\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagMDR control.v(36) " "Info (10041): Inferred latch for \"flagMDR\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagLSCtrl\[0\] control.v(36) " "Info (10041): Inferred latch for \"flagLSCtrl\[0\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagLSCtrl\[1\] control.v(36) " "Info (10041): Inferred latch for \"flagLSCtrl\[1\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagIrWrite control.v(36) " "Info (10041): Inferred latch for \"flagIrWrite\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagIorD\[0\] control.v(36) " "Info (10041): Inferred latch for \"flagIorD\[0\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagIorD\[1\] control.v(36) " "Info (10041): Inferred latch for \"flagIorD\[1\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagExcpCtrl\[0\] control.v(36) " "Info (10041): Inferred latch for \"flagExcpCtrl\[0\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagExcpCtrl\[1\] control.v(36) " "Info (10041): Inferred latch for \"flagExcpCtrl\[1\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagEPC control.v(36) " "Info (10041): Inferred latch for \"flagEPC\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagDivStart control.v(36) " "Info (10041): Inferred latch for \"flagDivStart\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagDivMult control.v(36) " "Info (10041): Inferred latch for \"flagDivMult\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagALUSrcB\[0\] control.v(36) " "Info (10041): Inferred latch for \"flagALUSrcB\[0\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagALUSrcB\[1\] control.v(36) " "Info (10041): Inferred latch for \"flagALUSrcB\[1\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagALUSrcB\[2\] control.v(36) " "Info (10041): Inferred latch for \"flagALUSrcB\[2\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagALUSrcA\[0\] control.v(36) " "Info (10041): Inferred latch for \"flagALUSrcA\[0\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagALUSrcA\[1\] control.v(36) " "Info (10041): Inferred latch for \"flagALUSrcA\[1\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagALUCtrl\[0\] control.v(36) " "Info (10041): Inferred latch for \"flagALUCtrl\[0\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagALUCtrl\[1\] control.v(36) " "Info (10041): Inferred latch for \"flagALUCtrl\[1\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagALUCtrl\[2\] control.v(36) " "Info (10041): Inferred latch for \"flagALUCtrl\[2\]\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagALUOut control.v(36) " "Info (10041): Inferred latch for \"flagALUOut\" at control.v(36)" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:pc " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:pc\"" {  } { { "cpu.sv" "pc" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX1 MUX1:muxIorD " "Info: Elaborating entity \"MUX1\" for hierarchy \"MUX1:muxIorD\"" {  } { { "cpu.sv" "muxIorD" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:memory " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:memory\"" {  } { { "cpu.sv" "memory" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:memory\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:memory\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 144 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:instructionRegister " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:instructionRegister\"" {  } { { "cpu.sv" "instructionRegister" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:registers " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:registers\"" {  } { { "cpu.sv" "registers" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 149 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ALU " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:ALU\"" {  } { { "cpu.sv" "ALU" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 MUX4:muxRegDist " "Info: Elaborating entity \"MUX4\" for hierarchy \"MUX4:muxRegDist\"" {  } { { "cpu.sv" "muxRegDist" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 194 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MUX4.v(10) " "Warning (10270): Verilog HDL Case Statement warning at MUX4.v(10): incomplete case statement has no default case item" {  } { { "MUX4.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX4.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w_muxOut MUX4.v(10) " "Warning (10240): Verilog HDL Always Construct warning at MUX4.v(10): inferring latch(es) for variable \"w_muxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "MUX4.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX4.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[0\] MUX4.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[0\]\" at MUX4.v(10)" {  } { { "MUX4.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX4.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[1\] MUX4.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[1\]\" at MUX4.v(10)" {  } { { "MUX4.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX4.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[2\] MUX4.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[2\]\" at MUX4.v(10)" {  } { { "MUX4.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX4.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[3\] MUX4.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[3\]\" at MUX4.v(10)" {  } { { "MUX4.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX4.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[4\] MUX4.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[4\]\" at MUX4.v(10)" {  } { { "MUX4.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX4.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5 MUX5:muxMemToReg " "Info: Elaborating entity \"MUX5\" for hierarchy \"MUX5:muxMemToReg\"" {  } { { "cpu.sv" "muxMemToReg" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 206 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX6 MUX6:muxAluSrcA " "Info: Elaborating entity \"MUX6\" for hierarchy \"MUX6:muxAluSrcA\"" {  } { { "cpu.sv" "muxAluSrcA" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MUX6.v(10) " "Warning (10270): Verilog HDL Case Statement warning at MUX6.v(10): incomplete case statement has no default case item" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w_muxOut MUX6.v(10) " "Warning (10240): Verilog HDL Always Construct warning at MUX6.v(10): inferring latch(es) for variable \"w_muxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[0\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[0\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[1\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[1\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[2\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[2\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[3\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[3\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[4\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[4\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[5\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[5\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[6\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[6\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[7\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[7\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[8\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[8\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[9\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[9\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[10\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[10\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[11\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[11\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[12\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[12\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[13\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[13\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[14\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[14\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[15\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[15\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[16\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[16\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[17\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[17\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[18\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[18\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[19\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[19\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[20\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[20\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[21\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[21\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[22\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[22\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[23\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[23\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[24\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[24\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[25\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[25\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[26\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[26\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[27\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[27\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[28\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[28\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[29\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[29\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[30\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[30\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[31\] MUX6.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[31\]\" at MUX6.v(10)" {  } { { "MUX6.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX6.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX7 MUX7:muxAluSrcB " "Info: Elaborating entity \"MUX7\" for hierarchy \"MUX7:muxAluSrcB\"" {  } { { "cpu.sv" "muxAluSrcB" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 222 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MUX7.v(10) " "Warning (10270): Verilog HDL Case Statement warning at MUX7.v(10): incomplete case statement has no default case item" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w_muxOut MUX7.v(10) " "Warning (10240): Verilog HDL Always Construct warning at MUX7.v(10): inferring latch(es) for variable \"w_muxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[0\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[0\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[1\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[1\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[2\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[2\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[3\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[3\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[4\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[4\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[5\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[5\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[6\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[6\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[7\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[7\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[8\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[8\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[9\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[9\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[10\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[10\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[11\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[11\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[12\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[12\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[13\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[13\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[14\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[14\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[15\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[15\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[16\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[16\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[17\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[17\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[18\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[18\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[19\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[19\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[20\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[20\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[21\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[21\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[22\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[22\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[23\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[23\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[24\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[24\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[25\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[25\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[26\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[26\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[27\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[27\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[28\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[28\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[29\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[29\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[30\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[30\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[31\] MUX7.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[31\]\" at MUX7.v(10)" {  } { { "MUX7.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8 MUX8:muxDivMultHigh " "Info: Elaborating entity \"MUX8\" for hierarchy \"MUX8:muxDivMultHigh\"" {  } { { "cpu.sv" "muxDivMultHigh" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 229 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX9 MUX9:muxDivMultLow " "Info: Elaborating entity \"MUX9\" for hierarchy \"MUX9:muxDivMultLow\"" {  } { { "cpu.sv" "muxDivMultLow" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 236 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX10 MUX10:muxPCSrc " "Info: Elaborating entity \"MUX10\" for hierarchy \"MUX10:muxPCSrc\"" {  } { { "cpu.sv" "muxPCSrc" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 246 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MUX10.v(10) " "Warning (10270): Verilog HDL Case Statement warning at MUX10.v(10): incomplete case statement has no default case item" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w_muxOut MUX10.v(10) " "Warning (10240): Verilog HDL Always Construct warning at MUX10.v(10): inferring latch(es) for variable \"w_muxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[0\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[0\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[1\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[1\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[2\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[2\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[3\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[3\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[4\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[4\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[5\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[5\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[6\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[6\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[7\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[7\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[8\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[8\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[9\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[9\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[10\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[10\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[11\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[11\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[12\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[12\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[13\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[13\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[14\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[14\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[15\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[15\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[16\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[16\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[17\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[17\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[18\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[18\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[19\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[19\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[20\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[20\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[21\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[21\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[22\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[22\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[23\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[23\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[24\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[24\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[25\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[25\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[26\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[26\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[27\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[27\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[28\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[28\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[29\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[29\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[30\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[30\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_muxOut\[31\] MUX10.v(10) " "Info (10041): Inferred latch for \"w_muxOut\[31\]\" at MUX10.v(10)" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX11 MUX11:muxMultS " "Info: Elaborating entity \"MUX11\" for hierarchy \"MUX11:muxMultS\"" {  } { { "cpu.sv" "muxMultS" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 269 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend16_32 SignExtend16_32:signEx1632 " "Info: Elaborating entity \"SignExtend16_32\" for hierarchy \"SignExtend16_32:signEx1632\"" {  } { { "cpu.sv" "signEx1632" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 275 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2 ShiftLeft2:sL2 " "Info: Elaborating entity \"ShiftLeft2\" for hierarchy \"ShiftLeft2:sL2\"" {  } { { "cpu.sv" "sL2" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 280 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft16 ShiftLeft16:sL16 " "Info: Elaborating entity \"ShiftLeft16\" for hierarchy \"ShiftLeft16:sL16\"" {  } { { "cpu.sv" "sL16" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 286 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft26_28 ShiftLeft26_28:sL2628 " "Info: Elaborating entity \"ShiftLeft26_28\" for hierarchy \"ShiftLeft26_28:sL2628\"" {  } { { "cpu.sv" "sL2628" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 291 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX10:muxPCSrc\|w_muxOut\[0\] " "Warning: LATCH primitive \"MUX10:muxPCSrc\|w_muxOut\[0\]\" is permanently enabled" {  } { { "MUX10.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/MUX10.v" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 156 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 156 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 156 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 156 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 156 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 156 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 156 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 156 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 152 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 152 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 152 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 152 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 152 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 152 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 152 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 152 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 148 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 148 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 148 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 148 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 148 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 148 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 148 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 148 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 144 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 144 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 144 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 144 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 144 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 144 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 144 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:memory\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "e:/programfiles/quartus/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/Memoria.vhd" 144 0 0 } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "Warning: 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Control:controle\|state\[5\] Control:controle\|state\[4\] " "Info: Duplicate LATCH primitive \"Control:controle\|state\[5\]\" merged with LATCH primitive \"Control:controle\|state\[4\]\"" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Control:controle\|state\[0\] " "Warning: Latch Control:controle\|state\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control:controle\|Estado\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control:controle\|Estado\[4\]" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Control:controle\|state\[1\] " "Warning: Latch Control:controle\|state\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control:controle\|Estado\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control:controle\|Estado\[4\]" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Control:controle\|state\[2\] " "Warning: Latch Control:controle\|state\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control:controle\|Estado\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control:controle\|Estado\[4\]" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Control:controle\|state\[3\] " "Warning: Latch Control:controle\|state\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control:controle\|Estado\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control:controle\|Estado\[4\]" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Control:controle\|state\[4\] " "Warning: Latch Control:controle\|state\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control:controle\|Estado\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control:controle\|Estado\[0\]" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Control:controle\|state\[6\] " "Warning: Latch Control:controle\|state\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Control:controle\|Estado\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Control:controle\|Estado\[2\]" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "w_opcode\[0\] GND " "Warning (13410): Pin \"w_opcode\[0\]\" is stuck at GND" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "w_opcode\[1\] GND " "Warning (13410): Pin \"w_opcode\[1\]\" is stuck at GND" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "w_opcode\[2\] GND " "Warning (13410): Pin \"w_opcode\[2\]\" is stuck at GND" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "w_opcode\[3\] GND " "Warning (13410): Pin \"w_opcode\[3\]\" is stuck at GND" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "w_opcode\[4\] GND " "Warning (13410): Pin \"w_opcode\[4\]\" is stuck at GND" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "w_opcode\[5\] GND " "Warning (13410): Pin \"w_opcode\[5\]\" is stuck at GND" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "w_rd\[0\] GND " "Warning (13410): Pin \"w_rd\[0\]\" is stuck at GND" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "w_rd\[1\] GND " "Warning (13410): Pin \"w_rd\[1\]\" is stuck at GND" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "w_rd\[2\] GND " "Warning (13410): Pin \"w_rd\[2\]\" is stuck at GND" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "w_rd\[3\] GND " "Warning (13410): Pin \"w_rd\[3\]\" is stuck at GND" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "w_rd\[4\] GND " "Warning (13410): Pin \"w_rd\[4\]\" is stuck at GND" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "w_rd\[5\] GND " "Warning (13410): Pin \"w_rd\[5\]\" is stuck at GND" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "w_rd\[6\] GND " "Warning (13410): Pin \"w_rd\[6\]\" is stuck at GND" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "w_rd\[7\] GND " "Warning (13410): Pin \"w_rd\[7\]\" is stuck at GND" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "w_rd\[8\] GND " "Warning (13410): Pin \"w_rd\[8\]\" is stuck at GND" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "w_rd\[9\] GND " "Warning (13410): Pin \"w_rd\[9\]\" is stuck at GND" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "w_rd\[10\] GND " "Warning (13410): Pin \"w_rd\[10\]\" is stuck at GND" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "w_rd\[11\] GND " "Warning (13410): Pin \"w_rd\[11\]\" is stuck at GND" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "w_rd\[12\] GND " "Warning (13410): Pin \"w_rd\[12\]\" is stuck at GND" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "w_rd\[13\] GND " "Warning (13410): Pin \"w_rd\[13\]\" is stuck at GND" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "w_rd\[14\] GND " "Warning (13410): Pin \"w_rd\[14\]\" is stuck at GND" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "w_rd\[15\] GND " "Warning (13410): Pin \"w_rd\[15\]\" is stuck at GND" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "54 54 " "Info: 54 registers lost all their fanouts during netlist optimizations. The first 54 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:low\|Saida\[0\] " "Info: Register \"Registrador:low\|Saida\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:instructionRegister\|Instr25_21\[4\] " "Info: Register \"Instr_Reg:instructionRegister\|Instr25_21\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:instructionRegister\|Instr25_21\[3\] " "Info: Register \"Instr_Reg:instructionRegister\|Instr25_21\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:instructionRegister\|Instr25_21\[2\] " "Info: Register \"Instr_Reg:instructionRegister\|Instr25_21\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:instructionRegister\|Instr25_21\[1\] " "Info: Register \"Instr_Reg:instructionRegister\|Instr25_21\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Instr_Reg:instructionRegister\|Instr25_21\[0\] " "Info: Register \"Instr_Reg:instructionRegister\|Instr25_21\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:pc\|Saida\[1\] " "Info: Register \"Registrador:pc\|Saida\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:aluOut\|Saida\[1\] " "Info: Register \"Registrador:aluOut\|Saida\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:pc\|Saida\[2\] " "Info: Register \"Registrador:pc\|Saida\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:aluOut\|Saida\[2\] " "Info: Register \"Registrador:aluOut\|Saida\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:pc\|Saida\[3\] " "Info: Register \"Registrador:pc\|Saida\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:aluOut\|Saida\[3\] " "Info: Register \"Registrador:aluOut\|Saida\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:pc\|Saida\[4\] " "Info: Register \"Registrador:pc\|Saida\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:aluOut\|Saida\[4\] " "Info: Register \"Registrador:aluOut\|Saida\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:pc\|Saida\[5\] " "Info: Register \"Registrador:pc\|Saida\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:aluOut\|Saida\[5\] " "Info: Register \"Registrador:aluOut\|Saida\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:pc\|Saida\[6\] " "Info: Register \"Registrador:pc\|Saida\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:aluOut\|Saida\[6\] " "Info: Register \"Registrador:aluOut\|Saida\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:pc\|Saida\[7\] " "Info: Register \"Registrador:pc\|Saida\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:aluOut\|Saida\[7\] " "Info: Register \"Registrador:aluOut\|Saida\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:aluOut\|Saida\[0\] " "Info: Register \"Registrador:aluOut\|Saida\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg0\[0\] " "Info: Register \"Banco_reg:registers\|Reg0\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg1\[0\] " "Info: Register \"Banco_reg:registers\|Reg1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg2\[0\] " "Info: Register \"Banco_reg:registers\|Reg2\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg3\[0\] " "Info: Register \"Banco_reg:registers\|Reg3\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg4\[0\] " "Info: Register \"Banco_reg:registers\|Reg4\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg5\[0\] " "Info: Register \"Banco_reg:registers\|Reg5\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg6\[0\] " "Info: Register \"Banco_reg:registers\|Reg6\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg7\[0\] " "Info: Register \"Banco_reg:registers\|Reg7\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg8\[0\] " "Info: Register \"Banco_reg:registers\|Reg8\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg9\[0\] " "Info: Register \"Banco_reg:registers\|Reg9\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg10\[0\] " "Info: Register \"Banco_reg:registers\|Reg10\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg11\[0\] " "Info: Register \"Banco_reg:registers\|Reg11\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg12\[0\] " "Info: Register \"Banco_reg:registers\|Reg12\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg13\[0\] " "Info: Register \"Banco_reg:registers\|Reg13\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg14\[0\] " "Info: Register \"Banco_reg:registers\|Reg14\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg15\[0\] " "Info: Register \"Banco_reg:registers\|Reg15\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg16\[0\] " "Info: Register \"Banco_reg:registers\|Reg16\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg17\[0\] " "Info: Register \"Banco_reg:registers\|Reg17\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg18\[0\] " "Info: Register \"Banco_reg:registers\|Reg18\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg19\[0\] " "Info: Register \"Banco_reg:registers\|Reg19\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg20\[0\] " "Info: Register \"Banco_reg:registers\|Reg20\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg21\[0\] " "Info: Register \"Banco_reg:registers\|Reg21\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg22\[0\] " "Info: Register \"Banco_reg:registers\|Reg22\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg23\[0\] " "Info: Register \"Banco_reg:registers\|Reg23\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg24\[0\] " "Info: Register \"Banco_reg:registers\|Reg24\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg25\[0\] " "Info: Register \"Banco_reg:registers\|Reg25\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg26\[0\] " "Info: Register \"Banco_reg:registers\|Reg26\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg27\[0\] " "Info: Register \"Banco_reg:registers\|Reg27\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg28\[0\] " "Info: Register \"Banco_reg:registers\|Reg28\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg29\[0\] " "Info: Register \"Banco_reg:registers\|Reg29\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg30\[0\] " "Info: Register \"Banco_reg:registers\|Reg30\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Banco_reg:registers\|Reg31\[0\] " "Info: Register \"Banco_reg:registers\|Reg31\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:pc\|Saida\[0\] " "Info: Register \"Registrador:pc\|Saida\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Users/aaav/Desktop/InfraHard/src/InfraHard.map.smsg " "Info: Generated suppressed messages file E:/Users/aaav/Desktop/InfraHard/src/InfraHard.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "Warning (15610): No output dependent on input pin \"reset\"" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Info: Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Info: Implemented 29 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Info: Implemented 19 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4493 " "Info: Peak virtual memory: 4493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 13:51:46 2019 " "Info: Processing ended: Fri Oct 18 13:51:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
