# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Error: Cannot find VHDL entity 'synchronous_ram_tb' in configuration 'testbench_for_synchronous_ram' from '' file.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Error: Cannot find VHDL entity 'synchronous_ram_tb' in configuration 'testbench_for_synchronous_ram' from '' file.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "structural" of Entity "memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  79.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+memory_tb memory_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/microcontroller_package.vhd $dsn/src/TestBench/memory_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0085 memory_TB.vhd (35): Length of actual parameter "i_address"(16) does not match the length of formal parameter "i_address" (8) (from entity "memory").
# ELAB2: Last instance before error: /memory_tb/UUT
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "structural" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "structural" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+memory_tb memory_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# EXECUTION:: ERROR  : STD_LOGIC_1164.HREAD End of string encountered
# EXECUTION:: ERROR  : STD_LOGIC_1164.HREAD End of string encountered
# EXECUTION:: ERROR  : STD_LOGIC_1164.HREAD End of string encountered
# ELAB2: Fatal Error: ELAB2_0130 memory.vhd (45): The size of array expression (8) does not match 16 expected for signal '/memory_tb/UUT/w_data'.
# ELAB2: Last instance before error: /memory_tb/UUT
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "structural" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+memory_tb memory_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# EXECUTION:: ERROR  : STD_LOGIC_1164.HREAD End of string encountered
# EXECUTION:: ERROR  : STD_LOGIC_1164.HREAD End of string encountered
# EXECUTION:: ERROR  : STD_LOGIC_1164.HREAD End of string encountered
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 104517 kB (elbread=1280 elab2=102060 kernel=1176 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  9:20 PM, Wednesday, November 21, 2018
#  Simulation has been initialized
# 1 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run 5000ns
# KERNEL: stopped at time: 5 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# EXECUTION:: ERROR  : STD_LOGIC_1164.HREAD End of string encountered
# EXECUTION:: ERROR  : STD_LOGIC_1164.HREAD End of string encountered
# EXECUTION:: ERROR  : STD_LOGIC_1164.HREAD End of string encountered
# EXECUTION:: ERROR  : STD_LOGIC_1164.HREAD End of string encountered
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 104517 kB (elbread=1280 elab2=102060 kernel=1176 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  9:27 PM, Wednesday, November 21, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 5000ns
# KERNEL: stopped at time: 5 us
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "structural" of Entity "memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# EXECUTION:: ERROR  : STD_LOGIC_1164.HREAD End of string encountered
# EXECUTION:: ERROR  : STD_LOGIC_1164.HREAD End of string encountered
# EXECUTION:: ERROR  : STD_LOGIC_1164.HREAD End of string encountered
# EXECUTION:: ERROR  : STD_LOGIC_1164.HREAD End of string encountered
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 104517 kB (elbread=1280 elab2=102060 kernel=1176 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  9:37 PM, Wednesday, November 21, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 5000ns
# KERNEL: stopped at time: 5 us
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "structural" of Entity "memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 104517 kB (elbread=1280 elab2=102060 kernel=1176 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  9:40 PM, Wednesday, November 21, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 5000ns
# KERNEL: stopped at time: 5 us
run 1s
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "structural" of Entity "memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 104517 kB (elbread=1280 elab2=102060 kernel=1176 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  9:43 PM, Wednesday, November 21, 2018
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 1s
endsim
# KERNEL: stopped at time: 149435450 ns
# VSIM: Simulation has finished.
