#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr 13 13:38:45 2024
# Process ID: 19320
# Current directory: E:/University/Semester 8/FPGA/Lab/Lab5/part1/part1.runs/synth_1
# Command line: vivado.exe -log sign_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sign_adder.tcl
# Log file: E:/University/Semester 8/FPGA/Lab/Lab5/part1/part1.runs/synth_1/sign_adder.vds
# Journal file: E:/University/Semester 8/FPGA/Lab/Lab5/part1/part1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sign_adder.tcl -notrace
