#TWOS_COMPLEMENT

This project implements an 8-bit two's complement circuit using Verilog.

It is designed to be compatible with OpenLane physical design flow.

CONTRIBUTORS:
* Selin Kartal
* Melis Halamoğlu
* Barış Getiren
