--------------------------------------------------------------------------------
Release 7.1.04i Trace H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/ISE71/bin/nt/trce.exe -ise f:\pt8613\vhdl\sdhd_module_v2\SDHD_module_v2.ise
-intstyle ise -e 3 -l 3 -s 6 -xml scram20_top scram20_top.ncd -o
scram20_top.twr scram20_top.pcf


Design file:              scram20_top.ncd
Physical constraint file: scram20_top.pcf
Device,speed:             xc2vp20,-6 (PRODUCTION 1.91 2005-07-22)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_i
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
bypass_i    |    1.620(R)|   -0.133(R)|clk_i_BUFGP       |   0.000|
chroma_i<0> |    1.679(R)|   -0.203(R)|clk_i_BUFGP       |   0.000|
chroma_i<1> |    1.683(R)|   -0.207(R)|clk_i_BUFGP       |   0.000|
chroma_i<2> |    1.663(R)|   -0.187(R)|clk_i_BUFGP       |   0.000|
chroma_i<3> |    1.632(R)|   -0.144(R)|clk_i_BUFGP       |   0.000|
chroma_i<4> |    1.627(R)|   -0.139(R)|clk_i_BUFGP       |   0.000|
chroma_i<5> |    1.600(R)|   -0.112(R)|clk_i_BUFGP       |   0.000|
chroma_i<6> |    1.660(R)|   -0.185(R)|clk_i_BUFGP       |   0.000|
chroma_i<7> |    1.666(R)|   -0.191(R)|clk_i_BUFGP       |   0.000|
chroma_i<8> |    1.580(R)|   -0.092(R)|clk_i_BUFGP       |   0.000|
chroma_i<9> |    1.579(R)|   -0.091(R)|clk_i_BUFGP       |   0.000|
enable_i    |    3.677(R)|    1.160(R)|clk_i_BUFGP       |   0.000|
luma_i<0>   |    1.682(R)|   -0.206(R)|clk_i_BUFGP       |   0.000|
luma_i<1>   |    1.679(R)|   -0.203(R)|clk_i_BUFGP       |   0.000|
luma_i<2>   |    1.691(R)|   -0.215(R)|clk_i_BUFGP       |   0.000|
luma_i<3>   |    1.657(R)|   -0.181(R)|clk_i_BUFGP       |   0.000|
luma_i<4>   |    1.641(R)|   -0.165(R)|clk_i_BUFGP       |   0.000|
luma_i<5>   |    1.647(R)|   -0.171(R)|clk_i_BUFGP       |   0.000|
luma_i<6>   |    1.635(R)|   -0.148(R)|clk_i_BUFGP       |   0.000|
luma_i<7>   |    1.631(R)|   -0.144(R)|clk_i_BUFGP       |   0.000|
luma_i<8>   |    1.677(R)|   -0.201(R)|clk_i_BUFGP       |   0.000|
luma_i<9>   |    1.674(R)|   -0.198(R)|clk_i_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_i to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
data_o<0>   |    4.898(R)|clk_i_BUFGP       |   0.000|
data_o<10>  |    4.815(R)|clk_i_BUFGP       |   0.000|
data_o<11>  |    4.817(R)|clk_i_BUFGP       |   0.000|
data_o<12>  |    4.868(R)|clk_i_BUFGP       |   0.000|
data_o<13>  |    4.879(R)|clk_i_BUFGP       |   0.000|
data_o<14>  |    4.788(R)|clk_i_BUFGP       |   0.000|
data_o<15>  |    4.783(R)|clk_i_BUFGP       |   0.000|
data_o<16>  |    4.881(R)|clk_i_BUFGP       |   0.000|
data_o<17>  |    4.877(R)|clk_i_BUFGP       |   0.000|
data_o<18>  |    4.763(R)|clk_i_BUFGP       |   0.000|
data_o<19>  |    4.796(R)|clk_i_BUFGP       |   0.000|
data_o<1>   |    4.872(R)|clk_i_BUFGP       |   0.000|
data_o<2>   |    4.803(R)|clk_i_BUFGP       |   0.000|
data_o<3>   |    4.795(R)|clk_i_BUFGP       |   0.000|
data_o<4>   |    4.789(R)|clk_i_BUFGP       |   0.000|
data_o<5>   |    4.821(R)|clk_i_BUFGP       |   0.000|
data_o<6>   |    4.756(R)|clk_i_BUFGP       |   0.000|
data_o<7>   |    4.751(R)|clk_i_BUFGP       |   0.000|
data_o<8>   |    4.907(R)|clk_i_BUFGP       |   0.000|
data_o<9>   |    4.903(R)|clk_i_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    3.561|         |         |         |
---------------+---------+---------+---------+---------+

Analysis completed Wed Aug 30 16:03:08 2006
--------------------------------------------------------------------------------



Peak Memory Usage: 124 MB
